Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec 23 01:59:05 2024
| Host         : ArchLaptop running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          39          
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.549     -115.006                     51                 3275        0.158        0.000                      0                 3275        3.750        0.000                       0                  1558  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.549     -115.006                     51                 3275        0.158        0.000                      0                 3275        3.750        0.000                       0                  1558  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           51  Failing Endpoints,  Worst Slack       -4.549ns,  Total Violation     -115.006ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.549ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.539ns  (logic 3.754ns (25.821%)  route 10.785ns (74.179%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.567     5.088    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X46Y3          FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/Q
                         net (fo=124, routed)         1.421     7.027    CPU_Core_inst/CU/procState__0[0]
    SLICE_X49Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.151 r  CPU_Core_inst/CU/resultReg[28]_i_169/O
                         net (fo=1, routed)           0.807     7.958    CPU_Core_inst/CU/resultReg[28]_i_169_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.082 r  CPU_Core_inst/CU/resultReg[28]_i_70/O
                         net (fo=1, routed)           0.000     8.082    CPU_Core_inst/CU/resultReg[28]_i_70_n_0
    SLICE_X49Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     8.299 r  CPU_Core_inst/CU/resultReg_reg[28]_i_31/O
                         net (fo=2, routed)           0.303     8.602    CPU_Core_inst/CU/resultReg_reg[28]_i_31_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.299     8.901 r  CPU_Core_inst/CU/resultReg[28]_i_13/O
                         net (fo=111, routed)         1.334    10.235    CPU_Core_inst/CU/bitManipulationValue[0]
    SLICE_X40Y2          LUT3 (Prop_lut3_I1_O)        0.124    10.359 r  CPU_Core_inst/CU/resultReg[29]_i_19/O
                         net (fo=46, routed)          1.470    11.828    CPU_Core_inst/CU/resultReg[29]_i_19_n_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I5_O)        0.124    11.952 f  CPU_Core_inst/CU/resultReg[14]_i_13/O
                         net (fo=4, routed)           0.892    12.845    CPU_Core_inst/CU/resultReg[14]_i_13_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124    12.969 f  CPU_Core_inst/CU/resultReg[11]_i_13/O
                         net (fo=1, routed)           0.722    13.690    CPU_Core_inst/CU/resultReg[11]_i_13_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    13.814 r  CPU_Core_inst/CU/resultReg[11]_i_5/O
                         net (fo=16, routed)          0.705    14.520    CPU_Core_inst/CU/flagsReg[0]_i_215_n_0
    SLICE_X30Y8          LUT2 (Prop_lut2_I0_O)        0.124    14.644 r  CPU_Core_inst/CU/resultReg[11]_i_42/O
                         net (fo=1, routed)           0.000    14.644    CPU_Core_inst/CU/resultReg[11]_i_42_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.020 r  CPU_Core_inst/CU/resultReg_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.020    CPU_Core_inst/CU/resultReg_reg[11]_i_10_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.137 r  CPU_Core_inst/CU/resultReg_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.137    CPU_Core_inst/CU/resultReg_reg[15]_i_8_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.254 r  CPU_Core_inst/CU/resultReg_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.254    CPU_Core_inst/CU/resultReg_reg[19]_i_10_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.371 r  CPU_Core_inst/CU/resultReg_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.371    CPU_Core_inst/CU/resultReg_reg[23]_i_10_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.694 f  CPU_Core_inst/CU/resultReg_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.740    16.434    CPU_Core_inst/CU/resultReg_reg[26]_i_10_n_6
    SLICE_X39Y15         LUT3 (Prop_lut3_I2_O)        0.306    16.740 f  CPU_Core_inst/CU/resultReg[25]_i_10/O
                         net (fo=1, routed)           0.428    17.168    CPU_Core_inst/CU/resultReg[25]_i_10_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.292 f  CPU_Core_inst/CU/resultReg[25]_i_4/O
                         net (fo=1, routed)           0.436    17.728    CPU_Core_inst/CU/resultReg[25]_i_4_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124    17.852 f  CPU_Core_inst/CU/resultReg[25]_i_1/O
                         net (fo=2, routed)           0.706    18.558    CPU_Core_inst/CU/ALU_opCodeReg_reg[3]_0[25]
    SLICE_X38Y19         LUT6 (Prop_lut6_I2_O)        0.124    18.682 f  CPU_Core_inst/CU/flagsReg[3]_i_6/O
                         net (fo=1, routed)           0.821    19.503    CPU_Core_inst/CU/flagsReg[3]_i_6_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124    19.627 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=1, routed)           0.000    19.627    CPU_Core_inst/ALU_inst/flagsReg_reg[3]_0[2]
    SLICE_X38Y18         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.435    14.776    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X38Y18         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X38Y18         FDCE (Setup_fdce_C_D)        0.077    15.078    CPU_Core_inst/ALU_inst/flagsReg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -19.627    
  -------------------------------------------------------------------
                         slack                                 -4.549    

Slack (VIOLATED) :        -3.548ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.425ns  (logic 4.848ns (36.112%)  route 8.577ns (63.888%))
  Logic Levels:           21  (CARRY4=10 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.567     5.088    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X46Y3          FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/Q
                         net (fo=124, routed)         1.421     7.027    CPU_Core_inst/CU/procState__0[0]
    SLICE_X49Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.151 r  CPU_Core_inst/CU/resultReg[28]_i_169/O
                         net (fo=1, routed)           0.807     7.958    CPU_Core_inst/CU/resultReg[28]_i_169_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.082 r  CPU_Core_inst/CU/resultReg[28]_i_70/O
                         net (fo=1, routed)           0.000     8.082    CPU_Core_inst/CU/resultReg[28]_i_70_n_0
    SLICE_X49Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     8.299 r  CPU_Core_inst/CU/resultReg_reg[28]_i_31/O
                         net (fo=2, routed)           0.303     8.602    CPU_Core_inst/CU/resultReg_reg[28]_i_31_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.299     8.901 r  CPU_Core_inst/CU/resultReg[28]_i_13/O
                         net (fo=111, routed)         1.344    10.245    CPU_Core_inst/CU/bitManipulationValue[0]
    SLICE_X39Y4          LUT5 (Prop_lut5_I2_O)        0.124    10.369 f  CPU_Core_inst/CU/resultReg[29]_i_21/O
                         net (fo=32, routed)          0.955    11.323    CPU_Core_inst/CU/resultReg[29]_i_21_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I4_O)        0.124    11.447 f  CPU_Core_inst/CU/resultReg[0]_i_12/O
                         net (fo=1, routed)           0.579    12.027    CPU_Core_inst/CU/resultReg[0]_i_12_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I2_O)        0.124    12.151 r  CPU_Core_inst/CU/resultReg[0]_i_8/O
                         net (fo=6, routed)           1.070    13.220    CPU_Core_inst/CU/resultReg[0]_i_8_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I3_O)        0.124    13.344 r  CPU_Core_inst/CU/resultReg[3]_i_44/O
                         net (fo=2, routed)           0.486    13.831    CPU_Core_inst/CU/resultReg[3]_i_44_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.411 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_213/CO[3]
                         net (fo=1, routed)           0.000    14.411    CPU_Core_inst/CU/flagsReg_reg[0]_i_213_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.525 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.525    CPU_Core_inst/CU/flagsReg_reg[0]_i_195_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.639 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.639    CPU_Core_inst/CU/flagsReg_reg[0]_i_194_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.753 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.753    CPU_Core_inst/CU/flagsReg_reg[0]_i_163_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.867    CPU_Core_inst/CU/flagsReg_reg[0]_i_162_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    14.981    CPU_Core_inst/CU/flagsReg_reg[0]_i_117_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.095 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.095    CPU_Core_inst/CU/flagsReg_reg[0]_i_72_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.429 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_31/O[1]
                         net (fo=2, routed)           0.644    16.073    CPU_Core_inst/CU/ALU_inst/CarryFlag1[30]
    SLICE_X33Y11         LUT4 (Prop_lut4_I2_O)        0.303    16.376 r  CPU_Core_inst/CU/flagsReg[0]_i_68/O
                         net (fo=1, routed)           0.000    16.376    CPU_Core_inst/CU/flagsReg[0]_i_68_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.777 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.777    CPU_Core_inst/CU/flagsReg_reg[0]_i_30_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.048 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_8/CO[0]
                         net (fo=1, routed)           0.565    17.613    CPU_Core_inst/CU/ALU_inst/data4
    SLICE_X29Y13         LUT5 (Prop_lut5_I2_O)        0.373    17.986 r  CPU_Core_inst/CU/flagsReg[0]_i_3/O
                         net (fo=1, routed)           0.403    18.389    CPU_Core_inst/CU/flagsReg[0]_i_3_n_0
    SLICE_X29Y13         LUT5 (Prop_lut5_I1_O)        0.124    18.513 r  CPU_Core_inst/CU/flagsReg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.513    CPU_Core_inst/ALU_inst/flagsReg_reg[3]_0[0]
    SLICE_X29Y13         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.442    14.783    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X29Y13         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X29Y13         FDCE (Setup_fdce_C_D)        0.029    14.965    CPU_Core_inst/ALU_inst/flagsReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -18.513    
  -------------------------------------------------------------------
                         slack                                 -3.548    

Slack (VIOLATED) :        -3.495ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.335ns  (logic 3.528ns (26.456%)  route 9.807ns (73.544%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.567     5.088    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X46Y3          FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/Q
                         net (fo=124, routed)         1.421     7.027    CPU_Core_inst/CU/procState__0[0]
    SLICE_X49Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.151 r  CPU_Core_inst/CU/resultReg[28]_i_169/O
                         net (fo=1, routed)           0.807     7.958    CPU_Core_inst/CU/resultReg[28]_i_169_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.082 r  CPU_Core_inst/CU/resultReg[28]_i_70/O
                         net (fo=1, routed)           0.000     8.082    CPU_Core_inst/CU/resultReg[28]_i_70_n_0
    SLICE_X49Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     8.299 r  CPU_Core_inst/CU/resultReg_reg[28]_i_31/O
                         net (fo=2, routed)           0.303     8.602    CPU_Core_inst/CU/resultReg_reg[28]_i_31_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.299     8.901 r  CPU_Core_inst/CU/resultReg[28]_i_13/O
                         net (fo=111, routed)         1.334    10.235    CPU_Core_inst/CU/bitManipulationValue[0]
    SLICE_X40Y2          LUT3 (Prop_lut3_I1_O)        0.124    10.359 r  CPU_Core_inst/CU/resultReg[29]_i_19/O
                         net (fo=46, routed)          1.470    11.828    CPU_Core_inst/CU/resultReg[29]_i_19_n_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I5_O)        0.124    11.952 f  CPU_Core_inst/CU/resultReg[14]_i_13/O
                         net (fo=4, routed)           0.892    12.845    CPU_Core_inst/CU/resultReg[14]_i_13_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124    12.969 f  CPU_Core_inst/CU/resultReg[11]_i_13/O
                         net (fo=1, routed)           0.722    13.690    CPU_Core_inst/CU/resultReg[11]_i_13_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    13.814 r  CPU_Core_inst/CU/resultReg[11]_i_5/O
                         net (fo=16, routed)          0.798    14.612    CPU_Core_inst/CU/flagsReg[0]_i_215_n_0
    SLICE_X37Y8          LUT2 (Prop_lut2_I0_O)        0.124    14.736 r  CPU_Core_inst/CU/resultReg[11]_i_22/O
                         net (fo=1, routed)           0.000    14.736    CPU_Core_inst/CU/resultReg[11]_i_22_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.137 r  CPU_Core_inst/CU/resultReg_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.137    CPU_Core_inst/CU/resultReg_reg[11]_i_6_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.251 r  CPU_Core_inst/CU/resultReg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.251    CPU_Core_inst/CU/resultReg_reg[15]_i_11_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.365 r  CPU_Core_inst/CU/resultReg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.365    CPU_Core_inst/CU/resultReg_reg[19]_i_7_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.479 r  CPU_Core_inst/CU/resultReg_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.479    CPU_Core_inst/CU/resultReg_reg[23]_i_6_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.593 r  CPU_Core_inst/CU/resultReg_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.593    CPU_Core_inst/CU/resultReg_reg[26]_i_7_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.815 r  CPU_Core_inst/CU/resultReg_reg[30]_i_15/O[0]
                         net (fo=1, routed)           0.927    16.743    CPU_Core_inst/CU/ALU_inst/data10[28]
    SLICE_X36Y21         LUT5 (Prop_lut5_I1_O)        0.299    17.042 r  CPU_Core_inst/CU/resultReg[28]_i_15/O
                         net (fo=1, routed)           0.603    17.645    CPU_Core_inst/CU/resultReg[28]_i_15_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.769 r  CPU_Core_inst/CU/resultReg[28]_i_7/O
                         net (fo=1, routed)           0.154    17.923    CPU_Core_inst/CU/resultReg[28]_i_7_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124    18.047 r  CPU_Core_inst/CU/resultReg[28]_i_1/O
                         net (fo=2, routed)           0.376    18.424    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[28]
    SLICE_X37Y23         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.430    14.771    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X37Y23         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[28]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X37Y23         FDCE (Setup_fdce_C_D)       -0.067    14.929    CPU_Core_inst/ALU_inst/resultReg_reg[28]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -18.424    
  -------------------------------------------------------------------
                         slack                                 -3.495    

Slack (VIOLATED) :        -3.494ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.332ns  (logic 3.775ns (28.315%)  route 9.557ns (71.685%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.567     5.088    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X46Y3          FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/Q
                         net (fo=124, routed)         1.421     7.027    CPU_Core_inst/CU/procState__0[0]
    SLICE_X49Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.151 r  CPU_Core_inst/CU/resultReg[28]_i_169/O
                         net (fo=1, routed)           0.807     7.958    CPU_Core_inst/CU/resultReg[28]_i_169_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.082 r  CPU_Core_inst/CU/resultReg[28]_i_70/O
                         net (fo=1, routed)           0.000     8.082    CPU_Core_inst/CU/resultReg[28]_i_70_n_0
    SLICE_X49Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     8.299 r  CPU_Core_inst/CU/resultReg_reg[28]_i_31/O
                         net (fo=2, routed)           0.303     8.602    CPU_Core_inst/CU/resultReg_reg[28]_i_31_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.299     8.901 r  CPU_Core_inst/CU/resultReg[28]_i_13/O
                         net (fo=111, routed)         1.344    10.245    CPU_Core_inst/CU/bitManipulationValue[0]
    SLICE_X39Y4          LUT5 (Prop_lut5_I2_O)        0.124    10.369 f  CPU_Core_inst/CU/resultReg[29]_i_21/O
                         net (fo=32, routed)          0.978    11.347    CPU_Core_inst/CU/resultReg[29]_i_21_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I4_O)        0.124    11.471 f  CPU_Core_inst/CU/resultReg[10]_i_12/O
                         net (fo=4, routed)           1.013    12.484    CPU_Core_inst/CU/resultReg[10]_i_12_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I3_O)        0.124    12.608 f  CPU_Core_inst/CU/resultReg[6]_i_10/O
                         net (fo=4, routed)           0.814    13.422    CPU_Core_inst/CU/resultReg[6]_i_10_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I5_O)        0.124    13.546 r  CPU_Core_inst/CU/resultReg[5]_i_5/O
                         net (fo=14, routed)          0.653    14.200    CPU_Core_inst/CU/flagsReg[0]_i_221_n_0
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.124    14.324 r  CPU_Core_inst/CU/resultReg[7]_i_25/O
                         net (fo=1, routed)           0.000    14.324    CPU_Core_inst/CU/resultReg[7]_i_25_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.874 r  CPU_Core_inst/CU/resultReg_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.874    CPU_Core_inst/CU/resultReg_reg[7]_i_7_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.988 r  CPU_Core_inst/CU/resultReg_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.988    CPU_Core_inst/CU/resultReg_reg[11]_i_7_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.102 r  CPU_Core_inst/CU/resultReg_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.102    CPU_Core_inst/CU/resultReg_reg[15]_i_12_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.216 r  CPU_Core_inst/CU/resultReg_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.216    CPU_Core_inst/CU/resultReg_reg[19]_i_8_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.330 r  CPU_Core_inst/CU/resultReg_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.330    CPU_Core_inst/CU/resultReg_reg[23]_i_7_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.643 r  CPU_Core_inst/CU/resultReg_reg[26]_i_8/O[3]
                         net (fo=1, routed)           0.937    16.580    CPU_Core_inst/CU/resultReg_reg[26]_i_8_n_4
    SLICE_X36Y18         LUT5 (Prop_lut5_I1_O)        0.306    16.886 r  CPU_Core_inst/CU/resultReg[27]_i_7/O
                         net (fo=1, routed)           0.526    17.412    CPU_Core_inst/CU/resultReg[27]_i_7_n_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.124    17.536 r  CPU_Core_inst/CU/resultReg[27]_i_2/O
                         net (fo=2, routed)           0.438    17.974    CPU_Core_inst/CU/resultReg[27]_i_2_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I0_O)        0.124    18.098 r  CPU_Core_inst/CU/resultReg[27]_i_1/O
                         net (fo=1, routed)           0.323    18.420    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[27]
    SLICE_X37Y24         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.428    14.769    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X37Y24         FDCE (Setup_fdce_C_D)       -0.067    14.927    CPU_Core_inst/ALU_inst/resultReg_reg[27]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                         -18.420    
  -------------------------------------------------------------------
                         slack                                 -3.494    

Slack (VIOLATED) :        -3.258ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.085ns  (logic 3.410ns (26.060%)  route 9.675ns (73.940%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.567     5.088    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X46Y3          FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/Q
                         net (fo=124, routed)         1.421     7.027    CPU_Core_inst/CU/procState__0[0]
    SLICE_X49Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.151 r  CPU_Core_inst/CU/resultReg[28]_i_169/O
                         net (fo=1, routed)           0.807     7.958    CPU_Core_inst/CU/resultReg[28]_i_169_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.082 r  CPU_Core_inst/CU/resultReg[28]_i_70/O
                         net (fo=1, routed)           0.000     8.082    CPU_Core_inst/CU/resultReg[28]_i_70_n_0
    SLICE_X49Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     8.299 r  CPU_Core_inst/CU/resultReg_reg[28]_i_31/O
                         net (fo=2, routed)           0.303     8.602    CPU_Core_inst/CU/resultReg_reg[28]_i_31_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.299     8.901 r  CPU_Core_inst/CU/resultReg[28]_i_13/O
                         net (fo=111, routed)         1.334    10.235    CPU_Core_inst/CU/bitManipulationValue[0]
    SLICE_X40Y2          LUT3 (Prop_lut3_I1_O)        0.124    10.359 r  CPU_Core_inst/CU/resultReg[29]_i_19/O
                         net (fo=46, routed)          1.470    11.828    CPU_Core_inst/CU/resultReg[29]_i_19_n_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I5_O)        0.124    11.952 f  CPU_Core_inst/CU/resultReg[14]_i_13/O
                         net (fo=4, routed)           0.892    12.845    CPU_Core_inst/CU/resultReg[14]_i_13_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124    12.969 f  CPU_Core_inst/CU/resultReg[11]_i_13/O
                         net (fo=1, routed)           0.722    13.690    CPU_Core_inst/CU/resultReg[11]_i_13_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    13.814 r  CPU_Core_inst/CU/resultReg[11]_i_5/O
                         net (fo=16, routed)          0.705    14.520    CPU_Core_inst/CU/flagsReg[0]_i_215_n_0
    SLICE_X30Y8          LUT2 (Prop_lut2_I0_O)        0.124    14.644 r  CPU_Core_inst/CU/resultReg[11]_i_42/O
                         net (fo=1, routed)           0.000    14.644    CPU_Core_inst/CU/resultReg[11]_i_42_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.020 r  CPU_Core_inst/CU/resultReg_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.020    CPU_Core_inst/CU/resultReg_reg[11]_i_10_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.137 r  CPU_Core_inst/CU/resultReg_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.137    CPU_Core_inst/CU/resultReg_reg[15]_i_8_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.254 r  CPU_Core_inst/CU/resultReg_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.254    CPU_Core_inst/CU/resultReg_reg[19]_i_10_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.371 r  CPU_Core_inst/CU/resultReg_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.371    CPU_Core_inst/CU/resultReg_reg[23]_i_10_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.488 r  CPU_Core_inst/CU/resultReg_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.488    CPU_Core_inst/CU/resultReg_reg[26]_i_10_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.727 r  CPU_Core_inst/CU/resultReg_reg[30]_i_12/O[2]
                         net (fo=1, routed)           0.770    16.497    CPU_Core_inst/CU/resultReg_reg[30]_i_12_n_5
    SLICE_X35Y17         LUT6 (Prop_lut6_I1_O)        0.301    16.798 r  CPU_Core_inst/CU/resultReg[30]_i_5/O
                         net (fo=1, routed)           0.649    17.447    CPU_Core_inst/CU/resultReg[30]_i_5_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124    17.571 r  CPU_Core_inst/CU/resultReg[30]_i_2/O
                         net (fo=2, routed)           0.603    18.173    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[30]
    SLICE_X37Y23         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.430    14.771    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X37Y23         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X37Y23         FDCE (Setup_fdce_C_D)       -0.081    14.915    CPU_Core_inst/ALU_inst/resultReg_reg[30]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -18.173    
  -------------------------------------------------------------------
                         slack                                 -3.258    

Slack (VIOLATED) :        -3.226ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.118ns  (logic 3.506ns (26.727%)  route 9.612ns (73.273%))
  Logic Levels:           17  (CARRY4=5 LUT2=1 LUT3=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.567     5.088    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X46Y3          FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/Q
                         net (fo=124, routed)         1.421     7.027    CPU_Core_inst/CU/procState__0[0]
    SLICE_X49Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.151 r  CPU_Core_inst/CU/resultReg[28]_i_169/O
                         net (fo=1, routed)           0.807     7.958    CPU_Core_inst/CU/resultReg[28]_i_169_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.082 r  CPU_Core_inst/CU/resultReg[28]_i_70/O
                         net (fo=1, routed)           0.000     8.082    CPU_Core_inst/CU/resultReg[28]_i_70_n_0
    SLICE_X49Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     8.299 r  CPU_Core_inst/CU/resultReg_reg[28]_i_31/O
                         net (fo=2, routed)           0.303     8.602    CPU_Core_inst/CU/resultReg_reg[28]_i_31_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.299     8.901 r  CPU_Core_inst/CU/resultReg[28]_i_13/O
                         net (fo=111, routed)         1.334    10.235    CPU_Core_inst/CU/bitManipulationValue[0]
    SLICE_X40Y2          LUT3 (Prop_lut3_I1_O)        0.124    10.359 r  CPU_Core_inst/CU/resultReg[29]_i_19/O
                         net (fo=46, routed)          1.470    11.828    CPU_Core_inst/CU/resultReg[29]_i_19_n_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I5_O)        0.124    11.952 f  CPU_Core_inst/CU/resultReg[14]_i_13/O
                         net (fo=4, routed)           0.892    12.845    CPU_Core_inst/CU/resultReg[14]_i_13_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124    12.969 f  CPU_Core_inst/CU/resultReg[11]_i_13/O
                         net (fo=1, routed)           0.722    13.690    CPU_Core_inst/CU/resultReg[11]_i_13_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    13.814 r  CPU_Core_inst/CU/resultReg[11]_i_5/O
                         net (fo=16, routed)          0.705    14.520    CPU_Core_inst/CU/flagsReg[0]_i_215_n_0
    SLICE_X30Y8          LUT2 (Prop_lut2_I0_O)        0.124    14.644 r  CPU_Core_inst/CU/resultReg[11]_i_42/O
                         net (fo=1, routed)           0.000    14.644    CPU_Core_inst/CU/resultReg[11]_i_42_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.020 r  CPU_Core_inst/CU/resultReg_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.020    CPU_Core_inst/CU/resultReg_reg[11]_i_10_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.137 r  CPU_Core_inst/CU/resultReg_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.137    CPU_Core_inst/CU/resultReg_reg[15]_i_8_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.254 r  CPU_Core_inst/CU/resultReg_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.254    CPU_Core_inst/CU/resultReg_reg[19]_i_10_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.371 r  CPU_Core_inst/CU/resultReg_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.371    CPU_Core_inst/CU/resultReg_reg[23]_i_10_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.694 r  CPU_Core_inst/CU/resultReg_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.740    16.434    CPU_Core_inst/CU/resultReg_reg[26]_i_10_n_6
    SLICE_X39Y15         LUT3 (Prop_lut3_I2_O)        0.306    16.740 r  CPU_Core_inst/CU/resultReg[25]_i_10/O
                         net (fo=1, routed)           0.428    17.168    CPU_Core_inst/CU/resultReg[25]_i_10_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.292 r  CPU_Core_inst/CU/resultReg[25]_i_4/O
                         net (fo=1, routed)           0.436    17.728    CPU_Core_inst/CU/resultReg[25]_i_4_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124    17.852 r  CPU_Core_inst/CU/resultReg[25]_i_1/O
                         net (fo=2, routed)           0.354    18.206    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[25]
    SLICE_X42Y14         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.442    14.783    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X42Y14         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X42Y14         FDCE (Setup_fdce_C_D)       -0.028    14.980    CPU_Core_inst/ALU_inst/resultReg_reg[25]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -18.206    
  -------------------------------------------------------------------
                         slack                                 -3.226    

Slack (VIOLATED) :        -3.208ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.050ns  (logic 3.062ns (23.464%)  route 9.988ns (76.536%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.567     5.088    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X46Y3          FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/Q
                         net (fo=124, routed)         1.421     7.027    CPU_Core_inst/CU/procState__0[0]
    SLICE_X49Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.151 r  CPU_Core_inst/CU/resultReg[28]_i_169/O
                         net (fo=1, routed)           0.807     7.958    CPU_Core_inst/CU/resultReg[28]_i_169_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.082 r  CPU_Core_inst/CU/resultReg[28]_i_70/O
                         net (fo=1, routed)           0.000     8.082    CPU_Core_inst/CU/resultReg[28]_i_70_n_0
    SLICE_X49Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     8.299 r  CPU_Core_inst/CU/resultReg_reg[28]_i_31/O
                         net (fo=2, routed)           0.303     8.602    CPU_Core_inst/CU/resultReg_reg[28]_i_31_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.299     8.901 r  CPU_Core_inst/CU/resultReg[28]_i_13/O
                         net (fo=111, routed)         1.334    10.235    CPU_Core_inst/CU/bitManipulationValue[0]
    SLICE_X40Y2          LUT3 (Prop_lut3_I1_O)        0.124    10.359 r  CPU_Core_inst/CU/resultReg[29]_i_19/O
                         net (fo=46, routed)          1.470    11.828    CPU_Core_inst/CU/resultReg[29]_i_19_n_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I5_O)        0.124    11.952 f  CPU_Core_inst/CU/resultReg[14]_i_13/O
                         net (fo=4, routed)           0.892    12.845    CPU_Core_inst/CU/resultReg[14]_i_13_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124    12.969 f  CPU_Core_inst/CU/resultReg[11]_i_13/O
                         net (fo=1, routed)           0.722    13.690    CPU_Core_inst/CU/resultReg[11]_i_13_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    13.814 r  CPU_Core_inst/CU/resultReg[11]_i_5/O
                         net (fo=16, routed)          0.798    14.612    CPU_Core_inst/CU/flagsReg[0]_i_215_n_0
    SLICE_X37Y8          LUT2 (Prop_lut2_I0_O)        0.124    14.736 r  CPU_Core_inst/CU/resultReg[11]_i_22/O
                         net (fo=1, routed)           0.000    14.736    CPU_Core_inst/CU/resultReg[11]_i_22_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.137 r  CPU_Core_inst/CU/resultReg_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.137    CPU_Core_inst/CU/resultReg_reg[11]_i_6_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.251 r  CPU_Core_inst/CU/resultReg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.251    CPU_Core_inst/CU/resultReg_reg[15]_i_11_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.473 r  CPU_Core_inst/CU/resultReg_reg[19]_i_7/O[0]
                         net (fo=1, routed)           0.915    16.388    CPU_Core_inst/CU/ALU_inst/data10[16]
    SLICE_X36Y15         LUT6 (Prop_lut6_I4_O)        0.299    16.687 f  CPU_Core_inst/CU/resultReg[16]_i_4/O
                         net (fo=1, routed)           0.754    17.441    CPU_Core_inst/CU/resultReg[16]_i_4_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.565 r  CPU_Core_inst/CU/resultReg[16]_i_1/O
                         net (fo=2, routed)           0.573    18.138    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[16]
    SLICE_X37Y18         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.435    14.776    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X37Y18         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[16]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X37Y18         FDCE (Setup_fdce_C_D)       -0.071    14.930    CPU_Core_inst/ALU_inst/resultReg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -18.138    
  -------------------------------------------------------------------
                         slack                                 -3.208    

Slack (VIOLATED) :        -3.202ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.049ns  (logic 3.730ns (28.584%)  route 9.319ns (71.416%))
  Logic Levels:           19  (CARRY4=8 LUT2=1 LUT3=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.567     5.088    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X46Y3          FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/Q
                         net (fo=124, routed)         1.421     7.027    CPU_Core_inst/CU/procState__0[0]
    SLICE_X49Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.151 r  CPU_Core_inst/CU/resultReg[28]_i_169/O
                         net (fo=1, routed)           0.807     7.958    CPU_Core_inst/CU/resultReg[28]_i_169_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.082 r  CPU_Core_inst/CU/resultReg[28]_i_70/O
                         net (fo=1, routed)           0.000     8.082    CPU_Core_inst/CU/resultReg[28]_i_70_n_0
    SLICE_X49Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     8.299 r  CPU_Core_inst/CU/resultReg_reg[28]_i_31/O
                         net (fo=2, routed)           0.303     8.602    CPU_Core_inst/CU/resultReg_reg[28]_i_31_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.299     8.901 r  CPU_Core_inst/CU/resultReg[28]_i_13/O
                         net (fo=111, routed)         1.334    10.235    CPU_Core_inst/CU/bitManipulationValue[0]
    SLICE_X40Y2          LUT3 (Prop_lut3_I1_O)        0.124    10.359 r  CPU_Core_inst/CU/resultReg[29]_i_19/O
                         net (fo=46, routed)          1.746    12.104    CPU_Core_inst/CU/resultReg[29]_i_19_n_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I2_O)        0.124    12.228 f  CPU_Core_inst/CU/resultReg[3]_i_57/O
                         net (fo=1, routed)           0.632    12.861    CPU_Core_inst/CU/resultReg[3]_i_57_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I5_O)        0.124    12.985 r  CPU_Core_inst/CU/resultReg[3]_i_17/O
                         net (fo=2, routed)           0.312    13.297    CPU_Core_inst/CU/resultReg[3]_i_17_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124    13.421 r  CPU_Core_inst/CU/resultReg[3]_i_6/O
                         net (fo=17, routed)          0.815    14.236    CPU_Core_inst/CU/resultReg[3]_i_6_n_0
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.124    14.360 r  CPU_Core_inst/CU/resultReg[3]_i_22/O
                         net (fo=1, routed)           0.000    14.360    CPU_Core_inst/CU/resultReg[3]_i_22_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.761 r  CPU_Core_inst/CU/resultReg_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.761    CPU_Core_inst/CU/resultReg_reg[3]_i_8_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  CPU_Core_inst/CU/resultReg_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.875    CPU_Core_inst/CU/resultReg_reg[6]_i_8_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  CPU_Core_inst/CU/resultReg_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.989    CPU_Core_inst/CU/resultReg_reg[11]_i_9_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  CPU_Core_inst/CU/resultReg_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.103    CPU_Core_inst/CU/resultReg_reg[15]_i_9_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.217 r  CPU_Core_inst/CU/resultReg_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.217    CPU_Core_inst/CU/resultReg_reg[19]_i_9_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  CPU_Core_inst/CU/resultReg_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.331    CPU_Core_inst/CU/resultReg_reg[23]_i_9_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  CPU_Core_inst/CU/resultReg_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.445    CPU_Core_inst/CU/resultReg_reg[26]_i_9_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.758 r  CPU_Core_inst/CU/resultReg_reg[30]_i_13/O[3]
                         net (fo=2, routed)           0.987    16.746    CPU_Core_inst/CU/ALU_inst/p_0_in5_in
    SLICE_X38Y16         LUT6 (Prop_lut6_I0_O)        0.306    17.052 r  CPU_Core_inst/CU/resultReg[31]_i_3/O
                         net (fo=1, routed)           0.571    17.622    CPU_Core_inst/CU/resultReg[31]_i_3_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124    17.746 r  CPU_Core_inst/CU/resultReg[31]_i_1/O
                         net (fo=2, routed)           0.391    18.137    CPU_Core_inst/ALU_inst/resultReg_reg[31]_1
    SLICE_X43Y18         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.437    14.778    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[31]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X43Y18         FDCE (Setup_fdce_C_D)       -0.067    14.936    CPU_Core_inst/ALU_inst/resultReg_reg[31]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -18.137    
  -------------------------------------------------------------------
                         slack                                 -3.202    

Slack (VIOLATED) :        -3.184ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.037ns  (logic 3.154ns (24.192%)  route 9.883ns (75.808%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.567     5.088    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X46Y3          FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/Q
                         net (fo=124, routed)         1.421     7.027    CPU_Core_inst/CU/procState__0[0]
    SLICE_X49Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.151 r  CPU_Core_inst/CU/resultReg[28]_i_169/O
                         net (fo=1, routed)           0.807     7.958    CPU_Core_inst/CU/resultReg[28]_i_169_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.082 r  CPU_Core_inst/CU/resultReg[28]_i_70/O
                         net (fo=1, routed)           0.000     8.082    CPU_Core_inst/CU/resultReg[28]_i_70_n_0
    SLICE_X49Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     8.299 r  CPU_Core_inst/CU/resultReg_reg[28]_i_31/O
                         net (fo=2, routed)           0.303     8.602    CPU_Core_inst/CU/resultReg_reg[28]_i_31_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.299     8.901 r  CPU_Core_inst/CU/resultReg[28]_i_13/O
                         net (fo=111, routed)         1.344    10.245    CPU_Core_inst/CU/bitManipulationValue[0]
    SLICE_X39Y4          LUT5 (Prop_lut5_I2_O)        0.124    10.369 f  CPU_Core_inst/CU/resultReg[29]_i_21/O
                         net (fo=32, routed)          1.054    11.423    CPU_Core_inst/CU/resultReg[29]_i_21_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I4_O)        0.124    11.547 f  CPU_Core_inst/CU/resultReg[9]_i_14/O
                         net (fo=4, routed)           0.821    12.368    CPU_Core_inst/CU/resultReg[9]_i_14_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.124    12.492 f  CPU_Core_inst/CU/resultReg[3]_i_14/O
                         net (fo=4, routed)           0.993    13.485    CPU_Core_inst/CU/resultReg[3]_i_14_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I5_O)        0.124    13.609 r  CPU_Core_inst/CU/flagsReg[3]_i_22/O
                         net (fo=17, routed)          0.662    14.271    CPU_Core_inst/CU/flagsReg[0]_i_228_n_0
    SLICE_X34Y6          LUT2 (Prop_lut2_I1_O)        0.124    14.395 r  CPU_Core_inst/CU/resultReg[3]_i_34/O
                         net (fo=1, routed)           0.000    14.395    CPU_Core_inst/CU/resultReg[3]_i_34_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.775 r  CPU_Core_inst/CU/resultReg_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.775    CPU_Core_inst/CU/resultReg_reg[3]_i_10_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.892 r  CPU_Core_inst/CU/resultReg_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.892    CPU_Core_inst/CU/resultReg_reg[7]_i_8_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.009 r  CPU_Core_inst/CU/resultReg_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.009    CPU_Core_inst/CU/resultReg_reg[11]_i_8_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.228 r  CPU_Core_inst/CU/resultReg_reg[15]_i_10/O[0]
                         net (fo=1, routed)           0.980    16.207    CPU_Core_inst/CU/resultReg_reg[15]_i_10_n_7
    SLICE_X29Y9          LUT6 (Prop_lut6_I1_O)        0.295    16.502 f  CPU_Core_inst/CU/resultReg[12]_i_4/O
                         net (fo=1, routed)           0.651    17.153    CPU_Core_inst/CU/resultReg[12]_i_4_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.277 r  CPU_Core_inst/CU/resultReg[12]_i_1/O
                         net (fo=2, routed)           0.848    18.125    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[12]
    SLICE_X37Y9          FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.443    14.784    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X37Y9          FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[12]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X37Y9          FDCE (Setup_fdce_C_D)       -0.067    14.942    CPU_Core_inst/ALU_inst/resultReg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -18.126    
  -------------------------------------------------------------------
                         slack                                 -3.184    

Slack (VIOLATED) :        -3.141ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.088ns  (logic 3.854ns (29.447%)  route 9.234ns (70.553%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.567     5.088    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X46Y3          FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/Q
                         net (fo=124, routed)         1.421     7.027    CPU_Core_inst/CU/procState__0[0]
    SLICE_X49Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.151 r  CPU_Core_inst/CU/resultReg[28]_i_169/O
                         net (fo=1, routed)           0.807     7.958    CPU_Core_inst/CU/resultReg[28]_i_169_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.082 r  CPU_Core_inst/CU/resultReg[28]_i_70/O
                         net (fo=1, routed)           0.000     8.082    CPU_Core_inst/CU/resultReg[28]_i_70_n_0
    SLICE_X49Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     8.299 r  CPU_Core_inst/CU/resultReg_reg[28]_i_31/O
                         net (fo=2, routed)           0.303     8.602    CPU_Core_inst/CU/resultReg_reg[28]_i_31_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.299     8.901 r  CPU_Core_inst/CU/resultReg[28]_i_13/O
                         net (fo=111, routed)         1.334    10.235    CPU_Core_inst/CU/bitManipulationValue[0]
    SLICE_X40Y2          LUT3 (Prop_lut3_I1_O)        0.124    10.359 r  CPU_Core_inst/CU/resultReg[29]_i_19/O
                         net (fo=46, routed)          1.746    12.104    CPU_Core_inst/CU/resultReg[29]_i_19_n_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I2_O)        0.124    12.228 f  CPU_Core_inst/CU/resultReg[3]_i_57/O
                         net (fo=1, routed)           0.632    12.861    CPU_Core_inst/CU/resultReg[3]_i_57_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I5_O)        0.124    12.985 r  CPU_Core_inst/CU/resultReg[3]_i_17/O
                         net (fo=2, routed)           0.312    13.297    CPU_Core_inst/CU/resultReg[3]_i_17_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124    13.421 r  CPU_Core_inst/CU/resultReg[3]_i_6/O
                         net (fo=17, routed)          0.815    14.236    CPU_Core_inst/CU/resultReg[3]_i_6_n_0
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.124    14.360 r  CPU_Core_inst/CU/resultReg[3]_i_22/O
                         net (fo=1, routed)           0.000    14.360    CPU_Core_inst/CU/resultReg[3]_i_22_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.761 r  CPU_Core_inst/CU/resultReg_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.761    CPU_Core_inst/CU/resultReg_reg[3]_i_8_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  CPU_Core_inst/CU/resultReg_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.875    CPU_Core_inst/CU/resultReg_reg[6]_i_8_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  CPU_Core_inst/CU/resultReg_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.989    CPU_Core_inst/CU/resultReg_reg[11]_i_9_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  CPU_Core_inst/CU/resultReg_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.103    CPU_Core_inst/CU/resultReg_reg[15]_i_9_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.217 r  CPU_Core_inst/CU/resultReg_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.217    CPU_Core_inst/CU/resultReg_reg[19]_i_9_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  CPU_Core_inst/CU/resultReg_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.331    CPU_Core_inst/CU/resultReg_reg[23]_i_9_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  CPU_Core_inst/CU/resultReg_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.445    CPU_Core_inst/CU/resultReg_reg[26]_i_9_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.758 r  CPU_Core_inst/CU/resultReg_reg[30]_i_13/O[3]
                         net (fo=2, routed)           1.024    16.782    CPU_Core_inst/CU/ALU_inst/p_0_in5_in
    SLICE_X43Y16         LUT5 (Prop_lut5_I0_O)        0.306    17.088 f  CPU_Core_inst/CU/flagsReg[1]_i_6/O
                         net (fo=1, routed)           0.407    17.495    CPU_Core_inst/CU/flagsReg[1]_i_6_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I2_O)        0.124    17.619 f  CPU_Core_inst/CU/flagsReg[1]_i_2/O
                         net (fo=1, routed)           0.433    18.052    CPU_Core_inst/CU/flagsReg[1]_i_2_n_0
    SLICE_X43Y16         LUT5 (Prop_lut5_I0_O)        0.124    18.176 r  CPU_Core_inst/CU/flagsReg[1]_i_1/O
                         net (fo=1, routed)           0.000    18.176    CPU_Core_inst/ALU_inst/flagsReg_reg[3]_0[1]
    SLICE_X43Y16         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.440    14.781    CPU_Core_inst/ALU_inst/clk_IBUF_BUFG
    SLICE_X43Y16         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X43Y16         FDCE (Setup_fdce_C_D)        0.029    15.035    CPU_Core_inst/ALU_inst/flagsReg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -18.176    
  -------------------------------------------------------------------
                         slack                                 -3.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 memoryMapping_inst/clockControllerPrescalerReg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[926]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.607%)  route 0.127ns (47.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.557     1.440    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X55Y20         FDCE                                         r  memoryMapping_inst/clockControllerPrescalerReg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  memoryMapping_inst/clockControllerPrescalerReg_reg[17]/Q
                         net (fo=2, routed)           0.127     1.708    memoryMapping_inst/D[46]
    SLICE_X56Y20         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[926]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.826     1.953    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X56Y20         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[926]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X56Y20         FDCE (Hold_fdce_C_D)         0.075     1.550    memoryMapping_inst/debugSignalsReg_reg[926]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 memoryMapping_inst/clockControllerPrescalerReg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[929]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.589     1.472    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X59Y16         FDCE                                         r  memoryMapping_inst/clockControllerPrescalerReg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  memoryMapping_inst/clockControllerPrescalerReg_reg[20]/Q
                         net (fo=2, routed)           0.110     1.723    memoryMapping_inst/D[49]
    SLICE_X58Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[929]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.856     1.983    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[929]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X58Y17         FDCE (Hold_fdce_C_D)         0.066     1.551    memoryMapping_inst/debugSignalsReg_reg[929]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterfacePrescalerReg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[884]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.591     1.474    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  memoryMapping_inst/serialInterfacePrescalerReg_reg[7]/Q
                         net (fo=4, routed)           0.075     1.677    memoryMapping_inst/D[6]
    SLICE_X59Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[884]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.860     1.987    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X59Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[884]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X59Y12         FDCE (Hold_fdce_C_D)         0.016     1.503    memoryMapping_inst/debugSignalsReg_reg[884]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterfacePrescalerReg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[904]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.558     1.441    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  memoryMapping_inst/serialInterfacePrescalerReg_reg[27]/Q
                         net (fo=4, routed)           0.122     1.704    memoryMapping_inst/D[26]
    SLICE_X55Y18         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[904]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.828     1.955    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X55Y18         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[904]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X55Y18         FDCE (Hold_fdce_C_D)         0.072     1.528    memoryMapping_inst/debugSignalsReg_reg[904]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[951]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.648%)  route 0.137ns (49.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.563     1.446    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X55Y12         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[10]/Q
                         net (fo=3, routed)           0.137     1.725    memoryMapping_inst/D[69]
    SLICE_X56Y11         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[951]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.835     1.962    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X56Y11         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[951]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X56Y11         FDCE (Hold_fdce_C_D)         0.060     1.544    memoryMapping_inst/debugSignalsReg_reg[951]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 memoryMapping_inst/clockControllerPrescalerReg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[925]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.559     1.442    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X57Y20         FDCE                                         r  memoryMapping_inst/clockControllerPrescalerReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  memoryMapping_inst/clockControllerPrescalerReg_reg[16]/Q
                         net (fo=2, routed)           0.123     1.706    memoryMapping_inst/D[45]
    SLICE_X57Y21         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[925]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.825     1.952    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X57Y21         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[925]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X57Y21         FDCE (Hold_fdce_C_D)         0.070     1.525    memoryMapping_inst/debugSignalsReg_reg[925]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 memoryMapping_inst/clockControllerPrescalerReg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[939]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.911%)  route 0.142ns (50.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.558     1.441    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X53Y19         FDCE                                         r  memoryMapping_inst/clockControllerPrescalerReg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  memoryMapping_inst/clockControllerPrescalerReg_reg[30]/Q
                         net (fo=2, routed)           0.142     1.724    memoryMapping_inst/D[59]
    SLICE_X54Y19         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[939]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.827     1.954    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X54Y19         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[939]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X54Y19         FDCE (Hold_fdce_C_D)         0.063     1.539    memoryMapping_inst/debugSignalsReg_reg[939]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterfacePrescalerReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[877]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.729%)  route 0.132ns (48.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.591     1.474    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  memoryMapping_inst/serialInterfacePrescalerReg_reg[0]/Q
                         net (fo=4, routed)           0.132     1.747    memoryMapping_inst/serialInterfacePrescalerReg_reg_n_0_[0]
    SLICE_X58Y11         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[877]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.862     1.989    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X58Y11         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[877]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X58Y11         FDCE (Hold_fdce_C_D)         0.070     1.561    memoryMapping_inst/debugSignalsReg_reg[877]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/instructionReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/sourceRegisterNumberReg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.056%)  route 0.130ns (47.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.594     1.477    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X59Y4          FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  CPU_Core_inst/CU/instructionReg_reg[2]/Q
                         net (fo=4, routed)           0.130     1.748    CPU_Core_inst/CU/sourceRegisterNumberReg_nxt[2]
    SLICE_X59Y3          FDCE                                         r  CPU_Core_inst/CU/sourceRegisterNumberReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.864     1.991    CPU_Core_inst/CU/clk_IBUF_BUFG
    SLICE_X59Y3          FDCE                                         r  CPU_Core_inst/CU/sourceRegisterNumberReg_reg[2]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X59Y3          FDCE (Hold_fdce_C_D)         0.066     1.559    CPU_Core_inst/CU/sourceRegisterNumberReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 memoryMapping_inst/clockControllerPrescalerReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[911]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.057%)  route 0.115ns (44.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.587     1.470    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  memoryMapping_inst/clockControllerPrescalerReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  memoryMapping_inst/clockControllerPrescalerReg_reg[2]/Q
                         net (fo=2, routed)           0.115     1.726    memoryMapping_inst/D[31]
    SLICE_X61Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[911]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.856     1.983    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X61Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[911]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X61Y17         FDCE (Hold_fdce_C_D)         0.046     1.531    memoryMapping_inst/debugSignalsReg_reg[911]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X29Y13   CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X43Y16   CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X38Y18   CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X36Y20   CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X35Y14   CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X39Y15   CPU_Core_inst/ALU_inst/resultReg_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X37Y9    CPU_Core_inst/ALU_inst/resultReg_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X36Y18   CPU_Core_inst/ALU_inst/resultReg_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X36Y17   CPU_Core_inst/ALU_inst/resultReg_reg[14]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y3    ram_inst/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y3    ram_inst/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y4    ram_inst/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y4    ram_inst/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y6    ram_inst/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y6    ram_inst/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y8    ram_inst/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y8    ram_inst/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y6    ram_inst/ram_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y6    ram_inst/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y3    ram_inst/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y3    ram_inst/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y4    ram_inst/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y4    ram_inst/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y6    ram_inst/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y6    ram_inst/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y8    ram_inst/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y8    ram_inst/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y6    ram_inst/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y6    ram_inst/ram_reg_0_15_0_0__11/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        120.164ns  (logic 38.721ns (32.224%)  route 81.443ns (67.776%))
  Logic Levels:           124  (CARRY4=72 LUT1=1 LUT2=5 LUT3=10 LUT4=9 LUT5=12 LUT6=13 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.569     5.090    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X55Y9          FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.419     5.509 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/Q
                         net (fo=31, routed)          3.921     9.430    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[8]
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.299     9.729 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_522/O
                         net (fo=1, routed)           0.000     9.729    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_522_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.242 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358/CO[3]
                         net (fo=1, routed)           0.000    10.242    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.359    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.476 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103/CO[3]
                         net (fo=1, routed)           0.000    10.476    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.593 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.593    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_66_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.710 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.710    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_53_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.025 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_16/O[3]
                         net (fo=692, routed)         6.275    17.300    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31][3]
    SLICE_X54Y19         LUT3 (Prop_lut3_I1_O)        0.307    17.607 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_377/O
                         net (fo=29, routed)          1.296    18.903    memoryMapping_inst/IO_SevenSegmentDisplay_inst/DI[0]
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    19.027 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_545/O
                         net (fo=8, routed)           1.156    20.183    memoryMapping_inst/IO_SevenSegmentDisplay_inst/DI[2]
    SLICE_X49Y19         LUT6 (Prop_lut6_I1_O)        0.124    20.307 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1443/O
                         net (fo=1, routed)           0.000    20.307    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1443_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.708 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1377/CO[3]
                         net (fo=1, routed)           0.000    20.708    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1377_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.822 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1222/CO[3]
                         net (fo=1, routed)           0.000    20.822    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1222_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.936 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_986/CO[3]
                         net (fo=1, routed)           0.000    20.936    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_986_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.050 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_728/CO[3]
                         net (fo=1, routed)           0.000    21.050    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_728_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.164 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_324/CO[3]
                         net (fo=1, routed)           0.000    21.164    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_324_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.278 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752/CO[3]
                         net (fo=1, routed)           0.009    21.287    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.401 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753/CO[3]
                         net (fo=1, routed)           0.000    21.401    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.515 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955/CO[3]
                         net (fo=1, routed)           0.000    21.515    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.786 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218/CO[0]
                         net (fo=40, routed)          1.438    23.223    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218_n_3
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.373    23.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1192/O
                         net (fo=2, routed)           1.135    24.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1192_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124    24.856 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1196/O
                         net (fo=1, routed)           0.000    24.856    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1196_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.236 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_961/CO[3]
                         net (fo=1, routed)           0.000    25.236    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_961_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.559 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663/O[1]
                         net (fo=3, routed)           0.831    26.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663_n_6
    SLICE_X51Y30         LUT3 (Prop_lut3_I2_O)        0.306    26.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2667/O
                         net (fo=2, routed)           1.288    27.983    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2667_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.149    28.132 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2190/O
                         net (fo=2, routed)           1.001    29.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2190_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.332    29.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2194/O
                         net (fo=1, routed)           0.000    29.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2194_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.998 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559/CO[3]
                         net (fo=1, routed)           0.000    29.998    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.332 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962/O[1]
                         net (fo=7, routed)           0.993    31.325    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962_n_6
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.303    31.628 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975/O
                         net (fo=1, routed)           0.000    31.628    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.161 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713/CO[3]
                         net (fo=1, routed)           0.000    32.161    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.476 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309/O[3]
                         net (fo=3, routed)           1.404    33.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309_n_4
    SLICE_X47Y32         LUT4 (Prop_lut4_I0_O)        0.307    34.187 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298/O
                         net (fo=1, routed)           0.710    34.897    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    35.423    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.694 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83/CO[0]
                         net (fo=1, routed)           0.659    36.354    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83_n_3
    SLICE_X49Y33         LUT5 (Prop_lut5_I0_O)        0.373    36.727 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60/O
                         net (fo=135, routed)         3.687    40.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_85_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.124    40.538 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77/O
                         net (fo=2, routed)           0.360    40.897    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.477 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75/CO[3]
                         net (fo=1, routed)           0.000    41.477    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.591 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1554/CO[3]
                         net (fo=1, routed)           0.009    41.600    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1554_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.934 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[1]
                         net (fo=2, routed)           0.855    42.789    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[10]
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.303    43.092 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1297/O
                         net (fo=1, routed)           0.000    43.092    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1297_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.642 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1013/CO[3]
                         net (fo=1, routed)           0.009    43.651    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1013_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_724/O[2]
                         net (fo=1, routed)           0.835    44.724    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[15]
    SLICE_X56Y25         LUT4 (Prop_lut4_I3_O)        0.302    45.026 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_783/O
                         net (fo=41, routed)          3.700    48.726    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_783_n_0
    SLICE_X64Y38         LUT3 (Prop_lut3_I2_O)        0.124    48.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_687/O
                         net (fo=4, routed)           1.245    50.095    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_687_n_0
    SLICE_X64Y32         LUT4 (Prop_lut4_I0_O)        0.124    50.219 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_768/O
                         net (fo=1, routed)           0.000    50.219    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_768_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.732 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356/CO[3]
                         net (fo=1, routed)           0.000    50.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784/O[2]
                         net (fo=3, routed)           0.925    51.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784_n_5
    SLICE_X55Y33         LUT5 (Prop_lut5_I0_O)        0.327    52.222 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_380/O
                         net (fo=1, routed)           0.756    52.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_380_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.640    53.618 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_196/O[3]
                         net (fo=3, routed)           0.581    54.199    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_196_n_4
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.306    54.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_200/O
                         net (fo=2, routed)           1.199    55.705    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_200_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.150    55.855 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_97/O
                         net (fo=2, routed)           1.280    57.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_97_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.326    57.460 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/O
                         net (fo=1, routed)           0.000    57.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    57.812 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_60/O[3]
                         net (fo=52, routed)          2.933    60.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_103_0[0]
    SLICE_X64Y40         LUT2 (Prop_lut2_I1_O)        0.306    61.051 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1539/O
                         net (fo=1, routed)           0.000    61.051    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1539_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.584 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1472/CO[3]
                         net (fo=1, routed)           0.000    61.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1472_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.701 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1299/CO[3]
                         net (fo=1, routed)           0.000    61.701    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1299_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.818 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1018/CO[3]
                         net (fo=1, routed)           0.000    61.818    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1018_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.935 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_729/CO[3]
                         net (fo=1, routed)           0.000    61.935    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_729_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.052 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_340/CO[3]
                         net (fo=1, routed)           0.000    62.052    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_340_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.169 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    62.169    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    62.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94/O[2]
                         net (fo=3, routed)           0.817    63.226    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94_n_5
    SLICE_X65Y45         LUT4 (Prop_lut4_I0_O)        0.301    63.527 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168/O
                         net (fo=1, routed)           0.610    64.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    64.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    64.522    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57/CO[0]
                         net (fo=62, routed)          1.889    66.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57_n_3
    SLICE_X62Y40         LUT6 (Prop_lut6_I4_O)        0.373    67.055 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82/O
                         net (fo=1, routed)           0.416    67.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    68.127 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    68.127    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.241 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594/CO[3]
                         net (fo=1, routed)           0.000    68.241    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978/CO[3]
                         net (fo=1, routed)           0.000    68.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.469 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462/CO[3]
                         net (fo=1, routed)           0.000    68.469    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.583 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000    68.583    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.697 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111/CO[3]
                         net (fo=1, routed)           0.000    68.697    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.811 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_64/CO[3]
                         net (fo=58, routed)          2.999    71.810    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CO[0]
    SLICE_X42Y32         LUT3 (Prop_lut3_I0_O)        0.116    71.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25/O
                         net (fo=178, routed)         4.093    76.019    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25_n_0
    SLICE_X57Y46         LUT4 (Prop_lut4_I3_O)        0.324    76.343 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767/O
                         net (fo=4, routed)           1.046    77.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    78.099 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155/CO[3]
                         net (fo=1, routed)           0.000    78.099    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    78.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641/O[0]
                         net (fo=2, routed)           1.405    79.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641_n_7
    SLICE_X54Y39         LUT3 (Prop_lut3_I2_O)        0.327    80.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1017/O
                         net (fo=2, routed)           0.959    81.013    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1017_n_0
    SLICE_X52Y40         LUT4 (Prop_lut4_I3_O)        0.348    81.361 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1021/O
                         net (fo=1, routed)           0.000    81.361    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1021_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.894 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480/CO[3]
                         net (fo=1, routed)           0.000    81.894    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    82.217 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639/O[1]
                         net (fo=3, routed)           1.207    83.424    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639_n_6
    SLICE_X47Y40         LUT3 (Prop_lut3_I2_O)        0.306    83.730 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640/O
                         net (fo=2, routed)           1.056    84.786    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640_n_0
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.149    84.935 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327/O
                         net (fo=2, routed)           0.978    85.913    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.332    86.245 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331/O
                         net (fo=1, routed)           0.000    86.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    86.758 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665/CO[3]
                         net (fo=1, routed)           0.000    86.758    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    86.997 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065/O[2]
                         net (fo=7, routed)           1.139    88.136    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065_n_5
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.301    88.437 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1064/O
                         net (fo=1, routed)           0.000    88.437    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1064_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    88.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500/CO[3]
                         net (fo=1, routed)           0.000    88.969    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_266/CO[3]
                         net (fo=1, routed)           0.000    89.083    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_266_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_135/CO[3]
                         net (fo=1, routed)           0.000    89.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_135_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    89.419 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74/O[0]
                         net (fo=61, routed)          1.927    91.345    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74_n_7
    SLICE_X49Y46         LUT5 (Prop_lut5_I2_O)        0.299    91.644 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_131/O
                         net (fo=1, routed)           0.000    91.644    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_131_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    92.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72/CO[0]
                         net (fo=60, routed)          2.372    94.381    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72_n_3
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.373    94.754 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125/O
                         net (fo=1, routed)           0.656    95.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    96.065 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000    96.065    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    96.399 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1548/O[1]
                         net (fo=2, routed)           0.946    97.346    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]4[6]
    SLICE_X46Y42         LUT5 (Prop_lut5_I0_O)        0.303    97.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2424/O
                         net (fo=1, routed)           0.000    97.649    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2424_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    98.292 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1823/O[3]
                         net (fo=1, routed)           0.953    99.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]5[8]
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.307    99.552 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1214/O
                         net (fo=19, routed)          0.700   100.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1214_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152   100.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1186/O
                         net (fo=4, routed)           1.387   101.791    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1186_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I0_O)        0.332   102.123 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2761/O
                         net (fo=1, routed)           0.000   102.123    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2761_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.673 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2395/CO[3]
                         net (fo=1, routed)           0.000   102.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2395_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1786/CO[3]
                         net (fo=1, routed)           0.000   102.787    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1786_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.901 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1170/CO[3]
                         net (fo=1, routed)           0.000   102.901    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1170_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.015 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614/CO[3]
                         net (fo=1, routed)           0.000   103.015    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   103.254 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207/O[2]
                         net (fo=3, routed)           0.867   104.121    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207_n_5
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.302   104.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_625/O
                         net (fo=2, routed)           1.092   105.515    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_625_n_0
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.124   105.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_628/O
                         net (fo=1, routed)           0.000   105.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_628_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   106.040 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_312/CO[3]
                         net (fo=1, routed)           0.000   106.040    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_312_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   106.374 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322/O[1]
                         net (fo=3, routed)           0.966   107.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322_n_6
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.303   107.643 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_321/O
                         net (fo=2, routed)           0.415   108.058    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_321_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I1_O)        0.120   108.178 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_299/O
                         net (fo=2, routed)           0.831   109.009    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_299_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.327   109.336 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_302/O
                         net (fo=1, routed)           0.000   109.336    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_302_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   109.760 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146/O[1]
                         net (fo=2, routed)           1.036   110.797    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146_n_6
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.303   111.100 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148/O
                         net (fo=1, routed)           0.000   111.100    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   111.327 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76/O[1]
                         net (fo=1, routed)           0.734   112.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76_n_6
    SLICE_X41Y38         LUT2 (Prop_lut2_I1_O)        0.303   112.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=1, routed)           0.000   112.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   112.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18/O[3]
                         net (fo=6, routed)           1.180   113.792    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18_n_4
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.336   114.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_56/O
                         net (fo=1, routed)           0.815   114.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_56_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.327   115.270 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30/O
                         net (fo=1, routed)           0.000   115.270    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30_n_0
    SLICE_X36Y35         MUXF7 (Prop_muxf7_I1_O)      0.217   115.487 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.803   116.290    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.299   116.589 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_4/O
                         net (fo=7, routed)           1.022   117.610    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[3]
    SLICE_X40Y33         LUT5 (Prop_lut5_I3_O)        0.152   117.762 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1/O
                         net (fo=1, routed)           0.836   118.599    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.326   118.925 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.800   121.725    sevenSegmentLEDs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529   125.254 r  sevenSegmentLEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000   125.254    sevenSegmentLEDs[1]
    W6                                                                r  sevenSegmentLEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        120.069ns  (logic 38.497ns (32.062%)  route 81.572ns (67.938%))
  Logic Levels:           124  (CARRY4=72 LUT1=1 LUT2=5 LUT3=10 LUT4=9 LUT5=12 LUT6=13 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.569     5.090    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X55Y9          FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.419     5.509 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/Q
                         net (fo=31, routed)          3.921     9.430    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[8]
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.299     9.729 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_522/O
                         net (fo=1, routed)           0.000     9.729    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_522_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.242 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358/CO[3]
                         net (fo=1, routed)           0.000    10.242    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.359    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.476 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103/CO[3]
                         net (fo=1, routed)           0.000    10.476    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.593 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.593    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_66_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.710 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.710    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_53_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.025 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_16/O[3]
                         net (fo=692, routed)         6.275    17.300    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31][3]
    SLICE_X54Y19         LUT3 (Prop_lut3_I1_O)        0.307    17.607 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_377/O
                         net (fo=29, routed)          1.296    18.903    memoryMapping_inst/IO_SevenSegmentDisplay_inst/DI[0]
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    19.027 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_545/O
                         net (fo=8, routed)           1.156    20.183    memoryMapping_inst/IO_SevenSegmentDisplay_inst/DI[2]
    SLICE_X49Y19         LUT6 (Prop_lut6_I1_O)        0.124    20.307 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1443/O
                         net (fo=1, routed)           0.000    20.307    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1443_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.708 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1377/CO[3]
                         net (fo=1, routed)           0.000    20.708    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1377_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.822 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1222/CO[3]
                         net (fo=1, routed)           0.000    20.822    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1222_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.936 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_986/CO[3]
                         net (fo=1, routed)           0.000    20.936    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_986_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.050 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_728/CO[3]
                         net (fo=1, routed)           0.000    21.050    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_728_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.164 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_324/CO[3]
                         net (fo=1, routed)           0.000    21.164    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_324_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.278 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752/CO[3]
                         net (fo=1, routed)           0.009    21.287    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.401 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753/CO[3]
                         net (fo=1, routed)           0.000    21.401    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.515 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955/CO[3]
                         net (fo=1, routed)           0.000    21.515    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.786 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218/CO[0]
                         net (fo=40, routed)          1.438    23.223    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218_n_3
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.373    23.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1192/O
                         net (fo=2, routed)           1.135    24.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1192_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124    24.856 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1196/O
                         net (fo=1, routed)           0.000    24.856    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1196_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.236 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_961/CO[3]
                         net (fo=1, routed)           0.000    25.236    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_961_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.559 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663/O[1]
                         net (fo=3, routed)           0.831    26.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663_n_6
    SLICE_X51Y30         LUT3 (Prop_lut3_I2_O)        0.306    26.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2667/O
                         net (fo=2, routed)           1.288    27.983    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2667_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.149    28.132 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2190/O
                         net (fo=2, routed)           1.001    29.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2190_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.332    29.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2194/O
                         net (fo=1, routed)           0.000    29.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2194_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.998 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559/CO[3]
                         net (fo=1, routed)           0.000    29.998    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.332 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962/O[1]
                         net (fo=7, routed)           0.993    31.325    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962_n_6
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.303    31.628 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975/O
                         net (fo=1, routed)           0.000    31.628    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.161 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713/CO[3]
                         net (fo=1, routed)           0.000    32.161    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.476 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309/O[3]
                         net (fo=3, routed)           1.404    33.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309_n_4
    SLICE_X47Y32         LUT4 (Prop_lut4_I0_O)        0.307    34.187 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298/O
                         net (fo=1, routed)           0.710    34.897    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    35.423    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.694 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83/CO[0]
                         net (fo=1, routed)           0.659    36.354    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83_n_3
    SLICE_X49Y33         LUT5 (Prop_lut5_I0_O)        0.373    36.727 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60/O
                         net (fo=135, routed)         3.687    40.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_85_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.124    40.538 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77/O
                         net (fo=2, routed)           0.360    40.897    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.477 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75/CO[3]
                         net (fo=1, routed)           0.000    41.477    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.591 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1554/CO[3]
                         net (fo=1, routed)           0.009    41.600    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1554_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.934 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[1]
                         net (fo=2, routed)           0.855    42.789    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[10]
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.303    43.092 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1297/O
                         net (fo=1, routed)           0.000    43.092    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1297_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.642 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1013/CO[3]
                         net (fo=1, routed)           0.009    43.651    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1013_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_724/O[2]
                         net (fo=1, routed)           0.835    44.724    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[15]
    SLICE_X56Y25         LUT4 (Prop_lut4_I3_O)        0.302    45.026 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_783/O
                         net (fo=41, routed)          3.700    48.726    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_783_n_0
    SLICE_X64Y38         LUT3 (Prop_lut3_I2_O)        0.124    48.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_687/O
                         net (fo=4, routed)           1.245    50.095    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_687_n_0
    SLICE_X64Y32         LUT4 (Prop_lut4_I0_O)        0.124    50.219 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_768/O
                         net (fo=1, routed)           0.000    50.219    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_768_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.732 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356/CO[3]
                         net (fo=1, routed)           0.000    50.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784/O[2]
                         net (fo=3, routed)           0.925    51.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784_n_5
    SLICE_X55Y33         LUT5 (Prop_lut5_I0_O)        0.327    52.222 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_380/O
                         net (fo=1, routed)           0.756    52.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_380_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.640    53.618 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_196/O[3]
                         net (fo=3, routed)           0.581    54.199    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_196_n_4
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.306    54.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_200/O
                         net (fo=2, routed)           1.199    55.705    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_200_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.150    55.855 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_97/O
                         net (fo=2, routed)           1.280    57.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_97_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.326    57.460 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/O
                         net (fo=1, routed)           0.000    57.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    57.812 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_60/O[3]
                         net (fo=52, routed)          2.933    60.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_103_0[0]
    SLICE_X64Y40         LUT2 (Prop_lut2_I1_O)        0.306    61.051 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1539/O
                         net (fo=1, routed)           0.000    61.051    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1539_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.584 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1472/CO[3]
                         net (fo=1, routed)           0.000    61.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1472_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.701 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1299/CO[3]
                         net (fo=1, routed)           0.000    61.701    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1299_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.818 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1018/CO[3]
                         net (fo=1, routed)           0.000    61.818    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1018_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.935 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_729/CO[3]
                         net (fo=1, routed)           0.000    61.935    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_729_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.052 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_340/CO[3]
                         net (fo=1, routed)           0.000    62.052    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_340_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.169 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    62.169    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    62.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94/O[2]
                         net (fo=3, routed)           0.817    63.226    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94_n_5
    SLICE_X65Y45         LUT4 (Prop_lut4_I0_O)        0.301    63.527 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168/O
                         net (fo=1, routed)           0.610    64.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    64.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    64.522    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57/CO[0]
                         net (fo=62, routed)          1.889    66.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57_n_3
    SLICE_X62Y40         LUT6 (Prop_lut6_I4_O)        0.373    67.055 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82/O
                         net (fo=1, routed)           0.416    67.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    68.127 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    68.127    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.241 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594/CO[3]
                         net (fo=1, routed)           0.000    68.241    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978/CO[3]
                         net (fo=1, routed)           0.000    68.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.469 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462/CO[3]
                         net (fo=1, routed)           0.000    68.469    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.583 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000    68.583    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.697 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111/CO[3]
                         net (fo=1, routed)           0.000    68.697    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.811 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_64/CO[3]
                         net (fo=58, routed)          2.999    71.810    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CO[0]
    SLICE_X42Y32         LUT3 (Prop_lut3_I0_O)        0.116    71.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25/O
                         net (fo=178, routed)         4.093    76.019    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25_n_0
    SLICE_X57Y46         LUT4 (Prop_lut4_I3_O)        0.324    76.343 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767/O
                         net (fo=4, routed)           1.046    77.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    78.099 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155/CO[3]
                         net (fo=1, routed)           0.000    78.099    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    78.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641/O[0]
                         net (fo=2, routed)           1.405    79.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641_n_7
    SLICE_X54Y39         LUT3 (Prop_lut3_I2_O)        0.327    80.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1017/O
                         net (fo=2, routed)           0.959    81.013    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1017_n_0
    SLICE_X52Y40         LUT4 (Prop_lut4_I3_O)        0.348    81.361 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1021/O
                         net (fo=1, routed)           0.000    81.361    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1021_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.894 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480/CO[3]
                         net (fo=1, routed)           0.000    81.894    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    82.217 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639/O[1]
                         net (fo=3, routed)           1.207    83.424    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639_n_6
    SLICE_X47Y40         LUT3 (Prop_lut3_I2_O)        0.306    83.730 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640/O
                         net (fo=2, routed)           1.056    84.786    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640_n_0
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.149    84.935 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327/O
                         net (fo=2, routed)           0.978    85.913    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.332    86.245 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331/O
                         net (fo=1, routed)           0.000    86.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    86.758 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665/CO[3]
                         net (fo=1, routed)           0.000    86.758    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    86.997 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065/O[2]
                         net (fo=7, routed)           1.139    88.136    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065_n_5
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.301    88.437 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1064/O
                         net (fo=1, routed)           0.000    88.437    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1064_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    88.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500/CO[3]
                         net (fo=1, routed)           0.000    88.969    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_266/CO[3]
                         net (fo=1, routed)           0.000    89.083    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_266_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_135/CO[3]
                         net (fo=1, routed)           0.000    89.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_135_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    89.419 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74/O[0]
                         net (fo=61, routed)          1.927    91.345    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74_n_7
    SLICE_X49Y46         LUT5 (Prop_lut5_I2_O)        0.299    91.644 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_131/O
                         net (fo=1, routed)           0.000    91.644    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_131_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    92.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72/CO[0]
                         net (fo=60, routed)          2.372    94.381    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72_n_3
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.373    94.754 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125/O
                         net (fo=1, routed)           0.656    95.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    96.065 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000    96.065    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    96.399 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1548/O[1]
                         net (fo=2, routed)           0.946    97.346    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]4[6]
    SLICE_X46Y42         LUT5 (Prop_lut5_I0_O)        0.303    97.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2424/O
                         net (fo=1, routed)           0.000    97.649    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2424_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    98.292 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1823/O[3]
                         net (fo=1, routed)           0.953    99.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]5[8]
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.307    99.552 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1214/O
                         net (fo=19, routed)          0.700   100.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1214_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152   100.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1186/O
                         net (fo=4, routed)           1.387   101.791    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1186_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I0_O)        0.332   102.123 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2761/O
                         net (fo=1, routed)           0.000   102.123    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2761_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.673 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2395/CO[3]
                         net (fo=1, routed)           0.000   102.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2395_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1786/CO[3]
                         net (fo=1, routed)           0.000   102.787    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1786_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.901 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1170/CO[3]
                         net (fo=1, routed)           0.000   102.901    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1170_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.015 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614/CO[3]
                         net (fo=1, routed)           0.000   103.015    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   103.254 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207/O[2]
                         net (fo=3, routed)           0.867   104.121    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207_n_5
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.302   104.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_625/O
                         net (fo=2, routed)           1.092   105.515    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_625_n_0
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.124   105.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_628/O
                         net (fo=1, routed)           0.000   105.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_628_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   106.040 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_312/CO[3]
                         net (fo=1, routed)           0.000   106.040    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_312_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   106.374 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322/O[1]
                         net (fo=3, routed)           0.966   107.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322_n_6
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.303   107.643 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_321/O
                         net (fo=2, routed)           0.415   108.058    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_321_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I1_O)        0.120   108.178 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_299/O
                         net (fo=2, routed)           0.831   109.009    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_299_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.327   109.336 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_302/O
                         net (fo=1, routed)           0.000   109.336    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_302_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   109.760 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146/O[1]
                         net (fo=2, routed)           1.036   110.797    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146_n_6
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.303   111.100 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148/O
                         net (fo=1, routed)           0.000   111.100    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   111.327 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76/O[1]
                         net (fo=1, routed)           0.734   112.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76_n_6
    SLICE_X41Y38         LUT2 (Prop_lut2_I1_O)        0.303   112.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=1, routed)           0.000   112.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   112.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18/O[3]
                         net (fo=6, routed)           1.180   113.792    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18_n_4
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.336   114.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_56/O
                         net (fo=1, routed)           0.815   114.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_56_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.327   115.270 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30/O
                         net (fo=1, routed)           0.000   115.270    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30_n_0
    SLICE_X36Y35         MUXF7 (Prop_muxf7_I1_O)      0.217   115.487 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.803   116.290    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.299   116.589 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_4/O
                         net (fo=7, routed)           1.024   117.613    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[3]
    SLICE_X40Y33         LUT5 (Prop_lut5_I3_O)        0.124   117.737 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2/O
                         net (fo=1, routed)           0.816   118.553    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.124   118.677 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.947   121.624    sevenSegmentLEDs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535   125.160 r  sevenSegmentLEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000   125.160    sevenSegmentLEDs[2]
    U8                                                                r  sevenSegmentLEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        119.613ns  (logic 38.734ns (32.382%)  route 80.880ns (67.618%))
  Logic Levels:           124  (CARRY4=72 LUT1=1 LUT2=5 LUT3=10 LUT4=9 LUT5=12 LUT6=13 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.569     5.090    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X55Y9          FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.419     5.509 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/Q
                         net (fo=31, routed)          3.921     9.430    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[8]
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.299     9.729 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_522/O
                         net (fo=1, routed)           0.000     9.729    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_522_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.242 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358/CO[3]
                         net (fo=1, routed)           0.000    10.242    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.359    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.476 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103/CO[3]
                         net (fo=1, routed)           0.000    10.476    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.593 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.593    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_66_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.710 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.710    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_53_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.025 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_16/O[3]
                         net (fo=692, routed)         6.275    17.300    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31][3]
    SLICE_X54Y19         LUT3 (Prop_lut3_I1_O)        0.307    17.607 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_377/O
                         net (fo=29, routed)          1.296    18.903    memoryMapping_inst/IO_SevenSegmentDisplay_inst/DI[0]
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    19.027 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_545/O
                         net (fo=8, routed)           1.156    20.183    memoryMapping_inst/IO_SevenSegmentDisplay_inst/DI[2]
    SLICE_X49Y19         LUT6 (Prop_lut6_I1_O)        0.124    20.307 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1443/O
                         net (fo=1, routed)           0.000    20.307    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1443_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.708 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1377/CO[3]
                         net (fo=1, routed)           0.000    20.708    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1377_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.822 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1222/CO[3]
                         net (fo=1, routed)           0.000    20.822    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1222_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.936 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_986/CO[3]
                         net (fo=1, routed)           0.000    20.936    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_986_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.050 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_728/CO[3]
                         net (fo=1, routed)           0.000    21.050    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_728_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.164 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_324/CO[3]
                         net (fo=1, routed)           0.000    21.164    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_324_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.278 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752/CO[3]
                         net (fo=1, routed)           0.009    21.287    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.401 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753/CO[3]
                         net (fo=1, routed)           0.000    21.401    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.515 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955/CO[3]
                         net (fo=1, routed)           0.000    21.515    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.786 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218/CO[0]
                         net (fo=40, routed)          1.438    23.223    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218_n_3
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.373    23.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1192/O
                         net (fo=2, routed)           1.135    24.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1192_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124    24.856 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1196/O
                         net (fo=1, routed)           0.000    24.856    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1196_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.236 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_961/CO[3]
                         net (fo=1, routed)           0.000    25.236    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_961_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.559 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663/O[1]
                         net (fo=3, routed)           0.831    26.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663_n_6
    SLICE_X51Y30         LUT3 (Prop_lut3_I2_O)        0.306    26.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2667/O
                         net (fo=2, routed)           1.288    27.983    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2667_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.149    28.132 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2190/O
                         net (fo=2, routed)           1.001    29.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2190_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.332    29.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2194/O
                         net (fo=1, routed)           0.000    29.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2194_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.998 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559/CO[3]
                         net (fo=1, routed)           0.000    29.998    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.332 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962/O[1]
                         net (fo=7, routed)           0.993    31.325    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962_n_6
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.303    31.628 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975/O
                         net (fo=1, routed)           0.000    31.628    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.161 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713/CO[3]
                         net (fo=1, routed)           0.000    32.161    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.476 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309/O[3]
                         net (fo=3, routed)           1.404    33.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309_n_4
    SLICE_X47Y32         LUT4 (Prop_lut4_I0_O)        0.307    34.187 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298/O
                         net (fo=1, routed)           0.710    34.897    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    35.423    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.694 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83/CO[0]
                         net (fo=1, routed)           0.659    36.354    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83_n_3
    SLICE_X49Y33         LUT5 (Prop_lut5_I0_O)        0.373    36.727 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60/O
                         net (fo=135, routed)         3.687    40.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_85_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.124    40.538 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77/O
                         net (fo=2, routed)           0.360    40.897    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.477 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75/CO[3]
                         net (fo=1, routed)           0.000    41.477    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.591 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1554/CO[3]
                         net (fo=1, routed)           0.009    41.600    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1554_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.934 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[1]
                         net (fo=2, routed)           0.855    42.789    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[10]
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.303    43.092 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1297/O
                         net (fo=1, routed)           0.000    43.092    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1297_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.642 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1013/CO[3]
                         net (fo=1, routed)           0.009    43.651    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1013_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_724/O[2]
                         net (fo=1, routed)           0.835    44.724    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[15]
    SLICE_X56Y25         LUT4 (Prop_lut4_I3_O)        0.302    45.026 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_783/O
                         net (fo=41, routed)          3.700    48.726    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_783_n_0
    SLICE_X64Y38         LUT3 (Prop_lut3_I2_O)        0.124    48.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_687/O
                         net (fo=4, routed)           1.245    50.095    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_687_n_0
    SLICE_X64Y32         LUT4 (Prop_lut4_I0_O)        0.124    50.219 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_768/O
                         net (fo=1, routed)           0.000    50.219    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_768_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.732 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356/CO[3]
                         net (fo=1, routed)           0.000    50.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784/O[2]
                         net (fo=3, routed)           0.925    51.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784_n_5
    SLICE_X55Y33         LUT5 (Prop_lut5_I0_O)        0.327    52.222 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_380/O
                         net (fo=1, routed)           0.756    52.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_380_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.640    53.618 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_196/O[3]
                         net (fo=3, routed)           0.581    54.199    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_196_n_4
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.306    54.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_200/O
                         net (fo=2, routed)           1.199    55.705    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_200_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.150    55.855 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_97/O
                         net (fo=2, routed)           1.280    57.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_97_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.326    57.460 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/O
                         net (fo=1, routed)           0.000    57.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    57.812 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_60/O[3]
                         net (fo=52, routed)          2.933    60.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_103_0[0]
    SLICE_X64Y40         LUT2 (Prop_lut2_I1_O)        0.306    61.051 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1539/O
                         net (fo=1, routed)           0.000    61.051    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1539_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.584 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1472/CO[3]
                         net (fo=1, routed)           0.000    61.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1472_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.701 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1299/CO[3]
                         net (fo=1, routed)           0.000    61.701    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1299_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.818 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1018/CO[3]
                         net (fo=1, routed)           0.000    61.818    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1018_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.935 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_729/CO[3]
                         net (fo=1, routed)           0.000    61.935    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_729_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.052 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_340/CO[3]
                         net (fo=1, routed)           0.000    62.052    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_340_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.169 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    62.169    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    62.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94/O[2]
                         net (fo=3, routed)           0.817    63.226    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94_n_5
    SLICE_X65Y45         LUT4 (Prop_lut4_I0_O)        0.301    63.527 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168/O
                         net (fo=1, routed)           0.610    64.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    64.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    64.522    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57/CO[0]
                         net (fo=62, routed)          1.889    66.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57_n_3
    SLICE_X62Y40         LUT6 (Prop_lut6_I4_O)        0.373    67.055 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82/O
                         net (fo=1, routed)           0.416    67.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    68.127 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    68.127    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.241 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594/CO[3]
                         net (fo=1, routed)           0.000    68.241    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978/CO[3]
                         net (fo=1, routed)           0.000    68.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.469 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462/CO[3]
                         net (fo=1, routed)           0.000    68.469    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.583 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000    68.583    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.697 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111/CO[3]
                         net (fo=1, routed)           0.000    68.697    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.811 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_64/CO[3]
                         net (fo=58, routed)          2.999    71.810    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CO[0]
    SLICE_X42Y32         LUT3 (Prop_lut3_I0_O)        0.116    71.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25/O
                         net (fo=178, routed)         4.093    76.019    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25_n_0
    SLICE_X57Y46         LUT4 (Prop_lut4_I3_O)        0.324    76.343 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767/O
                         net (fo=4, routed)           1.046    77.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    78.099 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155/CO[3]
                         net (fo=1, routed)           0.000    78.099    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    78.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641/O[0]
                         net (fo=2, routed)           1.405    79.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641_n_7
    SLICE_X54Y39         LUT3 (Prop_lut3_I2_O)        0.327    80.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1017/O
                         net (fo=2, routed)           0.959    81.013    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1017_n_0
    SLICE_X52Y40         LUT4 (Prop_lut4_I3_O)        0.348    81.361 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1021/O
                         net (fo=1, routed)           0.000    81.361    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1021_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.894 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480/CO[3]
                         net (fo=1, routed)           0.000    81.894    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    82.217 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639/O[1]
                         net (fo=3, routed)           1.207    83.424    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639_n_6
    SLICE_X47Y40         LUT3 (Prop_lut3_I2_O)        0.306    83.730 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640/O
                         net (fo=2, routed)           1.056    84.786    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640_n_0
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.149    84.935 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327/O
                         net (fo=2, routed)           0.978    85.913    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.332    86.245 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331/O
                         net (fo=1, routed)           0.000    86.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    86.758 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665/CO[3]
                         net (fo=1, routed)           0.000    86.758    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    86.997 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065/O[2]
                         net (fo=7, routed)           1.139    88.136    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065_n_5
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.301    88.437 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1064/O
                         net (fo=1, routed)           0.000    88.437    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1064_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    88.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500/CO[3]
                         net (fo=1, routed)           0.000    88.969    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_266/CO[3]
                         net (fo=1, routed)           0.000    89.083    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_266_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_135/CO[3]
                         net (fo=1, routed)           0.000    89.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_135_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    89.419 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74/O[0]
                         net (fo=61, routed)          1.927    91.345    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74_n_7
    SLICE_X49Y46         LUT5 (Prop_lut5_I2_O)        0.299    91.644 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_131/O
                         net (fo=1, routed)           0.000    91.644    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_131_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    92.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72/CO[0]
                         net (fo=60, routed)          2.372    94.381    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72_n_3
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.373    94.754 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125/O
                         net (fo=1, routed)           0.656    95.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    96.065 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000    96.065    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    96.399 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1548/O[1]
                         net (fo=2, routed)           0.946    97.346    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]4[6]
    SLICE_X46Y42         LUT5 (Prop_lut5_I0_O)        0.303    97.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2424/O
                         net (fo=1, routed)           0.000    97.649    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2424_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    98.292 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1823/O[3]
                         net (fo=1, routed)           0.953    99.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]5[8]
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.307    99.552 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1214/O
                         net (fo=19, routed)          0.700   100.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1214_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152   100.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1186/O
                         net (fo=4, routed)           1.387   101.791    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1186_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I0_O)        0.332   102.123 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2761/O
                         net (fo=1, routed)           0.000   102.123    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2761_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.673 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2395/CO[3]
                         net (fo=1, routed)           0.000   102.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2395_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1786/CO[3]
                         net (fo=1, routed)           0.000   102.787    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1786_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.901 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1170/CO[3]
                         net (fo=1, routed)           0.000   102.901    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1170_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.015 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614/CO[3]
                         net (fo=1, routed)           0.000   103.015    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   103.254 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207/O[2]
                         net (fo=3, routed)           0.867   104.121    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207_n_5
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.302   104.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_625/O
                         net (fo=2, routed)           1.092   105.515    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_625_n_0
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.124   105.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_628/O
                         net (fo=1, routed)           0.000   105.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_628_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   106.040 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_312/CO[3]
                         net (fo=1, routed)           0.000   106.040    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_312_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   106.374 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322/O[1]
                         net (fo=3, routed)           0.966   107.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322_n_6
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.303   107.643 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_321/O
                         net (fo=2, routed)           0.415   108.058    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_321_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I1_O)        0.120   108.178 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_299/O
                         net (fo=2, routed)           0.831   109.009    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_299_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.327   109.336 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_302/O
                         net (fo=1, routed)           0.000   109.336    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_302_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   109.760 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146/O[1]
                         net (fo=2, routed)           1.036   110.797    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146_n_6
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.303   111.100 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148/O
                         net (fo=1, routed)           0.000   111.100    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   111.327 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76/O[1]
                         net (fo=1, routed)           0.734   112.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76_n_6
    SLICE_X41Y38         LUT2 (Prop_lut2_I1_O)        0.303   112.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=1, routed)           0.000   112.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   112.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18/O[3]
                         net (fo=6, routed)           1.180   113.792    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18_n_4
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.336   114.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_56/O
                         net (fo=1, routed)           0.815   114.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_56_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.327   115.270 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30/O
                         net (fo=1, routed)           0.000   115.270    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30_n_0
    SLICE_X36Y35         MUXF7 (Prop_muxf7_I1_O)      0.217   115.487 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.803   116.290    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.299   116.589 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_4/O
                         net (fo=7, routed)           1.024   117.613    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[3]
    SLICE_X40Y33         LUT5 (Prop_lut5_I3_O)        0.152   117.765 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3/O
                         net (fo=1, routed)           0.436   118.201    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.332   118.533 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.635   121.168    sevenSegmentLEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536   124.704 r  sevenSegmentLEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000   124.704    sevenSegmentLEDs[3]
    V8                                                                r  sevenSegmentLEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        119.574ns  (logic 38.473ns (32.175%)  route 81.101ns (67.825%))
  Logic Levels:           124  (CARRY4=72 LUT1=1 LUT2=5 LUT3=10 LUT4=9 LUT5=12 LUT6=13 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.569     5.090    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X55Y9          FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.419     5.509 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/Q
                         net (fo=31, routed)          3.921     9.430    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[8]
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.299     9.729 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_522/O
                         net (fo=1, routed)           0.000     9.729    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_522_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.242 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358/CO[3]
                         net (fo=1, routed)           0.000    10.242    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.359    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.476 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103/CO[3]
                         net (fo=1, routed)           0.000    10.476    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.593 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.593    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_66_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.710 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.710    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_53_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.025 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_16/O[3]
                         net (fo=692, routed)         6.275    17.300    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31][3]
    SLICE_X54Y19         LUT3 (Prop_lut3_I1_O)        0.307    17.607 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_377/O
                         net (fo=29, routed)          1.296    18.903    memoryMapping_inst/IO_SevenSegmentDisplay_inst/DI[0]
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    19.027 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_545/O
                         net (fo=8, routed)           1.156    20.183    memoryMapping_inst/IO_SevenSegmentDisplay_inst/DI[2]
    SLICE_X49Y19         LUT6 (Prop_lut6_I1_O)        0.124    20.307 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1443/O
                         net (fo=1, routed)           0.000    20.307    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1443_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.708 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1377/CO[3]
                         net (fo=1, routed)           0.000    20.708    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1377_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.822 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1222/CO[3]
                         net (fo=1, routed)           0.000    20.822    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1222_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.936 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_986/CO[3]
                         net (fo=1, routed)           0.000    20.936    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_986_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.050 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_728/CO[3]
                         net (fo=1, routed)           0.000    21.050    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_728_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.164 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_324/CO[3]
                         net (fo=1, routed)           0.000    21.164    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_324_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.278 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752/CO[3]
                         net (fo=1, routed)           0.009    21.287    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.401 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753/CO[3]
                         net (fo=1, routed)           0.000    21.401    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.515 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955/CO[3]
                         net (fo=1, routed)           0.000    21.515    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.786 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218/CO[0]
                         net (fo=40, routed)          1.438    23.223    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218_n_3
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.373    23.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1192/O
                         net (fo=2, routed)           1.135    24.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1192_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124    24.856 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1196/O
                         net (fo=1, routed)           0.000    24.856    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1196_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.236 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_961/CO[3]
                         net (fo=1, routed)           0.000    25.236    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_961_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.559 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663/O[1]
                         net (fo=3, routed)           0.831    26.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663_n_6
    SLICE_X51Y30         LUT3 (Prop_lut3_I2_O)        0.306    26.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2667/O
                         net (fo=2, routed)           1.288    27.983    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2667_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.149    28.132 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2190/O
                         net (fo=2, routed)           1.001    29.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2190_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.332    29.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2194/O
                         net (fo=1, routed)           0.000    29.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2194_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.998 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559/CO[3]
                         net (fo=1, routed)           0.000    29.998    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.332 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962/O[1]
                         net (fo=7, routed)           0.993    31.325    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962_n_6
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.303    31.628 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975/O
                         net (fo=1, routed)           0.000    31.628    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.161 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713/CO[3]
                         net (fo=1, routed)           0.000    32.161    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.476 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309/O[3]
                         net (fo=3, routed)           1.404    33.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309_n_4
    SLICE_X47Y32         LUT4 (Prop_lut4_I0_O)        0.307    34.187 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298/O
                         net (fo=1, routed)           0.710    34.897    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    35.423    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.694 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83/CO[0]
                         net (fo=1, routed)           0.659    36.354    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83_n_3
    SLICE_X49Y33         LUT5 (Prop_lut5_I0_O)        0.373    36.727 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60/O
                         net (fo=135, routed)         3.687    40.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_85_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.124    40.538 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77/O
                         net (fo=2, routed)           0.360    40.897    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.477 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75/CO[3]
                         net (fo=1, routed)           0.000    41.477    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.591 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1554/CO[3]
                         net (fo=1, routed)           0.009    41.600    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1554_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.934 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[1]
                         net (fo=2, routed)           0.855    42.789    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[10]
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.303    43.092 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1297/O
                         net (fo=1, routed)           0.000    43.092    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1297_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.642 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1013/CO[3]
                         net (fo=1, routed)           0.009    43.651    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1013_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_724/O[2]
                         net (fo=1, routed)           0.835    44.724    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[15]
    SLICE_X56Y25         LUT4 (Prop_lut4_I3_O)        0.302    45.026 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_783/O
                         net (fo=41, routed)          3.700    48.726    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_783_n_0
    SLICE_X64Y38         LUT3 (Prop_lut3_I2_O)        0.124    48.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_687/O
                         net (fo=4, routed)           1.245    50.095    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_687_n_0
    SLICE_X64Y32         LUT4 (Prop_lut4_I0_O)        0.124    50.219 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_768/O
                         net (fo=1, routed)           0.000    50.219    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_768_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.732 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356/CO[3]
                         net (fo=1, routed)           0.000    50.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784/O[2]
                         net (fo=3, routed)           0.925    51.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784_n_5
    SLICE_X55Y33         LUT5 (Prop_lut5_I0_O)        0.327    52.222 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_380/O
                         net (fo=1, routed)           0.756    52.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_380_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.640    53.618 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_196/O[3]
                         net (fo=3, routed)           0.581    54.199    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_196_n_4
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.306    54.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_200/O
                         net (fo=2, routed)           1.199    55.705    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_200_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.150    55.855 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_97/O
                         net (fo=2, routed)           1.280    57.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_97_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.326    57.460 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/O
                         net (fo=1, routed)           0.000    57.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    57.812 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_60/O[3]
                         net (fo=52, routed)          2.933    60.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_103_0[0]
    SLICE_X64Y40         LUT2 (Prop_lut2_I1_O)        0.306    61.051 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1539/O
                         net (fo=1, routed)           0.000    61.051    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1539_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.584 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1472/CO[3]
                         net (fo=1, routed)           0.000    61.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1472_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.701 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1299/CO[3]
                         net (fo=1, routed)           0.000    61.701    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1299_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.818 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1018/CO[3]
                         net (fo=1, routed)           0.000    61.818    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1018_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.935 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_729/CO[3]
                         net (fo=1, routed)           0.000    61.935    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_729_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.052 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_340/CO[3]
                         net (fo=1, routed)           0.000    62.052    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_340_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.169 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    62.169    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    62.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94/O[2]
                         net (fo=3, routed)           0.817    63.226    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94_n_5
    SLICE_X65Y45         LUT4 (Prop_lut4_I0_O)        0.301    63.527 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168/O
                         net (fo=1, routed)           0.610    64.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    64.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    64.522    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57/CO[0]
                         net (fo=62, routed)          1.889    66.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57_n_3
    SLICE_X62Y40         LUT6 (Prop_lut6_I4_O)        0.373    67.055 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82/O
                         net (fo=1, routed)           0.416    67.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    68.127 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    68.127    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.241 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594/CO[3]
                         net (fo=1, routed)           0.000    68.241    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978/CO[3]
                         net (fo=1, routed)           0.000    68.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.469 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462/CO[3]
                         net (fo=1, routed)           0.000    68.469    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.583 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000    68.583    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.697 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111/CO[3]
                         net (fo=1, routed)           0.000    68.697    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.811 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_64/CO[3]
                         net (fo=58, routed)          2.999    71.810    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CO[0]
    SLICE_X42Y32         LUT3 (Prop_lut3_I0_O)        0.116    71.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25/O
                         net (fo=178, routed)         4.093    76.019    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25_n_0
    SLICE_X57Y46         LUT4 (Prop_lut4_I3_O)        0.324    76.343 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767/O
                         net (fo=4, routed)           1.046    77.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    78.099 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155/CO[3]
                         net (fo=1, routed)           0.000    78.099    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    78.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641/O[0]
                         net (fo=2, routed)           1.405    79.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641_n_7
    SLICE_X54Y39         LUT3 (Prop_lut3_I2_O)        0.327    80.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1017/O
                         net (fo=2, routed)           0.959    81.013    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1017_n_0
    SLICE_X52Y40         LUT4 (Prop_lut4_I3_O)        0.348    81.361 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1021/O
                         net (fo=1, routed)           0.000    81.361    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1021_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.894 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480/CO[3]
                         net (fo=1, routed)           0.000    81.894    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    82.217 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639/O[1]
                         net (fo=3, routed)           1.207    83.424    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639_n_6
    SLICE_X47Y40         LUT3 (Prop_lut3_I2_O)        0.306    83.730 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640/O
                         net (fo=2, routed)           1.056    84.786    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640_n_0
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.149    84.935 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327/O
                         net (fo=2, routed)           0.978    85.913    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.332    86.245 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331/O
                         net (fo=1, routed)           0.000    86.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    86.758 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665/CO[3]
                         net (fo=1, routed)           0.000    86.758    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    86.997 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065/O[2]
                         net (fo=7, routed)           1.139    88.136    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065_n_5
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.301    88.437 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1064/O
                         net (fo=1, routed)           0.000    88.437    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1064_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    88.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500/CO[3]
                         net (fo=1, routed)           0.000    88.969    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_266/CO[3]
                         net (fo=1, routed)           0.000    89.083    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_266_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_135/CO[3]
                         net (fo=1, routed)           0.000    89.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_135_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    89.419 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74/O[0]
                         net (fo=61, routed)          1.927    91.345    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74_n_7
    SLICE_X49Y46         LUT5 (Prop_lut5_I2_O)        0.299    91.644 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_131/O
                         net (fo=1, routed)           0.000    91.644    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_131_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    92.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72/CO[0]
                         net (fo=60, routed)          2.372    94.381    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72_n_3
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.373    94.754 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125/O
                         net (fo=1, routed)           0.656    95.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    96.065 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000    96.065    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    96.399 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1548/O[1]
                         net (fo=2, routed)           0.946    97.346    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]4[6]
    SLICE_X46Y42         LUT5 (Prop_lut5_I0_O)        0.303    97.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2424/O
                         net (fo=1, routed)           0.000    97.649    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2424_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    98.292 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1823/O[3]
                         net (fo=1, routed)           0.953    99.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]5[8]
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.307    99.552 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1214/O
                         net (fo=19, routed)          0.700   100.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1214_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152   100.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1186/O
                         net (fo=4, routed)           1.387   101.791    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1186_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I0_O)        0.332   102.123 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2761/O
                         net (fo=1, routed)           0.000   102.123    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2761_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.673 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2395/CO[3]
                         net (fo=1, routed)           0.000   102.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2395_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1786/CO[3]
                         net (fo=1, routed)           0.000   102.787    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1786_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.901 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1170/CO[3]
                         net (fo=1, routed)           0.000   102.901    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1170_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.015 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614/CO[3]
                         net (fo=1, routed)           0.000   103.015    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   103.254 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207/O[2]
                         net (fo=3, routed)           0.867   104.121    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207_n_5
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.302   104.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_625/O
                         net (fo=2, routed)           1.092   105.515    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_625_n_0
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.124   105.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_628/O
                         net (fo=1, routed)           0.000   105.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_628_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   106.040 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_312/CO[3]
                         net (fo=1, routed)           0.000   106.040    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_312_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   106.374 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322/O[1]
                         net (fo=3, routed)           0.966   107.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322_n_6
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.303   107.643 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_321/O
                         net (fo=2, routed)           0.415   108.058    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_321_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I1_O)        0.120   108.178 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_299/O
                         net (fo=2, routed)           0.831   109.009    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_299_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.327   109.336 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_302/O
                         net (fo=1, routed)           0.000   109.336    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_302_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   109.760 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146/O[1]
                         net (fo=2, routed)           1.036   110.797    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146_n_6
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.303   111.100 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148/O
                         net (fo=1, routed)           0.000   111.100    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   111.327 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76/O[1]
                         net (fo=1, routed)           0.734   112.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76_n_6
    SLICE_X41Y38         LUT2 (Prop_lut2_I1_O)        0.303   112.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=1, routed)           0.000   112.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   112.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18/O[3]
                         net (fo=6, routed)           1.180   113.792    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18_n_4
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.336   114.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_56/O
                         net (fo=1, routed)           0.815   114.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_56_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.327   115.270 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30/O
                         net (fo=1, routed)           0.000   115.270    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30_n_0
    SLICE_X36Y35         MUXF7 (Prop_muxf7_I1_O)      0.217   115.487 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.803   116.290    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.299   116.589 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_4/O
                         net (fo=7, routed)           1.022   117.610    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[3]
    SLICE_X40Y33         LUT5 (Prop_lut5_I3_O)        0.124   117.734 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0/O
                         net (fo=1, routed)           0.508   118.242    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I5_O)        0.124   118.366 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.787   121.154    sevenSegmentLEDs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511   124.664 r  sevenSegmentLEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000   124.664    sevenSegmentLEDs[0]
    W7                                                                r  sevenSegmentLEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        119.387ns  (logic 38.482ns (32.233%)  route 80.905ns (67.767%))
  Logic Levels:           124  (CARRY4=72 LUT1=1 LUT2=5 LUT3=10 LUT4=9 LUT5=12 LUT6=13 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.569     5.090    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X55Y9          FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.419     5.509 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/Q
                         net (fo=31, routed)          3.921     9.430    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[8]
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.299     9.729 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_522/O
                         net (fo=1, routed)           0.000     9.729    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_522_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.242 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358/CO[3]
                         net (fo=1, routed)           0.000    10.242    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.359    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.476 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103/CO[3]
                         net (fo=1, routed)           0.000    10.476    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.593 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.593    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_66_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.710 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.710    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_53_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.025 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_16/O[3]
                         net (fo=692, routed)         6.275    17.300    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31][3]
    SLICE_X54Y19         LUT3 (Prop_lut3_I1_O)        0.307    17.607 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_377/O
                         net (fo=29, routed)          1.296    18.903    memoryMapping_inst/IO_SevenSegmentDisplay_inst/DI[0]
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    19.027 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_545/O
                         net (fo=8, routed)           1.156    20.183    memoryMapping_inst/IO_SevenSegmentDisplay_inst/DI[2]
    SLICE_X49Y19         LUT6 (Prop_lut6_I1_O)        0.124    20.307 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1443/O
                         net (fo=1, routed)           0.000    20.307    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1443_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.708 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1377/CO[3]
                         net (fo=1, routed)           0.000    20.708    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1377_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.822 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1222/CO[3]
                         net (fo=1, routed)           0.000    20.822    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1222_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.936 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_986/CO[3]
                         net (fo=1, routed)           0.000    20.936    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_986_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.050 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_728/CO[3]
                         net (fo=1, routed)           0.000    21.050    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_728_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.164 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_324/CO[3]
                         net (fo=1, routed)           0.000    21.164    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_324_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.278 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752/CO[3]
                         net (fo=1, routed)           0.009    21.287    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.401 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753/CO[3]
                         net (fo=1, routed)           0.000    21.401    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.515 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955/CO[3]
                         net (fo=1, routed)           0.000    21.515    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.786 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218/CO[0]
                         net (fo=40, routed)          1.438    23.223    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218_n_3
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.373    23.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1192/O
                         net (fo=2, routed)           1.135    24.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1192_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124    24.856 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1196/O
                         net (fo=1, routed)           0.000    24.856    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1196_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.236 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_961/CO[3]
                         net (fo=1, routed)           0.000    25.236    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_961_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.559 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663/O[1]
                         net (fo=3, routed)           0.831    26.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663_n_6
    SLICE_X51Y30         LUT3 (Prop_lut3_I2_O)        0.306    26.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2667/O
                         net (fo=2, routed)           1.288    27.983    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2667_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.149    28.132 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2190/O
                         net (fo=2, routed)           1.001    29.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2190_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.332    29.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2194/O
                         net (fo=1, routed)           0.000    29.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2194_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.998 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559/CO[3]
                         net (fo=1, routed)           0.000    29.998    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.332 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962/O[1]
                         net (fo=7, routed)           0.993    31.325    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962_n_6
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.303    31.628 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975/O
                         net (fo=1, routed)           0.000    31.628    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.161 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713/CO[3]
                         net (fo=1, routed)           0.000    32.161    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.476 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309/O[3]
                         net (fo=3, routed)           1.404    33.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309_n_4
    SLICE_X47Y32         LUT4 (Prop_lut4_I0_O)        0.307    34.187 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298/O
                         net (fo=1, routed)           0.710    34.897    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    35.423    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.694 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83/CO[0]
                         net (fo=1, routed)           0.659    36.354    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83_n_3
    SLICE_X49Y33         LUT5 (Prop_lut5_I0_O)        0.373    36.727 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60/O
                         net (fo=135, routed)         3.687    40.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_85_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.124    40.538 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77/O
                         net (fo=2, routed)           0.360    40.897    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.477 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75/CO[3]
                         net (fo=1, routed)           0.000    41.477    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.591 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1554/CO[3]
                         net (fo=1, routed)           0.009    41.600    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1554_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.934 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[1]
                         net (fo=2, routed)           0.855    42.789    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[10]
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.303    43.092 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1297/O
                         net (fo=1, routed)           0.000    43.092    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1297_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.642 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1013/CO[3]
                         net (fo=1, routed)           0.009    43.651    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1013_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_724/O[2]
                         net (fo=1, routed)           0.835    44.724    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[15]
    SLICE_X56Y25         LUT4 (Prop_lut4_I3_O)        0.302    45.026 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_783/O
                         net (fo=41, routed)          3.700    48.726    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_783_n_0
    SLICE_X64Y38         LUT3 (Prop_lut3_I2_O)        0.124    48.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_687/O
                         net (fo=4, routed)           1.245    50.095    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_687_n_0
    SLICE_X64Y32         LUT4 (Prop_lut4_I0_O)        0.124    50.219 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_768/O
                         net (fo=1, routed)           0.000    50.219    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_768_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.732 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356/CO[3]
                         net (fo=1, routed)           0.000    50.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784/O[2]
                         net (fo=3, routed)           0.925    51.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784_n_5
    SLICE_X55Y33         LUT5 (Prop_lut5_I0_O)        0.327    52.222 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_380/O
                         net (fo=1, routed)           0.756    52.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_380_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.640    53.618 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_196/O[3]
                         net (fo=3, routed)           0.581    54.199    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_196_n_4
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.306    54.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_200/O
                         net (fo=2, routed)           1.199    55.705    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_200_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.150    55.855 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_97/O
                         net (fo=2, routed)           1.280    57.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_97_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.326    57.460 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/O
                         net (fo=1, routed)           0.000    57.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    57.812 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_60/O[3]
                         net (fo=52, routed)          2.933    60.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_103_0[0]
    SLICE_X64Y40         LUT2 (Prop_lut2_I1_O)        0.306    61.051 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1539/O
                         net (fo=1, routed)           0.000    61.051    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1539_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.584 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1472/CO[3]
                         net (fo=1, routed)           0.000    61.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1472_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.701 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1299/CO[3]
                         net (fo=1, routed)           0.000    61.701    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1299_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.818 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1018/CO[3]
                         net (fo=1, routed)           0.000    61.818    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1018_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.935 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_729/CO[3]
                         net (fo=1, routed)           0.000    61.935    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_729_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.052 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_340/CO[3]
                         net (fo=1, routed)           0.000    62.052    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_340_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.169 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    62.169    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    62.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94/O[2]
                         net (fo=3, routed)           0.817    63.226    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94_n_5
    SLICE_X65Y45         LUT4 (Prop_lut4_I0_O)        0.301    63.527 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168/O
                         net (fo=1, routed)           0.610    64.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    64.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    64.522    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57/CO[0]
                         net (fo=62, routed)          1.889    66.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57_n_3
    SLICE_X62Y40         LUT6 (Prop_lut6_I4_O)        0.373    67.055 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82/O
                         net (fo=1, routed)           0.416    67.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    68.127 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    68.127    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.241 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594/CO[3]
                         net (fo=1, routed)           0.000    68.241    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978/CO[3]
                         net (fo=1, routed)           0.000    68.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.469 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462/CO[3]
                         net (fo=1, routed)           0.000    68.469    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.583 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000    68.583    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.697 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111/CO[3]
                         net (fo=1, routed)           0.000    68.697    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.811 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_64/CO[3]
                         net (fo=58, routed)          2.999    71.810    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CO[0]
    SLICE_X42Y32         LUT3 (Prop_lut3_I0_O)        0.116    71.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25/O
                         net (fo=178, routed)         4.093    76.019    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25_n_0
    SLICE_X57Y46         LUT4 (Prop_lut4_I3_O)        0.324    76.343 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767/O
                         net (fo=4, routed)           1.046    77.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    78.099 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155/CO[3]
                         net (fo=1, routed)           0.000    78.099    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    78.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641/O[0]
                         net (fo=2, routed)           1.405    79.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641_n_7
    SLICE_X54Y39         LUT3 (Prop_lut3_I2_O)        0.327    80.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1017/O
                         net (fo=2, routed)           0.959    81.013    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1017_n_0
    SLICE_X52Y40         LUT4 (Prop_lut4_I3_O)        0.348    81.361 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1021/O
                         net (fo=1, routed)           0.000    81.361    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1021_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.894 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480/CO[3]
                         net (fo=1, routed)           0.000    81.894    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    82.217 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639/O[1]
                         net (fo=3, routed)           1.207    83.424    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639_n_6
    SLICE_X47Y40         LUT3 (Prop_lut3_I2_O)        0.306    83.730 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640/O
                         net (fo=2, routed)           1.056    84.786    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640_n_0
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.149    84.935 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327/O
                         net (fo=2, routed)           0.978    85.913    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.332    86.245 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331/O
                         net (fo=1, routed)           0.000    86.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    86.758 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665/CO[3]
                         net (fo=1, routed)           0.000    86.758    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    86.997 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065/O[2]
                         net (fo=7, routed)           1.139    88.136    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065_n_5
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.301    88.437 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1064/O
                         net (fo=1, routed)           0.000    88.437    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1064_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    88.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500/CO[3]
                         net (fo=1, routed)           0.000    88.969    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_266/CO[3]
                         net (fo=1, routed)           0.000    89.083    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_266_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_135/CO[3]
                         net (fo=1, routed)           0.000    89.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_135_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    89.419 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74/O[0]
                         net (fo=61, routed)          1.927    91.345    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74_n_7
    SLICE_X49Y46         LUT5 (Prop_lut5_I2_O)        0.299    91.644 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_131/O
                         net (fo=1, routed)           0.000    91.644    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_131_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    92.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72/CO[0]
                         net (fo=60, routed)          2.372    94.381    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72_n_3
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.373    94.754 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125/O
                         net (fo=1, routed)           0.656    95.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    96.065 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000    96.065    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    96.399 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1548/O[1]
                         net (fo=2, routed)           0.946    97.346    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]4[6]
    SLICE_X46Y42         LUT5 (Prop_lut5_I0_O)        0.303    97.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2424/O
                         net (fo=1, routed)           0.000    97.649    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2424_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    98.292 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1823/O[3]
                         net (fo=1, routed)           0.953    99.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]5[8]
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.307    99.552 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1214/O
                         net (fo=19, routed)          0.700   100.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1214_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152   100.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1186/O
                         net (fo=4, routed)           1.387   101.791    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1186_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I0_O)        0.332   102.123 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2761/O
                         net (fo=1, routed)           0.000   102.123    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2761_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.673 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2395/CO[3]
                         net (fo=1, routed)           0.000   102.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2395_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1786/CO[3]
                         net (fo=1, routed)           0.000   102.787    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1786_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.901 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1170/CO[3]
                         net (fo=1, routed)           0.000   102.901    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1170_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.015 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614/CO[3]
                         net (fo=1, routed)           0.000   103.015    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   103.254 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207/O[2]
                         net (fo=3, routed)           0.867   104.121    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207_n_5
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.302   104.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_625/O
                         net (fo=2, routed)           1.092   105.515    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_625_n_0
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.124   105.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_628/O
                         net (fo=1, routed)           0.000   105.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_628_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   106.040 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_312/CO[3]
                         net (fo=1, routed)           0.000   106.040    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_312_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   106.374 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322/O[1]
                         net (fo=3, routed)           0.966   107.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322_n_6
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.303   107.643 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_321/O
                         net (fo=2, routed)           0.415   108.058    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_321_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I1_O)        0.120   108.178 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_299/O
                         net (fo=2, routed)           0.831   109.009    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_299_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.327   109.336 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_302/O
                         net (fo=1, routed)           0.000   109.336    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_302_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   109.760 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146/O[1]
                         net (fo=2, routed)           1.036   110.797    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146_n_6
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.303   111.100 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148/O
                         net (fo=1, routed)           0.000   111.100    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   111.327 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76/O[1]
                         net (fo=1, routed)           0.734   112.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76_n_6
    SLICE_X41Y38         LUT2 (Prop_lut2_I1_O)        0.303   112.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=1, routed)           0.000   112.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   112.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18/O[3]
                         net (fo=6, routed)           1.180   113.792    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18_n_4
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.336   114.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_56/O
                         net (fo=1, routed)           0.815   114.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_56_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.327   115.270 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30/O
                         net (fo=1, routed)           0.000   115.270    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30_n_0
    SLICE_X36Y35         MUXF7 (Prop_muxf7_I1_O)      0.217   115.487 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.803   116.290    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.299   116.589 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_4/O
                         net (fo=7, routed)           0.444   117.033    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[3]
    SLICE_X40Y33         LUT5 (Prop_lut5_I3_O)        0.124   117.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4/O
                         net (fo=1, routed)           0.825   117.982    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   118.106 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.852   120.958    sevenSegmentLEDs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520   124.477 r  sevenSegmentLEDs_OBUF[4]_inst/O
                         net (fo=0)                   0.000   124.477    sevenSegmentLEDs[4]
    U5                                                                r  sevenSegmentLEDs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        119.174ns  (logic 38.493ns (32.300%)  route 80.681ns (67.700%))
  Logic Levels:           124  (CARRY4=72 LUT1=1 LUT2=5 LUT3=10 LUT4=9 LUT5=12 LUT6=13 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.569     5.090    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X55Y9          FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.419     5.509 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/Q
                         net (fo=31, routed)          3.921     9.430    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[8]
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.299     9.729 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_522/O
                         net (fo=1, routed)           0.000     9.729    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_522_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.242 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358/CO[3]
                         net (fo=1, routed)           0.000    10.242    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.359    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.476 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103/CO[3]
                         net (fo=1, routed)           0.000    10.476    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.593 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.593    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_66_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.710 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.710    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_53_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.025 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_16/O[3]
                         net (fo=692, routed)         6.275    17.300    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31][3]
    SLICE_X54Y19         LUT3 (Prop_lut3_I1_O)        0.307    17.607 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_377/O
                         net (fo=29, routed)          1.296    18.903    memoryMapping_inst/IO_SevenSegmentDisplay_inst/DI[0]
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    19.027 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_545/O
                         net (fo=8, routed)           1.156    20.183    memoryMapping_inst/IO_SevenSegmentDisplay_inst/DI[2]
    SLICE_X49Y19         LUT6 (Prop_lut6_I1_O)        0.124    20.307 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1443/O
                         net (fo=1, routed)           0.000    20.307    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1443_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.708 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1377/CO[3]
                         net (fo=1, routed)           0.000    20.708    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1377_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.822 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1222/CO[3]
                         net (fo=1, routed)           0.000    20.822    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1222_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.936 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_986/CO[3]
                         net (fo=1, routed)           0.000    20.936    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_986_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.050 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_728/CO[3]
                         net (fo=1, routed)           0.000    21.050    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_728_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.164 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_324/CO[3]
                         net (fo=1, routed)           0.000    21.164    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_324_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.278 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752/CO[3]
                         net (fo=1, routed)           0.009    21.287    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.401 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753/CO[3]
                         net (fo=1, routed)           0.000    21.401    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.515 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955/CO[3]
                         net (fo=1, routed)           0.000    21.515    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.786 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218/CO[0]
                         net (fo=40, routed)          1.438    23.223    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218_n_3
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.373    23.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1192/O
                         net (fo=2, routed)           1.135    24.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1192_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124    24.856 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1196/O
                         net (fo=1, routed)           0.000    24.856    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1196_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.236 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_961/CO[3]
                         net (fo=1, routed)           0.000    25.236    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_961_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.559 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663/O[1]
                         net (fo=3, routed)           0.831    26.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663_n_6
    SLICE_X51Y30         LUT3 (Prop_lut3_I2_O)        0.306    26.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2667/O
                         net (fo=2, routed)           1.288    27.983    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2667_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.149    28.132 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2190/O
                         net (fo=2, routed)           1.001    29.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2190_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.332    29.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2194/O
                         net (fo=1, routed)           0.000    29.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2194_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.998 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559/CO[3]
                         net (fo=1, routed)           0.000    29.998    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.332 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962/O[1]
                         net (fo=7, routed)           0.993    31.325    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962_n_6
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.303    31.628 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975/O
                         net (fo=1, routed)           0.000    31.628    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.161 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713/CO[3]
                         net (fo=1, routed)           0.000    32.161    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.476 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309/O[3]
                         net (fo=3, routed)           1.404    33.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309_n_4
    SLICE_X47Y32         LUT4 (Prop_lut4_I0_O)        0.307    34.187 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298/O
                         net (fo=1, routed)           0.710    34.897    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    35.423    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.694 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83/CO[0]
                         net (fo=1, routed)           0.659    36.354    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83_n_3
    SLICE_X49Y33         LUT5 (Prop_lut5_I0_O)        0.373    36.727 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60/O
                         net (fo=135, routed)         3.687    40.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_85_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.124    40.538 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77/O
                         net (fo=2, routed)           0.360    40.897    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.477 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75/CO[3]
                         net (fo=1, routed)           0.000    41.477    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.591 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1554/CO[3]
                         net (fo=1, routed)           0.009    41.600    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1554_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.934 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[1]
                         net (fo=2, routed)           0.855    42.789    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[10]
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.303    43.092 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1297/O
                         net (fo=1, routed)           0.000    43.092    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1297_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.642 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1013/CO[3]
                         net (fo=1, routed)           0.009    43.651    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1013_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_724/O[2]
                         net (fo=1, routed)           0.835    44.724    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[15]
    SLICE_X56Y25         LUT4 (Prop_lut4_I3_O)        0.302    45.026 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_783/O
                         net (fo=41, routed)          3.700    48.726    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_783_n_0
    SLICE_X64Y38         LUT3 (Prop_lut3_I2_O)        0.124    48.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_687/O
                         net (fo=4, routed)           1.245    50.095    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_687_n_0
    SLICE_X64Y32         LUT4 (Prop_lut4_I0_O)        0.124    50.219 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_768/O
                         net (fo=1, routed)           0.000    50.219    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_768_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.732 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356/CO[3]
                         net (fo=1, routed)           0.000    50.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784/O[2]
                         net (fo=3, routed)           0.925    51.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784_n_5
    SLICE_X55Y33         LUT5 (Prop_lut5_I0_O)        0.327    52.222 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_380/O
                         net (fo=1, routed)           0.756    52.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_380_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.640    53.618 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_196/O[3]
                         net (fo=3, routed)           0.581    54.199    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_196_n_4
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.306    54.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_200/O
                         net (fo=2, routed)           1.199    55.705    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_200_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.150    55.855 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_97/O
                         net (fo=2, routed)           1.280    57.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_97_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.326    57.460 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/O
                         net (fo=1, routed)           0.000    57.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    57.812 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_60/O[3]
                         net (fo=52, routed)          2.933    60.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_103_0[0]
    SLICE_X64Y40         LUT2 (Prop_lut2_I1_O)        0.306    61.051 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1539/O
                         net (fo=1, routed)           0.000    61.051    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1539_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.584 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1472/CO[3]
                         net (fo=1, routed)           0.000    61.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1472_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.701 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1299/CO[3]
                         net (fo=1, routed)           0.000    61.701    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1299_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.818 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1018/CO[3]
                         net (fo=1, routed)           0.000    61.818    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1018_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.935 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_729/CO[3]
                         net (fo=1, routed)           0.000    61.935    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_729_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.052 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_340/CO[3]
                         net (fo=1, routed)           0.000    62.052    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_340_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.169 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    62.169    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    62.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94/O[2]
                         net (fo=3, routed)           0.817    63.226    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94_n_5
    SLICE_X65Y45         LUT4 (Prop_lut4_I0_O)        0.301    63.527 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168/O
                         net (fo=1, routed)           0.610    64.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    64.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    64.522    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57/CO[0]
                         net (fo=62, routed)          1.889    66.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57_n_3
    SLICE_X62Y40         LUT6 (Prop_lut6_I4_O)        0.373    67.055 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82/O
                         net (fo=1, routed)           0.416    67.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    68.127 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    68.127    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.241 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594/CO[3]
                         net (fo=1, routed)           0.000    68.241    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978/CO[3]
                         net (fo=1, routed)           0.000    68.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.469 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462/CO[3]
                         net (fo=1, routed)           0.000    68.469    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.583 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000    68.583    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.697 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111/CO[3]
                         net (fo=1, routed)           0.000    68.697    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.811 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_64/CO[3]
                         net (fo=58, routed)          2.999    71.810    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CO[0]
    SLICE_X42Y32         LUT3 (Prop_lut3_I0_O)        0.116    71.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25/O
                         net (fo=178, routed)         4.093    76.019    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25_n_0
    SLICE_X57Y46         LUT4 (Prop_lut4_I3_O)        0.324    76.343 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767/O
                         net (fo=4, routed)           1.046    77.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    78.099 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155/CO[3]
                         net (fo=1, routed)           0.000    78.099    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    78.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641/O[0]
                         net (fo=2, routed)           1.405    79.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641_n_7
    SLICE_X54Y39         LUT3 (Prop_lut3_I2_O)        0.327    80.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1017/O
                         net (fo=2, routed)           0.959    81.013    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1017_n_0
    SLICE_X52Y40         LUT4 (Prop_lut4_I3_O)        0.348    81.361 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1021/O
                         net (fo=1, routed)           0.000    81.361    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1021_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.894 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480/CO[3]
                         net (fo=1, routed)           0.000    81.894    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    82.217 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639/O[1]
                         net (fo=3, routed)           1.207    83.424    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639_n_6
    SLICE_X47Y40         LUT3 (Prop_lut3_I2_O)        0.306    83.730 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640/O
                         net (fo=2, routed)           1.056    84.786    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640_n_0
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.149    84.935 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327/O
                         net (fo=2, routed)           0.978    85.913    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.332    86.245 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331/O
                         net (fo=1, routed)           0.000    86.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    86.758 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665/CO[3]
                         net (fo=1, routed)           0.000    86.758    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    86.997 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065/O[2]
                         net (fo=7, routed)           1.139    88.136    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065_n_5
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.301    88.437 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1064/O
                         net (fo=1, routed)           0.000    88.437    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1064_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    88.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500/CO[3]
                         net (fo=1, routed)           0.000    88.969    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_266/CO[3]
                         net (fo=1, routed)           0.000    89.083    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_266_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_135/CO[3]
                         net (fo=1, routed)           0.000    89.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_135_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    89.419 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74/O[0]
                         net (fo=61, routed)          1.927    91.345    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74_n_7
    SLICE_X49Y46         LUT5 (Prop_lut5_I2_O)        0.299    91.644 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_131/O
                         net (fo=1, routed)           0.000    91.644    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_131_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    92.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72/CO[0]
                         net (fo=60, routed)          2.372    94.381    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72_n_3
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.373    94.754 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125/O
                         net (fo=1, routed)           0.656    95.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    96.065 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000    96.065    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    96.399 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1548/O[1]
                         net (fo=2, routed)           0.946    97.346    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]4[6]
    SLICE_X46Y42         LUT5 (Prop_lut5_I0_O)        0.303    97.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2424/O
                         net (fo=1, routed)           0.000    97.649    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2424_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    98.292 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1823/O[3]
                         net (fo=1, routed)           0.953    99.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]5[8]
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.307    99.552 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1214/O
                         net (fo=19, routed)          0.700   100.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1214_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152   100.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1186/O
                         net (fo=4, routed)           1.387   101.791    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1186_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I0_O)        0.332   102.123 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2761/O
                         net (fo=1, routed)           0.000   102.123    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2761_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.673 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2395/CO[3]
                         net (fo=1, routed)           0.000   102.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2395_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1786/CO[3]
                         net (fo=1, routed)           0.000   102.787    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1786_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.901 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1170/CO[3]
                         net (fo=1, routed)           0.000   102.901    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1170_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.015 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614/CO[3]
                         net (fo=1, routed)           0.000   103.015    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   103.254 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207/O[2]
                         net (fo=3, routed)           0.867   104.121    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207_n_5
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.302   104.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_625/O
                         net (fo=2, routed)           1.092   105.515    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_625_n_0
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.124   105.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_628/O
                         net (fo=1, routed)           0.000   105.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_628_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   106.040 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_312/CO[3]
                         net (fo=1, routed)           0.000   106.040    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_312_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   106.374 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322/O[1]
                         net (fo=3, routed)           0.966   107.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322_n_6
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.303   107.643 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_321/O
                         net (fo=2, routed)           0.415   108.058    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_321_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I1_O)        0.120   108.178 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_299/O
                         net (fo=2, routed)           0.831   109.009    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_299_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.327   109.336 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_302/O
                         net (fo=1, routed)           0.000   109.336    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_302_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   109.760 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146/O[1]
                         net (fo=2, routed)           1.036   110.797    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146_n_6
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.303   111.100 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148/O
                         net (fo=1, routed)           0.000   111.100    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   111.327 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76/O[1]
                         net (fo=1, routed)           0.734   112.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76_n_6
    SLICE_X41Y38         LUT2 (Prop_lut2_I1_O)        0.303   112.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=1, routed)           0.000   112.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   112.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18/O[3]
                         net (fo=6, routed)           1.180   113.792    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18_n_4
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.336   114.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_56/O
                         net (fo=1, routed)           0.815   114.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_56_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.327   115.270 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30/O
                         net (fo=1, routed)           0.000   115.270    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30_n_0
    SLICE_X36Y35         MUXF7 (Prop_muxf7_I1_O)      0.217   115.487 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.803   116.290    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.299   116.589 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_4/O
                         net (fo=7, routed)           0.440   117.028    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[3]
    SLICE_X40Y33         LUT5 (Prop_lut5_I3_O)        0.124   117.152 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6/O
                         net (fo=1, routed)           0.421   117.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.697 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.036   120.733    sevenSegmentLEDs_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531   124.264 r  sevenSegmentLEDs_OBUF[6]_inst/O
                         net (fo=0)                   0.000   124.264    sevenSegmentLEDs[6]
    U7                                                                r  sevenSegmentLEDs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        119.065ns  (logic 38.665ns (32.474%)  route 80.400ns (67.526%))
  Logic Levels:           124  (CARRY4=72 LUT1=1 LUT2=5 LUT3=10 LUT4=9 LUT5=12 LUT6=13 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.569     5.090    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X55Y9          FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.419     5.509 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/Q
                         net (fo=31, routed)          3.921     9.430    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[8]
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.299     9.729 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_522/O
                         net (fo=1, routed)           0.000     9.729    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_522_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.242 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358/CO[3]
                         net (fo=1, routed)           0.000    10.242    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_358_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.359    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_173_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.476 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103/CO[3]
                         net (fo=1, routed)           0.000    10.476    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_103_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.593 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.593    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_66_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.710 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.710    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_53_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.025 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_16/O[3]
                         net (fo=692, routed)         6.275    17.300    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31][3]
    SLICE_X54Y19         LUT3 (Prop_lut3_I1_O)        0.307    17.607 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_377/O
                         net (fo=29, routed)          1.296    18.903    memoryMapping_inst/IO_SevenSegmentDisplay_inst/DI[0]
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    19.027 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_545/O
                         net (fo=8, routed)           1.156    20.183    memoryMapping_inst/IO_SevenSegmentDisplay_inst/DI[2]
    SLICE_X49Y19         LUT6 (Prop_lut6_I1_O)        0.124    20.307 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1443/O
                         net (fo=1, routed)           0.000    20.307    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1443_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.708 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1377/CO[3]
                         net (fo=1, routed)           0.000    20.708    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1377_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.822 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1222/CO[3]
                         net (fo=1, routed)           0.000    20.822    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1222_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.936 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_986/CO[3]
                         net (fo=1, routed)           0.000    20.936    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_986_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.050 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_728/CO[3]
                         net (fo=1, routed)           0.000    21.050    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_728_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.164 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_324/CO[3]
                         net (fo=1, routed)           0.000    21.164    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_324_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.278 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752/CO[3]
                         net (fo=1, routed)           0.009    21.287    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_752_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.401 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753/CO[3]
                         net (fo=1, routed)           0.000    21.401    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_753_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.515 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955/CO[3]
                         net (fo=1, routed)           0.000    21.515    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_955_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.786 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218/CO[0]
                         net (fo=40, routed)          1.438    23.223    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2218_n_3
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.373    23.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1192/O
                         net (fo=2, routed)           1.135    24.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1192_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124    24.856 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1196/O
                         net (fo=1, routed)           0.000    24.856    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1196_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.236 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_961/CO[3]
                         net (fo=1, routed)           0.000    25.236    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_961_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.559 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663/O[1]
                         net (fo=3, routed)           0.831    26.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2663_n_6
    SLICE_X51Y30         LUT3 (Prop_lut3_I2_O)        0.306    26.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2667/O
                         net (fo=2, routed)           1.288    27.983    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2667_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.149    28.132 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2190/O
                         net (fo=2, routed)           1.001    29.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2190_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.332    29.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2194/O
                         net (fo=1, routed)           0.000    29.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2194_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.998 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559/CO[3]
                         net (fo=1, routed)           0.000    29.998    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1559_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.332 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962/O[1]
                         net (fo=7, routed)           0.993    31.325    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_962_n_6
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.303    31.628 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975/O
                         net (fo=1, routed)           0.000    31.628    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_975_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.161 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713/CO[3]
                         net (fo=1, routed)           0.000    32.161    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_713_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.476 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309/O[3]
                         net (fo=3, routed)           1.404    33.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_309_n_4
    SLICE_X47Y32         LUT4 (Prop_lut4_I0_O)        0.307    34.187 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298/O
                         net (fo=1, routed)           0.710    34.897    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_298_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    35.423    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.694 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83/CO[0]
                         net (fo=1, routed)           0.659    36.354    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_83_n_3
    SLICE_X49Y33         LUT5 (Prop_lut5_I0_O)        0.373    36.727 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60/O
                         net (fo=135, routed)         3.687    40.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_85_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.124    40.538 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77/O
                         net (fo=2, routed)           0.360    40.897    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.477 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75/CO[3]
                         net (fo=1, routed)           0.000    41.477    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_75_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.591 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1554/CO[3]
                         net (fo=1, routed)           0.009    41.600    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1554_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.934 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[1]
                         net (fo=2, routed)           0.855    42.789    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[10]
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.303    43.092 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1297/O
                         net (fo=1, routed)           0.000    43.092    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1297_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.642 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1013/CO[3]
                         net (fo=1, routed)           0.009    43.651    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1013_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_724/O[2]
                         net (fo=1, routed)           0.835    44.724    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[15]
    SLICE_X56Y25         LUT4 (Prop_lut4_I3_O)        0.302    45.026 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_783/O
                         net (fo=41, routed)          3.700    48.726    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_783_n_0
    SLICE_X64Y38         LUT3 (Prop_lut3_I2_O)        0.124    48.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_687/O
                         net (fo=4, routed)           1.245    50.095    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_687_n_0
    SLICE_X64Y32         LUT4 (Prop_lut4_I0_O)        0.124    50.219 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_768/O
                         net (fo=1, routed)           0.000    50.219    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_768_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.732 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356/CO[3]
                         net (fo=1, routed)           0.000    50.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784/O[2]
                         net (fo=3, routed)           0.925    51.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_784_n_5
    SLICE_X55Y33         LUT5 (Prop_lut5_I0_O)        0.327    52.222 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_380/O
                         net (fo=1, routed)           0.756    52.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_380_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.640    53.618 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_196/O[3]
                         net (fo=3, routed)           0.581    54.199    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_196_n_4
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.306    54.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_200/O
                         net (fo=2, routed)           1.199    55.705    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_200_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.150    55.855 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_97/O
                         net (fo=2, routed)           1.280    57.134    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_97_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.326    57.460 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/O
                         net (fo=1, routed)           0.000    57.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    57.812 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_60/O[3]
                         net (fo=52, routed)          2.933    60.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_103_0[0]
    SLICE_X64Y40         LUT2 (Prop_lut2_I1_O)        0.306    61.051 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1539/O
                         net (fo=1, routed)           0.000    61.051    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1539_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.584 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1472/CO[3]
                         net (fo=1, routed)           0.000    61.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1472_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.701 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1299/CO[3]
                         net (fo=1, routed)           0.000    61.701    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1299_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.818 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1018/CO[3]
                         net (fo=1, routed)           0.000    61.818    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1018_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.935 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_729/CO[3]
                         net (fo=1, routed)           0.000    61.935    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_729_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.052 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_340/CO[3]
                         net (fo=1, routed)           0.000    62.052    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_340_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.169 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    62.169    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_181_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    62.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94/O[2]
                         net (fo=3, routed)           0.817    63.226    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_94_n_5
    SLICE_X65Y45         LUT4 (Prop_lut4_I0_O)        0.301    63.527 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168/O
                         net (fo=1, routed)           0.610    64.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_168_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    64.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    64.522    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57/CO[0]
                         net (fo=62, routed)          1.889    66.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_57_n_3
    SLICE_X62Y40         LUT6 (Prop_lut6_I4_O)        0.373    67.055 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82/O
                         net (fo=1, routed)           0.416    67.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_82_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    68.127 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    68.127    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_52_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.241 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594/CO[3]
                         net (fo=1, routed)           0.000    68.241    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1594_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978/CO[3]
                         net (fo=1, routed)           0.000    68.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_978_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.469 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462/CO[3]
                         net (fo=1, routed)           0.000    68.469    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_462_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.583 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000    68.583    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_234_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.697 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111/CO[3]
                         net (fo=1, routed)           0.000    68.697    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_111_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.811 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_64/CO[3]
                         net (fo=58, routed)          2.999    71.810    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CO[0]
    SLICE_X42Y32         LUT3 (Prop_lut3_I0_O)        0.116    71.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25/O
                         net (fo=178, routed)         4.093    76.019    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25_n_0
    SLICE_X57Y46         LUT4 (Prop_lut4_I3_O)        0.324    76.343 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767/O
                         net (fo=4, routed)           1.046    77.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1767_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    78.099 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155/CO[3]
                         net (fo=1, routed)           0.000    78.099    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1155_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    78.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641/O[0]
                         net (fo=2, routed)           1.405    79.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641_n_7
    SLICE_X54Y39         LUT3 (Prop_lut3_I2_O)        0.327    80.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1017/O
                         net (fo=2, routed)           0.959    81.013    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1017_n_0
    SLICE_X52Y40         LUT4 (Prop_lut4_I3_O)        0.348    81.361 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1021/O
                         net (fo=1, routed)           0.000    81.361    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1021_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.894 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480/CO[3]
                         net (fo=1, routed)           0.000    81.894    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_480_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    82.217 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639/O[1]
                         net (fo=3, routed)           1.207    83.424    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1639_n_6
    SLICE_X47Y40         LUT3 (Prop_lut3_I2_O)        0.306    83.730 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640/O
                         net (fo=2, routed)           1.056    84.786    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1640_n_0
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.149    84.935 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327/O
                         net (fo=2, routed)           0.978    85.913    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2327_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.332    86.245 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331/O
                         net (fo=1, routed)           0.000    86.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2331_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    86.758 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665/CO[3]
                         net (fo=1, routed)           0.000    86.758    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1665_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    86.997 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065/O[2]
                         net (fo=7, routed)           1.139    88.136    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1065_n_5
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.301    88.437 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1064/O
                         net (fo=1, routed)           0.000    88.437    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1064_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    88.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500/CO[3]
                         net (fo=1, routed)           0.000    88.969    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_500_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.083 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_266/CO[3]
                         net (fo=1, routed)           0.000    89.083    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_266_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.197 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_135/CO[3]
                         net (fo=1, routed)           0.000    89.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_135_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    89.419 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74/O[0]
                         net (fo=61, routed)          1.927    91.345    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74_n_7
    SLICE_X49Y46         LUT5 (Prop_lut5_I2_O)        0.299    91.644 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_131/O
                         net (fo=1, routed)           0.000    91.644    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_131_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    92.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72/CO[0]
                         net (fo=60, routed)          2.372    94.381    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_72_n_3
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.373    94.754 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125/O
                         net (fo=1, routed)           0.656    95.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_125_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    96.065 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000    96.065    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    96.399 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1548/O[1]
                         net (fo=2, routed)           0.946    97.346    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]4[6]
    SLICE_X46Y42         LUT5 (Prop_lut5_I0_O)        0.303    97.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2424/O
                         net (fo=1, routed)           0.000    97.649    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2424_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    98.292 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1823/O[3]
                         net (fo=1, routed)           0.953    99.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]5[8]
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.307    99.552 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1214/O
                         net (fo=19, routed)          0.700   100.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1214_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.152   100.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1186/O
                         net (fo=4, routed)           1.387   101.791    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1186_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I0_O)        0.332   102.123 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2761/O
                         net (fo=1, routed)           0.000   102.123    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2761_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.673 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2395/CO[3]
                         net (fo=1, routed)           0.000   102.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2395_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1786/CO[3]
                         net (fo=1, routed)           0.000   102.787    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1786_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.901 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1170/CO[3]
                         net (fo=1, routed)           0.000   102.901    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1170_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.015 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614/CO[3]
                         net (fo=1, routed)           0.000   103.015    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_614_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   103.254 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207/O[2]
                         net (fo=3, routed)           0.867   104.121    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1207_n_5
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.302   104.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_625/O
                         net (fo=2, routed)           1.092   105.515    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_625_n_0
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.124   105.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_628/O
                         net (fo=1, routed)           0.000   105.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_628_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   106.040 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_312/CO[3]
                         net (fo=1, routed)           0.000   106.040    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_312_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   106.374 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322/O[1]
                         net (fo=3, routed)           0.966   107.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_322_n_6
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.303   107.643 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_321/O
                         net (fo=2, routed)           0.415   108.058    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_321_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I1_O)        0.120   108.178 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_299/O
                         net (fo=2, routed)           0.831   109.009    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_299_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.327   109.336 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_302/O
                         net (fo=1, routed)           0.000   109.336    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_302_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   109.760 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146/O[1]
                         net (fo=2, routed)           1.036   110.797    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_146_n_6
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.303   111.100 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148/O
                         net (fo=1, routed)           0.000   111.100    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_148_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   111.327 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76/O[1]
                         net (fo=1, routed)           0.734   112.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76_n_6
    SLICE_X41Y38         LUT2 (Prop_lut2_I1_O)        0.303   112.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=1, routed)           0.000   112.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   112.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18/O[3]
                         net (fo=6, routed)           1.180   113.792    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_18_n_4
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.336   114.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_56/O
                         net (fo=1, routed)           0.815   114.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_56_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.327   115.270 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30/O
                         net (fo=1, routed)           0.000   115.270    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30_n_0
    SLICE_X36Y35         MUXF7 (Prop_muxf7_I1_O)      0.217   115.487 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.803   116.290    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_15_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.299   116.589 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_4/O
                         net (fo=7, routed)           0.444   117.033    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[3]
    SLICE_X40Y33         LUT5 (Prop_lut5_I3_O)        0.120   117.153 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5/O
                         net (fo=1, routed)           0.304   117.457    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.327   117.784 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.867   120.651    sevenSegmentLEDs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504   124.155 r  sevenSegmentLEDs_OBUF[5]_inst/O
                         net (fo=0)                   0.000   124.155    sevenSegmentLEDs[5]
    V5                                                                r  sevenSegmentLEDs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.736ns  (logic 6.845ns (33.009%)  route 13.891ns (66.991%))
  Logic Levels:           12  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.566     5.087    memoryMapping_inst/serialInterface_inst/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/Q
                         net (fo=17, routed)          1.149     6.692    memoryMapping_inst/serialInterface_inst/debugPtr_reg_n_0_[0]
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.124     6.816 r  memoryMapping_inst/serialInterface_inst/tx2_carry_i_5/O
                         net (fo=1, routed)           0.000     6.816    memoryMapping_inst/serialInterface_inst/tx3[0]
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.068 r  memoryMapping_inst/serialInterface_inst/tx2_carry/O[0]
                         net (fo=2, routed)           0.655     7.724    memoryMapping_inst/serialInterface_inst/PCOUT[0]
    SLICE_X51Y13         LUT2 (Prop_lut2_I0_O)        0.295     8.019 r  memoryMapping_inst/serialInterface_inst/tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     8.019    memoryMapping_inst/serialInterface_inst/tx1_carry_i_5_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.566 r  memoryMapping_inst/serialInterface_inst/tx1_carry/O[2]
                         net (fo=16, routed)          2.333    10.898    memoryMapping_inst/serialInterface_inst/tx1_carry_n_5
    SLICE_X15Y17         MUXF7 (Prop_muxf7_S_O)       0.474    11.372 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_31/O
                         net (fo=1, routed)           0.000    11.372    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_31_n_0
    SLICE_X15Y17         MUXF8 (Prop_muxf8_I0_O)      0.104    11.476 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_16/O
                         net (fo=1, routed)           1.917    13.394    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_16_n_0
    SLICE_X56Y13         LUT5 (Prop_lut5_I0_O)        0.316    13.710 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.000    13.710    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_9_n_0
    SLICE_X56Y13         MUXF7 (Prop_muxf7_I1_O)      0.214    13.924 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.469    14.393    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_6_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.297    14.690 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.663    15.353    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_4_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I1_O)        0.124    15.477 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.017    16.494    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124    16.618 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.688    22.306    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    25.823 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    25.823    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.791ns  (logic 4.028ns (59.316%)  route 2.763ns (40.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.559     5.080    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X42Y34         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDPE (Prop_fdpe_C_Q)         0.518     5.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/Q
                         net (fo=1, routed)           2.763     8.361    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    11.872 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.872    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.743ns  (logic 4.017ns (59.578%)  route 2.725ns (40.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.559     5.080    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X42Y34         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDPE (Prop_fdpe_C_Q)         0.518     5.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/Q
                         net (fo=1, routed)           2.725     8.324    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    11.823 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.823    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.388ns (63.377%)  route 0.802ns (36.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.559     1.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X42Y34         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.606 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/Q
                         net (fo=1, routed)           0.802     2.408    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.632 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.632    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.364ns (61.323%)  route 0.860ns (38.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.559     1.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X42Y34         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.606 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/Q
                         net (fo=1, routed)           0.860     2.467    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.667 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.667    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.368ns (61.272%)  route 0.865ns (38.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.559     1.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X42Y34         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.606 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/Q
                         net (fo=1, routed)           0.865     2.471    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.675 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.675    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.375ns (61.036%)  route 0.878ns (38.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.559     1.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X42Y34         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.606 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/Q
                         net (fo=1, routed)           0.878     2.484    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.696 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.696    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.463ns (59.128%)  route 1.012ns (40.872%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.559     1.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.128     1.570 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.239     1.810    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.099     1.909 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.772     2.681    sevenSegmentLEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.917 r  sevenSegmentLEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.917    sevenSegmentLEDs[3]
    V8                                                                r  sevenSegmentLEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.398ns (54.608%)  route 1.162ns (45.392%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.559     1.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=9, routed)           0.259     1.843    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.045     1.888 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.902     2.790    sevenSegmentLEDs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.002 r  sevenSegmentLEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.002    sevenSegmentLEDs[0]
    W7                                                                r  sevenSegmentLEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.593ns  (logic 1.416ns (54.613%)  route 1.177ns (45.387%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.559     1.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=9, routed)           0.260     1.844    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.889 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.916     2.805    sevenSegmentLEDs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.035 r  sevenSegmentLEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.035    sevenSegmentLEDs[1]
    W6                                                                r  sevenSegmentLEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.392ns (53.521%)  route 1.208ns (46.479%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.559     1.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=9, routed)           0.274     1.857    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X40Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.902 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.935     2.837    sevenSegmentLEDs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.042 r  sevenSegmentLEDs_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.042    sevenSegmentLEDs[5]
    V5                                                                r  sevenSegmentLEDs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.676ns  (logic 1.463ns (54.662%)  route 1.213ns (45.338%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.559     1.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.128     1.570 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.236     1.807    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.099     1.906 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.977     2.883    sevenSegmentLEDs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.119 r  sevenSegmentLEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.119    sevenSegmentLEDs[2]
    U8                                                                r  sevenSegmentLEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.407ns (52.331%)  route 1.282ns (47.669%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.559     1.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/clk_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=9, routed)           0.345     1.928    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X40Y32         LUT6 (Prop_lut6_I4_O)        0.045     1.973 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.937     2.910    sevenSegmentLEDs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.131 r  sevenSegmentLEDs_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.131    sevenSegmentLEDs[4]
    U5                                                                r  sevenSegmentLEDs[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          3055 Endpoints
Min Delay          3055 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[14][10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.072ns  (logic 1.580ns (15.689%)  route 8.492ns (84.311%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=222, routed)         4.544     6.000    CPU_Core_inst/CU/enable_IBUF
    SLICE_X60Y1          LUT6 (Prop_lut6_I0_O)        0.124     6.124 r  CPU_Core_inst/CU/registers[14][31]_i_1/O
                         net (fo=32, routed)          3.948    10.072    CPU_Core_inst/RegisterFile_inst/registers_reg[14][31]_0[0]
    SLICE_X43Y8          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.446     4.787    CPU_Core_inst/RegisterFile_inst/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][10]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[14][15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.072ns  (logic 1.580ns (15.689%)  route 8.492ns (84.311%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=222, routed)         4.544     6.000    CPU_Core_inst/CU/enable_IBUF
    SLICE_X60Y1          LUT6 (Prop_lut6_I0_O)        0.124     6.124 r  CPU_Core_inst/CU/registers[14][31]_i_1/O
                         net (fo=32, routed)          3.948    10.072    CPU_Core_inst/RegisterFile_inst/registers_reg[14][31]_0[0]
    SLICE_X43Y8          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.446     4.787    CPU_Core_inst/RegisterFile_inst/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][15]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[14][29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.072ns  (logic 1.580ns (15.689%)  route 8.492ns (84.311%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=222, routed)         4.544     6.000    CPU_Core_inst/CU/enable_IBUF
    SLICE_X60Y1          LUT6 (Prop_lut6_I0_O)        0.124     6.124 r  CPU_Core_inst/CU/registers[14][31]_i_1/O
                         net (fo=32, routed)          3.948    10.072    CPU_Core_inst/RegisterFile_inst/registers_reg[14][31]_0[0]
    SLICE_X43Y8          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.446     4.787    CPU_Core_inst/RegisterFile_inst/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][29]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            ram_inst/ram_reg_0_15_0_0__4/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.031ns  (logic 1.565ns (15.604%)  route 8.466ns (84.396%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=1464, routed)        6.529     7.970    CPU_Core_inst/ALU_inst/resetBtn_IBUF
    SLICE_X61Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.094 r  CPU_Core_inst/ALU_inst/ram_reg_0_15_0_0__0_i_1/O
                         net (fo=32, routed)          1.937    10.031    ram_inst/ram_reg_0_15_0_0__4/WE
    SLICE_X52Y9          RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__4/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.450     4.791    ram_inst/ram_reg_0_15_0_0__4/WCLK
    SLICE_X52Y9          RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__4/SP/CLK

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            ram_inst/ram_reg_0_15_0_0__40/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.031ns  (logic 1.565ns (15.604%)  route 8.466ns (84.396%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=1464, routed)        6.529     7.970    CPU_Core_inst/ALU_inst/resetBtn_IBUF
    SLICE_X61Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.094 r  CPU_Core_inst/ALU_inst/ram_reg_0_15_0_0__0_i_1/O
                         net (fo=32, routed)          1.937    10.031    ram_inst/ram_reg_0_15_0_0__40/WE
    SLICE_X52Y9          RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__40/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.450     4.791    ram_inst/ram_reg_0_15_0_0__40/WCLK
    SLICE_X52Y9          RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__40/SP/CLK

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            ram_inst/ram_reg_0_15_0_0__42/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.031ns  (logic 1.565ns (15.604%)  route 8.466ns (84.396%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=1464, routed)        6.529     7.970    CPU_Core_inst/ALU_inst/resetBtn_IBUF
    SLICE_X61Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.094 r  CPU_Core_inst/ALU_inst/ram_reg_0_15_0_0__0_i_1/O
                         net (fo=32, routed)          1.937    10.031    ram_inst/ram_reg_0_15_0_0__42/WE
    SLICE_X52Y9          RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__42/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.450     4.791    ram_inst/ram_reg_0_15_0_0__42/WCLK
    SLICE_X52Y9          RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__42/SP/CLK

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            ram_inst/ram_reg_0_15_0_0__44/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.031ns  (logic 1.565ns (15.604%)  route 8.466ns (84.396%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=1464, routed)        6.529     7.970    CPU_Core_inst/ALU_inst/resetBtn_IBUF
    SLICE_X61Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.094 r  CPU_Core_inst/ALU_inst/ram_reg_0_15_0_0__0_i_1/O
                         net (fo=32, routed)          1.937    10.031    ram_inst/ram_reg_0_15_0_0__44/WE
    SLICE_X52Y9          RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__44/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.450     4.791    ram_inst/ram_reg_0_15_0_0__44/WCLK
    SLICE_X52Y9          RAMS32                                       r  ram_inst/ram_reg_0_15_0_0__44/SP/CLK

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[14][17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.924ns  (logic 1.580ns (15.923%)  route 8.344ns (84.077%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=222, routed)         4.544     6.000    CPU_Core_inst/CU/enable_IBUF
    SLICE_X60Y1          LUT6 (Prop_lut6_I0_O)        0.124     6.124 r  CPU_Core_inst/CU/registers[14][31]_i_1/O
                         net (fo=32, routed)          3.800     9.924    CPU_Core_inst/RegisterFile_inst/registers_reg[14][31]_0[0]
    SLICE_X40Y5          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.447     4.788    CPU_Core_inst/RegisterFile_inst/clk_IBUF_BUFG
    SLICE_X40Y5          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][17]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[14][31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.924ns  (logic 1.580ns (15.923%)  route 8.344ns (84.077%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=222, routed)         4.544     6.000    CPU_Core_inst/CU/enable_IBUF
    SLICE_X60Y1          LUT6 (Prop_lut6_I0_O)        0.124     6.124 r  CPU_Core_inst/CU/registers[14][31]_i_1/O
                         net (fo=32, routed)          3.800     9.924    CPU_Core_inst/RegisterFile_inst/registers_reg[14][31]_0[0]
    SLICE_X40Y5          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.447     4.788    CPU_Core_inst/RegisterFile_inst/clk_IBUF_BUFG
    SLICE_X40Y5          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][31]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[14][9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.924ns  (logic 1.580ns (15.923%)  route 8.344ns (84.077%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=222, routed)         4.544     6.000    CPU_Core_inst/CU/enable_IBUF
    SLICE_X60Y1          LUT6 (Prop_lut6_I0_O)        0.124     6.124 r  CPU_Core_inst/CU/registers[14][31]_i_1/O
                         net (fo=32, routed)          3.800     9.924    CPU_Core_inst/RegisterFile_inst/registers_reg[14][31]_0[0]
    SLICE_X40Y5          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        1.447     4.788    CPU_Core_inst/RegisterFile_inst/clk_IBUF_BUFG
    SLICE_X40Y5          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[975]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.210ns (23.833%)  route 0.670ns (76.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  resetBtn_IBUF_inst/O
                         net (fo=1464, routed)        0.670     0.879    memoryMapping_inst/resetBtn_IBUF
    SLICE_X14Y13         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[975]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.831     1.958    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X14Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[975]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[976]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.210ns (23.833%)  route 0.670ns (76.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  resetBtn_IBUF_inst/O
                         net (fo=1464, routed)        0.670     0.879    memoryMapping_inst/resetBtn_IBUF
    SLICE_X14Y13         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[976]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.831     1.958    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X14Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[976]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[981]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.210ns (23.833%)  route 0.670ns (76.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  resetBtn_IBUF_inst/O
                         net (fo=1464, routed)        0.670     0.879    memoryMapping_inst/resetBtn_IBUF
    SLICE_X14Y13         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[981]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.831     1.958    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X14Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[981]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[982]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.210ns (23.833%)  route 0.670ns (76.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  resetBtn_IBUF_inst/O
                         net (fo=1464, routed)        0.670     0.879    memoryMapping_inst/resetBtn_IBUF
    SLICE_X15Y13         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[982]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.831     1.958    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X15Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[982]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[983]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.210ns (23.833%)  route 0.670ns (76.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  resetBtn_IBUF_inst/O
                         net (fo=1464, routed)        0.670     0.879    memoryMapping_inst/resetBtn_IBUF
    SLICE_X15Y13         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[983]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.831     1.958    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X15Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[983]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[985]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.210ns (23.833%)  route 0.670ns (76.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  resetBtn_IBUF_inst/O
                         net (fo=1464, routed)        0.670     0.879    memoryMapping_inst/resetBtn_IBUF
    SLICE_X15Y13         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[985]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.831     1.958    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X15Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[985]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[988]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.210ns (23.833%)  route 0.670ns (76.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  resetBtn_IBUF_inst/O
                         net (fo=1464, routed)        0.670     0.879    memoryMapping_inst/resetBtn_IBUF
    SLICE_X15Y13         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[988]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.831     1.958    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X15Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[988]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[973]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.210ns (22.944%)  route 0.704ns (77.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  resetBtn_IBUF_inst/O
                         net (fo=1464, routed)        0.704     0.913    memoryMapping_inst/resetBtn_IBUF
    SLICE_X14Y12         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[973]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.832     1.959    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X14Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[973]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[974]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.210ns (22.944%)  route 0.704ns (77.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  resetBtn_IBUF_inst/O
                         net (fo=1464, routed)        0.704     0.913    memoryMapping_inst/resetBtn_IBUF
    SLICE_X14Y12         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[974]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.832     1.959    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X14Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[974]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[977]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.210ns (22.944%)  route 0.704ns (77.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  resetBtn_IBUF_inst/O
                         net (fo=1464, routed)        0.704     0.913    memoryMapping_inst/resetBtn_IBUF
    SLICE_X14Y12         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[977]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1557, routed)        0.832     1.959    memoryMapping_inst/clk_IBUF_BUFG
    SLICE_X14Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[977]/C





