<stg><name>adap_fir_Pipeline_Coeff_Update_Loop</name>


<trans_list>

<trans id="90" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %error_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %error

]]></Node>
<StgValue><ssdm name="error_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i5 0, i5 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc20:0 %i = load i5 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc20:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc20:2 %icmp_ln42 = icmp_eq  i5 %i, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc20:3 %add_ln42 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc20:4 %br_ln42 = br i1 %icmp_ln42, void %for.inc20.split, void %for.end21.exitStub

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="5">
<![CDATA[
for.inc20.split:0 %i_1_cast = zext i5 %i

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc20.split:3 %shift_reg_addr = getelementptr i32 %shift_reg, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="5">
<![CDATA[
for.inc20.split:4 %shift_reg_load = load i5 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc20.split:7 %coeffs_1_addr = getelementptr i32 %coeffs_1, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="coeffs_1_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc20.split:11 %store_ln42 = store i5 %add_ln42, i5 %i_1

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="5">
<![CDATA[
for.inc20.split:4 %shift_reg_load = load i5 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="34" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc20.split:5 %mul1 = fmul i32 %error_read, i32 %shift_reg_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="35" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc20.split:5 %mul1 = fmul i32 %error_read, i32 %shift_reg_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="36" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc20.split:5 %mul1 = fmul i32 %error_read, i32 %shift_reg_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="37" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc20.split:5 %mul1 = fmul i32 %error_read, i32 %shift_reg_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="38" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc20.split:6 %div = fmul i32 %mul1, i32 0.00390625

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="39" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc20.split:6 %div = fmul i32 %mul1, i32 0.00390625

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="40" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc20.split:6 %div = fmul i32 %mul1, i32 0.00390625

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="41" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="5">
<![CDATA[
for.inc20.split:8 %coeffs_1_load = load i5 %coeffs_1_addr

]]></Node>
<StgValue><ssdm name="coeffs_1_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="42" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc20.split:6 %div = fmul i32 %mul1, i32 0.00390625

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="43" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="5">
<![CDATA[
for.inc20.split:8 %coeffs_1_load = load i5 %coeffs_1_addr

]]></Node>
<StgValue><ssdm name="coeffs_1_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="44" st_id="11" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc20.split:9 %add = fadd i32 %coeffs_1_load, i32 %div

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="45" st_id="12" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc20.split:9 %add = fadd i32 %coeffs_1_load, i32 %div

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="46" st_id="13" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc20.split:9 %add = fadd i32 %coeffs_1_load, i32 %div

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="47" st_id="14" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc20.split:9 %add = fadd i32 %coeffs_1_load, i32 %div

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="48" st_id="15" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc20.split:9 %add = fadd i32 %coeffs_1_load, i32 %div

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="53" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
for.end21.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="49" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc20.split:1 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="50" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc20.split:2 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="51" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc20.split:10 %store_ln43 = store i32 %add, i5 %coeffs_1_addr

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="52" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.inc20.split:12 %br_ln42 = br void %for.inc20

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="91" name="error" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="error"/></StgValue>
</port>
<port id="92" name="shift_reg" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="coeffs_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="coeffs_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="95" from="StgValue_94" to="i_1" fromId="94" toId="19">
</dataflow>
<dataflow id="97" from="_ssdm_op_Read.ap_auto.float" to="error_read" fromId="96" toId="20">
</dataflow>
<dataflow id="98" from="error" to="error_read" fromId="91" toId="20">
</dataflow>
<dataflow id="100" from="StgValue_99" to="store_ln0" fromId="99" toId="21">
</dataflow>
<dataflow id="101" from="i_1" to="store_ln0" fromId="19" toId="21">
</dataflow>
<dataflow id="102" from="i_1" to="i" fromId="19" toId="23">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="103" toId="24">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specpipeline_ln0" fromId="105" toId="24">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specpipeline_ln0" fromId="107" toId="24">
</dataflow>
<dataflow id="109" from="StgValue_94" to="specpipeline_ln0" fromId="94" toId="24">
</dataflow>
<dataflow id="110" from="StgValue_107" to="specpipeline_ln0" fromId="107" toId="24">
</dataflow>
<dataflow id="112" from="p_str" to="specpipeline_ln0" fromId="111" toId="24">
</dataflow>
<dataflow id="113" from="i" to="icmp_ln42" fromId="23" toId="25">
</dataflow>
<dataflow id="115" from="StgValue_114" to="icmp_ln42" fromId="114" toId="25">
</dataflow>
<dataflow id="116" from="i" to="add_ln42" fromId="23" toId="26">
</dataflow>
<dataflow id="118" from="StgValue_117" to="add_ln42" fromId="117" toId="26">
</dataflow>
<dataflow id="119" from="icmp_ln42" to="br_ln42" fromId="25" toId="27">
</dataflow>
<dataflow id="120" from="i" to="i_1_cast" fromId="23" toId="28">
</dataflow>
<dataflow id="121" from="shift_reg" to="shift_reg_addr" fromId="92" toId="29">
</dataflow>
<dataflow id="123" from="StgValue_122" to="shift_reg_addr" fromId="122" toId="29">
</dataflow>
<dataflow id="124" from="i_1_cast" to="shift_reg_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="125" from="shift_reg_addr" to="shift_reg_load" fromId="29" toId="30">
</dataflow>
<dataflow id="126" from="coeffs_1" to="coeffs_1_addr" fromId="93" toId="31">
</dataflow>
<dataflow id="127" from="StgValue_122" to="coeffs_1_addr" fromId="122" toId="31">
</dataflow>
<dataflow id="128" from="i_1_cast" to="coeffs_1_addr" fromId="28" toId="31">
</dataflow>
<dataflow id="129" from="add_ln42" to="store_ln42" fromId="26" toId="32">
</dataflow>
<dataflow id="130" from="i_1" to="store_ln42" fromId="19" toId="32">
</dataflow>
<dataflow id="131" from="shift_reg_addr" to="shift_reg_load" fromId="29" toId="33">
</dataflow>
<dataflow id="132" from="error_read" to="mul1" fromId="20" toId="34">
</dataflow>
<dataflow id="133" from="shift_reg_load" to="mul1" fromId="33" toId="34">
</dataflow>
<dataflow id="134" from="error_read" to="mul1" fromId="20" toId="35">
</dataflow>
<dataflow id="135" from="shift_reg_load" to="mul1" fromId="33" toId="35">
</dataflow>
<dataflow id="136" from="error_read" to="mul1" fromId="20" toId="36">
</dataflow>
<dataflow id="137" from="shift_reg_load" to="mul1" fromId="33" toId="36">
</dataflow>
<dataflow id="138" from="error_read" to="mul1" fromId="20" toId="37">
</dataflow>
<dataflow id="139" from="shift_reg_load" to="mul1" fromId="33" toId="37">
</dataflow>
<dataflow id="140" from="mul1" to="div" fromId="37" toId="38">
</dataflow>
<dataflow id="142" from="StgValue_141" to="div" fromId="141" toId="38">
</dataflow>
<dataflow id="143" from="mul1" to="div" fromId="37" toId="39">
</dataflow>
<dataflow id="144" from="StgValue_141" to="div" fromId="141" toId="39">
</dataflow>
<dataflow id="145" from="mul1" to="div" fromId="37" toId="40">
</dataflow>
<dataflow id="146" from="StgValue_141" to="div" fromId="141" toId="40">
</dataflow>
<dataflow id="147" from="coeffs_1_addr" to="coeffs_1_load" fromId="31" toId="41">
</dataflow>
<dataflow id="148" from="mul1" to="div" fromId="37" toId="42">
</dataflow>
<dataflow id="149" from="StgValue_141" to="div" fromId="141" toId="42">
</dataflow>
<dataflow id="150" from="coeffs_1_addr" to="coeffs_1_load" fromId="31" toId="43">
</dataflow>
<dataflow id="151" from="coeffs_1_load" to="add" fromId="43" toId="44">
</dataflow>
<dataflow id="152" from="div" to="add" fromId="42" toId="44">
</dataflow>
<dataflow id="153" from="coeffs_1_load" to="add" fromId="43" toId="45">
</dataflow>
<dataflow id="154" from="div" to="add" fromId="42" toId="45">
</dataflow>
<dataflow id="155" from="coeffs_1_load" to="add" fromId="43" toId="46">
</dataflow>
<dataflow id="156" from="div" to="add" fromId="42" toId="46">
</dataflow>
<dataflow id="157" from="coeffs_1_load" to="add" fromId="43" toId="47">
</dataflow>
<dataflow id="158" from="div" to="add" fromId="42" toId="47">
</dataflow>
<dataflow id="159" from="coeffs_1_load" to="add" fromId="43" toId="48">
</dataflow>
<dataflow id="160" from="div" to="add" fromId="42" toId="48">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln22" fromId="161" toId="49">
</dataflow>
<dataflow id="164" from="StgValue_163" to="speclooptripcount_ln22" fromId="163" toId="49">
</dataflow>
<dataflow id="165" from="StgValue_163" to="speclooptripcount_ln22" fromId="163" toId="49">
</dataflow>
<dataflow id="166" from="StgValue_163" to="speclooptripcount_ln22" fromId="163" toId="49">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecLoopName" to="specloopname_ln42" fromId="167" toId="50">
</dataflow>
<dataflow id="170" from="empty_7" to="specloopname_ln42" fromId="169" toId="50">
</dataflow>
<dataflow id="171" from="add" to="store_ln43" fromId="48" toId="51">
</dataflow>
<dataflow id="172" from="coeffs_1_addr" to="store_ln43" fromId="31" toId="51">
</dataflow>
<dataflow id="173" from="icmp_ln42" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="174" from="icmp_ln42" to="StgValue_16" fromId="25" toId="16">
</dataflow>
</dataflows>


</stg>
