                                                                                                                                                                                                                                           PI4IOE5V9557
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
                                                                                                                                                                                                       8-bit I2C-bus and SMBus I/O port with reset
Features                                                                                                                                                                                                      Description
 Operation power supply voltage from 2.3V to 5.5V                                                                                                                                                         The PI4IOE5V9557 provide 8 bits of General Purpose
 8-bit I2C-bus GPIO with interrupt and reset                                                                                                                                                              parallel Input/Output (GPIO) expansion for I2C-
 5V tolerant I/Os                                                                                                                                                                                         bus/SMBus applications. It includes the features such as
 Polarity inversion register                                                                                                                                                                              higher driving capability, 5V tolerance, lower power
                                                                                                                                                                                                           supply, individual I/O configuration, and smaller
 Active LOW Reset Pin
                                                                                                                                                                                                           packaging. It provides a simple solution when additional
 Low current consumption                                                                                                                                                                                  I/O is needed for ACPI power switches, sensors, push
 0Hz to 400KHz clock frequency                                                                                                                                                                            buttons, LEDs, fans, etc.
 Noise filter on SCL/SDA inputs                                                                                                                                                                               The PI4IOE5V9557 consists of an 8-bit register to
 Power-on reset                                                                                                                                                                                           configure the I/Os as either inputs or outputs, and an 8-
                                                                                                                                                                                                           bit polarity register to change the polarity of the input
 ESD protection (4KV HBM and 1KV CDM)                                                                                                                                                                     port register. The data for each input or output is kept in
 Offered in three different packages:SOIC-16,                                                                                                                                                             the corresponding Input port or Output port register. All
                                  TSSOP-16 and TQFN 4x4-16                                                                                                                                                 registers can be read by the system master.
                                                                                                                                                                                                               The power-on reset sets the registers to their default
                                                                                                                                                                                                           values and initializes the device state machine. The
                                                                                                                                                                                                           RESET pin causes the same reset/default I/O input
                                                                                                                                                                                                           configuration to occur without de-powering the device,
                                                                                                                                                                                                           holding the registers and I2C-bus state machine in their
                                                                                                                                                                                                           default state until the RESET input is once again HIGH.
                                                                                                                                                                                                               Three hardware pins (A0, A1, A2) vary the fixed
                                                                                                                                                                                                           I2C-bus address and allow up to eight devices to share
                                                                                                                                                                                                           the same I2C-bus/SMBus.
Pin Configuration
                                             Figure 1: SOIC-16/TSSOP-16 ( Top View )                                                                                                              Figure 2: TQFN 4x4-16 ( Top view )
                         2015-07-0028                                                                                                                                                                                                PT0552-2                  8/18/15
                                                                                                                                                                                                       1


                                                                                                                                                                                                                                                                                                                                                                         PI4IOE5V9557
                                                                                                                                                                                                                                                                                                                                            2
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
                                                                                                                                                                                                                                                                                                                                  8-bit I C-bus and SMBus I/O port with reset          |||||||||||||||||
Pin Description
Table 1: Pin Description
                                                                                                                                                      Pin
                                                                                                                                                                                                                                                                                                                        Name Type                         Description
    SO16 TSSOP16 TQFN16
                                                                                  1                                                                                                                                                                 15                                                                  SCL     I  Serial clock line
                                                                                  2                                                                                                                                                                 16                                                                  SCA     I  Serial data line
                                                                                  3                                                                                                                                                                        1                                                              A0    I  Address input 0
                                                                                  4                                                                                                                                                                        2                                                              A1    I  Address input 1
                                                                                  5                                                                                                                                                                        3                                                              A2    I  Address input 2
                                                                                  6                                                                                                                                                                        4                                                             IO0  I/O  input/output 0 (open-drain)
                                                                                  7                                                                                                                                                                        5                                                             IO1  I/O  input/output 1
                                                                                  8                                                                                                                                                                        6                                                            GND    G   Supply ground
                                                                                  9                                                                                                                                                                        7                                                             IO2  I/O  input/output 2
                                                                            10                                                                                                                                                                             8                                                             IO3  I/O  input/output 3
                                                                            11                                                                                                                                                                             9                                                             IO4  I/O  input/output 4
                                                                            12                                                                                                                                                                      10                                                                   IO5   G   input/output 5
                                                                            13                                                                                                                                                                      11                                                                   IO6  I/O  input/output 6
                                                                            14                                                                                                                                                                      12                                                                   IO7  I/O  input/output 7
                                                                            15                                                                                                                                                                      13                                                                 RESET    I  Active LOW reset input
                                                                            16                                                                                                                                                                      14                                                                  VCC    P   Supply voltage
* I = Input; O = Output; P = Power; G = Ground
                         2015-07-0028                                                                                                                                                                                                                                                                                                                           PT0552-2         8/18/15
                                                                                                                                                                                                                                                                                                                                   2


                                                                                                                                                                                                                                                                                                                                                                                             PI4IOE5V9557
                                                                                                                                                                                                                                                                                                                                                        2
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
                                                                                                                                                                                                                                                                                                                                               8-bit I C-bus and SMBus I/O port with reset                      |||||||||||||||||
Maximum Ratings
                                                                                                                                                                                                                                                                                                                                                             Note:
             Power supply......................................................................................................-0.5V to +6.0V                                                                                                                                                                                                                Stresses greater than those listed under MAXIMUM
             Voltage on an I/O pin ..........................................................................GND-0.5V to +6.0V                                                                                                                                                                                                                               RATINGS may cause permanent damage to the
             Input current.....................................................................................................................±20mA                                                                                                                                                                                                         device. This is a stress rating only and functional
             Output current on an I/O pin ......................................................................................±50mA                                                                                                                                                                                                                        operation of the device at these or any other
             Supply current...............................................................................................................±160mA                                                                                                                                                                                                             conditions above those indicated in the operational
             Ground supply current................................................................................................... 200mA                                                                                                                                                                                                                  sections of this specification is not implied.
             Total power dissipation ................................................................................................400mW                                                                                                                                                                                                                   Exposure to absolute maximum rating conditions
             Operation temperature............................................................................................... -40~85℃                                                                                                                                                                                                                    for extended periods may affect reliability.
             Storage temperature ................................................................................................-65~150℃
             Maximum Junction temperature ,T j(max) ................................................................125℃
Static characteristics
VCC = 2.3 V to 5.5 V; GND = 0 V; Tamb= -40 °C to +85 °C; unless otherwise specified.
Table 2: Static characteristics
                     Symbol                                                                                                                                                                                                       Parameter                                                                                                 Conditions                      Min.       Typ.       Max.    Unit
Power supply
                                       VCC                                                                                            Supply voltage                                                                                                                                                                                                                         2.3         -         5.5      V
                                                                                                                                                                                                                                                                                                                           Operating mode; VCC = 5.5 V; no load;
                                                  ICC                                                                                 Supply current                                                                                                                                                                        fSCL= 100 kHz
                                                                                                                                                                                                                                                                                                                                                                               -        19         25      μA
                                                                                                                                                                                                                                                                                                                           Standby mode; VCC = 5.5 V; no load;
                                                                                                                                                                                                                                                                                                                            VI = GND; fSCL= 0 kHz; I/O = inputs                -       0.25         1      uA
                                                    Istb                                                                              Standby current
                                                                                                                                                                                                                                                                                                                           Standby mode; VCC = 5.5 V; no load;
                                                                                                                                                                                                                                                                                                                            VI = VCC; fSCL= 0 kHz; I/O = inputs
                                                                                                                                                                                                                                                                                                                                                                               -       0.25         1      μA
                                                                                                                                                                                                                                                                                                                           Standby mode; VCC = 5.5 V; every LED I/O at
                                             ∆Istb                                                                                    Additional standby current                                                                                                                                                           VI=4.3V; fSCL= 0 kHz;
                                                                                                                                                                                                                                                                                                                                                                               -        0.8         1     mA
                                                                                                                                                                                                                                                                                                                       [1]
                                         VPOR                                                                                         Power-on reset voltage                                                                                                                                                                                                                   -       1.16       1.41      V
Input SCL, input/output SDA
                                                VIL                                                                                   Low level input voltage                                                                                                                                                                                                               -0.5         -      +0.3VCC     V
                                               VIH                                                                                    High level input voltage                                                                                                                                                                                                            0.7VCC         -         5.5      V
                                                  IOL                                                                                 Low level output current                                                                                                                                                              VOL=0.4V; VCC=2.3V                                3          -          -     mA
                                                      IL                                                                              Leakage current                                                                                                                                                                      VI=VCC or GND                                      -1         -          1      μA
                                                   Ci                                                                                 Input capacitance                                                                                                                                                                    VI =GND                                             -         6         10      pF
                         2015-07-0028                                                                                                                                                                                                                                                                                                                                            PT0552-2                 8/18/15
                                                                                                                                                                                                                                                                                                                                                3


                                                                                                                                                                                                                                                                                                                                                                          PI4IOE5V9557
                                                                                                                                                                                                                                                                                                                                                    2
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
                                                                                                                                                                                                                                                                                                                                         8-bit I C-bus and SMBus I/O port with reset     |||||||||||||||||
                     Symbol                                                                                                                                                                                                       Parameter                                                                                            Conditions           Min.     Typ.    Max.  Unit
I/Os
                                               VIL                                                                                    Low level input voltage                                                                                                                                                                                               -0.5       -     +0.81   V
                                             VIH                                                                                      High level input voltage                                                                                                                                                                                              +1.8       -      5.5    V
                                                                                                                                                                                                                                                                                                                                                [2]
                                               IOL                                                                                    Low level output current                                                                                                                                                         VCC =2.3 V; VOL = 0.5 V               8        10       -   mA
                                                                                                                                                                                                                                                                                                                       Except pin IO0; VOH=2.4V[3]           4         -       -   mA
                                              IOH                                                                                     High level output current                                                                                                                                                        pin IO0; VOH=4.6V[3]                   -        -       1    uA
                                                                                                                                                                                                                                                                                                                       pin IO0; VOH=3.3V[3]                   -        -       1    uA
                                                                                                                                      Low level input leakage
                                                  ILI                                                                                                                                                                                                                                                                  VCC=5.5V; VI=GND                      -1        -       1    μA
                                                                                                                                      current
                                                   Ci                                                                                 Input capacitance                                                                                                                                                                                                       -       3.7     10    pF
                                                 Co                                                                                   Output capacitance                                                                                                                                                                                                      -       3.7     10    pF
Select inputs A0,A1,A2 and RESET
                                             VIL                                                                                      Low level input voltage                                                                                                                                                                                               -0.5       -     +0.81   V
                                            VIH                                                                                       High level input voltage                                                                                                                                                                                              +1.8       -      5.5    V
                                                     IL                                                                               Input leakage current                                                                                                                                                                                                  -1                1    μA
Note:
[1]: VCC must be lowered to 0.2 V for at least 20us in order to reset part.
[2]: The total mount sunk by all I/Os must be limited to 100mA and 25 mA per bit.
[3]: The total current sourced by all I/Os must be limited to85mA and 20mA to bit
                         2015-07-0028                                                                                                                                                                                                                                                                                                                           PT0552-2           8/18/15
                                                                                                                                                                                                                                                                                                                                          4


                                                                                                                                                                                                                                                                                                                                                                 PI4IOE5V9557
                                                                                                                                                                                                                                                                                                                                       2
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
                                                                                                                                                                                                                                                                                                                              8-bit I C-bus and SMBus I/O port with reset          |||||||||||||||||
Dynamic Characteristics
Table 3: Dynamic characteristics
                                                                                                                                                                                                                                                                                                                                              Standard
                                                                                                                                                                                                                                                                                                                                                             Fast mode I2C     Unit
                                                                                                                                                                                                                                                                                                                                              mode I2C
              Symbol                                                                                                                                                                                                                                                                    Parameter                           Test Conditions
                                                                                                                                                                                                                                                                                                                                             Min   Max        Min       Max
                                   fSCL                                                                                                SCL clock frequency                                                                                                                                                                                    0     100          0      400    kHz
                                                                                                                                       bus free time between a STOP and
                                   tBUF                                                                                                                                                                                                                                                                                                      4.7      -        1.3        -     μs
                                                                                                                                       START condition
                     tHD;STA                                                                                                           hold time (repeated) START condition                                                                                                                                                                  4.0      -        0.6        -     μs
                                                                                                                                       set-up time for a repeated START
                      tSU;STA                                                                                                                                                                                                                                                                                                                4.7      -        0.6        -     μs
                                                                                                                                       condition
                      tSU;STO                                                                                                          set-up time for STOP condition                                                                                                                                                                        4.0      -        0.6        -     μs
          tVD;ACK[1]                                                                                                                   data valid acknowledge time                                                                                                                                                                             -    3.45         -       0.9    μs
          tHD;DAT[2]                                                                                                                   data hold time                                                                                                                                                                                         0       -          0        -     ns
                    tVD;DAT                                                                                                            data valid time                                                                                                                                                                                         -    3.45         -       0.9    us
                     tSU;DAT                                                                                                           data set-up time                                                                                                                                                                                      250      -        100        -     ns
                                tLOW                                                                                                   LOW period of the SCL clock                                                                                                                                                                           4.7      -        1.3        -     μs
                              tHIGH                                                                                                    HIGH period of the SCL clock                                                                                                                                                                          4.0      -        0.6        -     μs
                                                tf                                                                                     fall time of both SDA and SCL signals                                                                                                                                                                   -    300          -      300     ns
                                                tr                                                                                     rise time of both SDA and SCL signals                                                                                                                                                                   -   1000          -      300     ns
                                                                                                                                       pulse width of spikes that must be
                                          tSP                                                                                                                                                                                                                                                                                                  -     50          -       50     ns
                                                                                                                                       suppressed by the input filter
Port timing
                                                                                                                                                                                                                                                                                                                       Pin IO0                 -    250          -      250     ns
                                   tv(Q)                                                                                               Data output valid time[3]
                                                                                                                                                                                                                                                                                                                       Pin IO1 to IO7          -    200          -      200     ns
                                tsu(D)                                                                                                 Data input set-up time                                                                                                                                                                                 0       -          0        -     ns
                                   th(D)                                                                                               Data input hold time                                                                                                                                                                                  200      -        200        -     ns
Reset timing
                               tw(rst)                                                                                                 Reset pulse width                                                                                                                                                                                      25      -         25        -     ns
                           trec(rst)                                                                                                   Reset recovery time                                                                                                                                                                                    0       -          0        -     ns
                                           trst                                                                                        Reset time                                                                                                                                                                                             1       -          1        -     us
                         2015-07-0028                                                                                                                                                                                                                                                                                                                 PT0552-2               8/18/15
                                                                                                                                                                                                                                                                                                                               5


                                                                                                                                                                                                                                                                                                                                                    PI4IOE5V9557
                                                                                                                                                                                                                                                                                                                              2
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
                                                                                                                                                                                                                                                                                                                       8-bit I C-bus and SMBus I/O port with reset |||||||||||||||||
Note:
[1]: tVD;ACK = time for acknowledgement signal from SCL LOW to SDA (out) LOW.
[2]: tVD;DAT = minimum time for SDA data out to be valid following SCL LOW.
[3]: tv(Q)measured from 0.7VCC on SCL to 50% I/O output.
PI4IOE5V9557Block Diagram
                      Figure3: Block diagram
                         2015-07-0028                                                                                                                                                                                                                                                                                                      PT0552-2          8/18/15
                                                                                                                                                                                                                                                                                                                        6


                                                                                                                                                                                                                                                                                                                                                    PI4IOE5V9557
                                                                                                                                                                                                                                                                                                                              2
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
                                                                                                                                                                                                                                                                                                                       8-bit I C-bus and SMBus I/O port with reset |||||||||||||||||
                      Figure 4: Simplified schematic of IO0
                      Figure 5: Simplified schematic of IO1 to IO7
                         2015-07-0028                                                                                                                                                                                                                                                                                                      PT0552-2          8/18/15
                                                                                                                                                                                                                                                                                                                        7


                                                                                                                                                                                                                                                                                                                                                                                       PI4IOE5V9557
                                                                                                                                                                                                                                                                                                                                                          2
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
                                                                                                                                                                                                                                                                                                                                                8-bit I C-bus and SMBus I/O port with reset          |||||||||||||||||
Details Description
                                      a. Device address
                                      Following a START condition the bus master must output the address of the slave it is accessing. The address of the
PI4IOE5V9557 is shown in. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address
pins and they must be pulled HIGH or LOW.
                                      Table 4: Device address
                                                                                                                                                                                                                                                                      b7(MSB) b6                                                  b5      b4        b3       b2        b1    b0
                                                                   Address Byte                                                                                                                                                                                       0                                                   0       1       1         A2       A1        A0    R/W
                                                                        Note: Read “1”, Write “0”
                                      b. Control register
                                      Following the successful acknowledgement of the slave address, the bus master will send a byte to the PI4IOE5V9557, which
will be stored in the control register. This register can be written and read via the I2C-bus.
                                    Table 5: Control register
                                                                                                                                                                                                                                                                      b7(MSB) b6                                                  b5      b4        b3       b2        b1    b0
                                                                   Address Byte                                                                                                                                                                                       0                                                   0       0       0         0        0         D1    D0
                                                  Table 6: D0 and D1 definition
                                                                              D1                                                                           D0                                                                Name                                                                                           Access          Description
                                                                                       0                                                                            0                                                        Register 0                                                                                     Read-only       Input port register
                                                                                       0                                                                            1                                                        Register 1                                                                                     Read/write      Output port register
                                                                                       1                                                                            0                                                        Register 2                                                                                     Read/write      Polarity inversion register
                                                                                       1                                                                            1                                                        Register 3                                                                                     Read/write      Configuration register
                                      c. Register description
                                                                                   i. Register 0: Input port register
                                      This register is a read-only port. It reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an
input or an output by the Configuration register. Writes to this register have no effect.
                                      Table 7: Input port register
                                                                                                                                     Bit                                                                                                                                 7                                              6       5       4       3         2         1      0
                                                                                                              Symbol                                                                                                                                                 I7                                                I6      I5      I4      I3        I2        I1     I0
                         2015-07-0028                                                                                                                                                                                                                                                                                                                                         PT0552-2         8/18/15
                                                                                                                                                                                                                                                                                                                                                  8


                                                                                                                                                                                                                                                                                                                                                                       PI4IOE5V9557
                                                                                                                                                                                                                                                                                                                                              2
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
                                                                                                                                                                                                                                                                                                                                       8-bit I C-bus and SMBus I/O port with reset   |||||||||||||||||
                                                                                   ii. Register 1: Output port register
                                      This register reflects the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this
register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling
the output selection, not the actual pin value.
                                      Table 8: Output port register
                                                                                                                                     Bit                                                                                                                                                   7                              6    5    4    3      2     1     0
                                                                                                              Symbol                                                                                                                                            O7                                                     O6   O5   O4   O3     O2    O1   O0
                                                                                                               Default                                                                                                                                                                     0                              0    0    0    0      0     0     0
                                                                                   iii. Register 2: Polarity inversion register
                                      This register enables polarity inversion of pins defined as inputs by the Configuration register. If a bit in this register is set
(written with logic 1), the corresponding port pin’s polarity is inverted. If a bit in this register is cleared (written with logic 0), the
corresponding port pin’s original polarity is retained.
                                      Table 9: Polarity inversion register
                                                                                                                                     Bit                                                                                                                                                   7                              6    5    4    3      2     1     0
                                                                                                              Symbol                                                                                                                                            N7                                                     N6   N5   N4   N3     N2    N1   N0
                                                                                                               Default                                                                                                                                                                     1                              1    1    1    0      0     0     0
                                                                                   iv.                                                          Register 3: Configuration register
                                      This register configures the directions of the I/O pins. If a bit in this register is set, the corresponding port pin is enabled as an
input with high-impedance output driver. If a bit in this register is cleared, the corresponding port pin is enabled as an output.
                                      Table 10: Configuration register
                                                                                                                                     Bit                                                                                                                                 7                                              6    5    4    3      2     1     0
                                                                                                              Symbol                                                                                                                                            C7                                                     C6   C5   C4   C3     C2    C1    C0
                                                                                                               Default                                                                                                                                                   1                                              1    1    1    1      1     1     1
                                      d. Power-on reset
                                      When power is applied to VCC, an internal Power-On Reset (POR) holds the PI4IOE5V9557 in a reset condition until VCC
has reached VPOR. At that point, the reset condition is released and the PI4IOE5V9557 registers and I2C-bus/SMBus state
machine will initialize to their default states. Thereafter, VCC must be lowered below 0.2 V to reset the device.
                                      e.                                    RESET input
                                      A reset can be accomplished by holding the RESET pin LOW for a minimum of tw(rst). ThePI4IOE5V9557 registers and
SMBus/I2C-bus state machine will be held in their default state until the RESET input is once again HIGH. This input requires a
pull-up resistor to VCC if no active connection is used.
                         2015-07-0028                                                                                                                                                                                                                                                                                                                         PT0552-2         8/18/15
                                                                                                                                                                                                                                                                                                                                         9


                                                                                                                                                                                                                                                                                                                                                    PI4IOE5V9557
                                                                                                                                                                                                                                                                                                                              2
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
                                                                                                                                                                                                                                                                                                                       8-bit I C-bus and SMBus I/O port with reset |||||||||||||||||
                                                                                         i. Bus transactions
                                      Data is transmitted to the PI4IOE5V9557 registers using Write Byte transfers. Data is read from the PI4IOE5V9557 registers
using Read and Receive Byte transfers.
                                  Figure 6: Write to output registers
                                  Figure 7: Write to I/O configuration or polarity inversion registers
                                  Figure 8: Read from register
                         2015-07-0028                                                                                                                                                                                                                                                                                                      PT0552-2          8/18/15
                                                                                                                                                                                                                                                                                                                       10


                                                                                                                                                                                                                                                                                                                                                    PI4IOE5V9557
                                                                                                                                                                                                                                                                                                                              2
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
                                                                                                                                                                                                                                                                                                                       8-bit I C-bus and SMBus I/O port with reset |||||||||||||||||
                   Figure 9: Read input port register
                   Note: This figure assumes the command byte has previously been programmed with 00h.
                   Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the last acknowledge
                   phase is valid (output mode). Input data is lost.
Application design-in information
                Figure 10: Typical application
                Device address configured as 0011100x for this example.
                IO0, IO4, IO5 configured as outputs.
                IO1, IO2, IO3 configured as inputs.
                IO6, IO07 are not used.
                         2015-07-0028                                                                                                                                                                                                                                                                                                      PT0552-2          8/18/15
                                                                                                                                                                                                                                                                                                                       11


                                                                                                                                                                                                                                                                                                                                                                  PI4IOE5V9557
                                                                                                                                                                                                                                                                                                                                2
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
                                                                                                                                                                                                                                                                                                                       8-bit I C-bus and SMBus I/O port with reset              |||||||||||||||||
Minimizing ICC when the I/Os are used to control LEDS
                                      When the I/Os are used to control LEDs, they are normally connected to VCC through a resistor as shown in Figure 11. Since
the LED acts as a diode, when the LED is off the I/O VI is about 1.2 V less than VCC. The supply current, ICC, increases as VI
becomes lower than VCC.
                                      Designs need minimize current consumption, such as battery power applications, should consider maintaining the I/O pins
greater than or equal to VCC when the LED is off. Figure 11 shows a high value resistor in parallel with the LED. Figure 12shows
VCC less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O V I at or above VCC and prevent
additional supply current consumption when the LED is off.
                          Figure 11: High value resistor in parallel with the LED                                                                                                                                                                                                                                      Figure 12: Device supplied by a lower voltage
                         2015-07-0028                                                                                                                                                                                                                                                                                                                  PT0552-2           8/18/15
                                                                                                                                                                                                                                                                                                                        12


                                                                                                                                                                                                                                                                                                                                                    PI4IOE5V9557
                                                                                                                                                                                                                                                                                                                              2
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
                                                                                                                                                                                                                                                                                                                       8-bit I C-bus and SMBus I/O port with reset |||||||||||||||||
Mechanical Information
SOIC-16(W)
                         2015-07-0028                                                                                                                                                                                                                                                                                                      PT0552-2          8/18/15
                                                                                                                                                                                                                                                                                                                       13


                                                                                                                                                                                                                                                                                                                                                    PI4IOE5V9557
                                                                                                                                                                                                                                                                                                                              2
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
                                                                                                                                                                                                                                                                                                                       8-bit I C-bus and SMBus I/O port with reset |||||||||||||||||
TSSOP-16(L)
                         2015-07-0028                                                                                                                                                                                                                                                                                                      PT0552-2          8/18/15
                                                                                                                                                                                                                                                                                                                       14


                                                                                                                                                                                                                                                                                                                                                                            PI4IOE5V9557
                                                                                                                                                                                                                                                                                                                                           2
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
                                                                                                                                                                                                                                                                                                                                    8-bit I C-bus and SMBus I/O port with reset                   |||||||||||||||||
TQFN 4x4-16(ZY)
Ordering Information
                                                                                                                                              Part No.                                                                                                                                                                 Package Code                                  Package
PI4IOE5V9557WE                                                                                                                                                                                                                                                                                                              W                16-Pin,150 mil Wide SOIC
PI4IOE5V9557WEX                                                                                                                                                                                                                                                                                                             W                16-Pin,150 mil Wide SOIC,Tape & Reel
PI4IOE5V9557LE                                                                                                                                                                                                                                                                                                              L                Lead free and Green 16-pin TSSOP16(173mil wide)
                                                                                                                                                                                                                                                                                                                                             Lead free and Green 16-pin TSSOP16(173mil wide)
PI4IOE5V9557LEX                                                                                                                                                                                                                                                                                                             L
                                                                                                                                                                                                                                                                                                                                             Tape &Reel
PI4IOE5V9557ZYEX                                                                                                                                                                                                                                                                                                           ZY                Lead free and Green 16-pin TQFN4.0x4.0, Tape & Reel
Note:
                                            E = Pb-free and Green
                                            Adding X Suffix= Tape/Reel
                                                                                                                                                                                                                                            Pericom Semiconductor Corporation  1-800-435-2336 www.pericom.com
Pericom reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply
the best possible product. Pericom does not assume any responsibility for use of any circuitry described other than the circuitry embodied in Pericom product. The
company makes no representations that circuitry described herein is free from patent infringement or other rights, of Pericom.
                         2015-07-0028                                                                                                                                                                                                                                                                                                                            PT0552-2                   8/18/15
                                                                                                                                                                                                                                                                                                                                    15


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Diodes Incorporated:
 PI4IOE5V9557LEX PI4IOE5V9557LE
