/*
 * Generated by Bluespec Compiler, version 2023.07 (build 0eb551d)
 * 
 * On Wed Jun 12 01:44:21 KST 2024
 * 
 */
#include "bluesim_primitives.h"
#include "mkCacheSetAssociative.h"


/* Literal declarations */
static unsigned int const UWide_literal_131_h555555555555555555555555555555554_arr[] = { 1431655764u,
											 1431655765u,
											 1431655765u,
											 1431655765u,
											 5u };
static tUWide const UWide_literal_131_h555555555555555555555555555555554(131u,
									 UWide_literal_131_h555555555555555555555555555555554_arr);
static unsigned int const UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
											2863311530u,
											2863311530u,
											2863311530u,
											0u };
static tUWide const UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(129u,
									UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
												 2863311530u,
												 2863311530u,
												 2863311530u,
												 2863311530u,
												 10u };
static tUWide const UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(165u,
										 UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);


/* Constructor */
MOD_mkCacheSetAssociative::MOD_mkCacheSetAssociative(tSimStateHdl simHdl,
						     char const *name,
						     Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_dataArray_0(simHdl, "dataArray_0", this, 6u, 128u, (tUInt8)0u, (tUInt8)63u),
    INST_dirtyArray_0(simHdl, "dirtyArray_0", this, 6u, 1u, (tUInt8)0u, (tUInt8)63u),
    INST_hitQ_data_0_ehrReg(simHdl, "hitQ_data_0_ehrReg", this, 32u, 2863311530u, (tUInt8)0u),
    INST_hitQ_data_0_ignored_wires_0(simHdl, "hitQ_data_0_ignored_wires_0", this, 32u, (tUInt8)0u),
    INST_hitQ_data_0_ignored_wires_1(simHdl, "hitQ_data_0_ignored_wires_1", this, 32u, (tUInt8)0u),
    INST_hitQ_data_0_virtual_reg_0(simHdl, "hitQ_data_0_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_hitQ_data_0_virtual_reg_1(simHdl, "hitQ_data_0_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_hitQ_data_0_wires_0(simHdl, "hitQ_data_0_wires_0", this, 32u, (tUInt8)0u),
    INST_hitQ_data_0_wires_1(simHdl, "hitQ_data_0_wires_1", this, 32u, (tUInt8)0u),
    INST_hitQ_deqP_ignored_wires_0(simHdl, "hitQ_deqP_ignored_wires_0", this, 0u),
    INST_hitQ_deqP_ignored_wires_1(simHdl, "hitQ_deqP_ignored_wires_1", this, 0u),
    INST_hitQ_deqP_virtual_reg_0(simHdl, "hitQ_deqP_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_hitQ_deqP_virtual_reg_1(simHdl, "hitQ_deqP_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_hitQ_deqP_wires_0(simHdl, "hitQ_deqP_wires_0", this, 0u),
    INST_hitQ_deqP_wires_1(simHdl, "hitQ_deqP_wires_1", this, 0u),
    INST_hitQ_empty_ehrReg(simHdl, "hitQ_empty_ehrReg", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_hitQ_empty_ignored_wires_0(simHdl, "hitQ_empty_ignored_wires_0", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_ignored_wires_1(simHdl, "hitQ_empty_ignored_wires_1", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_ignored_wires_2(simHdl, "hitQ_empty_ignored_wires_2", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_virtual_reg_0(simHdl, "hitQ_empty_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_virtual_reg_1(simHdl, "hitQ_empty_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_virtual_reg_2(simHdl, "hitQ_empty_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_wires_0(simHdl, "hitQ_empty_wires_0", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_wires_1(simHdl, "hitQ_empty_wires_1", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_wires_2(simHdl, "hitQ_empty_wires_2", this, 1u, (tUInt8)0u),
    INST_hitQ_enqP_ignored_wires_0(simHdl, "hitQ_enqP_ignored_wires_0", this, 0u),
    INST_hitQ_enqP_ignored_wires_1(simHdl, "hitQ_enqP_ignored_wires_1", this, 0u),
    INST_hitQ_enqP_virtual_reg_0(simHdl, "hitQ_enqP_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_hitQ_enqP_virtual_reg_1(simHdl, "hitQ_enqP_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_hitQ_enqP_wires_0(simHdl, "hitQ_enqP_wires_0", this, 0u),
    INST_hitQ_enqP_wires_1(simHdl, "hitQ_enqP_wires_1", this, 0u),
    INST_hitQ_full_ehrReg(simHdl, "hitQ_full_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_hitQ_full_ignored_wires_0(simHdl, "hitQ_full_ignored_wires_0", this, 1u, (tUInt8)0u),
    INST_hitQ_full_ignored_wires_1(simHdl, "hitQ_full_ignored_wires_1", this, 1u, (tUInt8)0u),
    INST_hitQ_full_ignored_wires_2(simHdl, "hitQ_full_ignored_wires_2", this, 1u, (tUInt8)0u),
    INST_hitQ_full_virtual_reg_0(simHdl, "hitQ_full_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_hitQ_full_virtual_reg_1(simHdl, "hitQ_full_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_hitQ_full_virtual_reg_2(simHdl, "hitQ_full_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_hitQ_full_wires_0(simHdl, "hitQ_full_wires_0", this, 1u, (tUInt8)0u),
    INST_hitQ_full_wires_1(simHdl, "hitQ_full_wires_1", this, 1u, (tUInt8)0u),
    INST_hitQ_full_wires_2(simHdl, "hitQ_full_wires_2", this, 1u, (tUInt8)0u),
    INST_init(simHdl, "init", this, 7u, (tUInt8)0u, (tUInt8)0u),
    INST_memReqQ_clearReq_ehrReg(simHdl, "memReqQ_clearReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memReqQ_clearReq_ignored_wires_0(simHdl,
					  "memReqQ_clearReq_ignored_wires_0",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_memReqQ_clearReq_ignored_wires_1(simHdl,
					  "memReqQ_clearReq_ignored_wires_1",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_memReqQ_clearReq_virtual_reg_0(simHdl, "memReqQ_clearReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_clearReq_virtual_reg_1(simHdl, "memReqQ_clearReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_clearReq_wires_0(simHdl, "memReqQ_clearReq_wires_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_clearReq_wires_1(simHdl, "memReqQ_clearReq_wires_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_data_0(simHdl, "memReqQ_data_0", this, 164u),
    INST_memReqQ_data_1(simHdl, "memReqQ_data_1", this, 164u),
    INST_memReqQ_deqP(simHdl, "memReqQ_deqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memReqQ_deqReq_ehrReg(simHdl, "memReqQ_deqReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memReqQ_deqReq_ignored_wires_0(simHdl, "memReqQ_deqReq_ignored_wires_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_ignored_wires_1(simHdl, "memReqQ_deqReq_ignored_wires_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_ignored_wires_2(simHdl, "memReqQ_deqReq_ignored_wires_2", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_virtual_reg_0(simHdl, "memReqQ_deqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_virtual_reg_1(simHdl, "memReqQ_deqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_virtual_reg_2(simHdl, "memReqQ_deqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_wires_0(simHdl, "memReqQ_deqReq_wires_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_wires_1(simHdl, "memReqQ_deqReq_wires_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_wires_2(simHdl, "memReqQ_deqReq_wires_2", this, 1u, (tUInt8)0u),
    INST_memReqQ_empty(simHdl, "memReqQ_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_memReqQ_enqP(simHdl, "memReqQ_enqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memReqQ_enqReq_ehrReg(simHdl,
			       "memReqQ_enqReq_ehrReg",
			       this,
			       165u,
			       bs_wide_tmp(165u).set_bits_in_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(5u,
																		 0u,
																		 5u),
								  5u,
								  0u,
								  5u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
										     4u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
													3u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
															   2u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
																	      1u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																				 0u),
			       (tUInt8)0u),
    INST_memReqQ_enqReq_ignored_wires_0(simHdl,
					"memReqQ_enqReq_ignored_wires_0",
					this,
					165u,
					(tUInt8)0u),
    INST_memReqQ_enqReq_ignored_wires_1(simHdl,
					"memReqQ_enqReq_ignored_wires_1",
					this,
					165u,
					(tUInt8)0u),
    INST_memReqQ_enqReq_ignored_wires_2(simHdl,
					"memReqQ_enqReq_ignored_wires_2",
					this,
					165u,
					(tUInt8)0u),
    INST_memReqQ_enqReq_virtual_reg_0(simHdl, "memReqQ_enqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_enqReq_virtual_reg_1(simHdl, "memReqQ_enqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_enqReq_virtual_reg_2(simHdl, "memReqQ_enqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_memReqQ_enqReq_wires_0(simHdl, "memReqQ_enqReq_wires_0", this, 165u, (tUInt8)0u),
    INST_memReqQ_enqReq_wires_1(simHdl, "memReqQ_enqReq_wires_1", this, 165u, (tUInt8)0u),
    INST_memReqQ_enqReq_wires_2(simHdl, "memReqQ_enqReq_wires_2", this, 165u, (tUInt8)0u),
    INST_memReqQ_full(simHdl, "memReqQ_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memRespQ_clearReq_ehrReg(simHdl, "memRespQ_clearReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memRespQ_clearReq_ignored_wires_0(simHdl,
					   "memRespQ_clearReq_ignored_wires_0",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_memRespQ_clearReq_ignored_wires_1(simHdl,
					   "memRespQ_clearReq_ignored_wires_1",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_memRespQ_clearReq_virtual_reg_0(simHdl,
					 "memRespQ_clearReq_virtual_reg_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_memRespQ_clearReq_virtual_reg_1(simHdl,
					 "memRespQ_clearReq_virtual_reg_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_memRespQ_clearReq_wires_0(simHdl, "memRespQ_clearReq_wires_0", this, 1u, (tUInt8)0u),
    INST_memRespQ_clearReq_wires_1(simHdl, "memRespQ_clearReq_wires_1", this, 1u, (tUInt8)0u),
    INST_memRespQ_data_0(simHdl, "memRespQ_data_0", this, 128u),
    INST_memRespQ_data_1(simHdl, "memRespQ_data_1", this, 128u),
    INST_memRespQ_deqP(simHdl, "memRespQ_deqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memRespQ_deqReq_ehrReg(simHdl, "memRespQ_deqReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memRespQ_deqReq_ignored_wires_0(simHdl,
					 "memRespQ_deqReq_ignored_wires_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_memRespQ_deqReq_ignored_wires_1(simHdl,
					 "memRespQ_deqReq_ignored_wires_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_memRespQ_deqReq_ignored_wires_2(simHdl,
					 "memRespQ_deqReq_ignored_wires_2",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_memRespQ_deqReq_virtual_reg_0(simHdl, "memRespQ_deqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_memRespQ_deqReq_virtual_reg_1(simHdl, "memRespQ_deqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_memRespQ_deqReq_virtual_reg_2(simHdl, "memRespQ_deqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_memRespQ_deqReq_wires_0(simHdl, "memRespQ_deqReq_wires_0", this, 1u, (tUInt8)0u),
    INST_memRespQ_deqReq_wires_1(simHdl, "memRespQ_deqReq_wires_1", this, 1u, (tUInt8)0u),
    INST_memRespQ_deqReq_wires_2(simHdl, "memRespQ_deqReq_wires_2", this, 1u, (tUInt8)0u),
    INST_memRespQ_empty(simHdl, "memRespQ_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_memRespQ_enqP(simHdl, "memRespQ_enqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memRespQ_enqReq_ehrReg(simHdl,
				"memRespQ_enqReq_ehrReg",
				this,
				129u,
				bs_wide_tmp(129u).set_bits_in_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(4u,
																	 0u,
																	 1u),
								   4u,
								   0u,
								   1u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										      3u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
													 2u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															    1u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	       0u),
				(tUInt8)0u),
    INST_memRespQ_enqReq_ignored_wires_0(simHdl,
					 "memRespQ_enqReq_ignored_wires_0",
					 this,
					 129u,
					 (tUInt8)0u),
    INST_memRespQ_enqReq_ignored_wires_1(simHdl,
					 "memRespQ_enqReq_ignored_wires_1",
					 this,
					 129u,
					 (tUInt8)0u),
    INST_memRespQ_enqReq_ignored_wires_2(simHdl,
					 "memRespQ_enqReq_ignored_wires_2",
					 this,
					 129u,
					 (tUInt8)0u),
    INST_memRespQ_enqReq_virtual_reg_0(simHdl, "memRespQ_enqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_memRespQ_enqReq_virtual_reg_1(simHdl, "memRespQ_enqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_memRespQ_enqReq_virtual_reg_2(simHdl, "memRespQ_enqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_memRespQ_enqReq_wires_0(simHdl, "memRespQ_enqReq_wires_0", this, 129u, (tUInt8)0u),
    INST_memRespQ_enqReq_wires_1(simHdl, "memRespQ_enqReq_wires_1", this, 129u, (tUInt8)0u),
    INST_memRespQ_enqReq_wires_2(simHdl, "memRespQ_enqReq_wires_2", this, 129u, (tUInt8)0u),
    INST_memRespQ_full(simHdl, "memRespQ_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_missCnt(simHdl, "missCnt", this, 32u, 0u, (tUInt8)0u),
    INST_missReq(simHdl, "missReq", this, 65u),
    INST_reqCnt(simHdl, "reqCnt", this, 32u, 0u, (tUInt8)0u),
    INST_status(simHdl, "status", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_tagArray_0(simHdl, "tagArray_0", this, 6u, 23u, (tUInt8)0u, (tUInt8)63u),
    INST_targetLine(simHdl, "targetLine", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_testflag(simHdl, "testflag", this, 2u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_missReq___d190(65u),
    DEF_memReqQ_enqReq_wires_2_wget____d29(165u),
    DEF_memReqQ_enqReq_wires_1_wget____d31(165u),
    DEF_memReqQ_enqReq_wires_0_wget____d33(165u),
    DEF_memReqQ_enqReq_ehrReg___d34(165u),
    DEF_memReqQ_data_1___d311(164u),
    DEF_memReqQ_data_0___d309(164u),
    DEF_memRespQ_enqReq_wires_2_wget____d107(129u),
    DEF_memRespQ_enqReq_wires_1_wget____d109(129u),
    DEF_memRespQ_enqReq_wires_0_wget____d111(129u),
    DEF_memRespQ_enqReq_ehrReg___d112(129u),
    DEF_memRespQ_data_1__h32253(128u),
    DEF_memRespQ_data_0__h32231(128u),
    DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56___d269(128u),
    DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91___d206(128u),
    DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100(164u),
    DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98(164u),
    DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99(164u),
    DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178(128u),
    DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176(128u),
    DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177(128u),
    DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37(165u),
    DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36(165u),
    DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35(165u),
    DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101(164u),
    DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102(164u),
    DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115(129u),
    DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114(129u),
    DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113(129u),
    DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179(128u),
    DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180(128u),
    DEF__3_CONCAT_tagArray_0_sub_missReq_90_BITS_41_TO__ETC___d208(165u),
    DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91_06_ETC___d207(131u),
    DEF__3_CONCAT_req_r_BITS_63_TO_32_91_CONCAT_DONTCAR_ETC___d293(165u),
    DEF_DONTCARE_CONCAT_req_r_CONCAT_1___d292(131u),
    DEF__1_CONCAT_missReq_90_BIT_64_11_CONCAT_missReq_9_ETC___d215(165u),
    DEF_missReq_90_BITS_63_TO_36_12_CONCAT_0_13_CONCAT_ETC___d214(163u),
    DEF__0_CONCAT_DONTCARE___d105(165u),
    DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d340(131u),
    DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d331(96u),
    DEF__1_CONCAT_memResp_r___d341(129u),
    DEF__0_CONCAT_DONTCARE___d183(129u),
    DEF_SEL_ARR_memRespQ_data_0_27_BITS_127_TO_96_28_m_ETC___d246(128u),
    DEF_IF_req_r_BITS_35_TO_34_66_EQ_3_67_THEN_req_r_B_ETC___d282(128u)
{
  PORT_req_r.setSize(65u);
  PORT_req_r.clear();
  PORT_memResp_r.setSize(128u);
  PORT_memResp_r.clear();
  PORT_memReq.setSize(164u);
  PORT_memReq.clear();
  symbol_count = 143u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkCacheSetAssociative::init_symbols_0()
{
  init_symbol(&symbols[0u], "dataArray_0", SYM_MODULE, &INST_dataArray_0);
  init_symbol(&symbols[1u], "dirtyArray_0", SYM_MODULE, &INST_dirtyArray_0);
  init_symbol(&symbols[2u], "hitQ_data_0_ehrReg", SYM_MODULE, &INST_hitQ_data_0_ehrReg);
  init_symbol(&symbols[3u],
	      "hitQ_data_0_ignored_wires_0",
	      SYM_MODULE,
	      &INST_hitQ_data_0_ignored_wires_0);
  init_symbol(&symbols[4u],
	      "hitQ_data_0_ignored_wires_1",
	      SYM_MODULE,
	      &INST_hitQ_data_0_ignored_wires_1);
  init_symbol(&symbols[5u], "hitQ_data_0_virtual_reg_0", SYM_MODULE, &INST_hitQ_data_0_virtual_reg_0);
  init_symbol(&symbols[6u], "hitQ_data_0_virtual_reg_1", SYM_MODULE, &INST_hitQ_data_0_virtual_reg_1);
  init_symbol(&symbols[7u], "hitQ_data_0_wires_0", SYM_MODULE, &INST_hitQ_data_0_wires_0);
  init_symbol(&symbols[8u], "hitQ_data_0_wires_1", SYM_MODULE, &INST_hitQ_data_0_wires_1);
  init_symbol(&symbols[9u], "hitQ_deqP_ignored_wires_0", SYM_MODULE, &INST_hitQ_deqP_ignored_wires_0);
  init_symbol(&symbols[10u],
	      "hitQ_deqP_ignored_wires_1",
	      SYM_MODULE,
	      &INST_hitQ_deqP_ignored_wires_1);
  init_symbol(&symbols[11u], "hitQ_deqP_virtual_reg_0", SYM_MODULE, &INST_hitQ_deqP_virtual_reg_0);
  init_symbol(&symbols[12u], "hitQ_deqP_virtual_reg_1", SYM_MODULE, &INST_hitQ_deqP_virtual_reg_1);
  init_symbol(&symbols[13u], "hitQ_deqP_wires_0", SYM_MODULE, &INST_hitQ_deqP_wires_0);
  init_symbol(&symbols[14u], "hitQ_deqP_wires_1", SYM_MODULE, &INST_hitQ_deqP_wires_1);
  init_symbol(&symbols[15u], "hitQ_empty_ehrReg", SYM_MODULE, &INST_hitQ_empty_ehrReg);
  init_symbol(&symbols[16u], "hitQ_empty_ehrReg__h4064", SYM_DEF, &DEF_hitQ_empty_ehrReg__h4064, 1u);
  init_symbol(&symbols[17u],
	      "hitQ_empty_ignored_wires_0",
	      SYM_MODULE,
	      &INST_hitQ_empty_ignored_wires_0);
  init_symbol(&symbols[18u],
	      "hitQ_empty_ignored_wires_1",
	      SYM_MODULE,
	      &INST_hitQ_empty_ignored_wires_1);
  init_symbol(&symbols[19u],
	      "hitQ_empty_ignored_wires_2",
	      SYM_MODULE,
	      &INST_hitQ_empty_ignored_wires_2);
  init_symbol(&symbols[20u], "hitQ_empty_virtual_reg_0", SYM_MODULE, &INST_hitQ_empty_virtual_reg_0);
  init_symbol(&symbols[21u], "hitQ_empty_virtual_reg_1", SYM_MODULE, &INST_hitQ_empty_virtual_reg_1);
  init_symbol(&symbols[22u], "hitQ_empty_virtual_reg_2", SYM_MODULE, &INST_hitQ_empty_virtual_reg_2);
  init_symbol(&symbols[23u], "hitQ_empty_wires_0", SYM_MODULE, &INST_hitQ_empty_wires_0);
  init_symbol(&symbols[24u], "hitQ_empty_wires_1", SYM_MODULE, &INST_hitQ_empty_wires_1);
  init_symbol(&symbols[25u], "hitQ_empty_wires_2", SYM_MODULE, &INST_hitQ_empty_wires_2);
  init_symbol(&symbols[26u],
	      "hitQ_enqP_ignored_wires_0",
	      SYM_MODULE,
	      &INST_hitQ_enqP_ignored_wires_0);
  init_symbol(&symbols[27u],
	      "hitQ_enqP_ignored_wires_1",
	      SYM_MODULE,
	      &INST_hitQ_enqP_ignored_wires_1);
  init_symbol(&symbols[28u], "hitQ_enqP_virtual_reg_0", SYM_MODULE, &INST_hitQ_enqP_virtual_reg_0);
  init_symbol(&symbols[29u], "hitQ_enqP_virtual_reg_1", SYM_MODULE, &INST_hitQ_enqP_virtual_reg_1);
  init_symbol(&symbols[30u], "hitQ_enqP_wires_0", SYM_MODULE, &INST_hitQ_enqP_wires_0);
  init_symbol(&symbols[31u], "hitQ_enqP_wires_1", SYM_MODULE, &INST_hitQ_enqP_wires_1);
  init_symbol(&symbols[32u], "hitQ_full_ehrReg", SYM_MODULE, &INST_hitQ_full_ehrReg);
  init_symbol(&symbols[33u], "hitQ_full_ehrReg__h5180", SYM_DEF, &DEF_hitQ_full_ehrReg__h5180, 1u);
  init_symbol(&symbols[34u],
	      "hitQ_full_ignored_wires_0",
	      SYM_MODULE,
	      &INST_hitQ_full_ignored_wires_0);
  init_symbol(&symbols[35u],
	      "hitQ_full_ignored_wires_1",
	      SYM_MODULE,
	      &INST_hitQ_full_ignored_wires_1);
  init_symbol(&symbols[36u],
	      "hitQ_full_ignored_wires_2",
	      SYM_MODULE,
	      &INST_hitQ_full_ignored_wires_2);
  init_symbol(&symbols[37u], "hitQ_full_virtual_reg_0", SYM_MODULE, &INST_hitQ_full_virtual_reg_0);
  init_symbol(&symbols[38u], "hitQ_full_virtual_reg_1", SYM_MODULE, &INST_hitQ_full_virtual_reg_1);
  init_symbol(&symbols[39u], "hitQ_full_virtual_reg_2", SYM_MODULE, &INST_hitQ_full_virtual_reg_2);
  init_symbol(&symbols[40u], "hitQ_full_wires_0", SYM_MODULE, &INST_hitQ_full_wires_0);
  init_symbol(&symbols[41u], "hitQ_full_wires_1", SYM_MODULE, &INST_hitQ_full_wires_1);
  init_symbol(&symbols[42u], "hitQ_full_wires_2", SYM_MODULE, &INST_hitQ_full_wires_2);
  init_symbol(&symbols[43u], "idx__h30043", SYM_DEF, &DEF_idx__h30043, 6u);
  init_symbol(&symbols[44u], "init", SYM_MODULE, &INST_init);
  init_symbol(&symbols[45u], "memReq", SYM_PORT, &PORT_memReq, 164u);
  init_symbol(&symbols[46u], "memReqQ_clearReq_ehrReg", SYM_MODULE, &INST_memReqQ_clearReq_ehrReg);
  init_symbol(&symbols[47u],
	      "memReqQ_clearReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memReqQ_clearReq_ignored_wires_0);
  init_symbol(&symbols[48u],
	      "memReqQ_clearReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memReqQ_clearReq_ignored_wires_1);
  init_symbol(&symbols[49u],
	      "memReqQ_clearReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memReqQ_clearReq_virtual_reg_0);
  init_symbol(&symbols[50u],
	      "memReqQ_clearReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memReqQ_clearReq_virtual_reg_1);
  init_symbol(&symbols[51u], "memReqQ_clearReq_wires_0", SYM_MODULE, &INST_memReqQ_clearReq_wires_0);
  init_symbol(&symbols[52u], "memReqQ_clearReq_wires_1", SYM_MODULE, &INST_memReqQ_clearReq_wires_1);
  init_symbol(&symbols[53u], "memReqQ_data_0", SYM_MODULE, &INST_memReqQ_data_0);
  init_symbol(&symbols[54u], "memReqQ_data_1", SYM_MODULE, &INST_memReqQ_data_1);
  init_symbol(&symbols[55u], "memReqQ_deqP", SYM_MODULE, &INST_memReqQ_deqP);
  init_symbol(&symbols[56u], "memReqQ_deqReq_ehrReg", SYM_MODULE, &INST_memReqQ_deqReq_ehrReg);
  init_symbol(&symbols[57u],
	      "memReqQ_deqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_ignored_wires_0);
  init_symbol(&symbols[58u],
	      "memReqQ_deqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_ignored_wires_1);
  init_symbol(&symbols[59u],
	      "memReqQ_deqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_ignored_wires_2);
  init_symbol(&symbols[60u],
	      "memReqQ_deqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_virtual_reg_0);
  init_symbol(&symbols[61u],
	      "memReqQ_deqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_virtual_reg_1);
  init_symbol(&symbols[62u],
	      "memReqQ_deqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_virtual_reg_2);
  init_symbol(&symbols[63u], "memReqQ_deqReq_wires_0", SYM_MODULE, &INST_memReqQ_deqReq_wires_0);
  init_symbol(&symbols[64u], "memReqQ_deqReq_wires_1", SYM_MODULE, &INST_memReqQ_deqReq_wires_1);
  init_symbol(&symbols[65u], "memReqQ_deqReq_wires_2", SYM_MODULE, &INST_memReqQ_deqReq_wires_2);
  init_symbol(&symbols[66u], "memReqQ_empty", SYM_MODULE, &INST_memReqQ_empty);
  init_symbol(&symbols[67u], "memReqQ_empty__h15039", SYM_DEF, &DEF_memReqQ_empty__h15039, 1u);
  init_symbol(&symbols[68u], "memReqQ_enqP", SYM_MODULE, &INST_memReqQ_enqP);
  init_symbol(&symbols[69u], "memReqQ_enqReq_ehrReg", SYM_MODULE, &INST_memReqQ_enqReq_ehrReg);
  init_symbol(&symbols[70u],
	      "memReqQ_enqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_ignored_wires_0);
  init_symbol(&symbols[71u],
	      "memReqQ_enqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_ignored_wires_1);
  init_symbol(&symbols[72u],
	      "memReqQ_enqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_ignored_wires_2);
  init_symbol(&symbols[73u],
	      "memReqQ_enqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_virtual_reg_0);
  init_symbol(&symbols[74u],
	      "memReqQ_enqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_virtual_reg_1);
  init_symbol(&symbols[75u],
	      "memReqQ_enqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_virtual_reg_2);
  init_symbol(&symbols[76u], "memReqQ_enqReq_wires_0", SYM_MODULE, &INST_memReqQ_enqReq_wires_0);
  init_symbol(&symbols[77u], "memReqQ_enqReq_wires_1", SYM_MODULE, &INST_memReqQ_enqReq_wires_1);
  init_symbol(&symbols[78u], "memReqQ_enqReq_wires_2", SYM_MODULE, &INST_memReqQ_enqReq_wires_2);
  init_symbol(&symbols[79u], "memReqQ_full", SYM_MODULE, &INST_memReqQ_full);
  init_symbol(&symbols[80u], "memReqQ_full__h15001", SYM_DEF, &DEF_memReqQ_full__h15001, 1u);
  init_symbol(&symbols[81u], "memResp_r", SYM_PORT, &PORT_memResp_r, 128u);
  init_symbol(&symbols[82u], "memRespQ_clearReq_ehrReg", SYM_MODULE, &INST_memRespQ_clearReq_ehrReg);
  init_symbol(&symbols[83u],
	      "memRespQ_clearReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_ignored_wires_0);
  init_symbol(&symbols[84u],
	      "memRespQ_clearReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_ignored_wires_1);
  init_symbol(&symbols[85u],
	      "memRespQ_clearReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_virtual_reg_0);
  init_symbol(&symbols[86u],
	      "memRespQ_clearReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_virtual_reg_1);
  init_symbol(&symbols[87u],
	      "memRespQ_clearReq_wires_0",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_wires_0);
  init_symbol(&symbols[88u],
	      "memRespQ_clearReq_wires_1",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_wires_1);
  init_symbol(&symbols[89u], "memRespQ_data_0", SYM_MODULE, &INST_memRespQ_data_0);
  init_symbol(&symbols[90u], "memRespQ_data_1", SYM_MODULE, &INST_memRespQ_data_1);
  init_symbol(&symbols[91u], "memRespQ_deqP", SYM_MODULE, &INST_memRespQ_deqP);
  init_symbol(&symbols[92u], "memRespQ_deqReq_ehrReg", SYM_MODULE, &INST_memRespQ_deqReq_ehrReg);
  init_symbol(&symbols[93u],
	      "memRespQ_deqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_ignored_wires_0);
  init_symbol(&symbols[94u],
	      "memRespQ_deqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_ignored_wires_1);
  init_symbol(&symbols[95u],
	      "memRespQ_deqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_ignored_wires_2);
  init_symbol(&symbols[96u],
	      "memRespQ_deqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_virtual_reg_0);
  init_symbol(&symbols[97u],
	      "memRespQ_deqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_virtual_reg_1);
  init_symbol(&symbols[98u],
	      "memRespQ_deqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_virtual_reg_2);
  init_symbol(&symbols[99u], "memRespQ_deqReq_wires_0", SYM_MODULE, &INST_memRespQ_deqReq_wires_0);
  init_symbol(&symbols[100u], "memRespQ_deqReq_wires_1", SYM_MODULE, &INST_memRespQ_deqReq_wires_1);
  init_symbol(&symbols[101u], "memRespQ_deqReq_wires_2", SYM_MODULE, &INST_memRespQ_deqReq_wires_2);
  init_symbol(&symbols[102u], "memRespQ_empty", SYM_MODULE, &INST_memRespQ_empty);
  init_symbol(&symbols[103u], "memRespQ_empty__h26221", SYM_DEF, &DEF_memRespQ_empty__h26221, 1u);
  init_symbol(&symbols[104u], "memRespQ_enqP", SYM_MODULE, &INST_memRespQ_enqP);
  init_symbol(&symbols[105u], "memRespQ_enqReq_ehrReg", SYM_MODULE, &INST_memRespQ_enqReq_ehrReg);
  init_symbol(&symbols[106u],
	      "memRespQ_enqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_ignored_wires_0);
  init_symbol(&symbols[107u],
	      "memRespQ_enqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_ignored_wires_1);
  init_symbol(&symbols[108u],
	      "memRespQ_enqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_ignored_wires_2);
  init_symbol(&symbols[109u],
	      "memRespQ_enqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_virtual_reg_0);
  init_symbol(&symbols[110u],
	      "memRespQ_enqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_virtual_reg_1);
  init_symbol(&symbols[111u],
	      "memRespQ_enqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_virtual_reg_2);
  init_symbol(&symbols[112u], "memRespQ_enqReq_wires_0", SYM_MODULE, &INST_memRespQ_enqReq_wires_0);
  init_symbol(&symbols[113u], "memRespQ_enqReq_wires_1", SYM_MODULE, &INST_memRespQ_enqReq_wires_1);
  init_symbol(&symbols[114u], "memRespQ_enqReq_wires_2", SYM_MODULE, &INST_memRespQ_enqReq_wires_2);
  init_symbol(&symbols[115u], "memRespQ_full", SYM_MODULE, &INST_memRespQ_full);
  init_symbol(&symbols[116u], "memRespQ_full__h26183", SYM_DEF, &DEF_memRespQ_full__h26183, 1u);
  init_symbol(&symbols[117u], "missCnt", SYM_MODULE, &INST_missCnt);
  init_symbol(&symbols[118u], "missReq", SYM_MODULE, &INST_missReq);
  init_symbol(&symbols[119u], "RL_hitQ_data_0_canonicalize", SYM_RULE);
  init_symbol(&symbols[120u], "RL_hitQ_empty_canonicalize", SYM_RULE);
  init_symbol(&symbols[121u], "RL_hitQ_full_canonicalize", SYM_RULE);
  init_symbol(&symbols[122u], "RL_initialize", SYM_RULE);
  init_symbol(&symbols[123u], "RL_memReqQ_canonicalize", SYM_RULE);
  init_symbol(&symbols[124u], "RL_memReqQ_clearReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[125u], "RL_memReqQ_deqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[126u], "RL_memReqQ_enqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[127u], "RL_memRespQ_canonicalize", SYM_RULE);
  init_symbol(&symbols[128u], "RL_memRespQ_clearReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[129u], "RL_memRespQ_deqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[130u], "RL_memRespQ_enqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[131u], "RL_sendFillReq", SYM_RULE);
  init_symbol(&symbols[132u], "RL_startMiss", SYM_RULE);
  init_symbol(&symbols[133u], "RL_waitFillResp", SYM_RULE);
  init_symbol(&symbols[134u], "req_r", SYM_PORT, &PORT_req_r, 65u);
  init_symbol(&symbols[135u], "reqCnt", SYM_MODULE, &INST_reqCnt);
  init_symbol(&symbols[136u], "status", SYM_MODULE, &INST_status);
  init_symbol(&symbols[137u], "status__h28487", SYM_DEF, &DEF_status__h28487, 2u);
  init_symbol(&symbols[138u], "tagArray_0", SYM_MODULE, &INST_tagArray_0);
  init_symbol(&symbols[139u], "targetLine", SYM_MODULE, &INST_targetLine);
  init_symbol(&symbols[140u], "testflag", SYM_MODULE, &INST_testflag);
  init_symbol(&symbols[141u], "x__h28387", SYM_DEF, &DEF_x__h28387, 7u);
  init_symbol(&symbols[142u], "x_BIT_6___h28145", SYM_DEF, &DEF_x_BIT_6___h28145, 1u);
}


/* Rule actions */

void MOD_mkCacheSetAssociative::RL_hitQ_data_0_canonicalize()
{
  tUInt32 DEF_x__h1648;
  tUInt32 DEF_x_wget__h1234;
  DEF_x_wget__h1234 = INST_hitQ_data_0_wires_1.METH_wget();
  DEF_x_wget__h1185 = INST_hitQ_data_0_wires_0.METH_wget();
  DEF_def__h38666 = INST_hitQ_data_0_ehrReg.METH_read();
  DEF_def__h1675 = INST_hitQ_data_0_wires_0.METH_whas() ? DEF_x_wget__h1185 : DEF_def__h38666;
  DEF_x__h1648 = INST_hitQ_data_0_wires_1.METH_whas() ? DEF_x_wget__h1234 : DEF_def__h1675;
  INST_hitQ_data_0_ehrReg.METH_write(DEF_x__h1648);
}

void MOD_mkCacheSetAssociative::RL_hitQ_empty_canonicalize()
{
  tUInt8 DEF_IF_hitQ_empty_wires_2_whas_THEN_hitQ_empty_wir_ETC___d17;
  DEF_hitQ_empty_wires_0_whas____d12 = INST_hitQ_empty_wires_0.METH_whas();
  DEF_hitQ_empty_wires_0_wget____d13 = INST_hitQ_empty_wires_0.METH_wget();
  DEF_hitQ_empty_ehrReg__h4064 = INST_hitQ_empty_ehrReg.METH_read();
  DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15 = DEF_hitQ_empty_wires_0_whas____d12 ? DEF_hitQ_empty_wires_0_wget____d13 : DEF_hitQ_empty_ehrReg__h4064;
  DEF_IF_hitQ_empty_wires_2_whas_THEN_hitQ_empty_wir_ETC___d17 = INST_hitQ_empty_wires_2.METH_whas() ? INST_hitQ_empty_wires_2.METH_wget() : (INST_hitQ_empty_wires_1.METH_whas() ? INST_hitQ_empty_wires_1.METH_wget() : DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15);
  INST_hitQ_empty_ehrReg.METH_write(DEF_IF_hitQ_empty_wires_2_whas_THEN_hitQ_empty_wir_ETC___d17);
}

void MOD_mkCacheSetAssociative::RL_hitQ_full_canonicalize()
{
  tUInt8 DEF_IF_hitQ_full_wires_2_whas__8_THEN_hitQ_full_wi_ETC___d27;
  DEF_hitQ_full_ehrReg__h5180 = INST_hitQ_full_ehrReg.METH_read();
  DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25 = INST_hitQ_full_wires_0.METH_whas() ? INST_hitQ_full_wires_0.METH_wget() : DEF_hitQ_full_ehrReg__h5180;
  DEF_IF_hitQ_full_wires_2_whas__8_THEN_hitQ_full_wi_ETC___d27 = INST_hitQ_full_wires_2.METH_whas() ? INST_hitQ_full_wires_2.METH_wget() : (INST_hitQ_full_wires_1.METH_whas() ? INST_hitQ_full_wires_1.METH_wget() : DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25);
  INST_hitQ_full_ehrReg.METH_write(DEF_IF_hitQ_full_wires_2_whas__8_THEN_hitQ_full_wi_ETC___d27);
}

void MOD_mkCacheSetAssociative::RL_memReqQ_enqReq_canonicalize()
{
  DEF_memReqQ_enqReq_wires_2_wget____d29 = INST_memReqQ_enqReq_wires_2.METH_wget();
  DEF_memReqQ_enqReq_wires_1_wget____d31 = INST_memReqQ_enqReq_wires_1.METH_wget();
  DEF_memReqQ_enqReq_wires_0_wget____d33 = INST_memReqQ_enqReq_wires_0.METH_wget();
  DEF_memReqQ_enqReq_ehrReg___d34 = INST_memReqQ_enqReq_ehrReg.METH_read();
  DEF_memReqQ_enqReq_wires_1_whas____d30 = INST_memReqQ_enqReq_wires_1.METH_whas();
  DEF_memReqQ_enqReq_wires_0_whas____d32 = INST_memReqQ_enqReq_wires_0.METH_whas();
  DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35 = DEF_memReqQ_enqReq_wires_0_whas____d32 ? DEF_memReqQ_enqReq_wires_0_wget____d33 : DEF_memReqQ_enqReq_ehrReg___d34;
  DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36 = DEF_memReqQ_enqReq_wires_1_whas____d30 ? DEF_memReqQ_enqReq_wires_1_wget____d31 : DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35;
  DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37 = INST_memReqQ_enqReq_wires_2.METH_whas() ? DEF_memReqQ_enqReq_wires_2_wget____d29 : DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36;
  INST_memReqQ_enqReq_ehrReg.METH_write(DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37);
}

void MOD_mkCacheSetAssociative::RL_memReqQ_deqReq_canonicalize()
{
  tUInt8 DEF_IF_memReqQ_deqReq_wires_2_whas__8_THEN_memReqQ_ETC___d47;
  DEF_memReqQ_deqReq_ehrReg___d44 = INST_memReqQ_deqReq_ehrReg.METH_read();
  DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46 = INST_memReqQ_deqReq_wires_1.METH_whas() ? INST_memReqQ_deqReq_wires_1.METH_wget() : (INST_memReqQ_deqReq_wires_0.METH_whas() ? INST_memReqQ_deqReq_wires_0.METH_wget() : DEF_memReqQ_deqReq_ehrReg___d44);
  DEF_IF_memReqQ_deqReq_wires_2_whas__8_THEN_memReqQ_ETC___d47 = INST_memReqQ_deqReq_wires_2.METH_whas() ? INST_memReqQ_deqReq_wires_2.METH_wget() : DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46;
  INST_memReqQ_deqReq_ehrReg.METH_write(DEF_IF_memReqQ_deqReq_wires_2_whas__8_THEN_memReqQ_ETC___d47);
}

void MOD_mkCacheSetAssociative::RL_memReqQ_clearReq_canonicalize()
{
  tUInt8 DEF_IF_memReqQ_clearReq_wires_1_whas__8_THEN_memRe_ETC___d54;
  DEF_memReqQ_clearReq_wires_0_whas____d50 = INST_memReqQ_clearReq_wires_0.METH_whas();
  DEF_memReqQ_clearReq_wires_0_wget____d51 = INST_memReqQ_clearReq_wires_0.METH_wget();
  DEF_memReqQ_clearReq_ehrReg__h10074 = INST_memReqQ_clearReq_ehrReg.METH_read();
  DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53 = DEF_memReqQ_clearReq_wires_0_whas____d50 ? DEF_memReqQ_clearReq_wires_0_wget____d51 : DEF_memReqQ_clearReq_ehrReg__h10074;
  DEF_IF_memReqQ_clearReq_wires_1_whas__8_THEN_memRe_ETC___d54 = INST_memReqQ_clearReq_wires_1.METH_whas() ? INST_memReqQ_clearReq_wires_1.METH_wget() : DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53;
  INST_memReqQ_clearReq_ehrReg.METH_write(DEF_IF_memReqQ_clearReq_wires_1_whas__8_THEN_memRe_ETC___d54);
}

void MOD_mkCacheSetAssociative::RL_memReqQ_canonicalize()
{
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d82;
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d73;
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d87;
  tUInt8 DEF_memReqQ_enqP_8_EQ_0_5_AND_memReqQ_clearReq_vir_ETC___d97;
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d96;
  tUInt8 DEF_memReqQ_enqP_8_EQ_1_03_AND_memReqQ_clearReq_vi_ETC___d104;
  tUInt8 DEF_NOT_memReqQ_clearReq_virtual_reg_1_read__5_8_A_ETC___d94;
  tUInt8 DEF_v__h11069;
  tUInt8 DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d67;
  tUInt8 DEF_next_deqP___1__h14918;
  tUInt8 DEF_NOT_memReqQ_deqReq_virtual_reg_2_read__4_5_AND_ETC___d76;
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read____d55;
  tUInt8 DEF_v__h10693;
  tUInt8 DEF__theResult_____2__h14488;
  tUInt8 DEF_IF_NOT_memReqQ_deqReq_virtual_reg_2_read__4_5__ETC___d83;
  tUInt8 DEF_memReqQ_enqP__h14471;
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d59;
  DEF_memReqQ_empty__h15039 = INST_memReqQ_empty.METH_read();
  DEF_memReqQ_enqP__h14471 = INST_memReqQ_enqP.METH_read();
  DEF_memReqQ_full__h15001 = INST_memReqQ_full.METH_read();
  DEF_memReqQ_enqReq_wires_1_wget____d31 = INST_memReqQ_enqReq_wires_1.METH_wget();
  DEF_memReqQ_enqReq_wires_0_wget____d33 = INST_memReqQ_enqReq_wires_0.METH_wget();
  DEF_memReqQ_enqReq_ehrReg___d34 = INST_memReqQ_enqReq_ehrReg.METH_read();
  DEF_memReqQ_clearReq_virtual_reg_1_read____d55 = INST_memReqQ_clearReq_virtual_reg_1.METH_read();
  DEF_memReqQ_clearReq_wires_0_wget____d51 = INST_memReqQ_clearReq_wires_0.METH_wget();
  DEF_memReqQ_clearReq_wires_0_whas____d50 = INST_memReqQ_clearReq_wires_0.METH_whas();
  DEF_memReqQ_clearReq_ehrReg__h10074 = INST_memReqQ_clearReq_ehrReg.METH_read();
  DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d59 = DEF_memReqQ_clearReq_virtual_reg_1_read____d55 || (DEF_memReqQ_clearReq_wires_0_whas____d50 ? !DEF_memReqQ_clearReq_wires_0_wget____d51 : !DEF_memReqQ_clearReq_ehrReg__h10074);
  DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53 = DEF_memReqQ_clearReq_wires_0_whas____d50 ? DEF_memReqQ_clearReq_wires_0_wget____d51 : DEF_memReqQ_clearReq_ehrReg__h10074;
  DEF_memReqQ_deqReq_ehrReg___d44 = INST_memReqQ_deqReq_ehrReg.METH_read();
  DEF_memReqQ_enqReq_wires_1_whas____d30 = INST_memReqQ_enqReq_wires_1.METH_whas();
  DEF_memReqQ_enqReq_wires_0_whas____d32 = INST_memReqQ_enqReq_wires_0.METH_whas();
  DEF_x__h38856 = INST_memReqQ_deqP.METH_read();
  wop_primExtractWide(164u,
		      165u,
		      DEF_memReqQ_enqReq_ehrReg___d34,
		      32u,
		      163u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100);
  wop_primExtractWide(164u,
		      165u,
		      DEF_memReqQ_enqReq_wires_1_wget____d31,
		      32u,
		      163u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98);
  wop_primExtractWide(164u,
		      165u,
		      DEF_memReqQ_enqReq_wires_0_wget____d33,
		      32u,
		      163u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99);
  DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35 = DEF_memReqQ_enqReq_wires_0_whas____d32 ? DEF_memReqQ_enqReq_wires_0_wget____d33 : DEF_memReqQ_enqReq_ehrReg___d34;
  DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36 = DEF_memReqQ_enqReq_wires_1_whas____d30 ? DEF_memReqQ_enqReq_wires_1_wget____d31 : DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35;
  DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101 = DEF_memReqQ_enqReq_wires_0_whas____d32 ? DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99 : DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100;
  DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102 = DEF_memReqQ_enqReq_wires_1_whas____d30 ? DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98 : DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101;
  DEF_next_deqP___1__h14918 = !DEF_x__h38856 && (tUInt8)1u & (DEF_x__h38856 + (tUInt8)1u);
  DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d67 = !INST_memReqQ_enqReq_virtual_reg_2.METH_read() && (DEF_memReqQ_enqReq_wires_1_whas____d30 ? DEF_memReqQ_enqReq_wires_1_wget____d31.get_bits_in_word8(5u,
																										      4u,
																										      1u) : (DEF_memReqQ_enqReq_wires_0_whas____d32 ? DEF_memReqQ_enqReq_wires_0_wget____d33.get_bits_in_word8(5u,
																																							       4u,
																																							       1u) : DEF_memReqQ_enqReq_ehrReg___d34.get_bits_in_word8(5u,
																																														       4u,
																																														       1u)));
  DEF_v__h11069 = !DEF_memReqQ_enqP__h14471 && (tUInt8)1u & (DEF_memReqQ_enqP__h14471 + (tUInt8)1u);
  DEF_v__h10693 = DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d67 ? DEF_v__h11069 : DEF_memReqQ_enqP__h14471;
  DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46 = INST_memReqQ_deqReq_wires_1.METH_whas() ? INST_memReqQ_deqReq_wires_1.METH_wget() : (INST_memReqQ_deqReq_wires_0.METH_whas() ? INST_memReqQ_deqReq_wires_0.METH_wget() : DEF_memReqQ_deqReq_ehrReg___d44);
  DEF_NOT_memReqQ_deqReq_virtual_reg_2_read__4_5_AND_ETC___d76 = !INST_memReqQ_deqReq_virtual_reg_2.METH_read() && DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46;
  DEF__theResult_____2__h14488 = DEF_NOT_memReqQ_deqReq_virtual_reg_2_read__4_5_AND_ETC___d76 ? DEF_next_deqP___1__h14918 : DEF_x__h38856;
  DEF_IF_NOT_memReqQ_deqReq_virtual_reg_2_read__4_5__ETC___d83 = DEF__theResult_____2__h14488 == DEF_v__h10693;
  DEF_NOT_memReqQ_clearReq_virtual_reg_1_read__5_8_A_ETC___d94 = (!DEF_memReqQ_clearReq_virtual_reg_1_read____d55 && DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53) || (DEF_IF_NOT_memReqQ_deqReq_virtual_reg_2_read__4_5__ETC___d83 && (DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d67 ? DEF_memReqQ_empty__h15039 : DEF_NOT_memReqQ_deqReq_virtual_reg_2_read__4_5_AND_ETC___d76 || DEF_memReqQ_empty__h15039));
  DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d96 = DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d59 && DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d67;
  DEF_memReqQ_enqP_8_EQ_1_03_AND_memReqQ_clearReq_vi_ETC___d104 = DEF_memReqQ_enqP__h14471 == (tUInt8)1u && DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d96;
  DEF_memReqQ_enqP_8_EQ_0_5_AND_memReqQ_clearReq_vir_ETC___d97 = DEF_memReqQ_enqP__h14471 == (tUInt8)0u && DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d96;
  DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d87 = DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d59 && (DEF_IF_NOT_memReqQ_deqReq_virtual_reg_2_read__4_5__ETC___d83 && (DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d67 || DEF_memReqQ_full__h15001));
  DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d73 = DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d59 && DEF_v__h10693;
  DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d82 = DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d59 && DEF__theResult_____2__h14488;
  DEF__0_CONCAT_DONTCARE___d105.set_bits_in_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(5u,
																0u,
																5u),
						 5u,
						 0u,
						 5u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
								    4u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										       3u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
													  2u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															     1u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																		0u);
  INST_memReqQ_enqP.METH_write(DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d73);
  INST_memReqQ_deqP.METH_write(DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d82);
  INST_memReqQ_full.METH_write(DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d87);
  INST_memReqQ_empty.METH_write(DEF_NOT_memReqQ_clearReq_virtual_reg_1_read__5_8_A_ETC___d94);
  if (DEF_memReqQ_enqP_8_EQ_0_5_AND_memReqQ_clearReq_vir_ETC___d97)
    INST_memReqQ_data_0.METH_write(DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102);
  if (DEF_memReqQ_enqP_8_EQ_1_03_AND_memReqQ_clearReq_vi_ETC___d104)
    INST_memReqQ_data_1.METH_write(DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102);
  INST_memReqQ_clearReq_wires_1.METH_wset((tUInt8)0u);
  INST_memReqQ_clearReq_virtual_reg_1.METH_write((tUInt8)0u);
  INST_memReqQ_clearReq_ignored_wires_1.METH_wset(DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53);
  INST_memReqQ_enqReq_wires_2.METH_wset(DEF__0_CONCAT_DONTCARE___d105);
  INST_memReqQ_enqReq_ignored_wires_2.METH_wset(DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36);
  INST_memReqQ_enqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_memReqQ_deqReq_wires_2.METH_wset((tUInt8)0u);
  INST_memReqQ_deqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_memReqQ_deqReq_ignored_wires_2.METH_wset(DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46);
}

void MOD_mkCacheSetAssociative::RL_memRespQ_enqReq_canonicalize()
{
  DEF_memRespQ_enqReq_wires_2_wget____d107 = INST_memRespQ_enqReq_wires_2.METH_wget();
  DEF_memRespQ_enqReq_wires_1_wget____d109 = INST_memRespQ_enqReq_wires_1.METH_wget();
  DEF_memRespQ_enqReq_wires_0_wget____d111 = INST_memRespQ_enqReq_wires_0.METH_wget();
  DEF_memRespQ_enqReq_ehrReg___d112 = INST_memRespQ_enqReq_ehrReg.METH_read();
  DEF_memRespQ_enqReq_wires_1_whas____d108 = INST_memRespQ_enqReq_wires_1.METH_whas();
  DEF_memRespQ_enqReq_wires_0_whas____d110 = INST_memRespQ_enqReq_wires_0.METH_whas();
  DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113 = DEF_memRespQ_enqReq_wires_0_whas____d110 ? DEF_memRespQ_enqReq_wires_0_wget____d111 : DEF_memRespQ_enqReq_ehrReg___d112;
  DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114 = DEF_memRespQ_enqReq_wires_1_whas____d108 ? DEF_memRespQ_enqReq_wires_1_wget____d109 : DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113;
  DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115 = INST_memRespQ_enqReq_wires_2.METH_whas() ? DEF_memRespQ_enqReq_wires_2_wget____d107 : DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114;
  INST_memRespQ_enqReq_ehrReg.METH_write(DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115);
}

void MOD_mkCacheSetAssociative::RL_memRespQ_deqReq_canonicalize()
{
  tUInt8 DEF_IF_memRespQ_deqReq_wires_2_whas__16_THEN_memRe_ETC___d125;
  DEF_memRespQ_deqReq_ehrReg___d122 = INST_memRespQ_deqReq_ehrReg.METH_read();
  DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124 = INST_memRespQ_deqReq_wires_1.METH_whas() ? INST_memRespQ_deqReq_wires_1.METH_wget() : (INST_memRespQ_deqReq_wires_0.METH_whas() ? INST_memRespQ_deqReq_wires_0.METH_wget() : DEF_memRespQ_deqReq_ehrReg___d122);
  DEF_IF_memRespQ_deqReq_wires_2_whas__16_THEN_memRe_ETC___d125 = INST_memRespQ_deqReq_wires_2.METH_whas() ? INST_memRespQ_deqReq_wires_2.METH_wget() : DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124;
  INST_memRespQ_deqReq_ehrReg.METH_write(DEF_IF_memRespQ_deqReq_wires_2_whas__16_THEN_memRe_ETC___d125);
}

void MOD_mkCacheSetAssociative::RL_memRespQ_clearReq_canonicalize()
{
  tUInt8 DEF_IF_memRespQ_clearReq_wires_1_whas__26_THEN_mem_ETC___d132;
  DEF_memRespQ_clearReq_wires_0_whas____d128 = INST_memRespQ_clearReq_wires_0.METH_whas();
  DEF_memRespQ_clearReq_wires_0_wget____d129 = INST_memRespQ_clearReq_wires_0.METH_wget();
  DEF_memRespQ_clearReq_ehrReg__h21641 = INST_memRespQ_clearReq_ehrReg.METH_read();
  DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131 = DEF_memRespQ_clearReq_wires_0_whas____d128 ? DEF_memRespQ_clearReq_wires_0_wget____d129 : DEF_memRespQ_clearReq_ehrReg__h21641;
  DEF_IF_memRespQ_clearReq_wires_1_whas__26_THEN_mem_ETC___d132 = INST_memRespQ_clearReq_wires_1.METH_whas() ? INST_memRespQ_clearReq_wires_1.METH_wget() : DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131;
  INST_memRespQ_clearReq_ehrReg.METH_write(DEF_IF_memRespQ_clearReq_wires_1_whas__26_THEN_mem_ETC___d132);
}

void MOD_mkCacheSetAssociative::RL_memRespQ_canonicalize()
{
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d160;
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d151;
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d165;
  tUInt8 DEF_memRespQ_enqP_46_EQ_0_73_AND_memRespQ_clearReq_ETC___d175;
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d174;
  tUInt8 DEF_memRespQ_enqP_46_EQ_1_81_AND_memRespQ_clearReq_ETC___d182;
  tUInt8 DEF_NOT_memRespQ_clearReq_virtual_reg_1_read__33_6_ETC___d172;
  tUInt8 DEF_v__h22633;
  tUInt8 DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__38_39__ETC___d145;
  tUInt8 DEF_next_deqP___1__h26100;
  tUInt8 DEF_NOT_memRespQ_deqReq_virtual_reg_2_read__52_53__ETC___d154;
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read____d133;
  tUInt8 DEF_v__h22257;
  tUInt8 DEF__theResult_____2__h25670;
  tUInt8 DEF_IF_NOT_memRespQ_deqReq_virtual_reg_2_read__52__ETC___d161;
  tUInt8 DEF_memRespQ_enqP__h25653;
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d137;
  DEF_memRespQ_full__h26183 = INST_memRespQ_full.METH_read();
  DEF_x__h31720 = INST_memRespQ_deqP.METH_read();
  DEF_memRespQ_enqP__h25653 = INST_memRespQ_enqP.METH_read();
  DEF_memRespQ_enqReq_wires_1_wget____d109 = INST_memRespQ_enqReq_wires_1.METH_wget();
  DEF_memRespQ_enqReq_wires_0_wget____d111 = INST_memRespQ_enqReq_wires_0.METH_wget();
  DEF_memRespQ_enqReq_ehrReg___d112 = INST_memRespQ_enqReq_ehrReg.METH_read();
  DEF_memRespQ_clearReq_virtual_reg_1_read____d133 = INST_memRespQ_clearReq_virtual_reg_1.METH_read();
  DEF_memRespQ_clearReq_wires_0_wget____d129 = INST_memRespQ_clearReq_wires_0.METH_wget();
  DEF_memRespQ_clearReq_wires_0_whas____d128 = INST_memRespQ_clearReq_wires_0.METH_whas();
  DEF_memRespQ_clearReq_ehrReg__h21641 = INST_memRespQ_clearReq_ehrReg.METH_read();
  DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d137 = DEF_memRespQ_clearReq_virtual_reg_1_read____d133 || (DEF_memRespQ_clearReq_wires_0_whas____d128 ? !DEF_memRespQ_clearReq_wires_0_wget____d129 : !DEF_memRespQ_clearReq_ehrReg__h21641);
  DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131 = DEF_memRespQ_clearReq_wires_0_whas____d128 ? DEF_memRespQ_clearReq_wires_0_wget____d129 : DEF_memRespQ_clearReq_ehrReg__h21641;
  DEF_memRespQ_deqReq_ehrReg___d122 = INST_memRespQ_deqReq_ehrReg.METH_read();
  DEF_memRespQ_enqReq_wires_1_whas____d108 = INST_memRespQ_enqReq_wires_1.METH_whas();
  DEF_memRespQ_enqReq_wires_0_whas____d110 = INST_memRespQ_enqReq_wires_0.METH_whas();
  DEF_memRespQ_empty__h26221 = INST_memRespQ_empty.METH_read();
  wop_primExtractWide(128u,
		      129u,
		      DEF_memRespQ_enqReq_ehrReg___d112,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178);
  wop_primExtractWide(128u,
		      129u,
		      DEF_memRespQ_enqReq_wires_1_wget____d109,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176);
  wop_primExtractWide(128u,
		      129u,
		      DEF_memRespQ_enqReq_wires_0_wget____d111,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177);
  DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113 = DEF_memRespQ_enqReq_wires_0_whas____d110 ? DEF_memRespQ_enqReq_wires_0_wget____d111 : DEF_memRespQ_enqReq_ehrReg___d112;
  DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114 = DEF_memRespQ_enqReq_wires_1_whas____d108 ? DEF_memRespQ_enqReq_wires_1_wget____d109 : DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113;
  DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179 = DEF_memRespQ_enqReq_wires_0_whas____d110 ? DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177 : DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178;
  DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180 = DEF_memRespQ_enqReq_wires_1_whas____d108 ? DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176 : DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179;
  DEF_next_deqP___1__h26100 = !DEF_x__h31720 && (tUInt8)1u & (DEF_x__h31720 + (tUInt8)1u);
  DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__38_39__ETC___d145 = !INST_memRespQ_enqReq_virtual_reg_2.METH_read() && (DEF_memRespQ_enqReq_wires_1_whas____d108 ? DEF_memRespQ_enqReq_wires_1_wget____d109.get_bits_in_word8(4u,
																											    0u,
																											    1u) : (DEF_memRespQ_enqReq_wires_0_whas____d110 ? DEF_memRespQ_enqReq_wires_0_wget____d111.get_bits_in_word8(4u,
																																									 0u,
																																									 1u) : DEF_memRespQ_enqReq_ehrReg___d112.get_bits_in_word8(4u,
																																																   0u,
																																																   1u)));
  DEF_v__h22633 = !DEF_memRespQ_enqP__h25653 && (tUInt8)1u & (DEF_memRespQ_enqP__h25653 + (tUInt8)1u);
  DEF_v__h22257 = DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__38_39__ETC___d145 ? DEF_v__h22633 : DEF_memRespQ_enqP__h25653;
  DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124 = INST_memRespQ_deqReq_wires_1.METH_whas() ? INST_memRespQ_deqReq_wires_1.METH_wget() : (INST_memRespQ_deqReq_wires_0.METH_whas() ? INST_memRespQ_deqReq_wires_0.METH_wget() : DEF_memRespQ_deqReq_ehrReg___d122);
  DEF_NOT_memRespQ_deqReq_virtual_reg_2_read__52_53__ETC___d154 = !INST_memRespQ_deqReq_virtual_reg_2.METH_read() && DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124;
  DEF__theResult_____2__h25670 = DEF_NOT_memRespQ_deqReq_virtual_reg_2_read__52_53__ETC___d154 ? DEF_next_deqP___1__h26100 : DEF_x__h31720;
  DEF_IF_NOT_memRespQ_deqReq_virtual_reg_2_read__52__ETC___d161 = DEF__theResult_____2__h25670 == DEF_v__h22257;
  DEF_NOT_memRespQ_clearReq_virtual_reg_1_read__33_6_ETC___d172 = (!DEF_memRespQ_clearReq_virtual_reg_1_read____d133 && DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131) || (DEF_IF_NOT_memRespQ_deqReq_virtual_reg_2_read__52__ETC___d161 && (DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__38_39__ETC___d145 ? DEF_memRespQ_empty__h26221 : DEF_NOT_memRespQ_deqReq_virtual_reg_2_read__52_53__ETC___d154 || DEF_memRespQ_empty__h26221));
  DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d174 = DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d137 && DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__38_39__ETC___d145;
  DEF_memRespQ_enqP_46_EQ_1_81_AND_memRespQ_clearReq_ETC___d182 = DEF_memRespQ_enqP__h25653 == (tUInt8)1u && DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d174;
  DEF_memRespQ_enqP_46_EQ_0_73_AND_memRespQ_clearReq_ETC___d175 = DEF_memRespQ_enqP__h25653 == (tUInt8)0u && DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d174;
  DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d165 = DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d137 && (DEF_IF_NOT_memRespQ_deqReq_virtual_reg_2_read__52__ETC___d161 && (DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__38_39__ETC___d145 || DEF_memRespQ_full__h26183));
  DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d151 = DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d137 && DEF_v__h22257;
  DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d160 = DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d137 && DEF__theResult_____2__h25670;
  DEF__0_CONCAT_DONTCARE___d183.set_bits_in_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(4u,
														       0u,
														       1u),
						 4u,
						 0u,
						 1u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
								    3u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
										       2u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													  1u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															     0u);
  INST_memRespQ_enqP.METH_write(DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d151);
  INST_memRespQ_deqP.METH_write(DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d160);
  INST_memRespQ_full.METH_write(DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d165);
  INST_memRespQ_empty.METH_write(DEF_NOT_memRespQ_clearReq_virtual_reg_1_read__33_6_ETC___d172);
  if (DEF_memRespQ_enqP_46_EQ_0_73_AND_memRespQ_clearReq_ETC___d175)
    INST_memRespQ_data_0.METH_write(DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180);
  if (DEF_memRespQ_enqP_46_EQ_1_81_AND_memRespQ_clearReq_ETC___d182)
    INST_memRespQ_data_1.METH_write(DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180);
  INST_memRespQ_clearReq_wires_1.METH_wset((tUInt8)0u);
  INST_memRespQ_clearReq_virtual_reg_1.METH_write((tUInt8)0u);
  INST_memRespQ_clearReq_ignored_wires_1.METH_wset(DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131);
  INST_memRespQ_enqReq_wires_2.METH_wset(DEF__0_CONCAT_DONTCARE___d183);
  INST_memRespQ_enqReq_ignored_wires_2.METH_wset(DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114);
  INST_memRespQ_enqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_memRespQ_deqReq_wires_2.METH_wset((tUInt8)0u);
  INST_memRespQ_deqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_memRespQ_deqReq_ignored_wires_2.METH_wset(DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124);
}

void MOD_mkCacheSetAssociative::RL_initialize()
{
  tUInt32 DEF__0_CONCAT_DONTCARE___d189;
  tUInt8 DEF_x__h28157;
  tUInt8 DEF_i__h28367;
  DEF_x__h28387 = INST_init.METH_read();
  DEF_i__h28367 = (tUInt8)((tUInt8)63u & DEF_x__h28387);
  DEF_x__h28157 = (tUInt8)127u & (DEF_x__h28387 + (tUInt8)1u);
  DEF__0_CONCAT_DONTCARE___d189 = 2796202u;
  INST_init.METH_write(DEF_x__h28157);
  INST_tagArray_0.METH_upd(DEF_i__h28367, DEF__0_CONCAT_DONTCARE___d189);
  INST_dirtyArray_0.METH_upd(DEF_i__h28367, (tUInt8)0u);
}

void MOD_mkCacheSetAssociative::RL_startMiss()
{
  tUInt32 DEF_addr__h28718;
  tUInt8 DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91_92__ETC___d203;
  tUInt32 DEF_x__h28785;
  DEF_memReqQ_enqReq_ehrReg___d34 = INST_memReqQ_enqReq_ehrReg.METH_read();
  DEF_missReq___d190 = INST_missReq.METH_read();
  DEF_idx__h30043 = DEF_missReq___d190.get_bits_in_word8(1u, 4u, 6u);
  DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91___d206 = INST_dataArray_0.METH_sub(DEF_idx__h30043);
  DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91___d192 = INST_tagArray_0.METH_sub(DEF_idx__h30043);
  DEF_dirtyArray_0_sub_missReq_90_BITS_41_TO_36_91___d195 = INST_dirtyArray_0.METH_sub(DEF_idx__h30043);
  DEF_x__h28785 = (tUInt32)(4194303u & DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91___d192);
  DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91_92__ETC___d193 = (tUInt8)(DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91___d192 >> 22u);
  DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91_92__ETC___d203 = DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91_92__ETC___d193 && DEF_dirtyArray_0_sub_missReq_90_BITS_41_TO_36_91___d195;
  DEF_addr__h28718 = ((DEF_x__h28785 << 10u) | (((tUInt32)(DEF_idx__h30043)) << 4u)) | (tUInt32)((tUInt8)0u);
  DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91_06_ETC___d207.set_bits_in_word(DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91___d206.get_bits_in_word8(3u,
																			  29u,
																			  3u),
										 4u,
										 0u,
										 3u).set_whole_word(primExtract32(32u,
														  128u,
														  DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91___d206,
														  32u,
														  124u,
														  32u,
														  93u),
												    3u).set_whole_word(primExtract32(32u,
																     128u,
																     DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91___d206,
																     32u,
																     92u,
																     32u,
																     61u),
														       2u).set_whole_word(primExtract32(32u,
																			128u,
																			DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91___d206,
																			32u,
																			60u,
																			32u,
																			29u),
																	  1u).set_whole_word((DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91___d206.get_bits_in_word32(0u,
																													0u,
																													29u) << 3u) | (tUInt32)((tUInt8)4u),
																			     0u);
  DEF__3_CONCAT_tagArray_0_sub_missReq_90_BITS_41_TO__ETC___d208.set_bits_in_word((tUInt8)31u & (((tUInt8)3u << 3u) | (tUInt8)(DEF_addr__h28718 >> 29u)),
										  5u,
										  0u,
										  5u).set_whole_word((((tUInt32)(536870911u & DEF_addr__h28718)) << 3u) | (tUInt32)(DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91_06_ETC___d207.get_bits_in_word8(4u,
																														    0u,
																														    3u)),
												     4u).set_whole_word(DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91_06_ETC___d207.get_whole_word(3u),
															3u).set_whole_word(DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91_06_ETC___d207.get_whole_word(2u),
																	   2u).set_whole_word(DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91_06_ETC___d207.get_whole_word(1u),
																			      1u).set_whole_word(DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91_06_ETC___d207.get_whole_word(0u),
																						 0u);
  if (DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91_92__ETC___d203)
    INST_memReqQ_enqReq_wires_0.METH_wset(DEF__3_CONCAT_tagArray_0_sub_missReq_90_BITS_41_TO__ETC___d208);
  if (DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91_92__ETC___d203)
    INST_memReqQ_enqReq_ignored_wires_0.METH_wset(DEF_memReqQ_enqReq_ehrReg___d34);
  if (DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91_92__ETC___d203)
    INST_memReqQ_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
  INST_status.METH_write((tUInt8)2u);
}

void MOD_mkCacheSetAssociative::RL_sendFillReq()
{
  tUInt32 DEF_addr__h30045;
  DEF_memReqQ_enqReq_ehrReg___d34 = INST_memReqQ_enqReq_ehrReg.METH_read();
  DEF_missReq___d190 = INST_missReq.METH_read();
  DEF_addr__h30045 = (DEF_missReq___d190.get_bits_in_word32(1u,
							    4u,
							    28u) << 4u) | (tUInt32)((tUInt8)0u);
  DEF_missReq_90_BITS_63_TO_36_12_CONCAT_0_13_CONCAT_ETC___d214.set_bits_in_word((tUInt8)(DEF_addr__h30045 >> 29u),
										 5u,
										 0u,
										 3u).set_whole_word((((tUInt32)(536870911u & DEF_addr__h30045)) << 3u) | (tUInt32)(UWide_literal_131_h555555555555555555555555555555554.get_bits_in_word8(4u,
																													  0u,
																													  3u)),
												    4u).set_whole_word(UWide_literal_131_h555555555555555555555555555555554.get_whole_word(3u),
														       3u).set_whole_word(UWide_literal_131_h555555555555555555555555555555554.get_whole_word(2u),
																	  2u).set_whole_word(UWide_literal_131_h555555555555555555555555555555554.get_whole_word(1u),
																			     1u).set_whole_word(UWide_literal_131_h555555555555555555555555555555554.get_whole_word(0u),
																						0u);
  DEF__1_CONCAT_missReq_90_BIT_64_11_CONCAT_missReq_9_ETC___d215.set_bits_in_word((tUInt8)31u & ((((tUInt8)1u << 4u) | (DEF_missReq___d190.get_bits_in_word8(2u,
																			     0u,
																			     1u) << 3u)) | DEF_missReq_90_BITS_63_TO_36_12_CONCAT_0_13_CONCAT_ETC___d214.get_bits_in_word8(5u,
																															   0u,
																															   3u)),
										  5u,
										  0u,
										  5u).set_whole_word(DEF_missReq_90_BITS_63_TO_36_12_CONCAT_0_13_CONCAT_ETC___d214.get_whole_word(4u),
												     4u).set_whole_word(DEF_missReq_90_BITS_63_TO_36_12_CONCAT_0_13_CONCAT_ETC___d214.get_whole_word(3u),
															3u).set_whole_word(DEF_missReq_90_BITS_63_TO_36_12_CONCAT_0_13_CONCAT_ETC___d214.get_whole_word(2u),
																	   2u).set_whole_word(DEF_missReq_90_BITS_63_TO_36_12_CONCAT_0_13_CONCAT_ETC___d214.get_whole_word(1u),
																			      1u).set_whole_word(DEF_missReq_90_BITS_63_TO_36_12_CONCAT_0_13_CONCAT_ETC___d214.get_whole_word(0u),
																						 0u);
  INST_memReqQ_enqReq_wires_0.METH_wset(DEF__1_CONCAT_missReq_90_BIT_64_11_CONCAT_missReq_9_ETC___d215);
  INST_memReqQ_enqReq_ignored_wires_0.METH_wset(DEF_memReqQ_enqReq_ehrReg___d34);
  INST_memReqQ_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
  INST_status.METH_write((tUInt8)3u);
}

void MOD_mkCacheSetAssociative::RL_waitFillResp()
{
  tUInt32 DEF__1_CONCAT_missReq_90_BITS_63_TO_42_47___d248;
  tUInt32 DEF_SEL_ARR_memRespQ_data_0_27_BITS_95_TO_64_33_me_ETC___d236;
  tUInt32 DEF_SEL_ARR_memRespQ_data_0_27_BITS_127_TO_96_28_m_ETC___d232;
  tUInt32 DEF_SEL_ARR_memRespQ_data_0_27_BITS_63_TO_32_38_me_ETC___d241;
  tUInt32 DEF_SEL_ARR_memRespQ_data_0_27_BITS_31_TO_0_42_mem_ETC___d245;
  tUInt32 DEF_x__h32673;
  tUInt32 DEF_SEL_ARR_memRespQ_data_1_29_BITS_31_TO_0_43_mem_ETC___d253;
  tUInt32 DEF_SEL_ARR_memRespQ_data_0_27_BITS_31_TO_0_42_mem_ETC___d251;
  tUInt32 DEF_tag__h30044;
  tUInt32 DEF_memRespQ_data_1_29_BITS_31_TO_0___d243;
  tUInt32 DEF_memRespQ_data_1_29_BITS_63_TO_32___d239;
  tUInt32 DEF_memRespQ_data_1_29_BITS_95_TO_64___d234;
  tUInt32 DEF_memRespQ_data_1_29_BITS_127_TO_96___d230;
  tUInt32 DEF_memRespQ_data_0_27_BITS_31_TO_0___d242;
  tUInt32 DEF_memRespQ_data_0_27_BITS_63_TO_32___d238;
  tUInt32 DEF_memRespQ_data_0_27_BITS_95_TO_64___d233;
  tUInt32 DEF_memRespQ_data_0_27_BITS_127_TO_96___d228;
  tUInt8 DEF_offset__h31360;
  DEF_x__h31720 = INST_memRespQ_deqP.METH_read();
  DEF_memRespQ_data_1__h32253 = INST_memRespQ_data_1.METH_read();
  DEF_memRespQ_data_0__h32231 = INST_memRespQ_data_0.METH_read();
  DEF_missReq___d190 = INST_missReq.METH_read();
  DEF_offset__h31360 = DEF_missReq___d190.get_bits_in_word8(1u, 2u, 2u);
  DEF_idx__h30043 = DEF_missReq___d190.get_bits_in_word8(1u, 4u, 6u);
  DEF_def__h38666 = INST_hitQ_data_0_ehrReg.METH_read();
  DEF_memRespQ_deqReq_ehrReg___d122 = INST_memRespQ_deqReq_ehrReg.METH_read();
  DEF_hitQ_full_ehrReg__h5180 = INST_hitQ_full_ehrReg.METH_read();
  DEF_hitQ_empty_ehrReg__h4064 = INST_hitQ_empty_ehrReg.METH_read();
  DEF_memRespQ_data_0_27_BITS_127_TO_96___d228 = DEF_memRespQ_data_0__h32231.get_whole_word(3u);
  DEF_memRespQ_data_0_27_BITS_95_TO_64___d233 = DEF_memRespQ_data_0__h32231.get_whole_word(2u);
  DEF_memRespQ_data_0_27_BITS_63_TO_32___d238 = DEF_memRespQ_data_0__h32231.get_whole_word(1u);
  DEF_memRespQ_data_1_29_BITS_127_TO_96___d230 = DEF_memRespQ_data_1__h32253.get_whole_word(3u);
  DEF_memRespQ_data_0_27_BITS_31_TO_0___d242 = DEF_memRespQ_data_0__h32231.get_whole_word(0u);
  DEF_memRespQ_data_1_29_BITS_95_TO_64___d234 = DEF_memRespQ_data_1__h32253.get_whole_word(2u);
  DEF_memRespQ_data_1_29_BITS_31_TO_0___d243 = DEF_memRespQ_data_1__h32253.get_whole_word(0u);
  DEF_memRespQ_data_1_29_BITS_63_TO_32___d239 = DEF_memRespQ_data_1__h32253.get_whole_word(1u);
  DEF_tag__h30044 = DEF_missReq___d190.get_bits_in_word32(1u, 10u, 22u);
  switch (DEF_offset__h31360) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memRespQ_data_0_27_BITS_31_TO_0_42_mem_ETC___d251 = DEF_memRespQ_data_0_27_BITS_31_TO_0___d242;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memRespQ_data_0_27_BITS_31_TO_0_42_mem_ETC___d251 = DEF_memRespQ_data_0_27_BITS_63_TO_32___d238;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_memRespQ_data_0_27_BITS_31_TO_0_42_mem_ETC___d251 = DEF_memRespQ_data_0_27_BITS_95_TO_64___d233;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_memRespQ_data_0_27_BITS_31_TO_0_42_mem_ETC___d251 = DEF_memRespQ_data_0_27_BITS_127_TO_96___d228;
    break;
  default:
    DEF_SEL_ARR_memRespQ_data_0_27_BITS_31_TO_0_42_mem_ETC___d251 = 2863311530u;
  }
  switch (DEF_offset__h31360) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memRespQ_data_1_29_BITS_31_TO_0_43_mem_ETC___d253 = DEF_memRespQ_data_1_29_BITS_31_TO_0___d243;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memRespQ_data_1_29_BITS_31_TO_0_43_mem_ETC___d253 = DEF_memRespQ_data_1_29_BITS_63_TO_32___d239;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_memRespQ_data_1_29_BITS_31_TO_0_43_mem_ETC___d253 = DEF_memRespQ_data_1_29_BITS_95_TO_64___d234;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_memRespQ_data_1_29_BITS_31_TO_0_43_mem_ETC___d253 = DEF_memRespQ_data_1_29_BITS_127_TO_96___d230;
    break;
  default:
    DEF_SEL_ARR_memRespQ_data_1_29_BITS_31_TO_0_43_mem_ETC___d253 = 2863311530u;
  }
  switch (DEF_x__h31720) {
  case (tUInt8)0u:
    DEF_x__h32673 = DEF_SEL_ARR_memRespQ_data_0_27_BITS_31_TO_0_42_mem_ETC___d251;
    break;
  case (tUInt8)1u:
    DEF_x__h32673 = DEF_SEL_ARR_memRespQ_data_1_29_BITS_31_TO_0_43_mem_ETC___d253;
    break;
  default:
    DEF_x__h32673 = 2863311530u;
  }
  switch (DEF_x__h31720) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memRespQ_data_0_27_BITS_31_TO_0_42_mem_ETC___d245 = DEF_memRespQ_data_0_27_BITS_31_TO_0___d242;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memRespQ_data_0_27_BITS_31_TO_0_42_mem_ETC___d245 = DEF_memRespQ_data_1_29_BITS_31_TO_0___d243;
    break;
  default:
    DEF_SEL_ARR_memRespQ_data_0_27_BITS_31_TO_0_42_mem_ETC___d245 = 2863311530u;
  }
  switch (DEF_x__h31720) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memRespQ_data_0_27_BITS_63_TO_32_38_me_ETC___d241 = DEF_memRespQ_data_0_27_BITS_63_TO_32___d238;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memRespQ_data_0_27_BITS_63_TO_32_38_me_ETC___d241 = DEF_memRespQ_data_1_29_BITS_63_TO_32___d239;
    break;
  default:
    DEF_SEL_ARR_memRespQ_data_0_27_BITS_63_TO_32_38_me_ETC___d241 = 2863311530u;
  }
  switch (DEF_x__h31720) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memRespQ_data_0_27_BITS_127_TO_96_28_m_ETC___d232 = DEF_memRespQ_data_0_27_BITS_127_TO_96___d228;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memRespQ_data_0_27_BITS_127_TO_96_28_m_ETC___d232 = DEF_memRespQ_data_1_29_BITS_127_TO_96___d230;
    break;
  default:
    DEF_SEL_ARR_memRespQ_data_0_27_BITS_127_TO_96_28_m_ETC___d232 = 2863311530u;
  }
  switch (DEF_x__h31720) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memRespQ_data_0_27_BITS_95_TO_64_33_me_ETC___d236 = DEF_memRespQ_data_0_27_BITS_95_TO_64___d233;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memRespQ_data_0_27_BITS_95_TO_64_33_me_ETC___d236 = DEF_memRespQ_data_1_29_BITS_95_TO_64___d234;
    break;
  default:
    DEF_SEL_ARR_memRespQ_data_0_27_BITS_95_TO_64_33_me_ETC___d236 = 2863311530u;
  }
  DEF_SEL_ARR_memRespQ_data_0_27_BITS_127_TO_96_28_m_ETC___d246.set_whole_word(DEF_SEL_ARR_memRespQ_data_0_27_BITS_127_TO_96_28_m_ETC___d232,
									       3u).set_whole_word(DEF_SEL_ARR_memRespQ_data_0_27_BITS_95_TO_64_33_me_ETC___d236,
												  2u).set_whole_word(DEF_SEL_ARR_memRespQ_data_0_27_BITS_63_TO_32_38_me_ETC___d241,
														     1u).set_whole_word(DEF_SEL_ARR_memRespQ_data_0_27_BITS_31_TO_0_42_mem_ETC___d245,
																	0u);
  DEF__1_CONCAT_missReq_90_BITS_63_TO_42_47___d248 = 8388607u & ((((tUInt32)((tUInt8)1u)) << 22u) | DEF_tag__h30044);
  INST_dataArray_0.METH_upd(DEF_idx__h30043,
			    DEF_SEL_ARR_memRespQ_data_0_27_BITS_127_TO_96_28_m_ETC___d246);
  INST_tagArray_0.METH_upd(DEF_idx__h30043, DEF__1_CONCAT_missReq_90_BITS_63_TO_42_47___d248);
  INST_dirtyArray_0.METH_upd(DEF_idx__h30043, (tUInt8)0u);
  INST_hitQ_data_0_wires_0.METH_wset(DEF_x__h32673);
  INST_hitQ_data_0_ignored_wires_0.METH_wset(DEF_def__h38666);
  INST_hitQ_data_0_virtual_reg_0.METH_write((tUInt8)0u);
  INST_hitQ_empty_ignored_wires_0.METH_wset(DEF_hitQ_empty_ehrReg__h4064);
  INST_hitQ_empty_wires_0.METH_wset((tUInt8)0u);
  INST_hitQ_empty_virtual_reg_0.METH_write((tUInt8)0u);
  INST_hitQ_enqP_ignored_wires_0.METH_wset();
  INST_hitQ_enqP_wires_0.METH_wset();
  INST_hitQ_enqP_virtual_reg_0.METH_write((tUInt8)0u);
  INST_hitQ_full_ignored_wires_0.METH_wset(DEF_hitQ_full_ehrReg__h5180);
  INST_hitQ_full_wires_0.METH_wset((tUInt8)1u);
  INST_hitQ_full_virtual_reg_0.METH_write((tUInt8)0u);
  INST_memRespQ_deqReq_wires_0.METH_wset((tUInt8)1u);
  INST_memRespQ_deqReq_ignored_wires_0.METH_wset(DEF_memRespQ_deqReq_ehrReg___d122);
  INST_memRespQ_deqReq_virtual_reg_0.METH_write((tUInt8)0u);
  INST_status.METH_write((tUInt8)0u);
}


/* Methods */

void MOD_mkCacheSetAssociative::METH_req(tUWide ARG_req_r)
{
  tUInt32 DEF_x__h37795;
  tUInt32 DEF_x__h37740;
  tUInt8 DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d265;
  tUInt8 DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d263;
  tUInt8 DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d284;
  tUInt8 DEF_NOT_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_B_ETC___d290;
  tUInt8 DEF_NOT_req_r_BIT_64_64___d283;
  tUInt8 DEF_NOT_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_B_ETC___d294;
  tUInt8 DEF_NOT_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_B_ETC___d289;
  tUInt32 DEF_x__h35057;
  tUInt32 DEF_tag__h34862;
  tUInt32 DEF_x__h34966;
  tUInt32 DEF_req_r_BITS_31_TO_0___d268;
  tUInt32 DEF_x_addr__h36662;
  tUInt32 DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56_69_BITS_ETC___d280;
  tUInt32 DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56_69_BITS_ETC___d277;
  tUInt32 DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56_69_BITS_ETC___d273;
  tUInt32 DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56_69_BITS_ETC___d270;
  tUInt32 DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56___d257;
  tUInt8 DEF_idx__h34861;
  tUInt8 DEF_offset__h34863;
  tUInt8 DEF_IF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BI_ETC___d262;
  tUInt8 DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_22___d258;
  tUInt8 DEF_req_r_BIT_64___d264;
  PORT_req_r = ARG_req_r;
  DEF_req_r_BIT_64___d264 = ARG_req_r.get_bits_in_word8(2u, 0u, 1u);
  DEF_offset__h34863 = ARG_req_r.get_bits_in_word8(1u, 2u, 2u);
  DEF_memReqQ_enqReq_ehrReg___d34 = INST_memReqQ_enqReq_ehrReg.METH_read();
  DEF_idx__h34861 = ARG_req_r.get_bits_in_word8(1u, 4u, 6u);
  DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56___d269 = INST_dataArray_0.METH_sub(DEF_idx__h34861);
  DEF_def__h38666 = INST_hitQ_data_0_ehrReg.METH_read();
  DEF_x__h37799 = INST_reqCnt.METH_read();
  DEF_x__h37774 = INST_missCnt.METH_read();
  DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56___d257 = INST_tagArray_0.METH_sub(DEF_idx__h34861);
  DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_22___d258 = (tUInt8)(DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56___d257 >> 22u);
  DEF_hitQ_full_ehrReg__h5180 = INST_hitQ_full_ehrReg.METH_read();
  DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56_69_BITS_ETC___d270 = DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56___d269.get_whole_word(3u);
  DEF_hitQ_empty_ehrReg__h4064 = INST_hitQ_empty_ehrReg.METH_read();
  DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56_69_BITS_ETC___d273 = DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56___d269.get_whole_word(2u);
  DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56_69_BITS_ETC___d280 = DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56___d269.get_whole_word(0u);
  DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56_69_BITS_ETC___d277 = DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56___d269.get_whole_word(1u);
  DEF_x_addr__h36662 = ARG_req_r.get_whole_word(1u);
  DEF_req_r_BITS_31_TO_0___d268 = ARG_req_r.get_whole_word(0u);
  DEF_tag__h34862 = ARG_req_r.get_bits_in_word32(1u, 10u, 22u);
  DEF_x__h34966 = (tUInt32)(4194303u & DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56___d257);
  DEF_IF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BI_ETC___d262 = DEF_x__h34966 == DEF_tag__h34862;
  switch (DEF_offset__h34863) {
  case (tUInt8)0u:
    DEF_x__h35057 = DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56_69_BITS_ETC___d280;
    break;
  case (tUInt8)1u:
    DEF_x__h35057 = DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56_69_BITS_ETC___d277;
    break;
  case (tUInt8)2u:
    DEF_x__h35057 = DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56_69_BITS_ETC___d273;
    break;
  case (tUInt8)3u:
    DEF_x__h35057 = DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56_69_BITS_ETC___d270;
    break;
  default:
    DEF_x__h35057 = 2863311530u;
  }
  DEF_NOT_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_B_ETC___d289 = !DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_22___d258 || !DEF_IF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BI_ETC___d262;
  DEF_NOT_req_r_BIT_64_64___d283 = !DEF_req_r_BIT_64___d264;
  DEF_NOT_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_B_ETC___d294 = DEF_NOT_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_B_ETC___d289 && DEF_NOT_req_r_BIT_64_64___d283;
  DEF_NOT_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_B_ETC___d290 = DEF_NOT_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_B_ETC___d289 && DEF_req_r_BIT_64___d264;
  DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d263 = DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_22___d258 && DEF_IF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BI_ETC___d262;
  DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d284 = DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d263 && DEF_NOT_req_r_BIT_64_64___d283;
  DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d265 = DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d263 && DEF_req_r_BIT_64___d264;
  DEF_x__h37740 = DEF_x__h37774 + 1u;
  DEF_x__h37795 = DEF_x__h37799 + 1u;
  DEF_DONTCARE_CONCAT_req_r_CONCAT_1___d292.set_bits_in_word((tUInt8)(3074457345618258602llu >> 60u),
							     4u,
							     0u,
							     3u).set_whole_word((tUInt32)(3074457345618258602llu >> 28u),
										3u).set_whole_word((((tUInt32)(268435455u & 3074457345618258602llu)) << 4u) | (tUInt32)(primExtract8(4u,
																						     65u,
																						     ARG_req_r,
																						     32u,
																						     64u,
																						     32u,
																						     61u)),
												   2u).set_whole_word(primExtract32(32u,
																    65u,
																    ARG_req_r,
																    32u,
																    60u,
																    32u,
																    29u),
														      1u).set_whole_word((ARG_req_r.get_bits_in_word32(0u,
																				       0u,
																				       29u) << 3u) | (tUInt32)((tUInt8)1u),
																	 0u);
  DEF__3_CONCAT_req_r_BITS_63_TO_32_91_CONCAT_DONTCAR_ETC___d293.set_bits_in_word((tUInt8)31u & (((tUInt8)3u << 3u) | (tUInt8)(DEF_x_addr__h36662 >> 29u)),
										  5u,
										  0u,
										  5u).set_whole_word((((tUInt32)(536870911u & DEF_x_addr__h36662)) << 3u) | (tUInt32)(DEF_DONTCARE_CONCAT_req_r_CONCAT_1___d292.get_bits_in_word8(4u,
																												  0u,
																												  3u)),
												     4u).set_whole_word(DEF_DONTCARE_CONCAT_req_r_CONCAT_1___d292.get_whole_word(3u),
															3u).set_whole_word(DEF_DONTCARE_CONCAT_req_r_CONCAT_1___d292.get_whole_word(2u),
																	   2u).set_whole_word(DEF_DONTCARE_CONCAT_req_r_CONCAT_1___d292.get_whole_word(1u),
																			      1u).set_whole_word(DEF_DONTCARE_CONCAT_req_r_CONCAT_1___d292.get_whole_word(0u),
																						 0u);
  DEF_IF_req_r_BITS_35_TO_34_66_EQ_3_67_THEN_req_r_B_ETC___d282.set_whole_word(DEF_offset__h34863 == (tUInt8)3u ? DEF_req_r_BITS_31_TO_0___d268 : DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56_69_BITS_ETC___d270,
									       3u).set_whole_word(DEF_offset__h34863 == (tUInt8)2u ? DEF_req_r_BITS_31_TO_0___d268 : DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56_69_BITS_ETC___d273,
												  2u).set_whole_word(DEF_offset__h34863 == (tUInt8)1u ? DEF_req_r_BITS_31_TO_0___d268 : DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56_69_BITS_ETC___d277,
														     1u).set_whole_word(DEF_offset__h34863 == (tUInt8)0u ? DEF_req_r_BITS_31_TO_0___d268 : DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56_69_BITS_ETC___d280,
																	0u);
  if (DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d265)
    INST_dataArray_0.METH_upd(DEF_idx__h34861,
			      DEF_IF_req_r_BITS_35_TO_34_66_EQ_3_67_THEN_req_r_B_ETC___d282);
  if (DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d265)
    INST_dirtyArray_0.METH_upd(DEF_idx__h34861, (tUInt8)1u);
  if (DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d284)
    INST_hitQ_data_0_wires_0.METH_wset(DEF_x__h35057);
  if (DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d284)
    INST_hitQ_data_0_ignored_wires_0.METH_wset(DEF_def__h38666);
  if (DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d284)
    INST_hitQ_data_0_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d284)
    INST_hitQ_empty_wires_0.METH_wset((tUInt8)0u);
  if (DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d284)
    INST_hitQ_empty_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d284)
    INST_hitQ_empty_ignored_wires_0.METH_wset(DEF_hitQ_empty_ehrReg__h4064);
  if (DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d284)
    INST_hitQ_enqP_wires_0.METH_wset();
  if (DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d284)
    INST_hitQ_enqP_ignored_wires_0.METH_wset();
  if (DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d284)
    INST_hitQ_enqP_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d284)
    INST_hitQ_full_wires_0.METH_wset((tUInt8)1u);
  if (DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d284)
    INST_hitQ_full_ignored_wires_0.METH_wset(DEF_hitQ_full_ehrReg__h5180);
  if (DEF_NOT_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_B_ETC___d290)
    INST_memReqQ_enqReq_wires_0.METH_wset(DEF__3_CONCAT_req_r_BITS_63_TO_32_91_CONCAT_DONTCAR_ETC___d293);
  if (DEF_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_BIT_2_ETC___d284)
    INST_hitQ_full_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_B_ETC___d290)
    INST_memReqQ_enqReq_ignored_wires_0.METH_wset(DEF_memReqQ_enqReq_ehrReg___d34);
  if (DEF_NOT_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_B_ETC___d290)
    INST_memReqQ_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_B_ETC___d294)
    INST_missReq.METH_write(ARG_req_r);
  if (DEF_NOT_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_B_ETC___d294)
    INST_status.METH_write((tUInt8)1u);
  INST_reqCnt.METH_write(DEF_x__h37795);
  if (DEF_NOT_tagArray_0_sub_req_r_BITS_41_TO_36_56_57_B_ETC___d289)
    INST_missCnt.METH_write(DEF_x__h37740);
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_req()
{
  tUInt8 DEF_CAN_FIRE_req;
  tUInt8 PORT_RDY_req;
  DEF_memReqQ_full__h15001 = INST_memReqQ_full.METH_read();
  DEF_status__h28487 = INST_status.METH_read();
  DEF_x__h28387 = INST_init.METH_read();
  DEF_x_BIT_6___h28145 = (tUInt8)(DEF_x__h28387 >> 6u);
  DEF_hitQ_full_ehrReg__h5180 = INST_hitQ_full_ehrReg.METH_read();
  DEF_hitQ_full_virtual_reg_2_read__17_OR_hitQ_full__ETC___d223 = INST_hitQ_full_virtual_reg_2.METH_read() || (INST_hitQ_full_virtual_reg_1.METH_read() || (INST_hitQ_full_virtual_reg_0.METH_read() || !DEF_hitQ_full_ehrReg__h5180));
  DEF_NOT_memReqQ_full_4___d198 = !DEF_memReqQ_full__h15001;
  DEF_CAN_FIRE_req = (DEF_status__h28487 == (tUInt8)0u && DEF_x_BIT_6___h28145) && (DEF_hitQ_full_virtual_reg_2_read__17_OR_hitQ_full__ETC___d223 && DEF_NOT_memReqQ_full_4___d198);
  PORT_RDY_req = DEF_CAN_FIRE_req;
  return PORT_RDY_req;
}

tUInt32 MOD_mkCacheSetAssociative::METH_resp()
{
  tUInt8 DEF_hitQ_data_0_virtual_reg_1_read____d302;
  tUInt32 PORT_resp;
  DEF_x_wget__h1185 = INST_hitQ_data_0_wires_0.METH_wget();
  DEF_def__h38666 = INST_hitQ_data_0_ehrReg.METH_read();
  DEF_hitQ_full_ehrReg__h5180 = INST_hitQ_full_ehrReg.METH_read();
  DEF_hitQ_empty_wires_0_whas____d12 = INST_hitQ_empty_wires_0.METH_whas();
  DEF_hitQ_empty_wires_0_wget____d13 = INST_hitQ_empty_wires_0.METH_wget();
  DEF_hitQ_empty_ehrReg__h4064 = INST_hitQ_empty_ehrReg.METH_read();
  DEF_hitQ_data_0_virtual_reg_1_read____d302 = INST_hitQ_data_0_virtual_reg_1.METH_read();
  DEF_def__h1675 = INST_hitQ_data_0_wires_0.METH_whas() ? DEF_x_wget__h1185 : DEF_def__h38666;
  PORT_resp = DEF_hitQ_data_0_virtual_reg_1_read____d302 ? 0u : DEF_def__h1675;
  DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25 = INST_hitQ_full_wires_0.METH_whas() ? INST_hitQ_full_wires_0.METH_wget() : DEF_hitQ_full_ehrReg__h5180;
  DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15 = DEF_hitQ_empty_wires_0_whas____d12 ? DEF_hitQ_empty_wires_0_wget____d13 : DEF_hitQ_empty_ehrReg__h4064;
  INST_hitQ_full_wires_1.METH_wset((tUInt8)0u);
  INST_hitQ_full_ignored_wires_1.METH_wset(DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25);
  INST_hitQ_full_virtual_reg_1.METH_write((tUInt8)0u);
  INST_hitQ_deqP_wires_0.METH_wset();
  INST_hitQ_deqP_ignored_wires_0.METH_wset();
  INST_hitQ_deqP_virtual_reg_0.METH_write((tUInt8)0u);
  INST_hitQ_empty_wires_1.METH_wset((tUInt8)1u);
  INST_hitQ_empty_ignored_wires_1.METH_wset(DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15);
  INST_hitQ_empty_virtual_reg_1.METH_write((tUInt8)0u);
  return PORT_resp;
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_resp()
{
  tUInt8 DEF_CAN_FIRE_resp;
  tUInt8 PORT_RDY_resp;
  DEF_hitQ_empty_wires_0_whas____d12 = INST_hitQ_empty_wires_0.METH_whas();
  DEF_hitQ_empty_wires_0_wget____d13 = INST_hitQ_empty_wires_0.METH_wget();
  DEF_hitQ_empty_ehrReg__h4064 = INST_hitQ_empty_ehrReg.METH_read();
  DEF_CAN_FIRE_resp = INST_hitQ_empty_virtual_reg_2.METH_read() || (INST_hitQ_empty_virtual_reg_1.METH_read() || (DEF_hitQ_empty_wires_0_whas____d12 ? !DEF_hitQ_empty_wires_0_wget____d13 : !DEF_hitQ_empty_ehrReg__h4064));
  PORT_RDY_resp = DEF_CAN_FIRE_resp;
  return PORT_RDY_resp;
}

tUWide MOD_mkCacheSetAssociative::METH_memReq()
{
  tUInt8 DEF_SEL_ARR_memReqQ_data_0_09_BIT_163_10_memReqQ_d_ETC___d314;
  tUInt8 DEF_SEL_ARR_memReqQ_data_0_09_BITS_2_TO_0_36_memRe_ETC___d339;
  tUInt32 DEF_SEL_ARR_memReqQ_data_0_09_BITS_162_TO_131_15_m_ETC___d318;
  tUInt32 DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d322;
  tUInt32 DEF_SEL_ARR_memReqQ_data_0_09_BITS_98_TO_67_23_mem_ETC___d326;
  tUInt32 DEF_SEL_ARR_memReqQ_data_0_09_BITS_66_TO_35_27_mem_ETC___d330;
  tUInt32 DEF_SEL_ARR_memReqQ_data_0_09_BITS_34_TO_3_32_memR_ETC___d335;
  tUInt8 DEF__read_burstLength__h38882;
  tUInt8 DEF__read_burstLength__h38874;
  tUInt32 DEF__read_addr__h38880;
  tUInt32 DEF__read_addr__h38872;
  DEF_memReqQ_data_1___d311 = INST_memReqQ_data_1.METH_read();
  DEF_memReqQ_data_0___d309 = INST_memReqQ_data_0.METH_read();
  DEF_memReqQ_deqReq_ehrReg___d44 = INST_memReqQ_deqReq_ehrReg.METH_read();
  DEF_x__h38856 = INST_memReqQ_deqP.METH_read();
  DEF__read_addr__h38872 = primExtract32(32u, 164u, DEF_memReqQ_data_0___d309, 32u, 162u, 32u, 131u);
  DEF__read_addr__h38880 = primExtract32(32u, 164u, DEF_memReqQ_data_1___d311, 32u, 162u, 32u, 131u);
  DEF__read_burstLength__h38874 = DEF_memReqQ_data_0___d309.get_bits_in_word8(0u, 0u, 3u);
  DEF__read_burstLength__h38882 = DEF_memReqQ_data_1___d311.get_bits_in_word8(0u, 0u, 3u);
  switch (DEF_x__h38856) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_09_BITS_34_TO_3_32_memR_ETC___d335 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_0___d309,
										  32u,
										  34u,
										  32u,
										  3u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_09_BITS_34_TO_3_32_memR_ETC___d335 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_1___d311,
										  32u,
										  34u,
										  32u,
										  3u);
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_09_BITS_34_TO_3_32_memR_ETC___d335 = 2863311530u;
  }
  switch (DEF_x__h38856) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_09_BITS_66_TO_35_27_mem_ETC___d330 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_0___d309,
										  32u,
										  66u,
										  32u,
										  35u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_09_BITS_66_TO_35_27_mem_ETC___d330 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_1___d311,
										  32u,
										  66u,
										  32u,
										  35u);
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_09_BITS_66_TO_35_27_mem_ETC___d330 = 2863311530u;
  }
  switch (DEF_x__h38856) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_09_BITS_98_TO_67_23_mem_ETC___d326 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_0___d309,
										  32u,
										  98u,
										  32u,
										  67u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_09_BITS_98_TO_67_23_mem_ETC___d326 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_1___d311,
										  32u,
										  98u,
										  32u,
										  67u);
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_09_BITS_98_TO_67_23_mem_ETC___d326 = 2863311530u;
  }
  switch (DEF_x__h38856) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_09_BITS_162_TO_131_15_m_ETC___d318 = DEF__read_addr__h38872;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_09_BITS_162_TO_131_15_m_ETC___d318 = DEF__read_addr__h38880;
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_09_BITS_162_TO_131_15_m_ETC___d318 = 2863311530u;
  }
  switch (DEF_x__h38856) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d322 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_0___d309,
										  32u,
										  130u,
										  32u,
										  99u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d322 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_1___d311,
										  32u,
										  130u,
										  32u,
										  99u);
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d322 = 2863311530u;
  }
  switch (DEF_x__h38856) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_09_BITS_2_TO_0_36_memRe_ETC___d339 = DEF__read_burstLength__h38874;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_09_BITS_2_TO_0_36_memRe_ETC___d339 = DEF__read_burstLength__h38882;
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_09_BITS_2_TO_0_36_memRe_ETC___d339 = (tUInt8)2u;
  }
  switch (DEF_x__h38856) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_09_BIT_163_10_memReqQ_d_ETC___d314 = DEF_memReqQ_data_0___d309.get_bits_in_word8(5u,
														3u,
														1u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_09_BIT_163_10_memReqQ_d_ETC___d314 = DEF_memReqQ_data_1___d311.get_bits_in_word8(5u,
														3u,
														1u);
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_09_BIT_163_10_memReqQ_d_ETC___d314 = (tUInt8)0u;
  }
  DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d331.set_whole_word(DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d322,
									       2u).set_whole_word(DEF_SEL_ARR_memReqQ_data_0_09_BITS_98_TO_67_23_mem_ETC___d326,
												  1u).set_whole_word(DEF_SEL_ARR_memReqQ_data_0_09_BITS_66_TO_35_27_mem_ETC___d330,
														     0u);
  DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d340.set_bits_in_word(DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d331.get_bits_in_word8(2u,
																				 29u,
																				 3u),
										 4u,
										 0u,
										 3u).set_whole_word(primExtract32(32u,
														  96u,
														  DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d331,
														  32u,
														  92u,
														  32u,
														  61u),
												    3u).set_whole_word(primExtract32(32u,
																     96u,
																     DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d331,
																     32u,
																     60u,
																     32u,
																     29u),
														       2u).set_whole_word((DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d331.get_bits_in_word32(0u,
																											    0u,
																											    29u) << 3u) | (tUInt32)((tUInt8)(DEF_SEL_ARR_memReqQ_data_0_09_BITS_34_TO_3_32_memR_ETC___d335 >> 29u)),
																	  1u).set_whole_word((((tUInt32)(536870911u & DEF_SEL_ARR_memReqQ_data_0_09_BITS_34_TO_3_32_memR_ETC___d335)) << 3u) | (tUInt32)(DEF_SEL_ARR_memReqQ_data_0_09_BITS_2_TO_0_36_memRe_ETC___d339),
																			     0u);
  PORT_memReq.set_bits_in_word((tUInt8)15u & ((DEF_SEL_ARR_memReqQ_data_0_09_BIT_163_10_memReqQ_d_ETC___d314 << 3u) | (tUInt8)(DEF_SEL_ARR_memReqQ_data_0_09_BITS_162_TO_131_15_m_ETC___d318 >> 29u)),
			       5u,
			       0u,
			       4u).set_whole_word((((tUInt32)(536870911u & DEF_SEL_ARR_memReqQ_data_0_09_BITS_162_TO_131_15_m_ETC___d318)) << 3u) | (tUInt32)(DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d340.get_bits_in_word8(4u,
																													      0u,
																													      3u)),
						  4u).set_whole_word(DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d340.get_whole_word(3u),
								     3u).set_whole_word(DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d340.get_whole_word(2u),
											2u).set_whole_word(DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d340.get_whole_word(1u),
													   1u).set_whole_word(DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d340.get_whole_word(0u),
															      0u);
  INST_memReqQ_deqReq_wires_0.METH_wset((tUInt8)1u);
  INST_memReqQ_deqReq_ignored_wires_0.METH_wset(DEF_memReqQ_deqReq_ehrReg___d44);
  INST_memReqQ_deqReq_virtual_reg_0.METH_write((tUInt8)0u);
  return PORT_memReq;
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_memReq()
{
  tUInt8 DEF_CAN_FIRE_memReq;
  tUInt8 PORT_RDY_memReq;
  DEF_memReqQ_empty__h15039 = INST_memReqQ_empty.METH_read();
  DEF_CAN_FIRE_memReq = !DEF_memReqQ_empty__h15039;
  PORT_RDY_memReq = DEF_CAN_FIRE_memReq;
  return PORT_RDY_memReq;
}

void MOD_mkCacheSetAssociative::METH_memResp(tUWide ARG_memResp_r)
{
  PORT_memResp_r = ARG_memResp_r;
  DEF_memRespQ_enqReq_ehrReg___d112 = INST_memRespQ_enqReq_ehrReg.METH_read();
  DEF__1_CONCAT_memResp_r___d341.build_concat(8589934591llu & ((((tUInt64)((tUInt8)1u)) << 32u) | (tUInt64)(ARG_memResp_r.get_whole_word(3u))),
					      96u,
					      33u).set_whole_word(ARG_memResp_r.get_whole_word(2u),
								  2u).set_whole_word(ARG_memResp_r.get_whole_word(1u),
										     1u).set_whole_word(ARG_memResp_r.get_whole_word(0u),
													0u);
  INST_memRespQ_enqReq_wires_0.METH_wset(DEF__1_CONCAT_memResp_r___d341);
  INST_memRespQ_enqReq_ignored_wires_0.METH_wset(DEF_memRespQ_enqReq_ehrReg___d112);
  INST_memRespQ_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_memResp()
{
  tUInt8 DEF_CAN_FIRE_memResp;
  tUInt8 PORT_RDY_memResp;
  DEF_memRespQ_full__h26183 = INST_memRespQ_full.METH_read();
  DEF_CAN_FIRE_memResp = !DEF_memRespQ_full__h26183;
  PORT_RDY_memResp = DEF_CAN_FIRE_memResp;
  return PORT_RDY_memResp;
}

tUInt32 MOD_mkCacheSetAssociative::METH_getMissCnt()
{
  tUInt32 PORT_getMissCnt;
  DEF_x__h37774 = INST_missCnt.METH_read();
  PORT_getMissCnt = DEF_x__h37774;
  return PORT_getMissCnt;
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_getMissCnt()
{
  tUInt8 DEF_CAN_FIRE_getMissCnt;
  tUInt8 PORT_RDY_getMissCnt;
  DEF_CAN_FIRE_getMissCnt = (tUInt8)1u;
  PORT_RDY_getMissCnt = DEF_CAN_FIRE_getMissCnt;
  return PORT_RDY_getMissCnt;
}

tUInt32 MOD_mkCacheSetAssociative::METH_getTotalReq()
{
  tUInt32 PORT_getTotalReq;
  DEF_x__h37799 = INST_reqCnt.METH_read();
  PORT_getTotalReq = DEF_x__h37799;
  return PORT_getTotalReq;
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_getTotalReq()
{
  tUInt8 DEF_CAN_FIRE_getTotalReq;
  tUInt8 PORT_RDY_getTotalReq;
  DEF_CAN_FIRE_getTotalReq = (tUInt8)1u;
  PORT_RDY_getTotalReq = DEF_CAN_FIRE_getTotalReq;
  return PORT_RDY_getTotalReq;
}


/* Reset routines */

void MOD_mkCacheSetAssociative::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_testflag.reset_RST(ARG_rst_in);
  INST_targetLine.reset_RST(ARG_rst_in);
  INST_status.reset_RST(ARG_rst_in);
  INST_reqCnt.reset_RST(ARG_rst_in);
  INST_missCnt.reset_RST(ARG_rst_in);
  INST_memRespQ_full.reset_RST(ARG_rst_in);
  INST_memRespQ_enqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_memRespQ_enqP.reset_RST(ARG_rst_in);
  INST_memRespQ_empty.reset_RST(ARG_rst_in);
  INST_memRespQ_deqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_memRespQ_deqP.reset_RST(ARG_rst_in);
  INST_memRespQ_clearReq_ehrReg.reset_RST(ARG_rst_in);
  INST_memReqQ_full.reset_RST(ARG_rst_in);
  INST_memReqQ_enqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_memReqQ_enqP.reset_RST(ARG_rst_in);
  INST_memReqQ_empty.reset_RST(ARG_rst_in);
  INST_memReqQ_deqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_memReqQ_deqP.reset_RST(ARG_rst_in);
  INST_memReqQ_clearReq_ehrReg.reset_RST(ARG_rst_in);
  INST_init.reset_RST(ARG_rst_in);
  INST_hitQ_full_ehrReg.reset_RST(ARG_rst_in);
  INST_hitQ_empty_ehrReg.reset_RST(ARG_rst_in);
  INST_hitQ_data_0_ehrReg.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkCacheSetAssociative::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkCacheSetAssociative::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_dataArray_0.dump_state(indent + 2u);
  INST_dirtyArray_0.dump_state(indent + 2u);
  INST_hitQ_data_0_ehrReg.dump_state(indent + 2u);
  INST_hitQ_data_0_ignored_wires_0.dump_state(indent + 2u);
  INST_hitQ_data_0_ignored_wires_1.dump_state(indent + 2u);
  INST_hitQ_data_0_virtual_reg_0.dump_state(indent + 2u);
  INST_hitQ_data_0_virtual_reg_1.dump_state(indent + 2u);
  INST_hitQ_data_0_wires_0.dump_state(indent + 2u);
  INST_hitQ_data_0_wires_1.dump_state(indent + 2u);
  INST_hitQ_deqP_ignored_wires_0.dump_state(indent + 2u);
  INST_hitQ_deqP_ignored_wires_1.dump_state(indent + 2u);
  INST_hitQ_deqP_virtual_reg_0.dump_state(indent + 2u);
  INST_hitQ_deqP_virtual_reg_1.dump_state(indent + 2u);
  INST_hitQ_deqP_wires_0.dump_state(indent + 2u);
  INST_hitQ_deqP_wires_1.dump_state(indent + 2u);
  INST_hitQ_empty_ehrReg.dump_state(indent + 2u);
  INST_hitQ_empty_ignored_wires_0.dump_state(indent + 2u);
  INST_hitQ_empty_ignored_wires_1.dump_state(indent + 2u);
  INST_hitQ_empty_ignored_wires_2.dump_state(indent + 2u);
  INST_hitQ_empty_virtual_reg_0.dump_state(indent + 2u);
  INST_hitQ_empty_virtual_reg_1.dump_state(indent + 2u);
  INST_hitQ_empty_virtual_reg_2.dump_state(indent + 2u);
  INST_hitQ_empty_wires_0.dump_state(indent + 2u);
  INST_hitQ_empty_wires_1.dump_state(indent + 2u);
  INST_hitQ_empty_wires_2.dump_state(indent + 2u);
  INST_hitQ_enqP_ignored_wires_0.dump_state(indent + 2u);
  INST_hitQ_enqP_ignored_wires_1.dump_state(indent + 2u);
  INST_hitQ_enqP_virtual_reg_0.dump_state(indent + 2u);
  INST_hitQ_enqP_virtual_reg_1.dump_state(indent + 2u);
  INST_hitQ_enqP_wires_0.dump_state(indent + 2u);
  INST_hitQ_enqP_wires_1.dump_state(indent + 2u);
  INST_hitQ_full_ehrReg.dump_state(indent + 2u);
  INST_hitQ_full_ignored_wires_0.dump_state(indent + 2u);
  INST_hitQ_full_ignored_wires_1.dump_state(indent + 2u);
  INST_hitQ_full_ignored_wires_2.dump_state(indent + 2u);
  INST_hitQ_full_virtual_reg_0.dump_state(indent + 2u);
  INST_hitQ_full_virtual_reg_1.dump_state(indent + 2u);
  INST_hitQ_full_virtual_reg_2.dump_state(indent + 2u);
  INST_hitQ_full_wires_0.dump_state(indent + 2u);
  INST_hitQ_full_wires_1.dump_state(indent + 2u);
  INST_hitQ_full_wires_2.dump_state(indent + 2u);
  INST_init.dump_state(indent + 2u);
  INST_memReqQ_clearReq_ehrReg.dump_state(indent + 2u);
  INST_memReqQ_clearReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memReqQ_clearReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memReqQ_clearReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memReqQ_clearReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memReqQ_clearReq_wires_0.dump_state(indent + 2u);
  INST_memReqQ_clearReq_wires_1.dump_state(indent + 2u);
  INST_memReqQ_data_0.dump_state(indent + 2u);
  INST_memReqQ_data_1.dump_state(indent + 2u);
  INST_memReqQ_deqP.dump_state(indent + 2u);
  INST_memReqQ_deqReq_ehrReg.dump_state(indent + 2u);
  INST_memReqQ_deqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memReqQ_deqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memReqQ_deqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_memReqQ_deqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memReqQ_deqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memReqQ_deqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_memReqQ_deqReq_wires_0.dump_state(indent + 2u);
  INST_memReqQ_deqReq_wires_1.dump_state(indent + 2u);
  INST_memReqQ_deqReq_wires_2.dump_state(indent + 2u);
  INST_memReqQ_empty.dump_state(indent + 2u);
  INST_memReqQ_enqP.dump_state(indent + 2u);
  INST_memReqQ_enqReq_ehrReg.dump_state(indent + 2u);
  INST_memReqQ_enqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memReqQ_enqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memReqQ_enqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_memReqQ_enqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memReqQ_enqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memReqQ_enqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_memReqQ_enqReq_wires_0.dump_state(indent + 2u);
  INST_memReqQ_enqReq_wires_1.dump_state(indent + 2u);
  INST_memReqQ_enqReq_wires_2.dump_state(indent + 2u);
  INST_memReqQ_full.dump_state(indent + 2u);
  INST_memRespQ_clearReq_ehrReg.dump_state(indent + 2u);
  INST_memRespQ_clearReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memRespQ_clearReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memRespQ_clearReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memRespQ_clearReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memRespQ_clearReq_wires_0.dump_state(indent + 2u);
  INST_memRespQ_clearReq_wires_1.dump_state(indent + 2u);
  INST_memRespQ_data_0.dump_state(indent + 2u);
  INST_memRespQ_data_1.dump_state(indent + 2u);
  INST_memRespQ_deqP.dump_state(indent + 2u);
  INST_memRespQ_deqReq_ehrReg.dump_state(indent + 2u);
  INST_memRespQ_deqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memRespQ_deqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memRespQ_deqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_memRespQ_deqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memRespQ_deqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memRespQ_deqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_memRespQ_deqReq_wires_0.dump_state(indent + 2u);
  INST_memRespQ_deqReq_wires_1.dump_state(indent + 2u);
  INST_memRespQ_deqReq_wires_2.dump_state(indent + 2u);
  INST_memRespQ_empty.dump_state(indent + 2u);
  INST_memRespQ_enqP.dump_state(indent + 2u);
  INST_memRespQ_enqReq_ehrReg.dump_state(indent + 2u);
  INST_memRespQ_enqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memRespQ_enqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memRespQ_enqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_memRespQ_enqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memRespQ_enqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memRespQ_enqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_memRespQ_enqReq_wires_0.dump_state(indent + 2u);
  INST_memRespQ_enqReq_wires_1.dump_state(indent + 2u);
  INST_memRespQ_enqReq_wires_2.dump_state(indent + 2u);
  INST_memRespQ_full.dump_state(indent + 2u);
  INST_missCnt.dump_state(indent + 2u);
  INST_missReq.dump_state(indent + 2u);
  INST_reqCnt.dump_state(indent + 2u);
  INST_status.dump_state(indent + 2u);
  INST_tagArray_0.dump_state(indent + 2u);
  INST_targetLine.dump_state(indent + 2u);
  INST_testflag.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkCacheSetAssociative::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 205u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "DONTCARE_CONCAT_req_r_CONCAT_1___d292", 131u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_req_r_BITS_35_TO_34_66_EQ_3_67_THEN_req_r_B_ETC___d282", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_memReqQ_full_4___d198", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d331", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d340", 131u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_memRespQ_data_0_27_BITS_127_TO_96_28_m_ETC___d246", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d105", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d183", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_memResp_r___d341", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_missReq_90_BIT_64_11_CONCAT_missReq_9_ETC___d215", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_3_CONCAT_req_r_BITS_63_TO_32_91_CONCAT_DONTCAR_ETC___d293", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_3_CONCAT_tagArray_0_sub_missReq_90_BITS_41_TO__ETC___d208", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataArray_0_sub_missReq_90_BITS_41_TO_36_91_06_ETC___d207", 131u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataArray_0_sub_missReq_90_BITS_41_TO_36_91___d206", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataArray_0_sub_req_r_BITS_41_TO_36_56___d269", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h1675", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h38666", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dirtyArray_0_sub_missReq_90_BITS_41_TO_36_91___d195", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hitQ_empty_ehrReg__h4064", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hitQ_empty_wires_0_wget____d13", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hitQ_empty_wires_0_whas____d12", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hitQ_full_ehrReg__h5180", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hitQ_full_virtual_reg_2_read__17_OR_hitQ_full__ETC___d223", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "idx__h30043", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_clearReq_ehrReg__h10074", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_clearReq_wires_0_wget____d51", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_clearReq_wires_0_whas____d50", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_data_0___d309", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_data_1___d311", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_deqReq_ehrReg___d44", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_empty__h15039", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_ehrReg___d34", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_0_wget____d33", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_0_whas____d32", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_1_wget____d31", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_1_whas____d30", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_2_wget____d29", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_full__h15001", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_clearReq_ehrReg__h21641", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_clearReq_wires_0_wget____d129", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_clearReq_wires_0_whas____d128", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_data_0__h32231", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_data_1__h32253", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_deqReq_ehrReg___d122", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_empty__h26221", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_ehrReg___d112", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_0_wget____d111", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_0_whas____d110", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_1_wget____d109", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_1_whas____d108", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_2_wget____d107", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_full__h26183", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "missReq_90_BITS_63_TO_36_12_CONCAT_0_13_CONCAT_ETC___d214", 163u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "missReq___d190", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "status__h28487", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tagArray_0_sub_missReq_90_BITS_41_TO_36_91_92__ETC___d193", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tagArray_0_sub_missReq_90_BITS_41_TO_36_91___d192", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_BIT_6___h28145", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h28387", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h31720", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h37774", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h37799", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h38856", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h1185", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReq", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memResp_r", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "req_r", 65u);
  num = INST_dataArray_0.dump_VCD_defs(num);
  num = INST_dirtyArray_0.dump_VCD_defs(num);
  num = INST_hitQ_data_0_ehrReg.dump_VCD_defs(num);
  num = INST_hitQ_data_0_ignored_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_data_0_ignored_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_data_0_virtual_reg_0.dump_VCD_defs(num);
  num = INST_hitQ_data_0_virtual_reg_1.dump_VCD_defs(num);
  num = INST_hitQ_data_0_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_data_0_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_deqP_ignored_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_deqP_ignored_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_deqP_virtual_reg_0.dump_VCD_defs(num);
  num = INST_hitQ_deqP_virtual_reg_1.dump_VCD_defs(num);
  num = INST_hitQ_deqP_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_deqP_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_empty_ehrReg.dump_VCD_defs(num);
  num = INST_hitQ_empty_ignored_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_empty_ignored_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_empty_ignored_wires_2.dump_VCD_defs(num);
  num = INST_hitQ_empty_virtual_reg_0.dump_VCD_defs(num);
  num = INST_hitQ_empty_virtual_reg_1.dump_VCD_defs(num);
  num = INST_hitQ_empty_virtual_reg_2.dump_VCD_defs(num);
  num = INST_hitQ_empty_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_empty_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_empty_wires_2.dump_VCD_defs(num);
  num = INST_hitQ_enqP_ignored_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_enqP_ignored_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_enqP_virtual_reg_0.dump_VCD_defs(num);
  num = INST_hitQ_enqP_virtual_reg_1.dump_VCD_defs(num);
  num = INST_hitQ_enqP_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_enqP_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_full_ehrReg.dump_VCD_defs(num);
  num = INST_hitQ_full_ignored_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_full_ignored_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_full_ignored_wires_2.dump_VCD_defs(num);
  num = INST_hitQ_full_virtual_reg_0.dump_VCD_defs(num);
  num = INST_hitQ_full_virtual_reg_1.dump_VCD_defs(num);
  num = INST_hitQ_full_virtual_reg_2.dump_VCD_defs(num);
  num = INST_hitQ_full_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_full_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_full_wires_2.dump_VCD_defs(num);
  num = INST_init.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_ehrReg.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_data_0.dump_VCD_defs(num);
  num = INST_memReqQ_data_1.dump_VCD_defs(num);
  num = INST_memReqQ_deqP.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_ehrReg.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_wires_2.dump_VCD_defs(num);
  num = INST_memReqQ_empty.dump_VCD_defs(num);
  num = INST_memReqQ_enqP.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_ehrReg.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_wires_2.dump_VCD_defs(num);
  num = INST_memReqQ_full.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_ehrReg.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_data_0.dump_VCD_defs(num);
  num = INST_memRespQ_data_1.dump_VCD_defs(num);
  num = INST_memRespQ_deqP.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_ehrReg.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_wires_2.dump_VCD_defs(num);
  num = INST_memRespQ_empty.dump_VCD_defs(num);
  num = INST_memRespQ_enqP.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_ehrReg.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_wires_2.dump_VCD_defs(num);
  num = INST_memRespQ_full.dump_VCD_defs(num);
  num = INST_missCnt.dump_VCD_defs(num);
  num = INST_missReq.dump_VCD_defs(num);
  num = INST_reqCnt.dump_VCD_defs(num);
  num = INST_status.dump_VCD_defs(num);
  num = INST_tagArray_0.dump_VCD_defs(num);
  num = INST_targetLine.dump_VCD_defs(num);
  num = INST_testflag.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkCacheSetAssociative::dump_VCD(tVCDDumpType dt,
					 unsigned int levels,
					 MOD_mkCacheSetAssociative &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkCacheSetAssociative::vcd_defs(tVCDDumpType dt, MOD_mkCacheSetAssociative &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 131u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 131u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 131u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 163u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 65u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_DONTCARE_CONCAT_req_r_CONCAT_1___d292) != DEF_DONTCARE_CONCAT_req_r_CONCAT_1___d292)
      {
	vcd_write_val(sim_hdl, num, DEF_DONTCARE_CONCAT_req_r_CONCAT_1___d292, 131u);
	backing.DEF_DONTCARE_CONCAT_req_r_CONCAT_1___d292 = DEF_DONTCARE_CONCAT_req_r_CONCAT_1___d292;
      }
      ++num;
      if ((backing.DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15) != DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15, 1u);
	backing.DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15 = DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15;
      }
      ++num;
      if ((backing.DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25) != DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25, 1u);
	backing.DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25 = DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53) != DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53, 1u);
	backing.DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53 = DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46) != DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46, 1u);
	backing.DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46 = DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101) != DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101, 164u);
	backing.DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101 = DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35) != DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35, 165u);
	backing.DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35 = DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102) != DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102, 164u);
	backing.DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102 = DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36) != DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36, 165u);
	backing.DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36 = DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37) != DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37, 165u);
	backing.DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37 = DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131) != DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131, 1u);
	backing.DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131 = DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124) != DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124, 1u);
	backing.DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124 = DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113) != DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113, 129u);
	backing.DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113 = DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179) != DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179, 128u);
	backing.DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179 = DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114) != DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114, 129u);
	backing.DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114 = DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180) != DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180, 128u);
	backing.DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180 = DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115) != DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115, 129u);
	backing.DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115 = DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115;
      }
      ++num;
      if ((backing.DEF_IF_req_r_BITS_35_TO_34_66_EQ_3_67_THEN_req_r_B_ETC___d282) != DEF_IF_req_r_BITS_35_TO_34_66_EQ_3_67_THEN_req_r_B_ETC___d282)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_req_r_BITS_35_TO_34_66_EQ_3_67_THEN_req_r_B_ETC___d282, 128u);
	backing.DEF_IF_req_r_BITS_35_TO_34_66_EQ_3_67_THEN_req_r_B_ETC___d282 = DEF_IF_req_r_BITS_35_TO_34_66_EQ_3_67_THEN_req_r_B_ETC___d282;
      }
      ++num;
      if ((backing.DEF_NOT_memReqQ_full_4___d198) != DEF_NOT_memReqQ_full_4___d198)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_memReqQ_full_4___d198, 1u);
	backing.DEF_NOT_memReqQ_full_4___d198 = DEF_NOT_memReqQ_full_4___d198;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d331) != DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d331)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d331, 96u);
	backing.DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d331 = DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d331;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d340) != DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d340)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d340, 131u);
	backing.DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d340 = DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d340;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_memRespQ_data_0_27_BITS_127_TO_96_28_m_ETC___d246) != DEF_SEL_ARR_memRespQ_data_0_27_BITS_127_TO_96_28_m_ETC___d246)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_memRespQ_data_0_27_BITS_127_TO_96_28_m_ETC___d246, 128u);
	backing.DEF_SEL_ARR_memRespQ_data_0_27_BITS_127_TO_96_28_m_ETC___d246 = DEF_SEL_ARR_memRespQ_data_0_27_BITS_127_TO_96_28_m_ETC___d246;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d105) != DEF__0_CONCAT_DONTCARE___d105)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d105, 165u);
	backing.DEF__0_CONCAT_DONTCARE___d105 = DEF__0_CONCAT_DONTCARE___d105;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d183) != DEF__0_CONCAT_DONTCARE___d183)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d183, 129u);
	backing.DEF__0_CONCAT_DONTCARE___d183 = DEF__0_CONCAT_DONTCARE___d183;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_memResp_r___d341) != DEF__1_CONCAT_memResp_r___d341)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_memResp_r___d341, 129u);
	backing.DEF__1_CONCAT_memResp_r___d341 = DEF__1_CONCAT_memResp_r___d341;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_missReq_90_BIT_64_11_CONCAT_missReq_9_ETC___d215) != DEF__1_CONCAT_missReq_90_BIT_64_11_CONCAT_missReq_9_ETC___d215)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_missReq_90_BIT_64_11_CONCAT_missReq_9_ETC___d215, 165u);
	backing.DEF__1_CONCAT_missReq_90_BIT_64_11_CONCAT_missReq_9_ETC___d215 = DEF__1_CONCAT_missReq_90_BIT_64_11_CONCAT_missReq_9_ETC___d215;
      }
      ++num;
      if ((backing.DEF__3_CONCAT_req_r_BITS_63_TO_32_91_CONCAT_DONTCAR_ETC___d293) != DEF__3_CONCAT_req_r_BITS_63_TO_32_91_CONCAT_DONTCAR_ETC___d293)
      {
	vcd_write_val(sim_hdl, num, DEF__3_CONCAT_req_r_BITS_63_TO_32_91_CONCAT_DONTCAR_ETC___d293, 165u);
	backing.DEF__3_CONCAT_req_r_BITS_63_TO_32_91_CONCAT_DONTCAR_ETC___d293 = DEF__3_CONCAT_req_r_BITS_63_TO_32_91_CONCAT_DONTCAR_ETC___d293;
      }
      ++num;
      if ((backing.DEF__3_CONCAT_tagArray_0_sub_missReq_90_BITS_41_TO__ETC___d208) != DEF__3_CONCAT_tagArray_0_sub_missReq_90_BITS_41_TO__ETC___d208)
      {
	vcd_write_val(sim_hdl, num, DEF__3_CONCAT_tagArray_0_sub_missReq_90_BITS_41_TO__ETC___d208, 165u);
	backing.DEF__3_CONCAT_tagArray_0_sub_missReq_90_BITS_41_TO__ETC___d208 = DEF__3_CONCAT_tagArray_0_sub_missReq_90_BITS_41_TO__ETC___d208;
      }
      ++num;
      if ((backing.DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91_06_ETC___d207) != DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91_06_ETC___d207)
      {
	vcd_write_val(sim_hdl, num, DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91_06_ETC___d207, 131u);
	backing.DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91_06_ETC___d207 = DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91_06_ETC___d207;
      }
      ++num;
      if ((backing.DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91___d206) != DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91___d206)
      {
	vcd_write_val(sim_hdl, num, DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91___d206, 128u);
	backing.DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91___d206 = DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91___d206;
      }
      ++num;
      if ((backing.DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56___d269) != DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56___d269)
      {
	vcd_write_val(sim_hdl, num, DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56___d269, 128u);
	backing.DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56___d269 = DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56___d269;
      }
      ++num;
      if ((backing.DEF_def__h1675) != DEF_def__h1675)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h1675, 32u);
	backing.DEF_def__h1675 = DEF_def__h1675;
      }
      ++num;
      if ((backing.DEF_def__h38666) != DEF_def__h38666)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h38666, 32u);
	backing.DEF_def__h38666 = DEF_def__h38666;
      }
      ++num;
      if ((backing.DEF_dirtyArray_0_sub_missReq_90_BITS_41_TO_36_91___d195) != DEF_dirtyArray_0_sub_missReq_90_BITS_41_TO_36_91___d195)
      {
	vcd_write_val(sim_hdl, num, DEF_dirtyArray_0_sub_missReq_90_BITS_41_TO_36_91___d195, 1u);
	backing.DEF_dirtyArray_0_sub_missReq_90_BITS_41_TO_36_91___d195 = DEF_dirtyArray_0_sub_missReq_90_BITS_41_TO_36_91___d195;
      }
      ++num;
      if ((backing.DEF_hitQ_empty_ehrReg__h4064) != DEF_hitQ_empty_ehrReg__h4064)
      {
	vcd_write_val(sim_hdl, num, DEF_hitQ_empty_ehrReg__h4064, 1u);
	backing.DEF_hitQ_empty_ehrReg__h4064 = DEF_hitQ_empty_ehrReg__h4064;
      }
      ++num;
      if ((backing.DEF_hitQ_empty_wires_0_wget____d13) != DEF_hitQ_empty_wires_0_wget____d13)
      {
	vcd_write_val(sim_hdl, num, DEF_hitQ_empty_wires_0_wget____d13, 1u);
	backing.DEF_hitQ_empty_wires_0_wget____d13 = DEF_hitQ_empty_wires_0_wget____d13;
      }
      ++num;
      if ((backing.DEF_hitQ_empty_wires_0_whas____d12) != DEF_hitQ_empty_wires_0_whas____d12)
      {
	vcd_write_val(sim_hdl, num, DEF_hitQ_empty_wires_0_whas____d12, 1u);
	backing.DEF_hitQ_empty_wires_0_whas____d12 = DEF_hitQ_empty_wires_0_whas____d12;
      }
      ++num;
      if ((backing.DEF_hitQ_full_ehrReg__h5180) != DEF_hitQ_full_ehrReg__h5180)
      {
	vcd_write_val(sim_hdl, num, DEF_hitQ_full_ehrReg__h5180, 1u);
	backing.DEF_hitQ_full_ehrReg__h5180 = DEF_hitQ_full_ehrReg__h5180;
      }
      ++num;
      if ((backing.DEF_hitQ_full_virtual_reg_2_read__17_OR_hitQ_full__ETC___d223) != DEF_hitQ_full_virtual_reg_2_read__17_OR_hitQ_full__ETC___d223)
      {
	vcd_write_val(sim_hdl, num, DEF_hitQ_full_virtual_reg_2_read__17_OR_hitQ_full__ETC___d223, 1u);
	backing.DEF_hitQ_full_virtual_reg_2_read__17_OR_hitQ_full__ETC___d223 = DEF_hitQ_full_virtual_reg_2_read__17_OR_hitQ_full__ETC___d223;
      }
      ++num;
      if ((backing.DEF_idx__h30043) != DEF_idx__h30043)
      {
	vcd_write_val(sim_hdl, num, DEF_idx__h30043, 6u);
	backing.DEF_idx__h30043 = DEF_idx__h30043;
      }
      ++num;
      if ((backing.DEF_memReqQ_clearReq_ehrReg__h10074) != DEF_memReqQ_clearReq_ehrReg__h10074)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_clearReq_ehrReg__h10074, 1u);
	backing.DEF_memReqQ_clearReq_ehrReg__h10074 = DEF_memReqQ_clearReq_ehrReg__h10074;
      }
      ++num;
      if ((backing.DEF_memReqQ_clearReq_wires_0_wget____d51) != DEF_memReqQ_clearReq_wires_0_wget____d51)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_clearReq_wires_0_wget____d51, 1u);
	backing.DEF_memReqQ_clearReq_wires_0_wget____d51 = DEF_memReqQ_clearReq_wires_0_wget____d51;
      }
      ++num;
      if ((backing.DEF_memReqQ_clearReq_wires_0_whas____d50) != DEF_memReqQ_clearReq_wires_0_whas____d50)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_clearReq_wires_0_whas____d50, 1u);
	backing.DEF_memReqQ_clearReq_wires_0_whas____d50 = DEF_memReqQ_clearReq_wires_0_whas____d50;
      }
      ++num;
      if ((backing.DEF_memReqQ_data_0___d309) != DEF_memReqQ_data_0___d309)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_data_0___d309, 164u);
	backing.DEF_memReqQ_data_0___d309 = DEF_memReqQ_data_0___d309;
      }
      ++num;
      if ((backing.DEF_memReqQ_data_1___d311) != DEF_memReqQ_data_1___d311)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_data_1___d311, 164u);
	backing.DEF_memReqQ_data_1___d311 = DEF_memReqQ_data_1___d311;
      }
      ++num;
      if ((backing.DEF_memReqQ_deqReq_ehrReg___d44) != DEF_memReqQ_deqReq_ehrReg___d44)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_deqReq_ehrReg___d44, 1u);
	backing.DEF_memReqQ_deqReq_ehrReg___d44 = DEF_memReqQ_deqReq_ehrReg___d44;
      }
      ++num;
      if ((backing.DEF_memReqQ_empty__h15039) != DEF_memReqQ_empty__h15039)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_empty__h15039, 1u);
	backing.DEF_memReqQ_empty__h15039 = DEF_memReqQ_empty__h15039;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100) != DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100, 164u);
	backing.DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100 = DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_ehrReg___d34) != DEF_memReqQ_enqReq_ehrReg___d34)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_ehrReg___d34, 165u);
	backing.DEF_memReqQ_enqReq_ehrReg___d34 = DEF_memReqQ_enqReq_ehrReg___d34;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99) != DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99, 164u);
	backing.DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99 = DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_0_wget____d33) != DEF_memReqQ_enqReq_wires_0_wget____d33)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_0_wget____d33, 165u);
	backing.DEF_memReqQ_enqReq_wires_0_wget____d33 = DEF_memReqQ_enqReq_wires_0_wget____d33;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_0_whas____d32) != DEF_memReqQ_enqReq_wires_0_whas____d32)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_0_whas____d32, 1u);
	backing.DEF_memReqQ_enqReq_wires_0_whas____d32 = DEF_memReqQ_enqReq_wires_0_whas____d32;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98) != DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98, 164u);
	backing.DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98 = DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_1_wget____d31) != DEF_memReqQ_enqReq_wires_1_wget____d31)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_1_wget____d31, 165u);
	backing.DEF_memReqQ_enqReq_wires_1_wget____d31 = DEF_memReqQ_enqReq_wires_1_wget____d31;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_1_whas____d30) != DEF_memReqQ_enqReq_wires_1_whas____d30)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_1_whas____d30, 1u);
	backing.DEF_memReqQ_enqReq_wires_1_whas____d30 = DEF_memReqQ_enqReq_wires_1_whas____d30;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_2_wget____d29) != DEF_memReqQ_enqReq_wires_2_wget____d29)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_2_wget____d29, 165u);
	backing.DEF_memReqQ_enqReq_wires_2_wget____d29 = DEF_memReqQ_enqReq_wires_2_wget____d29;
      }
      ++num;
      if ((backing.DEF_memReqQ_full__h15001) != DEF_memReqQ_full__h15001)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_full__h15001, 1u);
	backing.DEF_memReqQ_full__h15001 = DEF_memReqQ_full__h15001;
      }
      ++num;
      if ((backing.DEF_memRespQ_clearReq_ehrReg__h21641) != DEF_memRespQ_clearReq_ehrReg__h21641)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_clearReq_ehrReg__h21641, 1u);
	backing.DEF_memRespQ_clearReq_ehrReg__h21641 = DEF_memRespQ_clearReq_ehrReg__h21641;
      }
      ++num;
      if ((backing.DEF_memRespQ_clearReq_wires_0_wget____d129) != DEF_memRespQ_clearReq_wires_0_wget____d129)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_clearReq_wires_0_wget____d129, 1u);
	backing.DEF_memRespQ_clearReq_wires_0_wget____d129 = DEF_memRespQ_clearReq_wires_0_wget____d129;
      }
      ++num;
      if ((backing.DEF_memRespQ_clearReq_wires_0_whas____d128) != DEF_memRespQ_clearReq_wires_0_whas____d128)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_clearReq_wires_0_whas____d128, 1u);
	backing.DEF_memRespQ_clearReq_wires_0_whas____d128 = DEF_memRespQ_clearReq_wires_0_whas____d128;
      }
      ++num;
      if ((backing.DEF_memRespQ_data_0__h32231) != DEF_memRespQ_data_0__h32231)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_data_0__h32231, 128u);
	backing.DEF_memRespQ_data_0__h32231 = DEF_memRespQ_data_0__h32231;
      }
      ++num;
      if ((backing.DEF_memRespQ_data_1__h32253) != DEF_memRespQ_data_1__h32253)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_data_1__h32253, 128u);
	backing.DEF_memRespQ_data_1__h32253 = DEF_memRespQ_data_1__h32253;
      }
      ++num;
      if ((backing.DEF_memRespQ_deqReq_ehrReg___d122) != DEF_memRespQ_deqReq_ehrReg___d122)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_deqReq_ehrReg___d122, 1u);
	backing.DEF_memRespQ_deqReq_ehrReg___d122 = DEF_memRespQ_deqReq_ehrReg___d122;
      }
      ++num;
      if ((backing.DEF_memRespQ_empty__h26221) != DEF_memRespQ_empty__h26221)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_empty__h26221, 1u);
	backing.DEF_memRespQ_empty__h26221 = DEF_memRespQ_empty__h26221;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178) != DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178, 128u);
	backing.DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178 = DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_ehrReg___d112) != DEF_memRespQ_enqReq_ehrReg___d112)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_ehrReg___d112, 129u);
	backing.DEF_memRespQ_enqReq_ehrReg___d112 = DEF_memRespQ_enqReq_ehrReg___d112;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177) != DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177, 128u);
	backing.DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177 = DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_0_wget____d111) != DEF_memRespQ_enqReq_wires_0_wget____d111)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_0_wget____d111, 129u);
	backing.DEF_memRespQ_enqReq_wires_0_wget____d111 = DEF_memRespQ_enqReq_wires_0_wget____d111;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_0_whas____d110) != DEF_memRespQ_enqReq_wires_0_whas____d110)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_0_whas____d110, 1u);
	backing.DEF_memRespQ_enqReq_wires_0_whas____d110 = DEF_memRespQ_enqReq_wires_0_whas____d110;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176) != DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176, 128u);
	backing.DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176 = DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_1_wget____d109) != DEF_memRespQ_enqReq_wires_1_wget____d109)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_1_wget____d109, 129u);
	backing.DEF_memRespQ_enqReq_wires_1_wget____d109 = DEF_memRespQ_enqReq_wires_1_wget____d109;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_1_whas____d108) != DEF_memRespQ_enqReq_wires_1_whas____d108)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_1_whas____d108, 1u);
	backing.DEF_memRespQ_enqReq_wires_1_whas____d108 = DEF_memRespQ_enqReq_wires_1_whas____d108;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_2_wget____d107) != DEF_memRespQ_enqReq_wires_2_wget____d107)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_2_wget____d107, 129u);
	backing.DEF_memRespQ_enqReq_wires_2_wget____d107 = DEF_memRespQ_enqReq_wires_2_wget____d107;
      }
      ++num;
      if ((backing.DEF_memRespQ_full__h26183) != DEF_memRespQ_full__h26183)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_full__h26183, 1u);
	backing.DEF_memRespQ_full__h26183 = DEF_memRespQ_full__h26183;
      }
      ++num;
      if ((backing.DEF_missReq_90_BITS_63_TO_36_12_CONCAT_0_13_CONCAT_ETC___d214) != DEF_missReq_90_BITS_63_TO_36_12_CONCAT_0_13_CONCAT_ETC___d214)
      {
	vcd_write_val(sim_hdl, num, DEF_missReq_90_BITS_63_TO_36_12_CONCAT_0_13_CONCAT_ETC___d214, 163u);
	backing.DEF_missReq_90_BITS_63_TO_36_12_CONCAT_0_13_CONCAT_ETC___d214 = DEF_missReq_90_BITS_63_TO_36_12_CONCAT_0_13_CONCAT_ETC___d214;
      }
      ++num;
      if ((backing.DEF_missReq___d190) != DEF_missReq___d190)
      {
	vcd_write_val(sim_hdl, num, DEF_missReq___d190, 65u);
	backing.DEF_missReq___d190 = DEF_missReq___d190;
      }
      ++num;
      if ((backing.DEF_status__h28487) != DEF_status__h28487)
      {
	vcd_write_val(sim_hdl, num, DEF_status__h28487, 2u);
	backing.DEF_status__h28487 = DEF_status__h28487;
      }
      ++num;
      if ((backing.DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91_92__ETC___d193) != DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91_92__ETC___d193)
      {
	vcd_write_val(sim_hdl, num, DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91_92__ETC___d193, 1u);
	backing.DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91_92__ETC___d193 = DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91_92__ETC___d193;
      }
      ++num;
      if ((backing.DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91___d192) != DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91___d192)
      {
	vcd_write_val(sim_hdl, num, DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91___d192, 23u);
	backing.DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91___d192 = DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91___d192;
      }
      ++num;
      if ((backing.DEF_x_BIT_6___h28145) != DEF_x_BIT_6___h28145)
      {
	vcd_write_val(sim_hdl, num, DEF_x_BIT_6___h28145, 1u);
	backing.DEF_x_BIT_6___h28145 = DEF_x_BIT_6___h28145;
      }
      ++num;
      if ((backing.DEF_x__h28387) != DEF_x__h28387)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h28387, 7u);
	backing.DEF_x__h28387 = DEF_x__h28387;
      }
      ++num;
      if ((backing.DEF_x__h31720) != DEF_x__h31720)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h31720, 1u);
	backing.DEF_x__h31720 = DEF_x__h31720;
      }
      ++num;
      if ((backing.DEF_x__h37774) != DEF_x__h37774)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h37774, 32u);
	backing.DEF_x__h37774 = DEF_x__h37774;
      }
      ++num;
      if ((backing.DEF_x__h37799) != DEF_x__h37799)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h37799, 32u);
	backing.DEF_x__h37799 = DEF_x__h37799;
      }
      ++num;
      if ((backing.DEF_x__h38856) != DEF_x__h38856)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h38856, 1u);
	backing.DEF_x__h38856 = DEF_x__h38856;
      }
      ++num;
      if ((backing.DEF_x_wget__h1185) != DEF_x_wget__h1185)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h1185, 32u);
	backing.DEF_x_wget__h1185 = DEF_x_wget__h1185;
      }
      ++num;
      if ((backing.PORT_memReq) != PORT_memReq)
      {
	vcd_write_val(sim_hdl, num, PORT_memReq, 164u);
	backing.PORT_memReq = PORT_memReq;
      }
      ++num;
      if ((backing.PORT_memResp_r) != PORT_memResp_r)
      {
	vcd_write_val(sim_hdl, num, PORT_memResp_r, 128u);
	backing.PORT_memResp_r = PORT_memResp_r;
      }
      ++num;
      if ((backing.PORT_req_r) != PORT_req_r)
      {
	vcd_write_val(sim_hdl, num, PORT_req_r, 65u);
	backing.PORT_req_r = PORT_req_r;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_DONTCARE_CONCAT_req_r_CONCAT_1___d292, 131u);
      backing.DEF_DONTCARE_CONCAT_req_r_CONCAT_1___d292 = DEF_DONTCARE_CONCAT_req_r_CONCAT_1___d292;
      vcd_write_val(sim_hdl, num++, DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15, 1u);
      backing.DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15 = DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15;
      vcd_write_val(sim_hdl, num++, DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25, 1u);
      backing.DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25 = DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53, 1u);
      backing.DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53 = DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46, 1u);
      backing.DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46 = DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101, 164u);
      backing.DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101 = DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35, 165u);
      backing.DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35 = DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102, 164u);
      backing.DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102 = DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36, 165u);
      backing.DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36 = DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37, 165u);
      backing.DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37 = DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131, 1u);
      backing.DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131 = DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124, 1u);
      backing.DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124 = DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113, 129u);
      backing.DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113 = DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179, 128u);
      backing.DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179 = DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114, 129u);
      backing.DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114 = DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180, 128u);
      backing.DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180 = DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115, 129u);
      backing.DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115 = DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115;
      vcd_write_val(sim_hdl, num++, DEF_IF_req_r_BITS_35_TO_34_66_EQ_3_67_THEN_req_r_B_ETC___d282, 128u);
      backing.DEF_IF_req_r_BITS_35_TO_34_66_EQ_3_67_THEN_req_r_B_ETC___d282 = DEF_IF_req_r_BITS_35_TO_34_66_EQ_3_67_THEN_req_r_B_ETC___d282;
      vcd_write_val(sim_hdl, num++, DEF_NOT_memReqQ_full_4___d198, 1u);
      backing.DEF_NOT_memReqQ_full_4___d198 = DEF_NOT_memReqQ_full_4___d198;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d331, 96u);
      backing.DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d331 = DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d331;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d340, 131u);
      backing.DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d340 = DEF_SEL_ARR_memReqQ_data_0_09_BITS_130_TO_99_19_me_ETC___d340;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_memRespQ_data_0_27_BITS_127_TO_96_28_m_ETC___d246, 128u);
      backing.DEF_SEL_ARR_memRespQ_data_0_27_BITS_127_TO_96_28_m_ETC___d246 = DEF_SEL_ARR_memRespQ_data_0_27_BITS_127_TO_96_28_m_ETC___d246;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d105, 165u);
      backing.DEF__0_CONCAT_DONTCARE___d105 = DEF__0_CONCAT_DONTCARE___d105;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d183, 129u);
      backing.DEF__0_CONCAT_DONTCARE___d183 = DEF__0_CONCAT_DONTCARE___d183;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_memResp_r___d341, 129u);
      backing.DEF__1_CONCAT_memResp_r___d341 = DEF__1_CONCAT_memResp_r___d341;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_missReq_90_BIT_64_11_CONCAT_missReq_9_ETC___d215, 165u);
      backing.DEF__1_CONCAT_missReq_90_BIT_64_11_CONCAT_missReq_9_ETC___d215 = DEF__1_CONCAT_missReq_90_BIT_64_11_CONCAT_missReq_9_ETC___d215;
      vcd_write_val(sim_hdl, num++, DEF__3_CONCAT_req_r_BITS_63_TO_32_91_CONCAT_DONTCAR_ETC___d293, 165u);
      backing.DEF__3_CONCAT_req_r_BITS_63_TO_32_91_CONCAT_DONTCAR_ETC___d293 = DEF__3_CONCAT_req_r_BITS_63_TO_32_91_CONCAT_DONTCAR_ETC___d293;
      vcd_write_val(sim_hdl, num++, DEF__3_CONCAT_tagArray_0_sub_missReq_90_BITS_41_TO__ETC___d208, 165u);
      backing.DEF__3_CONCAT_tagArray_0_sub_missReq_90_BITS_41_TO__ETC___d208 = DEF__3_CONCAT_tagArray_0_sub_missReq_90_BITS_41_TO__ETC___d208;
      vcd_write_val(sim_hdl, num++, DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91_06_ETC___d207, 131u);
      backing.DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91_06_ETC___d207 = DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91_06_ETC___d207;
      vcd_write_val(sim_hdl, num++, DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91___d206, 128u);
      backing.DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91___d206 = DEF_dataArray_0_sub_missReq_90_BITS_41_TO_36_91___d206;
      vcd_write_val(sim_hdl, num++, DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56___d269, 128u);
      backing.DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56___d269 = DEF_dataArray_0_sub_req_r_BITS_41_TO_36_56___d269;
      vcd_write_val(sim_hdl, num++, DEF_def__h1675, 32u);
      backing.DEF_def__h1675 = DEF_def__h1675;
      vcd_write_val(sim_hdl, num++, DEF_def__h38666, 32u);
      backing.DEF_def__h38666 = DEF_def__h38666;
      vcd_write_val(sim_hdl, num++, DEF_dirtyArray_0_sub_missReq_90_BITS_41_TO_36_91___d195, 1u);
      backing.DEF_dirtyArray_0_sub_missReq_90_BITS_41_TO_36_91___d195 = DEF_dirtyArray_0_sub_missReq_90_BITS_41_TO_36_91___d195;
      vcd_write_val(sim_hdl, num++, DEF_hitQ_empty_ehrReg__h4064, 1u);
      backing.DEF_hitQ_empty_ehrReg__h4064 = DEF_hitQ_empty_ehrReg__h4064;
      vcd_write_val(sim_hdl, num++, DEF_hitQ_empty_wires_0_wget____d13, 1u);
      backing.DEF_hitQ_empty_wires_0_wget____d13 = DEF_hitQ_empty_wires_0_wget____d13;
      vcd_write_val(sim_hdl, num++, DEF_hitQ_empty_wires_0_whas____d12, 1u);
      backing.DEF_hitQ_empty_wires_0_whas____d12 = DEF_hitQ_empty_wires_0_whas____d12;
      vcd_write_val(sim_hdl, num++, DEF_hitQ_full_ehrReg__h5180, 1u);
      backing.DEF_hitQ_full_ehrReg__h5180 = DEF_hitQ_full_ehrReg__h5180;
      vcd_write_val(sim_hdl, num++, DEF_hitQ_full_virtual_reg_2_read__17_OR_hitQ_full__ETC___d223, 1u);
      backing.DEF_hitQ_full_virtual_reg_2_read__17_OR_hitQ_full__ETC___d223 = DEF_hitQ_full_virtual_reg_2_read__17_OR_hitQ_full__ETC___d223;
      vcd_write_val(sim_hdl, num++, DEF_idx__h30043, 6u);
      backing.DEF_idx__h30043 = DEF_idx__h30043;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_clearReq_ehrReg__h10074, 1u);
      backing.DEF_memReqQ_clearReq_ehrReg__h10074 = DEF_memReqQ_clearReq_ehrReg__h10074;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_clearReq_wires_0_wget____d51, 1u);
      backing.DEF_memReqQ_clearReq_wires_0_wget____d51 = DEF_memReqQ_clearReq_wires_0_wget____d51;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_clearReq_wires_0_whas____d50, 1u);
      backing.DEF_memReqQ_clearReq_wires_0_whas____d50 = DEF_memReqQ_clearReq_wires_0_whas____d50;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_data_0___d309, 164u);
      backing.DEF_memReqQ_data_0___d309 = DEF_memReqQ_data_0___d309;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_data_1___d311, 164u);
      backing.DEF_memReqQ_data_1___d311 = DEF_memReqQ_data_1___d311;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_deqReq_ehrReg___d44, 1u);
      backing.DEF_memReqQ_deqReq_ehrReg___d44 = DEF_memReqQ_deqReq_ehrReg___d44;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_empty__h15039, 1u);
      backing.DEF_memReqQ_empty__h15039 = DEF_memReqQ_empty__h15039;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100, 164u);
      backing.DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100 = DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_ehrReg___d34, 165u);
      backing.DEF_memReqQ_enqReq_ehrReg___d34 = DEF_memReqQ_enqReq_ehrReg___d34;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99, 164u);
      backing.DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99 = DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_0_wget____d33, 165u);
      backing.DEF_memReqQ_enqReq_wires_0_wget____d33 = DEF_memReqQ_enqReq_wires_0_wget____d33;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_0_whas____d32, 1u);
      backing.DEF_memReqQ_enqReq_wires_0_whas____d32 = DEF_memReqQ_enqReq_wires_0_whas____d32;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98, 164u);
      backing.DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98 = DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_1_wget____d31, 165u);
      backing.DEF_memReqQ_enqReq_wires_1_wget____d31 = DEF_memReqQ_enqReq_wires_1_wget____d31;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_1_whas____d30, 1u);
      backing.DEF_memReqQ_enqReq_wires_1_whas____d30 = DEF_memReqQ_enqReq_wires_1_whas____d30;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_2_wget____d29, 165u);
      backing.DEF_memReqQ_enqReq_wires_2_wget____d29 = DEF_memReqQ_enqReq_wires_2_wget____d29;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_full__h15001, 1u);
      backing.DEF_memReqQ_full__h15001 = DEF_memReqQ_full__h15001;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_clearReq_ehrReg__h21641, 1u);
      backing.DEF_memRespQ_clearReq_ehrReg__h21641 = DEF_memRespQ_clearReq_ehrReg__h21641;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_clearReq_wires_0_wget____d129, 1u);
      backing.DEF_memRespQ_clearReq_wires_0_wget____d129 = DEF_memRespQ_clearReq_wires_0_wget____d129;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_clearReq_wires_0_whas____d128, 1u);
      backing.DEF_memRespQ_clearReq_wires_0_whas____d128 = DEF_memRespQ_clearReq_wires_0_whas____d128;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_data_0__h32231, 128u);
      backing.DEF_memRespQ_data_0__h32231 = DEF_memRespQ_data_0__h32231;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_data_1__h32253, 128u);
      backing.DEF_memRespQ_data_1__h32253 = DEF_memRespQ_data_1__h32253;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_deqReq_ehrReg___d122, 1u);
      backing.DEF_memRespQ_deqReq_ehrReg___d122 = DEF_memRespQ_deqReq_ehrReg___d122;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_empty__h26221, 1u);
      backing.DEF_memRespQ_empty__h26221 = DEF_memRespQ_empty__h26221;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178, 128u);
      backing.DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178 = DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_ehrReg___d112, 129u);
      backing.DEF_memRespQ_enqReq_ehrReg___d112 = DEF_memRespQ_enqReq_ehrReg___d112;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177, 128u);
      backing.DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177 = DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_0_wget____d111, 129u);
      backing.DEF_memRespQ_enqReq_wires_0_wget____d111 = DEF_memRespQ_enqReq_wires_0_wget____d111;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_0_whas____d110, 1u);
      backing.DEF_memRespQ_enqReq_wires_0_whas____d110 = DEF_memRespQ_enqReq_wires_0_whas____d110;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176, 128u);
      backing.DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176 = DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_1_wget____d109, 129u);
      backing.DEF_memRespQ_enqReq_wires_1_wget____d109 = DEF_memRespQ_enqReq_wires_1_wget____d109;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_1_whas____d108, 1u);
      backing.DEF_memRespQ_enqReq_wires_1_whas____d108 = DEF_memRespQ_enqReq_wires_1_whas____d108;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_2_wget____d107, 129u);
      backing.DEF_memRespQ_enqReq_wires_2_wget____d107 = DEF_memRespQ_enqReq_wires_2_wget____d107;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_full__h26183, 1u);
      backing.DEF_memRespQ_full__h26183 = DEF_memRespQ_full__h26183;
      vcd_write_val(sim_hdl, num++, DEF_missReq_90_BITS_63_TO_36_12_CONCAT_0_13_CONCAT_ETC___d214, 163u);
      backing.DEF_missReq_90_BITS_63_TO_36_12_CONCAT_0_13_CONCAT_ETC___d214 = DEF_missReq_90_BITS_63_TO_36_12_CONCAT_0_13_CONCAT_ETC___d214;
      vcd_write_val(sim_hdl, num++, DEF_missReq___d190, 65u);
      backing.DEF_missReq___d190 = DEF_missReq___d190;
      vcd_write_val(sim_hdl, num++, DEF_status__h28487, 2u);
      backing.DEF_status__h28487 = DEF_status__h28487;
      vcd_write_val(sim_hdl, num++, DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91_92__ETC___d193, 1u);
      backing.DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91_92__ETC___d193 = DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91_92__ETC___d193;
      vcd_write_val(sim_hdl, num++, DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91___d192, 23u);
      backing.DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91___d192 = DEF_tagArray_0_sub_missReq_90_BITS_41_TO_36_91___d192;
      vcd_write_val(sim_hdl, num++, DEF_x_BIT_6___h28145, 1u);
      backing.DEF_x_BIT_6___h28145 = DEF_x_BIT_6___h28145;
      vcd_write_val(sim_hdl, num++, DEF_x__h28387, 7u);
      backing.DEF_x__h28387 = DEF_x__h28387;
      vcd_write_val(sim_hdl, num++, DEF_x__h31720, 1u);
      backing.DEF_x__h31720 = DEF_x__h31720;
      vcd_write_val(sim_hdl, num++, DEF_x__h37774, 32u);
      backing.DEF_x__h37774 = DEF_x__h37774;
      vcd_write_val(sim_hdl, num++, DEF_x__h37799, 32u);
      backing.DEF_x__h37799 = DEF_x__h37799;
      vcd_write_val(sim_hdl, num++, DEF_x__h38856, 1u);
      backing.DEF_x__h38856 = DEF_x__h38856;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h1185, 32u);
      backing.DEF_x_wget__h1185 = DEF_x_wget__h1185;
      vcd_write_val(sim_hdl, num++, PORT_memReq, 164u);
      backing.PORT_memReq = PORT_memReq;
      vcd_write_val(sim_hdl, num++, PORT_memResp_r, 128u);
      backing.PORT_memResp_r = PORT_memResp_r;
      vcd_write_val(sim_hdl, num++, PORT_req_r, 65u);
      backing.PORT_req_r = PORT_req_r;
    }
}

void MOD_mkCacheSetAssociative::vcd_prims(tVCDDumpType dt, MOD_mkCacheSetAssociative &backing)
{
  INST_dataArray_0.dump_VCD(dt, backing.INST_dataArray_0);
  INST_dirtyArray_0.dump_VCD(dt, backing.INST_dirtyArray_0);
  INST_hitQ_data_0_ehrReg.dump_VCD(dt, backing.INST_hitQ_data_0_ehrReg);
  INST_hitQ_data_0_ignored_wires_0.dump_VCD(dt, backing.INST_hitQ_data_0_ignored_wires_0);
  INST_hitQ_data_0_ignored_wires_1.dump_VCD(dt, backing.INST_hitQ_data_0_ignored_wires_1);
  INST_hitQ_data_0_virtual_reg_0.dump_VCD(dt, backing.INST_hitQ_data_0_virtual_reg_0);
  INST_hitQ_data_0_virtual_reg_1.dump_VCD(dt, backing.INST_hitQ_data_0_virtual_reg_1);
  INST_hitQ_data_0_wires_0.dump_VCD(dt, backing.INST_hitQ_data_0_wires_0);
  INST_hitQ_data_0_wires_1.dump_VCD(dt, backing.INST_hitQ_data_0_wires_1);
  INST_hitQ_deqP_ignored_wires_0.dump_VCD(dt, backing.INST_hitQ_deqP_ignored_wires_0);
  INST_hitQ_deqP_ignored_wires_1.dump_VCD(dt, backing.INST_hitQ_deqP_ignored_wires_1);
  INST_hitQ_deqP_virtual_reg_0.dump_VCD(dt, backing.INST_hitQ_deqP_virtual_reg_0);
  INST_hitQ_deqP_virtual_reg_1.dump_VCD(dt, backing.INST_hitQ_deqP_virtual_reg_1);
  INST_hitQ_deqP_wires_0.dump_VCD(dt, backing.INST_hitQ_deqP_wires_0);
  INST_hitQ_deqP_wires_1.dump_VCD(dt, backing.INST_hitQ_deqP_wires_1);
  INST_hitQ_empty_ehrReg.dump_VCD(dt, backing.INST_hitQ_empty_ehrReg);
  INST_hitQ_empty_ignored_wires_0.dump_VCD(dt, backing.INST_hitQ_empty_ignored_wires_0);
  INST_hitQ_empty_ignored_wires_1.dump_VCD(dt, backing.INST_hitQ_empty_ignored_wires_1);
  INST_hitQ_empty_ignored_wires_2.dump_VCD(dt, backing.INST_hitQ_empty_ignored_wires_2);
  INST_hitQ_empty_virtual_reg_0.dump_VCD(dt, backing.INST_hitQ_empty_virtual_reg_0);
  INST_hitQ_empty_virtual_reg_1.dump_VCD(dt, backing.INST_hitQ_empty_virtual_reg_1);
  INST_hitQ_empty_virtual_reg_2.dump_VCD(dt, backing.INST_hitQ_empty_virtual_reg_2);
  INST_hitQ_empty_wires_0.dump_VCD(dt, backing.INST_hitQ_empty_wires_0);
  INST_hitQ_empty_wires_1.dump_VCD(dt, backing.INST_hitQ_empty_wires_1);
  INST_hitQ_empty_wires_2.dump_VCD(dt, backing.INST_hitQ_empty_wires_2);
  INST_hitQ_enqP_ignored_wires_0.dump_VCD(dt, backing.INST_hitQ_enqP_ignored_wires_0);
  INST_hitQ_enqP_ignored_wires_1.dump_VCD(dt, backing.INST_hitQ_enqP_ignored_wires_1);
  INST_hitQ_enqP_virtual_reg_0.dump_VCD(dt, backing.INST_hitQ_enqP_virtual_reg_0);
  INST_hitQ_enqP_virtual_reg_1.dump_VCD(dt, backing.INST_hitQ_enqP_virtual_reg_1);
  INST_hitQ_enqP_wires_0.dump_VCD(dt, backing.INST_hitQ_enqP_wires_0);
  INST_hitQ_enqP_wires_1.dump_VCD(dt, backing.INST_hitQ_enqP_wires_1);
  INST_hitQ_full_ehrReg.dump_VCD(dt, backing.INST_hitQ_full_ehrReg);
  INST_hitQ_full_ignored_wires_0.dump_VCD(dt, backing.INST_hitQ_full_ignored_wires_0);
  INST_hitQ_full_ignored_wires_1.dump_VCD(dt, backing.INST_hitQ_full_ignored_wires_1);
  INST_hitQ_full_ignored_wires_2.dump_VCD(dt, backing.INST_hitQ_full_ignored_wires_2);
  INST_hitQ_full_virtual_reg_0.dump_VCD(dt, backing.INST_hitQ_full_virtual_reg_0);
  INST_hitQ_full_virtual_reg_1.dump_VCD(dt, backing.INST_hitQ_full_virtual_reg_1);
  INST_hitQ_full_virtual_reg_2.dump_VCD(dt, backing.INST_hitQ_full_virtual_reg_2);
  INST_hitQ_full_wires_0.dump_VCD(dt, backing.INST_hitQ_full_wires_0);
  INST_hitQ_full_wires_1.dump_VCD(dt, backing.INST_hitQ_full_wires_1);
  INST_hitQ_full_wires_2.dump_VCD(dt, backing.INST_hitQ_full_wires_2);
  INST_init.dump_VCD(dt, backing.INST_init);
  INST_memReqQ_clearReq_ehrReg.dump_VCD(dt, backing.INST_memReqQ_clearReq_ehrReg);
  INST_memReqQ_clearReq_ignored_wires_0.dump_VCD(dt, backing.INST_memReqQ_clearReq_ignored_wires_0);
  INST_memReqQ_clearReq_ignored_wires_1.dump_VCD(dt, backing.INST_memReqQ_clearReq_ignored_wires_1);
  INST_memReqQ_clearReq_virtual_reg_0.dump_VCD(dt, backing.INST_memReqQ_clearReq_virtual_reg_0);
  INST_memReqQ_clearReq_virtual_reg_1.dump_VCD(dt, backing.INST_memReqQ_clearReq_virtual_reg_1);
  INST_memReqQ_clearReq_wires_0.dump_VCD(dt, backing.INST_memReqQ_clearReq_wires_0);
  INST_memReqQ_clearReq_wires_1.dump_VCD(dt, backing.INST_memReqQ_clearReq_wires_1);
  INST_memReqQ_data_0.dump_VCD(dt, backing.INST_memReqQ_data_0);
  INST_memReqQ_data_1.dump_VCD(dt, backing.INST_memReqQ_data_1);
  INST_memReqQ_deqP.dump_VCD(dt, backing.INST_memReqQ_deqP);
  INST_memReqQ_deqReq_ehrReg.dump_VCD(dt, backing.INST_memReqQ_deqReq_ehrReg);
  INST_memReqQ_deqReq_ignored_wires_0.dump_VCD(dt, backing.INST_memReqQ_deqReq_ignored_wires_0);
  INST_memReqQ_deqReq_ignored_wires_1.dump_VCD(dt, backing.INST_memReqQ_deqReq_ignored_wires_1);
  INST_memReqQ_deqReq_ignored_wires_2.dump_VCD(dt, backing.INST_memReqQ_deqReq_ignored_wires_2);
  INST_memReqQ_deqReq_virtual_reg_0.dump_VCD(dt, backing.INST_memReqQ_deqReq_virtual_reg_0);
  INST_memReqQ_deqReq_virtual_reg_1.dump_VCD(dt, backing.INST_memReqQ_deqReq_virtual_reg_1);
  INST_memReqQ_deqReq_virtual_reg_2.dump_VCD(dt, backing.INST_memReqQ_deqReq_virtual_reg_2);
  INST_memReqQ_deqReq_wires_0.dump_VCD(dt, backing.INST_memReqQ_deqReq_wires_0);
  INST_memReqQ_deqReq_wires_1.dump_VCD(dt, backing.INST_memReqQ_deqReq_wires_1);
  INST_memReqQ_deqReq_wires_2.dump_VCD(dt, backing.INST_memReqQ_deqReq_wires_2);
  INST_memReqQ_empty.dump_VCD(dt, backing.INST_memReqQ_empty);
  INST_memReqQ_enqP.dump_VCD(dt, backing.INST_memReqQ_enqP);
  INST_memReqQ_enqReq_ehrReg.dump_VCD(dt, backing.INST_memReqQ_enqReq_ehrReg);
  INST_memReqQ_enqReq_ignored_wires_0.dump_VCD(dt, backing.INST_memReqQ_enqReq_ignored_wires_0);
  INST_memReqQ_enqReq_ignored_wires_1.dump_VCD(dt, backing.INST_memReqQ_enqReq_ignored_wires_1);
  INST_memReqQ_enqReq_ignored_wires_2.dump_VCD(dt, backing.INST_memReqQ_enqReq_ignored_wires_2);
  INST_memReqQ_enqReq_virtual_reg_0.dump_VCD(dt, backing.INST_memReqQ_enqReq_virtual_reg_0);
  INST_memReqQ_enqReq_virtual_reg_1.dump_VCD(dt, backing.INST_memReqQ_enqReq_virtual_reg_1);
  INST_memReqQ_enqReq_virtual_reg_2.dump_VCD(dt, backing.INST_memReqQ_enqReq_virtual_reg_2);
  INST_memReqQ_enqReq_wires_0.dump_VCD(dt, backing.INST_memReqQ_enqReq_wires_0);
  INST_memReqQ_enqReq_wires_1.dump_VCD(dt, backing.INST_memReqQ_enqReq_wires_1);
  INST_memReqQ_enqReq_wires_2.dump_VCD(dt, backing.INST_memReqQ_enqReq_wires_2);
  INST_memReqQ_full.dump_VCD(dt, backing.INST_memReqQ_full);
  INST_memRespQ_clearReq_ehrReg.dump_VCD(dt, backing.INST_memRespQ_clearReq_ehrReg);
  INST_memRespQ_clearReq_ignored_wires_0.dump_VCD(dt, backing.INST_memRespQ_clearReq_ignored_wires_0);
  INST_memRespQ_clearReq_ignored_wires_1.dump_VCD(dt, backing.INST_memRespQ_clearReq_ignored_wires_1);
  INST_memRespQ_clearReq_virtual_reg_0.dump_VCD(dt, backing.INST_memRespQ_clearReq_virtual_reg_0);
  INST_memRespQ_clearReq_virtual_reg_1.dump_VCD(dt, backing.INST_memRespQ_clearReq_virtual_reg_1);
  INST_memRespQ_clearReq_wires_0.dump_VCD(dt, backing.INST_memRespQ_clearReq_wires_0);
  INST_memRespQ_clearReq_wires_1.dump_VCD(dt, backing.INST_memRespQ_clearReq_wires_1);
  INST_memRespQ_data_0.dump_VCD(dt, backing.INST_memRespQ_data_0);
  INST_memRespQ_data_1.dump_VCD(dt, backing.INST_memRespQ_data_1);
  INST_memRespQ_deqP.dump_VCD(dt, backing.INST_memRespQ_deqP);
  INST_memRespQ_deqReq_ehrReg.dump_VCD(dt, backing.INST_memRespQ_deqReq_ehrReg);
  INST_memRespQ_deqReq_ignored_wires_0.dump_VCD(dt, backing.INST_memRespQ_deqReq_ignored_wires_0);
  INST_memRespQ_deqReq_ignored_wires_1.dump_VCD(dt, backing.INST_memRespQ_deqReq_ignored_wires_1);
  INST_memRespQ_deqReq_ignored_wires_2.dump_VCD(dt, backing.INST_memRespQ_deqReq_ignored_wires_2);
  INST_memRespQ_deqReq_virtual_reg_0.dump_VCD(dt, backing.INST_memRespQ_deqReq_virtual_reg_0);
  INST_memRespQ_deqReq_virtual_reg_1.dump_VCD(dt, backing.INST_memRespQ_deqReq_virtual_reg_1);
  INST_memRespQ_deqReq_virtual_reg_2.dump_VCD(dt, backing.INST_memRespQ_deqReq_virtual_reg_2);
  INST_memRespQ_deqReq_wires_0.dump_VCD(dt, backing.INST_memRespQ_deqReq_wires_0);
  INST_memRespQ_deqReq_wires_1.dump_VCD(dt, backing.INST_memRespQ_deqReq_wires_1);
  INST_memRespQ_deqReq_wires_2.dump_VCD(dt, backing.INST_memRespQ_deqReq_wires_2);
  INST_memRespQ_empty.dump_VCD(dt, backing.INST_memRespQ_empty);
  INST_memRespQ_enqP.dump_VCD(dt, backing.INST_memRespQ_enqP);
  INST_memRespQ_enqReq_ehrReg.dump_VCD(dt, backing.INST_memRespQ_enqReq_ehrReg);
  INST_memRespQ_enqReq_ignored_wires_0.dump_VCD(dt, backing.INST_memRespQ_enqReq_ignored_wires_0);
  INST_memRespQ_enqReq_ignored_wires_1.dump_VCD(dt, backing.INST_memRespQ_enqReq_ignored_wires_1);
  INST_memRespQ_enqReq_ignored_wires_2.dump_VCD(dt, backing.INST_memRespQ_enqReq_ignored_wires_2);
  INST_memRespQ_enqReq_virtual_reg_0.dump_VCD(dt, backing.INST_memRespQ_enqReq_virtual_reg_0);
  INST_memRespQ_enqReq_virtual_reg_1.dump_VCD(dt, backing.INST_memRespQ_enqReq_virtual_reg_1);
  INST_memRespQ_enqReq_virtual_reg_2.dump_VCD(dt, backing.INST_memRespQ_enqReq_virtual_reg_2);
  INST_memRespQ_enqReq_wires_0.dump_VCD(dt, backing.INST_memRespQ_enqReq_wires_0);
  INST_memRespQ_enqReq_wires_1.dump_VCD(dt, backing.INST_memRespQ_enqReq_wires_1);
  INST_memRespQ_enqReq_wires_2.dump_VCD(dt, backing.INST_memRespQ_enqReq_wires_2);
  INST_memRespQ_full.dump_VCD(dt, backing.INST_memRespQ_full);
  INST_missCnt.dump_VCD(dt, backing.INST_missCnt);
  INST_missReq.dump_VCD(dt, backing.INST_missReq);
  INST_reqCnt.dump_VCD(dt, backing.INST_reqCnt);
  INST_status.dump_VCD(dt, backing.INST_status);
  INST_tagArray_0.dump_VCD(dt, backing.INST_tagArray_0);
  INST_targetLine.dump_VCD(dt, backing.INST_targetLine);
  INST_testflag.dump_VCD(dt, backing.INST_testflag);
}
