
uP_grp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002340  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080024d8  080024e0  000034e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080024d8  080024d8  000034e0  2**0
                  CONTENTS
  4 .ARM          00000000  080024d8  080024d8  000034e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080024d8  080024e0  000034e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080024d8  080024d8  000034d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080024dc  080024dc  000034dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000034e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000fc  20000000  080024e0  00004000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000fc  080024e0  000040fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000034e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001ff2  00000000  00000000  00003510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000535  00000000  00000000  00005502  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000200  00000000  00000000  00005a38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000017b  00000000  00000000  00005c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000ecd0  00000000  00000000  00005db3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001e74  00000000  00000000  00014a83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00054bf4  00000000  00000000  000168f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0006b4eb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000818  00000000  00000000  0006b530  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0006bd48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080024c0 	.word	0x080024c0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	080024c0 	.word	0x080024c0

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__aeabi_d2f>:
 8000974:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000978:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 800097c:	bf24      	itt	cs
 800097e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000982:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000986:	d90d      	bls.n	80009a4 <__aeabi_d2f+0x30>
 8000988:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800098c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000990:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000994:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000998:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800099c:	bf08      	it	eq
 800099e:	f020 0001 	biceq.w	r0, r0, #1
 80009a2:	4770      	bx	lr
 80009a4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009a8:	d121      	bne.n	80009ee <__aeabi_d2f+0x7a>
 80009aa:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009ae:	bfbc      	itt	lt
 80009b0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009b4:	4770      	bxlt	lr
 80009b6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009be:	f1c2 0218 	rsb	r2, r2, #24
 80009c2:	f1c2 0c20 	rsb	ip, r2, #32
 80009c6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ca:	fa20 f002 	lsr.w	r0, r0, r2
 80009ce:	bf18      	it	ne
 80009d0:	f040 0001 	orrne.w	r0, r0, #1
 80009d4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009dc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009e0:	ea40 000c 	orr.w	r0, r0, ip
 80009e4:	fa23 f302 	lsr.w	r3, r3, r2
 80009e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009ec:	e7cc      	b.n	8000988 <__aeabi_d2f+0x14>
 80009ee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009f2:	d107      	bne.n	8000a04 <__aeabi_d2f+0x90>
 80009f4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009f8:	bf1e      	ittt	ne
 80009fa:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80009fe:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a02:	4770      	bxne	lr
 8000a04:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a08:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop

08000a14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b083      	sub	sp, #12
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	db0b      	blt.n	8000a3e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a26:	79fb      	ldrb	r3, [r7, #7]
 8000a28:	f003 021f 	and.w	r2, r3, #31
 8000a2c:	4907      	ldr	r1, [pc, #28]	@ (8000a4c <__NVIC_EnableIRQ+0x38>)
 8000a2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a32:	095b      	lsrs	r3, r3, #5
 8000a34:	2001      	movs	r0, #1
 8000a36:	fa00 f202 	lsl.w	r2, r0, r2
 8000a3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000a3e:	bf00      	nop
 8000a40:	370c      	adds	r7, #12
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	e000e100 	.word	0xe000e100

08000a50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a50:	b480      	push	{r7}
 8000a52:	b083      	sub	sp, #12
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	4603      	mov	r3, r0
 8000a58:	6039      	str	r1, [r7, #0]
 8000a5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	db0a      	blt.n	8000a7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	b2da      	uxtb	r2, r3
 8000a68:	490c      	ldr	r1, [pc, #48]	@ (8000a9c <__NVIC_SetPriority+0x4c>)
 8000a6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a6e:	0112      	lsls	r2, r2, #4
 8000a70:	b2d2      	uxtb	r2, r2
 8000a72:	440b      	add	r3, r1
 8000a74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a78:	e00a      	b.n	8000a90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	b2da      	uxtb	r2, r3
 8000a7e:	4908      	ldr	r1, [pc, #32]	@ (8000aa0 <__NVIC_SetPriority+0x50>)
 8000a80:	79fb      	ldrb	r3, [r7, #7]
 8000a82:	f003 030f 	and.w	r3, r3, #15
 8000a86:	3b04      	subs	r3, #4
 8000a88:	0112      	lsls	r2, r2, #4
 8000a8a:	b2d2      	uxtb	r2, r2
 8000a8c:	440b      	add	r3, r1
 8000a8e:	761a      	strb	r2, [r3, #24]
}
 8000a90:	bf00      	nop
 8000a92:	370c      	adds	r7, #12
 8000a94:	46bd      	mov	sp, r7
 8000a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9a:	4770      	bx	lr
 8000a9c:	e000e100 	.word	0xe000e100
 8000aa0:	e000ed00 	.word	0xe000ed00

08000aa4 <SegUpdate>:
#define LEFT_F_SPEED	11000
#define RIGHT_F_SPEED	10000
uint8_t Seg1Value, Seg2Value;


void SegUpdate() {
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
	switch (Seg1Value) {
 8000aaa:	4b65      	ldr	r3, [pc, #404]	@ (8000c40 <SegUpdate+0x19c>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	2b09      	cmp	r3, #9
 8000ab0:	d83e      	bhi.n	8000b30 <SegUpdate+0x8c>
 8000ab2:	a201      	add	r2, pc, #4	@ (adr r2, 8000ab8 <SegUpdate+0x14>)
 8000ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ab8:	08000ae1 	.word	0x08000ae1
 8000abc:	08000ae9 	.word	0x08000ae9
 8000ac0:	08000af1 	.word	0x08000af1
 8000ac4:	08000af9 	.word	0x08000af9
 8000ac8:	08000b01 	.word	0x08000b01
 8000acc:	08000b09 	.word	0x08000b09
 8000ad0:	08000b11 	.word	0x08000b11
 8000ad4:	08000b19 	.word	0x08000b19
 8000ad8:	08000b21 	.word	0x08000b21
 8000adc:	08000b29 	.word	0x08000b29
	case 0:
		SegData.Seg[0] = 0b01111110;
 8000ae0:	4b58      	ldr	r3, [pc, #352]	@ (8000c44 <SegUpdate+0x1a0>)
 8000ae2:	227e      	movs	r2, #126	@ 0x7e
 8000ae4:	701a      	strb	r2, [r3, #0]
		break;
 8000ae6:	e027      	b.n	8000b38 <SegUpdate+0x94>
	case 1:
		SegData.Seg[0] = 0b01100000;
 8000ae8:	4b56      	ldr	r3, [pc, #344]	@ (8000c44 <SegUpdate+0x1a0>)
 8000aea:	2260      	movs	r2, #96	@ 0x60
 8000aec:	701a      	strb	r2, [r3, #0]
		break;
 8000aee:	e023      	b.n	8000b38 <SegUpdate+0x94>
	case 2:
		SegData.Seg[0] = 0b10110110;
 8000af0:	4b54      	ldr	r3, [pc, #336]	@ (8000c44 <SegUpdate+0x1a0>)
 8000af2:	22b6      	movs	r2, #182	@ 0xb6
 8000af4:	701a      	strb	r2, [r3, #0]
		break;
 8000af6:	e01f      	b.n	8000b38 <SegUpdate+0x94>
	case 3:
		SegData.Seg[0] = 0b11110100;
 8000af8:	4b52      	ldr	r3, [pc, #328]	@ (8000c44 <SegUpdate+0x1a0>)
 8000afa:	22f4      	movs	r2, #244	@ 0xf4
 8000afc:	701a      	strb	r2, [r3, #0]
		break;
 8000afe:	e01b      	b.n	8000b38 <SegUpdate+0x94>
	case 4:
		SegData.Seg[0] = 0b11101000;
 8000b00:	4b50      	ldr	r3, [pc, #320]	@ (8000c44 <SegUpdate+0x1a0>)
 8000b02:	22e8      	movs	r2, #232	@ 0xe8
 8000b04:	701a      	strb	r2, [r3, #0]
		break;
 8000b06:	e017      	b.n	8000b38 <SegUpdate+0x94>
	case 5:
		SegData.Seg[0] = 0b11011100;
 8000b08:	4b4e      	ldr	r3, [pc, #312]	@ (8000c44 <SegUpdate+0x1a0>)
 8000b0a:	22dc      	movs	r2, #220	@ 0xdc
 8000b0c:	701a      	strb	r2, [r3, #0]
		break;
 8000b0e:	e013      	b.n	8000b38 <SegUpdate+0x94>
	case 6:
		SegData.Seg[0] = 0b11011110;
 8000b10:	4b4c      	ldr	r3, [pc, #304]	@ (8000c44 <SegUpdate+0x1a0>)
 8000b12:	22de      	movs	r2, #222	@ 0xde
 8000b14:	701a      	strb	r2, [r3, #0]
		break;
 8000b16:	e00f      	b.n	8000b38 <SegUpdate+0x94>
	case 7:
		SegData.Seg[0] = 0b01110000;
 8000b18:	4b4a      	ldr	r3, [pc, #296]	@ (8000c44 <SegUpdate+0x1a0>)
 8000b1a:	2270      	movs	r2, #112	@ 0x70
 8000b1c:	701a      	strb	r2, [r3, #0]
		break;
 8000b1e:	e00b      	b.n	8000b38 <SegUpdate+0x94>
	case 8:
		SegData.Seg[0] = 0b11111110;
 8000b20:	4b48      	ldr	r3, [pc, #288]	@ (8000c44 <SegUpdate+0x1a0>)
 8000b22:	22fe      	movs	r2, #254	@ 0xfe
 8000b24:	701a      	strb	r2, [r3, #0]
		break;
 8000b26:	e007      	b.n	8000b38 <SegUpdate+0x94>
	case 9:
		SegData.Seg[0] = 0b11111100;
 8000b28:	4b46      	ldr	r3, [pc, #280]	@ (8000c44 <SegUpdate+0x1a0>)
 8000b2a:	22fc      	movs	r2, #252	@ 0xfc
 8000b2c:	701a      	strb	r2, [r3, #0]
		break;
 8000b2e:	e003      	b.n	8000b38 <SegUpdate+0x94>
	default:
		SegData.Seg[0] = 0b00000000;
 8000b30:	4b44      	ldr	r3, [pc, #272]	@ (8000c44 <SegUpdate+0x1a0>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	701a      	strb	r2, [r3, #0]
		break;
 8000b36:	bf00      	nop
	}

	switch (Seg2Value) {
 8000b38:	4b43      	ldr	r3, [pc, #268]	@ (8000c48 <SegUpdate+0x1a4>)
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	2b09      	cmp	r3, #9
 8000b3e:	d83f      	bhi.n	8000bc0 <SegUpdate+0x11c>
 8000b40:	a201      	add	r2, pc, #4	@ (adr r2, 8000b48 <SegUpdate+0xa4>)
 8000b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b46:	bf00      	nop
 8000b48:	08000b71 	.word	0x08000b71
 8000b4c:	08000b79 	.word	0x08000b79
 8000b50:	08000b81 	.word	0x08000b81
 8000b54:	08000b89 	.word	0x08000b89
 8000b58:	08000b91 	.word	0x08000b91
 8000b5c:	08000b99 	.word	0x08000b99
 8000b60:	08000ba1 	.word	0x08000ba1
 8000b64:	08000ba9 	.word	0x08000ba9
 8000b68:	08000bb1 	.word	0x08000bb1
 8000b6c:	08000bb9 	.word	0x08000bb9
	case 0:
		SegData.Seg[1] = 0b11101110;
 8000b70:	4b34      	ldr	r3, [pc, #208]	@ (8000c44 <SegUpdate+0x1a0>)
 8000b72:	22ee      	movs	r2, #238	@ 0xee
 8000b74:	705a      	strb	r2, [r3, #1]
		break;
 8000b76:	e027      	b.n	8000bc8 <SegUpdate+0x124>
	case 1:
		SegData.Seg[1] = 0b00101000;
 8000b78:	4b32      	ldr	r3, [pc, #200]	@ (8000c44 <SegUpdate+0x1a0>)
 8000b7a:	2228      	movs	r2, #40	@ 0x28
 8000b7c:	705a      	strb	r2, [r3, #1]
		break;
 8000b7e:	e023      	b.n	8000bc8 <SegUpdate+0x124>
	case 2:
		SegData.Seg[1] = 0b11011100;
 8000b80:	4b30      	ldr	r3, [pc, #192]	@ (8000c44 <SegUpdate+0x1a0>)
 8000b82:	22dc      	movs	r2, #220	@ 0xdc
 8000b84:	705a      	strb	r2, [r3, #1]
		break;
 8000b86:	e01f      	b.n	8000bc8 <SegUpdate+0x124>
	case 3:
		SegData.Seg[1] = 0b01111100;
 8000b88:	4b2e      	ldr	r3, [pc, #184]	@ (8000c44 <SegUpdate+0x1a0>)
 8000b8a:	227c      	movs	r2, #124	@ 0x7c
 8000b8c:	705a      	strb	r2, [r3, #1]
		break;
 8000b8e:	e01b      	b.n	8000bc8 <SegUpdate+0x124>
	case 4:
		SegData.Seg[1] = 0b00111010;
 8000b90:	4b2c      	ldr	r3, [pc, #176]	@ (8000c44 <SegUpdate+0x1a0>)
 8000b92:	223a      	movs	r2, #58	@ 0x3a
 8000b94:	705a      	strb	r2, [r3, #1]
		break;
 8000b96:	e017      	b.n	8000bc8 <SegUpdate+0x124>
	case 5:
		SegData.Seg[1] = 0b01110110;
 8000b98:	4b2a      	ldr	r3, [pc, #168]	@ (8000c44 <SegUpdate+0x1a0>)
 8000b9a:	2276      	movs	r2, #118	@ 0x76
 8000b9c:	705a      	strb	r2, [r3, #1]
		break;
 8000b9e:	e013      	b.n	8000bc8 <SegUpdate+0x124>
	case 6:
		SegData.Seg[1] = 0b11110110;
 8000ba0:	4b28      	ldr	r3, [pc, #160]	@ (8000c44 <SegUpdate+0x1a0>)
 8000ba2:	22f6      	movs	r2, #246	@ 0xf6
 8000ba4:	705a      	strb	r2, [r3, #1]
		break;
 8000ba6:	e00f      	b.n	8000bc8 <SegUpdate+0x124>
	case 7:
		SegData.Seg[1] = 0b00101100;
 8000ba8:	4b26      	ldr	r3, [pc, #152]	@ (8000c44 <SegUpdate+0x1a0>)
 8000baa:	222c      	movs	r2, #44	@ 0x2c
 8000bac:	705a      	strb	r2, [r3, #1]
		break;
 8000bae:	e00b      	b.n	8000bc8 <SegUpdate+0x124>
	case 8:
		SegData.Seg[1] = 0b11111110;
 8000bb0:	4b24      	ldr	r3, [pc, #144]	@ (8000c44 <SegUpdate+0x1a0>)
 8000bb2:	22fe      	movs	r2, #254	@ 0xfe
 8000bb4:	705a      	strb	r2, [r3, #1]
		break;
 8000bb6:	e007      	b.n	8000bc8 <SegUpdate+0x124>
	case 9:
		SegData.Seg[1] = 0b01111110;
 8000bb8:	4b22      	ldr	r3, [pc, #136]	@ (8000c44 <SegUpdate+0x1a0>)
 8000bba:	227e      	movs	r2, #126	@ 0x7e
 8000bbc:	705a      	strb	r2, [r3, #1]
		break;
 8000bbe:	e003      	b.n	8000bc8 <SegUpdate+0x124>
	default:
		SegData.Seg[1] = 0b00000000;
 8000bc0:	4b20      	ldr	r3, [pc, #128]	@ (8000c44 <SegUpdate+0x1a0>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	705a      	strb	r2, [r3, #1]
		break;
 8000bc6:	bf00      	nop
	}

	for (int i = 15; i >= 0; i--) {
 8000bc8:	230f      	movs	r3, #15
 8000bca:	607b      	str	r3, [r7, #4]
 8000bcc:	e024      	b.n	8000c18 <SegUpdate+0x174>
		uint16_t bit = (SegData.bit >> i) & 0x01;
 8000bce:	4b1d      	ldr	r3, [pc, #116]	@ (8000c44 <SegUpdate+0x1a0>)
 8000bd0:	881b      	ldrh	r3, [r3, #0]
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	fa42 f303 	asr.w	r3, r2, r3
 8000bda:	b29b      	uxth	r3, r3
 8000bdc:	f003 0301 	and.w	r3, r3, #1
 8000be0:	807b      	strh	r3, [r7, #2]
		if (bit) {
 8000be2:	887b      	ldrh	r3, [r7, #2]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d005      	beq.n	8000bf4 <SegUpdate+0x150>
			SRdata = 1;
 8000be8:	4a18      	ldr	r2, [pc, #96]	@ (8000c4c <SegUpdate+0x1a8>)
 8000bea:	7813      	ldrb	r3, [r2, #0]
 8000bec:	f043 0308 	orr.w	r3, r3, #8
 8000bf0:	7013      	strb	r3, [r2, #0]
 8000bf2:	e004      	b.n	8000bfe <SegUpdate+0x15a>
		} else {
			SRdata = 0;
 8000bf4:	4a15      	ldr	r2, [pc, #84]	@ (8000c4c <SegUpdate+0x1a8>)
 8000bf6:	7813      	ldrb	r3, [r2, #0]
 8000bf8:	f36f 03c3 	bfc	r3, #3, #1
 8000bfc:	7013      	strb	r3, [r2, #0]
		}
		SRclock = 1;
 8000bfe:	4a13      	ldr	r2, [pc, #76]	@ (8000c4c <SegUpdate+0x1a8>)
 8000c00:	7813      	ldrb	r3, [r2, #0]
 8000c02:	f043 0320 	orr.w	r3, r3, #32
 8000c06:	7013      	strb	r3, [r2, #0]
//			Delay_ms(2);
		SRclock = 0;
 8000c08:	4a10      	ldr	r2, [pc, #64]	@ (8000c4c <SegUpdate+0x1a8>)
 8000c0a:	7813      	ldrb	r3, [r2, #0]
 8000c0c:	f36f 1345 	bfc	r3, #5, #1
 8000c10:	7013      	strb	r3, [r2, #0]
	for (int i = 15; i >= 0; i--) {
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	3b01      	subs	r3, #1
 8000c16:	607b      	str	r3, [r7, #4]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	dad7      	bge.n	8000bce <SegUpdate+0x12a>
	}
	SRlatch = 1;
 8000c1e:	4a0b      	ldr	r2, [pc, #44]	@ (8000c4c <SegUpdate+0x1a8>)
 8000c20:	7813      	ldrb	r3, [r2, #0]
 8000c22:	f043 0310 	orr.w	r3, r3, #16
 8000c26:	7013      	strb	r3, [r2, #0]
//		Delay_ms(2);
	SRlatch = 0;
 8000c28:	4a08      	ldr	r2, [pc, #32]	@ (8000c4c <SegUpdate+0x1a8>)
 8000c2a:	7813      	ldrb	r3, [r2, #0]
 8000c2c:	f36f 1304 	bfc	r3, #4, #1
 8000c30:	7013      	strb	r3, [r2, #0]
}
 8000c32:	bf00      	nop
 8000c34:	370c      	adds	r7, #12
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	2000001e 	.word	0x2000001e
 8000c44:	2000001c 	.word	0x2000001c
 8000c48:	2000001f 	.word	0x2000001f
 8000c4c:	40020414 	.word	0x40020414

08000c50 <Motor>:

void Motor(uint8_t number, int pwm){
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	4603      	mov	r3, r0
 8000c58:	6039      	str	r1, [r7, #0]
 8000c5a:	71fb      	strb	r3, [r7, #7]
	switch(number){
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d021      	beq.n	8000ca6 <Motor+0x56>
 8000c62:	2b01      	cmp	r3, #1
 8000c64:	d13f      	bne.n	8000ce6 <Motor+0x96>
	case RIGHT_MOTOR:
		if (pwm >= 0) {
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	db0a      	blt.n	8000c82 <Motor+0x32>
			M_IN1 = 1;
 8000c6c:	4a21      	ldr	r2, [pc, #132]	@ (8000cf4 <Motor+0xa4>)
 8000c6e:	7853      	ldrb	r3, [r2, #1]
 8000c70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c74:	7053      	strb	r3, [r2, #1]
			M_IN2 = 0;
 8000c76:	4a20      	ldr	r2, [pc, #128]	@ (8000cf8 <Motor+0xa8>)
 8000c78:	7853      	ldrb	r3, [r2, #1]
 8000c7a:	f36f 0300 	bfc	r3, #0, #1
 8000c7e:	7053      	strb	r3, [r2, #1]
 8000c80:	e009      	b.n	8000c96 <Motor+0x46>
		} else {
			M_IN1 = 0;
 8000c82:	4a1c      	ldr	r2, [pc, #112]	@ (8000cf4 <Motor+0xa4>)
 8000c84:	7853      	ldrb	r3, [r2, #1]
 8000c86:	f36f 13c7 	bfc	r3, #7, #1
 8000c8a:	7053      	strb	r3, [r2, #1]
			M_IN2 = 1;
 8000c8c:	4a1a      	ldr	r2, [pc, #104]	@ (8000cf8 <Motor+0xa8>)
 8000c8e:	7853      	ldrb	r3, [r2, #1]
 8000c90:	f043 0301 	orr.w	r3, r3, #1
 8000c94:	7053      	strb	r3, [r2, #1]
		}
		M_PWM12 = abs(pwm);
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000c9c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000ca0:	4b16      	ldr	r3, [pc, #88]	@ (8000cfc <Motor+0xac>)
 8000ca2:	63da      	str	r2, [r3, #60]	@ 0x3c
		break;
 8000ca4:	e01f      	b.n	8000ce6 <Motor+0x96>

	case LEFT_MOTOR:
		if (pwm >= 0) {
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	db0a      	blt.n	8000cc2 <Motor+0x72>
			M_IN3 = 0;
 8000cac:	4a12      	ldr	r2, [pc, #72]	@ (8000cf8 <Motor+0xa8>)
 8000cae:	7853      	ldrb	r3, [r2, #1]
 8000cb0:	f36f 0341 	bfc	r3, #1, #1
 8000cb4:	7053      	strb	r3, [r2, #1]
			M_IN4 = 1;
 8000cb6:	4a0f      	ldr	r2, [pc, #60]	@ (8000cf4 <Motor+0xa4>)
 8000cb8:	7853      	ldrb	r3, [r2, #1]
 8000cba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000cbe:	7053      	strb	r3, [r2, #1]
 8000cc0:	e009      	b.n	8000cd6 <Motor+0x86>
		} else {
			M_IN3 = 1;
 8000cc2:	4a0d      	ldr	r2, [pc, #52]	@ (8000cf8 <Motor+0xa8>)
 8000cc4:	7853      	ldrb	r3, [r2, #1]
 8000cc6:	f043 0302 	orr.w	r3, r3, #2
 8000cca:	7053      	strb	r3, [r2, #1]
			M_IN4 = 0;
 8000ccc:	4a09      	ldr	r2, [pc, #36]	@ (8000cf4 <Motor+0xa4>)
 8000cce:	7853      	ldrb	r3, [r2, #1]
 8000cd0:	f36f 1386 	bfc	r3, #6, #1
 8000cd4:	7053      	strb	r3, [r2, #1]
		}
		M_PWM34 = abs(pwm);
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000cdc:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000ce0:	4b06      	ldr	r3, [pc, #24]	@ (8000cfc <Motor+0xac>)
 8000ce2:	641a      	str	r2, [r3, #64]	@ 0x40
		break;
 8000ce4:	bf00      	nop
	}
}
 8000ce6:	bf00      	nop
 8000ce8:	370c      	adds	r7, #12
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop
 8000cf4:	40020414 	.word	0x40020414
 8000cf8:	40020014 	.word	0x40020014
 8000cfc:	40010000 	.word	0x40010000

08000d00 <SysClockConfig>:
#define PLL_N 168
#define PLL_P 0 // PLLP = 2


void SysClockConfig(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
	/* 1) Enable the HSE and wait for confirmation*/
	RCC->CR |= RCC_CR_HSEON;
 8000d04:	4b28      	ldr	r3, [pc, #160]	@ (8000da8 <SysClockConfig+0xa8>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a27      	ldr	r2, [pc, #156]	@ (8000da8 <SysClockConfig+0xa8>)
 8000d0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d0e:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_HSERDY));
 8000d10:	bf00      	nop
 8000d12:	4b25      	ldr	r3, [pc, #148]	@ (8000da8 <SysClockConfig+0xa8>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d0f9      	beq.n	8000d12 <SysClockConfig+0x12>

	/* 2) Set POWER ENABLE CLOCK(POWEREN)  and VOLTAGE REGULATOR(VOS)*/
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000d1e:	4b22      	ldr	r3, [pc, #136]	@ (8000da8 <SysClockConfig+0xa8>)
 8000d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d22:	4a21      	ldr	r2, [pc, #132]	@ (8000da8 <SysClockConfig+0xa8>)
 8000d24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d28:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR->CR |= PWR_CR_VOS;
 8000d2a:	4b20      	ldr	r3, [pc, #128]	@ (8000dac <SysClockConfig+0xac>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4a1f      	ldr	r2, [pc, #124]	@ (8000dac <SysClockConfig+0xac>)
 8000d30:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000d34:	6013      	str	r3, [r2, #0]

	/*3) Configure the FLASH PREFETCH and the LATENCY Related Settings*/
	FLASH->ACR |= FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_PRFTEN |FLASH_ACR_LATENCY_2WS;
 8000d36:	4b1e      	ldr	r3, [pc, #120]	@ (8000db0 <SysClockConfig+0xb0>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	4a1d      	ldr	r2, [pc, #116]	@ (8000db0 <SysClockConfig+0xb0>)
 8000d3c:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000d40:	f043 0302 	orr.w	r3, r3, #2
 8000d44:	6013      	str	r3, [r2, #0]

	/*4) Configure the PRESCALARS HCLK, PCLK1, PCLK2*/
	// AHB PR
	RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000d46:	4b18      	ldr	r3, [pc, #96]	@ (8000da8 <SysClockConfig+0xa8>)
 8000d48:	4a17      	ldr	r2, [pc, #92]	@ (8000da8 <SysClockConfig+0xa8>)
 8000d4a:	689b      	ldr	r3, [r3, #8]
 8000d4c:	6093      	str	r3, [r2, #8]

	// APB1 PR
	RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 8000d4e:	4b16      	ldr	r3, [pc, #88]	@ (8000da8 <SysClockConfig+0xa8>)
 8000d50:	689b      	ldr	r3, [r3, #8]
 8000d52:	4a15      	ldr	r2, [pc, #84]	@ (8000da8 <SysClockConfig+0xa8>)
 8000d54:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d58:	6093      	str	r3, [r2, #8]

	//APB2 PR
	RCC->CFGR |=RCC_CFGR_PPRE2_DIV1;
 8000d5a:	4b13      	ldr	r3, [pc, #76]	@ (8000da8 <SysClockConfig+0xa8>)
 8000d5c:	4a12      	ldr	r2, [pc, #72]	@ (8000da8 <SysClockConfig+0xa8>)
 8000d5e:	689b      	ldr	r3, [r3, #8]
 8000d60:	6093      	str	r3, [r2, #8]

	/*5) Configure the MAIN PLL*/
	RCC->PLLCFGR = (PLL_M <<0) | (PLL_N << 6) | (PLL_P <<16) | (RCC_PLLCFGR_PLLSRC_HSE);
 8000d62:	4b11      	ldr	r3, [pc, #68]	@ (8000da8 <SysClockConfig+0xa8>)
 8000d64:	4a13      	ldr	r2, [pc, #76]	@ (8000db4 <SysClockConfig+0xb4>)
 8000d66:	605a      	str	r2, [r3, #4]

	/*6) Enable the PLL and wait for it to become ready*/
	RCC->CR |= RCC_CR_PLLON;
 8000d68:	4b0f      	ldr	r3, [pc, #60]	@ (8000da8 <SysClockConfig+0xa8>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a0e      	ldr	r2, [pc, #56]	@ (8000da8 <SysClockConfig+0xa8>)
 8000d6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000d72:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY));
 8000d74:	bf00      	nop
 8000d76:	4b0c      	ldr	r3, [pc, #48]	@ (8000da8 <SysClockConfig+0xa8>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d0f9      	beq.n	8000d76 <SysClockConfig+0x76>

	/*7) Select the Clock Source and wait for it to be set*/
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000d82:	4b09      	ldr	r3, [pc, #36]	@ (8000da8 <SysClockConfig+0xa8>)
 8000d84:	689b      	ldr	r3, [r3, #8]
 8000d86:	4a08      	ldr	r2, [pc, #32]	@ (8000da8 <SysClockConfig+0xa8>)
 8000d88:	f043 0302 	orr.w	r3, r3, #2
 8000d8c:	6093      	str	r3, [r2, #8]
//	while(!(RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
	while((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
 8000d8e:	bf00      	nop
 8000d90:	4b05      	ldr	r3, [pc, #20]	@ (8000da8 <SysClockConfig+0xa8>)
 8000d92:	689b      	ldr	r3, [r3, #8]
 8000d94:	f003 030c 	and.w	r3, r3, #12
 8000d98:	2b08      	cmp	r3, #8
 8000d9a:	d1f9      	bne.n	8000d90 <SysClockConfig+0x90>

}
 8000d9c:	bf00      	nop
 8000d9e:	bf00      	nop
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr
 8000da8:	40023800 	.word	0x40023800
 8000dac:	40007000 	.word	0x40007000
 8000db0:	40023c00 	.word	0x40023c00
 8000db4:	00402a19 	.word	0x00402a19

08000db8 <I2C1_Config>:
void I2C1_Write(uint8_t data);
void I2C1_Address(uint8_t Address);
void I2C1_Stop(void);
void I2C1_Read(uint8_t Address, uint8_t *buffer, uint8_t size);

void I2C1_Config(void) {
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0

	/* 1. Enable the I2C CLOCK and GPIO CLOCK */
	RCC->APB1ENR |= (1 << 21); // ENABLE I2C1 Clock
 8000dbc:	4b26      	ldr	r3, [pc, #152]	@ (8000e58 <I2C1_Config+0xa0>)
 8000dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc0:	4a25      	ldr	r2, [pc, #148]	@ (8000e58 <I2C1_Config+0xa0>)
 8000dc2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000dc6:	6413      	str	r3, [r2, #64]	@ 0x40
	RCC->AHB1ENR |= (1 << 1); // ENABLE GPIOB Clock (SCL: PB6 SDA: PB7)
 8000dc8:	4b23      	ldr	r3, [pc, #140]	@ (8000e58 <I2C1_Config+0xa0>)
 8000dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dcc:	4a22      	ldr	r2, [pc, #136]	@ (8000e58 <I2C1_Config+0xa0>)
 8000dce:	f043 0302 	orr.w	r3, r3, #2
 8000dd2:	6313      	str	r3, [r2, #48]	@ 0x30

	/* 2. Configure the I2C PINs for ALternate Functions */
	GPIOB->MODER |= (2 << 12) | (2 << 14);// Alternate Function of PB6 & PB7 in MODER Register
 8000dd4:	4b21      	ldr	r3, [pc, #132]	@ (8000e5c <I2C1_Config+0xa4>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a20      	ldr	r2, [pc, #128]	@ (8000e5c <I2C1_Config+0xa4>)
 8000dda:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 8000dde:	6013      	str	r3, [r2, #0]
	GPIOB->OTYPER |= (1 << 6) | (1 << 7);	//Open Drain Output of PB6 & PB7
 8000de0:	4b1e      	ldr	r3, [pc, #120]	@ (8000e5c <I2C1_Config+0xa4>)
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	4a1d      	ldr	r2, [pc, #116]	@ (8000e5c <I2C1_Config+0xa4>)
 8000de6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8000dea:	6053      	str	r3, [r2, #4]
	GPIOB->OSPEEDR |= (3 << 12) | (3 << 14);//High SPEED for the Pins PB6 & PB7
 8000dec:	4b1b      	ldr	r3, [pc, #108]	@ (8000e5c <I2C1_Config+0xa4>)
 8000dee:	689b      	ldr	r3, [r3, #8]
 8000df0:	4a1a      	ldr	r2, [pc, #104]	@ (8000e5c <I2C1_Config+0xa4>)
 8000df2:	f443 4370 	orr.w	r3, r3, #61440	@ 0xf000
 8000df6:	6093      	str	r3, [r2, #8]
	GPIOB->PUPDR |= (1 << 12) | (1 << 14);//Pull-up for both the Pins PB6 & PB7
 8000df8:	4b18      	ldr	r3, [pc, #96]	@ (8000e5c <I2C1_Config+0xa4>)
 8000dfa:	68db      	ldr	r3, [r3, #12]
 8000dfc:	4a17      	ldr	r2, [pc, #92]	@ (8000e5c <I2C1_Config+0xa4>)
 8000dfe:	f443 43a0 	orr.w	r3, r3, #20480	@ 0x5000
 8000e02:	60d3      	str	r3, [r2, #12]
	GPIOB->AFR[0] |= (4 << 24) | (4 << 28);	//Configure the Alternate Function in AFR Register
 8000e04:	4b15      	ldr	r3, [pc, #84]	@ (8000e5c <I2C1_Config+0xa4>)
 8000e06:	6a1b      	ldr	r3, [r3, #32]
 8000e08:	4a14      	ldr	r2, [pc, #80]	@ (8000e5c <I2C1_Config+0xa4>)
 8000e0a:	f043 4388 	orr.w	r3, r3, #1140850688	@ 0x44000000
 8000e0e:	6213      	str	r3, [r2, #32]

	/* 3. Reset the I2C */
	I2C1->CR1 |= (1 << 15);
 8000e10:	4b13      	ldr	r3, [pc, #76]	@ (8000e60 <I2C1_Config+0xa8>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a12      	ldr	r2, [pc, #72]	@ (8000e60 <I2C1_Config+0xa8>)
 8000e16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000e1a:	6013      	str	r3, [r2, #0]
	I2C1->CR1 &= ~(1 << 15);
 8000e1c:	4b10      	ldr	r3, [pc, #64]	@ (8000e60 <I2C1_Config+0xa8>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a0f      	ldr	r2, [pc, #60]	@ (8000e60 <I2C1_Config+0xa8>)
 8000e22:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000e26:	6013      	str	r3, [r2, #0]

	/* 4. Program the peripheral input clock in I2C_CR2 Register in order to generate correct timings */
	I2C1->CR2 |= (42 << 0); // PCLK1 FREQUENCY in MHz
 8000e28:	4b0d      	ldr	r3, [pc, #52]	@ (8000e60 <I2C1_Config+0xa8>)
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	4a0c      	ldr	r2, [pc, #48]	@ (8000e60 <I2C1_Config+0xa8>)
 8000e2e:	f043 032a 	orr.w	r3, r3, #42	@ 0x2a
 8000e32:	6053      	str	r3, [r2, #4]

	/* 5. Configure the clock control registers */
	I2C1->CCR = 210 << 0;
 8000e34:	4b0a      	ldr	r3, [pc, #40]	@ (8000e60 <I2C1_Config+0xa8>)
 8000e36:	22d2      	movs	r2, #210	@ 0xd2
 8000e38:	61da      	str	r2, [r3, #28]

	/* 6. Configure the rise time register */
	I2C1->TRISE = 43;
 8000e3a:	4b09      	ldr	r3, [pc, #36]	@ (8000e60 <I2C1_Config+0xa8>)
 8000e3c:	222b      	movs	r2, #43	@ 0x2b
 8000e3e:	621a      	str	r2, [r3, #32]

	/* 7. Program the I2C_CR1 register to enable the peripheral */
	I2C1->CR1 |= (1 << 0); // Enable I2C
 8000e40:	4b07      	ldr	r3, [pc, #28]	@ (8000e60 <I2C1_Config+0xa8>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a06      	ldr	r2, [pc, #24]	@ (8000e60 <I2C1_Config+0xa8>)
 8000e46:	f043 0301 	orr.w	r3, r3, #1
 8000e4a:	6013      	str	r3, [r2, #0]
}
 8000e4c:	bf00      	nop
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	40023800 	.word	0x40023800
 8000e5c:	40020400 	.word	0x40020400
 8000e60:	40005400 	.word	0x40005400

08000e64 <I2C1_Start>:

void I2C1_Start(void) {
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
	/* 1. Enable the ACK */
	I2C1->CR1 |= (1 << 10);  // Enable the ACK
 8000e68:	4b0c      	ldr	r3, [pc, #48]	@ (8000e9c <I2C1_Start+0x38>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a0b      	ldr	r2, [pc, #44]	@ (8000e9c <I2C1_Start+0x38>)
 8000e6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e72:	6013      	str	r3, [r2, #0]

	/* 2. Send the START condition */
	I2C1->CR1 |= (1 << 8);  // Generate START
 8000e74:	4b09      	ldr	r3, [pc, #36]	@ (8000e9c <I2C1_Start+0x38>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a08      	ldr	r2, [pc, #32]	@ (8000e9c <I2C1_Start+0x38>)
 8000e7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e7e:	6013      	str	r3, [r2, #0]

	/* 3. Wait for the SB ( Bit 0 in SR1) to set means the start condition is generated */
	while (!(I2C1->SR1 & (1 << 0)))
 8000e80:	bf00      	nop
 8000e82:	4b06      	ldr	r3, [pc, #24]	@ (8000e9c <I2C1_Start+0x38>)
 8000e84:	695b      	ldr	r3, [r3, #20]
 8000e86:	f003 0301 	and.w	r3, r3, #1
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d0f9      	beq.n	8000e82 <I2C1_Start+0x1e>
		;
}
 8000e8e:	bf00      	nop
 8000e90:	bf00      	nop
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	40005400 	.word	0x40005400

08000ea0 <I2C1_Write>:

void I2C1_Write(uint8_t data) {
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	71fb      	strb	r3, [r7, #7]
	/* 1. Wait for the TXE (bit 7 in SR1) to set. This indicates that the DR is empty */
	while (!(I2C1->SR1 & (1 << 7)))
 8000eaa:	bf00      	nop
 8000eac:	4b0b      	ldr	r3, [pc, #44]	@ (8000edc <I2C1_Write+0x3c>)
 8000eae:	695b      	ldr	r3, [r3, #20]
 8000eb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d0f9      	beq.n	8000eac <I2C1_Write+0xc>
		;
	/* 2. Send the DATA to the DR Register */
	I2C1->DR = data;
 8000eb8:	4a08      	ldr	r2, [pc, #32]	@ (8000edc <I2C1_Write+0x3c>)
 8000eba:	79fb      	ldrb	r3, [r7, #7]
 8000ebc:	6113      	str	r3, [r2, #16]
	/* 3. Wait for the BTF (bit 2 in SR1) to set. This indicates the end of LAST DATA transmission */
	while (!(I2C1->SR1 & (1 << 2)))
 8000ebe:	bf00      	nop
 8000ec0:	4b06      	ldr	r3, [pc, #24]	@ (8000edc <I2C1_Write+0x3c>)
 8000ec2:	695b      	ldr	r3, [r3, #20]
 8000ec4:	f003 0304 	and.w	r3, r3, #4
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d0f9      	beq.n	8000ec0 <I2C1_Write+0x20>
		;
}
 8000ecc:	bf00      	nop
 8000ece:	bf00      	nop
 8000ed0:	370c      	adds	r7, #12
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	40005400 	.word	0x40005400

08000ee0 <I2C1_Address>:

void I2C1_Address(uint8_t Address) {
 8000ee0:	b480      	push	{r7}
 8000ee2:	b085      	sub	sp, #20
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	71fb      	strb	r3, [r7, #7]
	/* 1. Send the Slave Address to the DR Register */
	I2C1->DR = Address;
 8000eea:	4a0c      	ldr	r2, [pc, #48]	@ (8000f1c <I2C1_Address+0x3c>)
 8000eec:	79fb      	ldrb	r3, [r7, #7]
 8000eee:	6113      	str	r3, [r2, #16]
	/* 2. Wait for the ADDR (bit 1 in SR1) to set. This indicates the end of address transmission */
	while (!(I2C1->SR1 & (1 << 1)));
 8000ef0:	bf00      	nop
 8000ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8000f1c <I2C1_Address+0x3c>)
 8000ef4:	695b      	ldr	r3, [r3, #20]
 8000ef6:	f003 0302 	and.w	r3, r3, #2
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d0f9      	beq.n	8000ef2 <I2C1_Address+0x12>
	/* 3. clear the ADDR by reading the SR1 and SR2 */
	uint8_t temp = I2C1->SR1 | I2C1->SR2;
 8000efe:	4b07      	ldr	r3, [pc, #28]	@ (8000f1c <I2C1_Address+0x3c>)
 8000f00:	695b      	ldr	r3, [r3, #20]
 8000f02:	b2da      	uxtb	r2, r3
 8000f04:	4b05      	ldr	r3, [pc, #20]	@ (8000f1c <I2C1_Address+0x3c>)
 8000f06:	699b      	ldr	r3, [r3, #24]
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	73fb      	strb	r3, [r7, #15]
}
 8000f0e:	bf00      	nop
 8000f10:	3714      	adds	r7, #20
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	40005400 	.word	0x40005400

08000f20 <I2C1_Stop>:

void I2C1_Stop(void) {
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
	I2C1->CR1 |= (1 << 9); // Stop I2C
 8000f24:	4b05      	ldr	r3, [pc, #20]	@ (8000f3c <I2C1_Stop+0x1c>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a04      	ldr	r2, [pc, #16]	@ (8000f3c <I2C1_Stop+0x1c>)
 8000f2a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f2e:	6013      	str	r3, [r2, #0]
}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	40005400 	.word	0x40005400

08000f40 <I2C1_Read>:

void I2C1_Read(uint8_t Address, uint8_t *buffer, uint8_t size) {
 8000f40:	b480      	push	{r7}
 8000f42:	b085      	sub	sp, #20
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	6039      	str	r1, [r7, #0]
 8000f4a:	71fb      	strb	r3, [r7, #7]
 8000f4c:	4613      	mov	r3, r2
 8000f4e:	71bb      	strb	r3, [r7, #6]
	 f) To generate the nonacknowledge pulse after the last received data byte, the ACK bit must be cleared just after reading the
	 second last data byte (after second last RxNE event)
	 g) In order to generate the Stop/Restart condition, software must set the STOP/START bit
	 after reading the second last data byte (after the second last RxNE event)
	 */
	int remaining = size;
 8000f50:	79bb      	ldrb	r3, [r7, #6]
 8000f52:	60fb      	str	r3, [r7, #12]

	/**** STEP 1 ****/
	if (size == 1) {
 8000f54:	79bb      	ldrb	r3, [r7, #6]
 8000f56:	2b01      	cmp	r3, #1
 8000f58:	d12f      	bne.n	8000fba <I2C1_Read+0x7a>
		/**** STEP 1-a ****/
		I2C1->DR = Address;  //  send the address
 8000f5a:	4a4b      	ldr	r2, [pc, #300]	@ (8001088 <I2C1_Read+0x148>)
 8000f5c:	79fb      	ldrb	r3, [r7, #7]
 8000f5e:	6113      	str	r3, [r2, #16]
		while (!(I2C1->SR1 & (1 << 1)))
 8000f60:	bf00      	nop
 8000f62:	4b49      	ldr	r3, [pc, #292]	@ (8001088 <I2C1_Read+0x148>)
 8000f64:	695b      	ldr	r3, [r3, #20]
 8000f66:	f003 0302 	and.w	r3, r3, #2
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d0f9      	beq.n	8000f62 <I2C1_Read+0x22>
			;  // wait for ADDR bit to set

		/**** STEP 1-b ****/
		I2C1->CR1 &= ~(1 << 10);  // clear the ACK bit
 8000f6e:	4b46      	ldr	r3, [pc, #280]	@ (8001088 <I2C1_Read+0x148>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4a45      	ldr	r2, [pc, #276]	@ (8001088 <I2C1_Read+0x148>)
 8000f74:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000f78:	6013      	str	r3, [r2, #0]
		uint8_t temp = I2C1->SR1 | I2C1->SR2; // read SR1 and SR2 to clear the ADDR bit.... EV6 condition
 8000f7a:	4b43      	ldr	r3, [pc, #268]	@ (8001088 <I2C1_Read+0x148>)
 8000f7c:	695b      	ldr	r3, [r3, #20]
 8000f7e:	b2da      	uxtb	r2, r3
 8000f80:	4b41      	ldr	r3, [pc, #260]	@ (8001088 <I2C1_Read+0x148>)
 8000f82:	699b      	ldr	r3, [r3, #24]
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	4313      	orrs	r3, r2
 8000f88:	72bb      	strb	r3, [r7, #10]
		I2C1->CR1 |= (1 << 9);  // Stop I2C
 8000f8a:	4b3f      	ldr	r3, [pc, #252]	@ (8001088 <I2C1_Read+0x148>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4a3e      	ldr	r2, [pc, #248]	@ (8001088 <I2C1_Read+0x148>)
 8000f90:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f94:	6013      	str	r3, [r2, #0]

		/**** STEP 1-c ****/
		while (!(I2C1->SR1 & (1 << 6)))
 8000f96:	bf00      	nop
 8000f98:	4b3b      	ldr	r3, [pc, #236]	@ (8001088 <I2C1_Read+0x148>)
 8000f9a:	695b      	ldr	r3, [r3, #20]
 8000f9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d0f9      	beq.n	8000f98 <I2C1_Read+0x58>
			;  // wait for RxNE to set

		/**** STEP 1-d ****/
		buffer[size - remaining] = I2C1->DR; // Read the data from the DATA REGISTER
 8000fa4:	4b38      	ldr	r3, [pc, #224]	@ (8001088 <I2C1_Read+0x148>)
 8000fa6:	6919      	ldr	r1, [r3, #16]
 8000fa8:	79ba      	ldrb	r2, [r7, #6]
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	461a      	mov	r2, r3
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	4413      	add	r3, r2
 8000fb4:	b2ca      	uxtb	r2, r1
 8000fb6:	701a      	strb	r2, [r3, #0]
		while (!(I2C1->SR1 & (1 << 6)))
			;  // wait for RxNE to set
		buffer[size - remaining] = I2C1->DR;  // copy the data into the buffer
	}

}
 8000fb8:	e060      	b.n	800107c <I2C1_Read+0x13c>
		I2C1->DR = Address;  //  send the address
 8000fba:	4a33      	ldr	r2, [pc, #204]	@ (8001088 <I2C1_Read+0x148>)
 8000fbc:	79fb      	ldrb	r3, [r7, #7]
 8000fbe:	6113      	str	r3, [r2, #16]
		while (!(I2C1->SR1 & (1 << 1)))
 8000fc0:	bf00      	nop
 8000fc2:	4b31      	ldr	r3, [pc, #196]	@ (8001088 <I2C1_Read+0x148>)
 8000fc4:	695b      	ldr	r3, [r3, #20]
 8000fc6:	f003 0302 	and.w	r3, r3, #2
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d0f9      	beq.n	8000fc2 <I2C1_Read+0x82>
		uint8_t temp = I2C1->SR1 | I2C1->SR2; // read SR1 and SR2 to clear the ADDR bit
 8000fce:	4b2e      	ldr	r3, [pc, #184]	@ (8001088 <I2C1_Read+0x148>)
 8000fd0:	695b      	ldr	r3, [r3, #20]
 8000fd2:	b2da      	uxtb	r2, r3
 8000fd4:	4b2c      	ldr	r3, [pc, #176]	@ (8001088 <I2C1_Read+0x148>)
 8000fd6:	699b      	ldr	r3, [r3, #24]
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	72fb      	strb	r3, [r7, #11]
		while (remaining > 2) {
 8000fde:	e019      	b.n	8001014 <I2C1_Read+0xd4>
			while (!(I2C1->SR1 & (1 << 6)))
 8000fe0:	bf00      	nop
 8000fe2:	4b29      	ldr	r3, [pc, #164]	@ (8001088 <I2C1_Read+0x148>)
 8000fe4:	695b      	ldr	r3, [r3, #20]
 8000fe6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d0f9      	beq.n	8000fe2 <I2C1_Read+0xa2>
			buffer[size - remaining] = I2C1->DR; // copy the data into the buffer
 8000fee:	4b26      	ldr	r3, [pc, #152]	@ (8001088 <I2C1_Read+0x148>)
 8000ff0:	6919      	ldr	r1, [r3, #16]
 8000ff2:	79ba      	ldrb	r2, [r7, #6]
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	1ad3      	subs	r3, r2, r3
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	4413      	add	r3, r2
 8000ffe:	b2ca      	uxtb	r2, r1
 8001000:	701a      	strb	r2, [r3, #0]
			I2C1->CR1 |= 1 << 10; // Set the ACK bit to Acknowledge the data received
 8001002:	4b21      	ldr	r3, [pc, #132]	@ (8001088 <I2C1_Read+0x148>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4a20      	ldr	r2, [pc, #128]	@ (8001088 <I2C1_Read+0x148>)
 8001008:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800100c:	6013      	str	r3, [r2, #0]
			remaining--;
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	3b01      	subs	r3, #1
 8001012:	60fb      	str	r3, [r7, #12]
		while (remaining > 2) {
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	2b02      	cmp	r3, #2
 8001018:	dce2      	bgt.n	8000fe0 <I2C1_Read+0xa0>
		while (!(I2C1->SR1 & (1 << 6)))
 800101a:	bf00      	nop
 800101c:	4b1a      	ldr	r3, [pc, #104]	@ (8001088 <I2C1_Read+0x148>)
 800101e:	695b      	ldr	r3, [r3, #20]
 8001020:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001024:	2b00      	cmp	r3, #0
 8001026:	d0f9      	beq.n	800101c <I2C1_Read+0xdc>
		buffer[size - remaining] = I2C1->DR;
 8001028:	4b17      	ldr	r3, [pc, #92]	@ (8001088 <I2C1_Read+0x148>)
 800102a:	6919      	ldr	r1, [r3, #16]
 800102c:	79ba      	ldrb	r2, [r7, #6]
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	461a      	mov	r2, r3
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	4413      	add	r3, r2
 8001038:	b2ca      	uxtb	r2, r1
 800103a:	701a      	strb	r2, [r3, #0]
		I2C1->CR1 &= ~(1 << 10);  // clear the ACK bit
 800103c:	4b12      	ldr	r3, [pc, #72]	@ (8001088 <I2C1_Read+0x148>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a11      	ldr	r2, [pc, #68]	@ (8001088 <I2C1_Read+0x148>)
 8001042:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001046:	6013      	str	r3, [r2, #0]
		I2C1->CR1 |= (1 << 9);  // Stop I2C
 8001048:	4b0f      	ldr	r3, [pc, #60]	@ (8001088 <I2C1_Read+0x148>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a0e      	ldr	r2, [pc, #56]	@ (8001088 <I2C1_Read+0x148>)
 800104e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001052:	6013      	str	r3, [r2, #0]
		remaining--;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	3b01      	subs	r3, #1
 8001058:	60fb      	str	r3, [r7, #12]
		while (!(I2C1->SR1 & (1 << 6)))
 800105a:	bf00      	nop
 800105c:	4b0a      	ldr	r3, [pc, #40]	@ (8001088 <I2C1_Read+0x148>)
 800105e:	695b      	ldr	r3, [r3, #20]
 8001060:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001064:	2b00      	cmp	r3, #0
 8001066:	d0f9      	beq.n	800105c <I2C1_Read+0x11c>
		buffer[size - remaining] = I2C1->DR;  // copy the data into the buffer
 8001068:	4b07      	ldr	r3, [pc, #28]	@ (8001088 <I2C1_Read+0x148>)
 800106a:	6919      	ldr	r1, [r3, #16]
 800106c:	79ba      	ldrb	r2, [r7, #6]
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	461a      	mov	r2, r3
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	4413      	add	r3, r2
 8001078:	b2ca      	uxtb	r2, r1
 800107a:	701a      	strb	r2, [r3, #0]
}
 800107c:	bf00      	nop
 800107e:	3714      	adds	r7, #20
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	40005400 	.word	0x40005400

0800108c <TIM9Config>:
void TIM9Config(void);
void Delay_us (uint16_t us);
void Delay_ms (uint16_t ms);

void TIM9Config(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
	/* 1) Enable Timer Clock*/
	RCC->APB2ENR |= RCC_APB2ENR_TIM9EN; // Enable timer 9 clock
 8001090:	4b0f      	ldr	r3, [pc, #60]	@ (80010d0 <TIM9Config+0x44>)
 8001092:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001094:	4a0e      	ldr	r2, [pc, #56]	@ (80010d0 <TIM9Config+0x44>)
 8001096:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800109a:	6453      	str	r3, [r2, #68]	@ 0x44

	/* 2) Set the prescalar and the ARR*/
	TIM9->PSC = 84-1; // 84MHz/84 = 1MHz ~ 1us delay
 800109c:	4b0d      	ldr	r3, [pc, #52]	@ (80010d4 <TIM9Config+0x48>)
 800109e:	2253      	movs	r2, #83	@ 0x53
 80010a0:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM9->ARR = 0xFFFF;// Max ARR value
 80010a2:	4b0c      	ldr	r3, [pc, #48]	@ (80010d4 <TIM9Config+0x48>)
 80010a4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010a8:	62da      	str	r2, [r3, #44]	@ 0x2c

	/* 3) Enable the Timer, and wait for the update Flag to set*/
	TIM9->CR1 |= (1<<0); //Enable the Counter
 80010aa:	4b0a      	ldr	r3, [pc, #40]	@ (80010d4 <TIM9Config+0x48>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a09      	ldr	r2, [pc, #36]	@ (80010d4 <TIM9Config+0x48>)
 80010b0:	f043 0301 	orr.w	r3, r3, #1
 80010b4:	6013      	str	r3, [r2, #0]
	while(!(TIM9->SR & (1<<0))); //Update interrupt flag
 80010b6:	bf00      	nop
 80010b8:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <TIM9Config+0x48>)
 80010ba:	691b      	ldr	r3, [r3, #16]
 80010bc:	f003 0301 	and.w	r3, r3, #1
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d0f9      	beq.n	80010b8 <TIM9Config+0x2c>
}
 80010c4:	bf00      	nop
 80010c6:	bf00      	nop
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr
 80010d0:	40023800 	.word	0x40023800
 80010d4:	40014000 	.word	0x40014000

080010d8 <Delay_us>:

void Delay_us (uint16_t us)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	80fb      	strh	r3, [r7, #6]
	/* 1) RESET the Counter */
	TIM9->CNT = 0;
 80010e2:	4b08      	ldr	r3, [pc, #32]	@ (8001104 <Delay_us+0x2c>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	625a      	str	r2, [r3, #36]	@ 0x24
	/* 2) Wait for the Counter to reach the entered value. each count would be 1us */
	while(TIM9->CNT < us);
 80010e8:	bf00      	nop
 80010ea:	4b06      	ldr	r3, [pc, #24]	@ (8001104 <Delay_us+0x2c>)
 80010ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80010ee:	88fb      	ldrh	r3, [r7, #6]
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d3fa      	bcc.n	80010ea <Delay_us+0x12>

}
 80010f4:	bf00      	nop
 80010f6:	bf00      	nop
 80010f8:	370c      	adds	r7, #12
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	40014000 	.word	0x40014000

08001108 <Delay_ms>:

void Delay_ms (uint16_t ms)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	80fb      	strh	r3, [r7, #6]
	for (uint16_t i = 0; i < ms; i++)
 8001112:	2300      	movs	r3, #0
 8001114:	81fb      	strh	r3, [r7, #14]
 8001116:	e006      	b.n	8001126 <Delay_ms+0x1e>
	{
		Delay_us(1000); //Delay of 1ms
 8001118:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800111c:	f7ff ffdc 	bl	80010d8 <Delay_us>
	for (uint16_t i = 0; i < ms; i++)
 8001120:	89fb      	ldrh	r3, [r7, #14]
 8001122:	3301      	adds	r3, #1
 8001124:	81fb      	strh	r3, [r7, #14]
 8001126:	89fa      	ldrh	r2, [r7, #14]
 8001128:	88fb      	ldrh	r3, [r7, #6]
 800112a:	429a      	cmp	r2, r3
 800112c:	d3f4      	bcc.n	8001118 <Delay_ms+0x10>
	}
}
 800112e:	bf00      	nop
 8001130:	bf00      	nop
 8001132:	3710      	adds	r7, #16
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}

08001138 <write8>:
void getRGB(int *R, int *G, int *B);


/* Writes a register and an 8 bit value over I2C */
void write8 (uint8_t reg, uint32_t value)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	6039      	str	r1, [r7, #0]
 8001142:	71fb      	strb	r3, [r7, #7]
    uint8_t txBuffer[2];
    txBuffer[0] = (TCS34725_COMMAND_BIT | reg);
 8001144:	79fb      	ldrb	r3, [r7, #7]
 8001146:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800114a:	b2db      	uxtb	r3, r3
 800114c:	733b      	strb	r3, [r7, #12]
    txBuffer[1] = (value & 0xFF);
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	b2db      	uxtb	r3, r3
 8001152:	737b      	strb	r3, [r7, #13]
	I2C1_Start();
 8001154:	f7ff fe86 	bl	8000e64 <I2C1_Start>
	I2C1_Address(TCS34725_ADDRESS);
 8001158:	2052      	movs	r0, #82	@ 0x52
 800115a:	f7ff fec1 	bl	8000ee0 <I2C1_Address>
	I2C1_Write(txBuffer[0]);
 800115e:	7b3b      	ldrb	r3, [r7, #12]
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff fe9d 	bl	8000ea0 <I2C1_Write>
	I2C1_Write(txBuffer[1]);
 8001166:	7b7b      	ldrb	r3, [r7, #13]
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff fe99 	bl	8000ea0 <I2C1_Write>
	I2C1_Stop();
 800116e:	f7ff fed7 	bl	8000f20 <I2C1_Stop>
//    HAL_I2C_Master_Transmit(&hi2c1, TCS34725_ADDRESS, txBuffer, 2, 100);
}
 8001172:	bf00      	nop
 8001174:	3710      	adds	r7, #16
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}

0800117a <read8>:

/* Reads an 8 bit value over I2C */
uint8_t read8(uint8_t reg) {
 800117a:	b580      	push	{r7, lr}
 800117c:	b084      	sub	sp, #16
 800117e:	af00      	add	r7, sp, #0
 8001180:	4603      	mov	r3, r0
 8001182:	71fb      	strb	r3, [r7, #7]
    uint8_t txBuffer = (TCS34725_COMMAND_BIT | reg);
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800118a:	73fb      	strb	r3, [r7, #15]
    uint8_t rxBuffer[1];

    I2C1_Start();                                // Generate start condition
 800118c:	f7ff fe6a 	bl	8000e64 <I2C1_Start>
    I2C1_Address(TCS34725_ADDRESS);             // Send sensor address
 8001190:	2052      	movs	r0, #82	@ 0x52
 8001192:	f7ff fea5 	bl	8000ee0 <I2C1_Address>
    I2C1_Write(txBuffer);                       // Write register address
 8001196:	7bfb      	ldrb	r3, [r7, #15]
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff fe81 	bl	8000ea0 <I2C1_Write>
    I2C1_Stop();                                // Generate stop condition
 800119e:	f7ff febf 	bl	8000f20 <I2C1_Stop>

    I2C1_Start();                                // Restart for read
 80011a2:	f7ff fe5f 	bl	8000e64 <I2C1_Start>
    I2C1_Read(TCS34725_ADDRESS | 0x01, rxBuffer, 1); // Read 1 byte
 80011a6:	f107 030c 	add.w	r3, r7, #12
 80011aa:	2201      	movs	r2, #1
 80011ac:	4619      	mov	r1, r3
 80011ae:	2053      	movs	r0, #83	@ 0x53
 80011b0:	f7ff fec6 	bl	8000f40 <I2C1_Read>
    return rxBuffer[0];
 80011b4:	7b3b      	ldrb	r3, [r7, #12]
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3710      	adds	r7, #16
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}

080011be <read16>:


/* Reads a 16 bit values over I2C */
uint16_t read16(uint8_t reg) {
 80011be:	b580      	push	{r7, lr}
 80011c0:	b084      	sub	sp, #16
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	4603      	mov	r3, r0
 80011c6:	71fb      	strb	r3, [r7, #7]
    uint8_t txBuffer = (TCS34725_COMMAND_BIT | reg);
 80011c8:	79fb      	ldrb	r3, [r7, #7]
 80011ca:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011ce:	73fb      	strb	r3, [r7, #15]
    uint8_t rxBuffer[2];

    I2C1_Start();                                // Generate start condition
 80011d0:	f7ff fe48 	bl	8000e64 <I2C1_Start>
    I2C1_Address(TCS34725_ADDRESS);             // Send sensor address
 80011d4:	2052      	movs	r0, #82	@ 0x52
 80011d6:	f7ff fe83 	bl	8000ee0 <I2C1_Address>
    I2C1_Write(txBuffer);                       // Write register address
 80011da:	7bfb      	ldrb	r3, [r7, #15]
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff fe5f 	bl	8000ea0 <I2C1_Write>
    I2C1_Stop();                                // Generate stop condition
 80011e2:	f7ff fe9d 	bl	8000f20 <I2C1_Stop>

    I2C1_Start();                                // Restart for read
 80011e6:	f7ff fe3d 	bl	8000e64 <I2C1_Start>
    I2C1_Read(TCS34725_ADDRESS | 0x01, rxBuffer, 2); // Read 2 bytes
 80011ea:	f107 0308 	add.w	r3, r7, #8
 80011ee:	2202      	movs	r2, #2
 80011f0:	4619      	mov	r1, r3
 80011f2:	2053      	movs	r0, #83	@ 0x53
 80011f4:	f7ff fea4 	bl	8000f40 <I2C1_Read>

    uint16_t ret = (rxBuffer[1] << 8) | rxBuffer[0];
 80011f8:	7a7b      	ldrb	r3, [r7, #9]
 80011fa:	021b      	lsls	r3, r3, #8
 80011fc:	b21a      	sxth	r2, r3
 80011fe:	7a3b      	ldrb	r3, [r7, #8]
 8001200:	b21b      	sxth	r3, r3
 8001202:	4313      	orrs	r3, r2
 8001204:	b21b      	sxth	r3, r3
 8001206:	81bb      	strh	r3, [r7, #12]
    return ret;
 8001208:	89bb      	ldrh	r3, [r7, #12]
}
 800120a:	4618      	mov	r0, r3
 800120c:	3710      	adds	r7, #16
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}

08001212 <enable>:


void enable(void)
{
 8001212:	b580      	push	{r7, lr}
 8001214:	af00      	add	r7, sp, #0
  write8(TCS34725_ENABLE, TCS34725_ENABLE_PON);
 8001216:	2101      	movs	r1, #1
 8001218:	2000      	movs	r0, #0
 800121a:	f7ff ff8d 	bl	8001138 <write8>
  Delay_ms (3);
 800121e:	2003      	movs	r0, #3
 8001220:	f7ff ff72 	bl	8001108 <Delay_ms>
  write8(TCS34725_ENABLE, TCS34725_ENABLE_PON | TCS34725_ENABLE_AEN);
 8001224:	2103      	movs	r1, #3
 8001226:	2000      	movs	r0, #0
 8001228:	f7ff ff86 	bl	8001138 <write8>
  Delay_ms (50);
 800122c:	2032      	movs	r0, #50	@ 0x32
 800122e:	f7ff ff6b 	bl	8001108 <Delay_ms>
}
 8001232:	bf00      	nop
 8001234:	bd80      	pop	{r7, pc}
	...

08001238 <setIntegrationTime>:
  reg = read8(TCS34725_ENABLE);
  write8(TCS34725_ENABLE, reg & ~(TCS34725_ENABLE_PON | TCS34725_ENABLE_AEN));
}

void setIntegrationTime(uint8_t itime)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	71fb      	strb	r3, [r7, #7]
  if (_tcs34725Initialised == 0) tcs3272_init();
 8001242:	4b07      	ldr	r3, [pc, #28]	@ (8001260 <setIntegrationTime+0x28>)
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d101      	bne.n	800124e <setIntegrationTime+0x16>
 800124a:	f000 f821 	bl	8001290 <tcs3272_init>
  write8(TCS34725_ATIME, itime);
 800124e:	79fb      	ldrb	r3, [r7, #7]
 8001250:	4619      	mov	r1, r3
 8001252:	2001      	movs	r0, #1
 8001254:	f7ff ff70 	bl	8001138 <write8>
}
 8001258:	bf00      	nop
 800125a:	3708      	adds	r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	20000020 	.word	0x20000020

08001264 <setGain>:

void setGain(uint8_t gain)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	4603      	mov	r3, r0
 800126c:	71fb      	strb	r3, [r7, #7]
  if (_tcs34725Initialised == 0) tcs3272_init();
 800126e:	4b07      	ldr	r3, [pc, #28]	@ (800128c <setGain+0x28>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d101      	bne.n	800127a <setGain+0x16>
 8001276:	f000 f80b 	bl	8001290 <tcs3272_init>
  write8(TCS34725_CONTROL, gain);
 800127a:	79fb      	ldrb	r3, [r7, #7]
 800127c:	4619      	mov	r1, r3
 800127e:	200f      	movs	r0, #15
 8001280:	f7ff ff5a 	bl	8001138 <write8>
}
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	20000020 	.word	0x20000020

08001290 <tcs3272_init>:

void tcs3272_init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* Make sure we're actually connected */
  readValue = read8(TCS34725_ID);
 8001294:	2012      	movs	r0, #18
 8001296:	f7ff ff70 	bl	800117a <read8>
 800129a:	4603      	mov	r3, r0
 800129c:	461a      	mov	r2, r3
 800129e:	4b0c      	ldr	r3, [pc, #48]	@ (80012d0 <tcs3272_init+0x40>)
 80012a0:	701a      	strb	r2, [r3, #0]
  if ((readValue != 0x44) && (readValue != 0x4d))
 80012a2:	4b0b      	ldr	r3, [pc, #44]	@ (80012d0 <tcs3272_init+0x40>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	2b44      	cmp	r3, #68	@ 0x44
 80012a8:	d003      	beq.n	80012b2 <tcs3272_init+0x22>
 80012aa:	4b09      	ldr	r3, [pc, #36]	@ (80012d0 <tcs3272_init+0x40>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	2b4d      	cmp	r3, #77	@ 0x4d
 80012b0:	d10b      	bne.n	80012ca <tcs3272_init+0x3a>
  {

    return;
  }
  _tcs34725Initialised = 1;
 80012b2:	4b08      	ldr	r3, [pc, #32]	@ (80012d4 <tcs3272_init+0x44>)
 80012b4:	2201      	movs	r2, #1
 80012b6:	701a      	strb	r2, [r3, #0]
  /* Set default integration time and gain */
  setIntegrationTime(TCS34725_INTEGRATIONTIME_50MS);
 80012b8:	20eb      	movs	r0, #235	@ 0xeb
 80012ba:	f7ff ffbd 	bl	8001238 <setIntegrationTime>
  setGain(TCS34725_GAIN_4X);
 80012be:	2001      	movs	r0, #1
 80012c0:	f7ff ffd0 	bl	8001264 <setGain>
  /* Note: by default, the device is in power down mode on bootup */
  enable();
 80012c4:	f7ff ffa5 	bl	8001212 <enable>
 80012c8:	e000      	b.n	80012cc <tcs3272_init+0x3c>
    return;
 80012ca:	bf00      	nop
}
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	20000030 	.word	0x20000030
 80012d4:	20000020 	.word	0x20000020

080012d8 <getRawData>:

/* Get raw data */
void getRawData (uint16_t *r, uint16_t *g, uint16_t *b, uint16_t *c)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	60f8      	str	r0, [r7, #12]
 80012e0:	60b9      	str	r1, [r7, #8]
 80012e2:	607a      	str	r2, [r7, #4]
 80012e4:	603b      	str	r3, [r7, #0]
  if (_tcs34725Initialised == 0) tcs3272_init();
 80012e6:	4b13      	ldr	r3, [pc, #76]	@ (8001334 <getRawData+0x5c>)
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d101      	bne.n	80012f2 <getRawData+0x1a>
 80012ee:	f7ff ffcf 	bl	8001290 <tcs3272_init>

  *c = read16(TCS34725_CDATAL);
 80012f2:	2014      	movs	r0, #20
 80012f4:	f7ff ff63 	bl	80011be <read16>
 80012f8:	4603      	mov	r3, r0
 80012fa:	461a      	mov	r2, r3
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	801a      	strh	r2, [r3, #0]
  *r = read16(TCS34725_RDATAL);
 8001300:	2016      	movs	r0, #22
 8001302:	f7ff ff5c 	bl	80011be <read16>
 8001306:	4603      	mov	r3, r0
 8001308:	461a      	mov	r2, r3
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	801a      	strh	r2, [r3, #0]
  *g = read16(TCS34725_GDATAL);
 800130e:	2018      	movs	r0, #24
 8001310:	f7ff ff55 	bl	80011be <read16>
 8001314:	4603      	mov	r3, r0
 8001316:	461a      	mov	r2, r3
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	801a      	strh	r2, [r3, #0]
  *b = read16(TCS34725_BDATAL);
 800131c:	201a      	movs	r0, #26
 800131e:	f7ff ff4e 	bl	80011be <read16>
 8001322:	4603      	mov	r3, r0
 8001324:	461a      	mov	r2, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	801a      	strh	r2, [r3, #0]
  /* Delay time is from page no 16/26 from the datasheet  (256 − ATIME)* 2.4ms */
//  Delay_ms (50); // Set delay for (256 − 0xEB)* 2.4ms = 50ms
}
 800132a:	bf00      	nop
 800132c:	3710      	adds	r7, #16
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	20000020 	.word	0x20000020

08001338 <getRGB>:

/* Get Red, Green and Blue color from Raw Data */
void getRGB(int *R, int *G, int *B)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af00      	add	r7, sp, #0
 800133e:	60f8      	str	r0, [r7, #12]
 8001340:	60b9      	str	r1, [r7, #8]
 8001342:	607a      	str	r2, [r7, #4]
    uint16_t rawRed, rawGreen, rawBlue, rawClear;
    getRawData(&rawRed, &rawGreen, &rawBlue, &rawClear);
 8001344:	f107 0310 	add.w	r3, r7, #16
 8001348:	f107 0212 	add.w	r2, r7, #18
 800134c:	f107 0114 	add.w	r1, r7, #20
 8001350:	f107 0016 	add.w	r0, r7, #22
 8001354:	f7ff ffc0 	bl	80012d8 <getRawData>
    if(rawClear == 0)
 8001358:	8a3b      	ldrh	r3, [r7, #16]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d109      	bne.n	8001372 <getRGB+0x3a>
    {
      *R = 0;
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
      *G = 0;
 8001364:	68bb      	ldr	r3, [r7, #8]
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
      *B = 0;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]
    {
      *R = (int)rawRed * 255 / rawClear;
      *G = (int)rawGreen * 255 / rawClear;
      *B = (int)rawBlue * 255 / rawClear;
    }
}
 8001370:	e01d      	b.n	80013ae <getRGB+0x76>
      *R = (int)rawRed * 255 / rawClear;
 8001372:	8afb      	ldrh	r3, [r7, #22]
 8001374:	461a      	mov	r2, r3
 8001376:	4613      	mov	r3, r2
 8001378:	021b      	lsls	r3, r3, #8
 800137a:	1a9b      	subs	r3, r3, r2
 800137c:	8a3a      	ldrh	r2, [r7, #16]
 800137e:	fb93 f2f2 	sdiv	r2, r3, r2
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	601a      	str	r2, [r3, #0]
      *G = (int)rawGreen * 255 / rawClear;
 8001386:	8abb      	ldrh	r3, [r7, #20]
 8001388:	461a      	mov	r2, r3
 800138a:	4613      	mov	r3, r2
 800138c:	021b      	lsls	r3, r3, #8
 800138e:	1a9b      	subs	r3, r3, r2
 8001390:	8a3a      	ldrh	r2, [r7, #16]
 8001392:	fb93 f2f2 	sdiv	r2, r3, r2
 8001396:	68bb      	ldr	r3, [r7, #8]
 8001398:	601a      	str	r2, [r3, #0]
      *B = (int)rawBlue * 255 / rawClear;
 800139a:	8a7b      	ldrh	r3, [r7, #18]
 800139c:	461a      	mov	r2, r3
 800139e:	4613      	mov	r3, r2
 80013a0:	021b      	lsls	r3, r3, #8
 80013a2:	1a9b      	subs	r3, r3, r2
 80013a4:	8a3a      	ldrh	r2, [r7, #16]
 80013a6:	fb93 f2f2 	sdiv	r2, r3, r2
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	601a      	str	r2, [r3, #0]
}
 80013ae:	bf00      	nop
 80013b0:	3718      	adds	r7, #24
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
	...

080013b8 <Pin_config>:
 */

#ifndef INC_SYSTEM_H_
#define INC_SYSTEM_H_

void Pin_config(void) {
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= 0b111; // Enable GPIOA, GPIOB and GPIOC clocks
 80013bc:	4b65      	ldr	r3, [pc, #404]	@ (8001554 <Pin_config+0x19c>)
 80013be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c0:	4a64      	ldr	r2, [pc, #400]	@ (8001554 <Pin_config+0x19c>)
 80013c2:	f043 0307 	orr.w	r3, r3, #7
 80013c6:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOC->MODER &= ~(0b11 << 26); // Clear mode bits for PC13
 80013c8:	4b63      	ldr	r3, [pc, #396]	@ (8001558 <Pin_config+0x1a0>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a62      	ldr	r2, [pc, #392]	@ (8001558 <Pin_config+0x1a0>)
 80013ce:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 80013d2:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= (0b01 << 26);  // Set PC13 as output (0b01)
 80013d4:	4b60      	ldr	r3, [pc, #384]	@ (8001558 <Pin_config+0x1a0>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a5f      	ldr	r2, [pc, #380]	@ (8001558 <Pin_config+0x1a0>)
 80013da:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80013de:	6013      	str	r3, [r2, #0]
	GPIOC->OTYPER &= ~(1 << 13); // Clear bit 13 for push-pull
 80013e0:	4b5d      	ldr	r3, [pc, #372]	@ (8001558 <Pin_config+0x1a0>)
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	4a5c      	ldr	r2, [pc, #368]	@ (8001558 <Pin_config+0x1a0>)
 80013e6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80013ea:	6053      	str	r3, [r2, #4]
	GPIOC->OSPEEDR &= ~(0b11 << 26); // Clear speed bits (low speed)
 80013ec:	4b5a      	ldr	r3, [pc, #360]	@ (8001558 <Pin_config+0x1a0>)
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	4a59      	ldr	r2, [pc, #356]	@ (8001558 <Pin_config+0x1a0>)
 80013f2:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 80013f6:	6093      	str	r3, [r2, #8]
	GPIOC->PUPDR &= ~(0b11 << 26); // No pull-up, no pull-down
 80013f8:	4b57      	ldr	r3, [pc, #348]	@ (8001558 <Pin_config+0x1a0>)
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	4a56      	ldr	r2, [pc, #344]	@ (8001558 <Pin_config+0x1a0>)
 80013fe:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8001402:	60d3      	str	r3, [r2, #12]

	GPIOB->MODER &= ~((0b11 << (3 * 2)) | (0b11 << (4 * 2)) | (0b11 << (5 * 2))); // Clear mode bits
 8001404:	4b55      	ldr	r3, [pc, #340]	@ (800155c <Pin_config+0x1a4>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a54      	ldr	r2, [pc, #336]	@ (800155c <Pin_config+0x1a4>)
 800140a:	f423 637c 	bic.w	r3, r3, #4032	@ 0xfc0
 800140e:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= ((0b01 << (3 * 2)) | (0b01 << (4 * 2)) | (0b01 << (5 * 2)));  // Set mode to output (0b01)
 8001410:	4b52      	ldr	r3, [pc, #328]	@ (800155c <Pin_config+0x1a4>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a51      	ldr	r2, [pc, #324]	@ (800155c <Pin_config+0x1a4>)
 8001416:	f443 63a8 	orr.w	r3, r3, #1344	@ 0x540
 800141a:	6013      	str	r3, [r2, #0]
	GPIOB->OTYPER &= ~((1 << 3) | (1 << 4) | (1 << 5)); // Clear bits for Push-Pull
 800141c:	4b4f      	ldr	r3, [pc, #316]	@ (800155c <Pin_config+0x1a4>)
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	4a4e      	ldr	r2, [pc, #312]	@ (800155c <Pin_config+0x1a4>)
 8001422:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8001426:	6053      	str	r3, [r2, #4]
	GPIOB->OSPEEDR &= ~((0b11 << (3 * 2)) | (0b11 << (4 * 2)) | (0b11 << (5 * 2))); // Clear speed bits
 8001428:	4b4c      	ldr	r3, [pc, #304]	@ (800155c <Pin_config+0x1a4>)
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	4a4b      	ldr	r2, [pc, #300]	@ (800155c <Pin_config+0x1a4>)
 800142e:	f423 637c 	bic.w	r3, r3, #4032	@ 0xfc0
 8001432:	6093      	str	r3, [r2, #8]
	GPIOB->PUPDR &= ~((0b11 << (3 * 2)) | (0b11 << (4 * 2)) | (0b11 << (5 * 2))); // No pull-up, no pull-down
 8001434:	4b49      	ldr	r3, [pc, #292]	@ (800155c <Pin_config+0x1a4>)
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	4a48      	ldr	r2, [pc, #288]	@ (800155c <Pin_config+0x1a4>)
 800143a:	f423 637c 	bic.w	r3, r3, #4032	@ 0xfc0
 800143e:	60d3      	str	r3, [r2, #12]

    // Configure PA10 as Alternate Function (TIM1_CH3)
    GPIOA->MODER &= ~(0b11 << (10 * 2)); // Clear mode bits for PA10
 8001440:	4b47      	ldr	r3, [pc, #284]	@ (8001560 <Pin_config+0x1a8>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a46      	ldr	r2, [pc, #280]	@ (8001560 <Pin_config+0x1a8>)
 8001446:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800144a:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= (0b10 << (10 * 2));  // Set PA10 to Alternate Function mode
 800144c:	4b44      	ldr	r3, [pc, #272]	@ (8001560 <Pin_config+0x1a8>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a43      	ldr	r2, [pc, #268]	@ (8001560 <Pin_config+0x1a8>)
 8001452:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001456:	6013      	str	r3, [r2, #0]
    GPIOA->AFR[1] &= ~(0b1111 << ((10 - 8) * 4)); // Clear AF bits for PA10
 8001458:	4b41      	ldr	r3, [pc, #260]	@ (8001560 <Pin_config+0x1a8>)
 800145a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800145c:	4a40      	ldr	r2, [pc, #256]	@ (8001560 <Pin_config+0x1a8>)
 800145e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001462:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOA->AFR[1] |= (0b0001 << ((10 - 8) * 4));  // Set AF1 (TIM1_CH3)
 8001464:	4b3e      	ldr	r3, [pc, #248]	@ (8001560 <Pin_config+0x1a8>)
 8001466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001468:	4a3d      	ldr	r2, [pc, #244]	@ (8001560 <Pin_config+0x1a8>)
 800146a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800146e:	6253      	str	r3, [r2, #36]	@ 0x24

    // Configure PA11 as Alternate Function (TIM1_CH4)
    GPIOA->MODER &= ~(0b11 << (11 * 2)); // Clear mode bits for PA11
 8001470:	4b3b      	ldr	r3, [pc, #236]	@ (8001560 <Pin_config+0x1a8>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a3a      	ldr	r2, [pc, #232]	@ (8001560 <Pin_config+0x1a8>)
 8001476:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800147a:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= (0b10 << (11 * 2));  // Set PA11 to Alternate Function mode
 800147c:	4b38      	ldr	r3, [pc, #224]	@ (8001560 <Pin_config+0x1a8>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a37      	ldr	r2, [pc, #220]	@ (8001560 <Pin_config+0x1a8>)
 8001482:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001486:	6013      	str	r3, [r2, #0]
    GPIOA->AFR[1] &= ~(0b1111 << ((11 - 8) * 4)); // Clear AF bits for PA11
 8001488:	4b35      	ldr	r3, [pc, #212]	@ (8001560 <Pin_config+0x1a8>)
 800148a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800148c:	4a34      	ldr	r2, [pc, #208]	@ (8001560 <Pin_config+0x1a8>)
 800148e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8001492:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOA->AFR[1] |= (0b0001 << ((11 - 8) * 4));  // Set AF1 (TIM1_CH4)
 8001494:	4b32      	ldr	r3, [pc, #200]	@ (8001560 <Pin_config+0x1a8>)
 8001496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001498:	4a31      	ldr	r2, [pc, #196]	@ (8001560 <Pin_config+0x1a8>)
 800149a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800149e:	6253      	str	r3, [r2, #36]	@ 0x24

    // Configure PA8 and PA9 as outputs
	GPIOA->MODER &= ~((0b11 << (8 * 2)) | (0b11 << (9 * 2))); // Clear mode bits for PA8, PA9
 80014a0:	4b2f      	ldr	r3, [pc, #188]	@ (8001560 <Pin_config+0x1a8>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a2e      	ldr	r2, [pc, #184]	@ (8001560 <Pin_config+0x1a8>)
 80014a6:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 80014aa:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= ((0b01 << (8 * 2)) | (0b01 << (9 * 2))); // Set PA8, PA9 as General-purpose output mode (0b01)
 80014ac:	4b2c      	ldr	r3, [pc, #176]	@ (8001560 <Pin_config+0x1a8>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a2b      	ldr	r2, [pc, #172]	@ (8001560 <Pin_config+0x1a8>)
 80014b2:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 80014b6:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER &= ~((1 << 8) | (1 << 9)); // Set Push-Pull mode for PA8, PA9
 80014b8:	4b29      	ldr	r3, [pc, #164]	@ (8001560 <Pin_config+0x1a8>)
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	4a28      	ldr	r2, [pc, #160]	@ (8001560 <Pin_config+0x1a8>)
 80014be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80014c2:	6053      	str	r3, [r2, #4]
	GPIOA->OSPEEDR &= ~((0b11 << (8 * 2)) | (0b11 << (9 * 2))); // Low speed for PA8, PA9
 80014c4:	4b26      	ldr	r3, [pc, #152]	@ (8001560 <Pin_config+0x1a8>)
 80014c6:	689b      	ldr	r3, [r3, #8]
 80014c8:	4a25      	ldr	r2, [pc, #148]	@ (8001560 <Pin_config+0x1a8>)
 80014ca:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 80014ce:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~((0b11 << (8 * 2)) | (0b11 << (9 * 2))); // No pull-up, no pull-down for PA8, PA9
 80014d0:	4b23      	ldr	r3, [pc, #140]	@ (8001560 <Pin_config+0x1a8>)
 80014d2:	68db      	ldr	r3, [r3, #12]
 80014d4:	4a22      	ldr	r2, [pc, #136]	@ (8001560 <Pin_config+0x1a8>)
 80014d6:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 80014da:	60d3      	str	r3, [r2, #12]

	// Configure PB14 and PB15 as outputs
	GPIOB->MODER &= ~((0b11 << (14 * 2)) | (0b11 << (15 * 2))); // Clear mode bits for PB14, PB15
 80014dc:	4b1f      	ldr	r3, [pc, #124]	@ (800155c <Pin_config+0x1a4>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a1e      	ldr	r2, [pc, #120]	@ (800155c <Pin_config+0x1a4>)
 80014e2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80014e6:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= ((0b01 << (14 * 2)) | (0b01 << (15 * 2))); // Set PB14, PB15 as General-purpose output mode (0b01)
 80014e8:	4b1c      	ldr	r3, [pc, #112]	@ (800155c <Pin_config+0x1a4>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a1b      	ldr	r2, [pc, #108]	@ (800155c <Pin_config+0x1a4>)
 80014ee:	f043 43a0 	orr.w	r3, r3, #1342177280	@ 0x50000000
 80014f2:	6013      	str	r3, [r2, #0]
	GPIOB->OTYPER &= ~((1 << 14) | (1 << 15)); // Set Push-Pull mode for PB14, PB15
 80014f4:	4b19      	ldr	r3, [pc, #100]	@ (800155c <Pin_config+0x1a4>)
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	4a18      	ldr	r2, [pc, #96]	@ (800155c <Pin_config+0x1a4>)
 80014fa:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80014fe:	6053      	str	r3, [r2, #4]
	GPIOB->OSPEEDR &= ~((0b11 << (14 * 2)) | (0b11 << (15 * 2))); // Low speed for PB14, PB15
 8001500:	4b16      	ldr	r3, [pc, #88]	@ (800155c <Pin_config+0x1a4>)
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	4a15      	ldr	r2, [pc, #84]	@ (800155c <Pin_config+0x1a4>)
 8001506:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800150a:	6093      	str	r3, [r2, #8]
	GPIOB->PUPDR &= ~((0b11 << (14 * 2)) | (0b11 << (15 * 2)));   // No pull-up, no pull-down for PB14, PB15
 800150c:	4b13      	ldr	r3, [pc, #76]	@ (800155c <Pin_config+0x1a4>)
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	4a12      	ldr	r2, [pc, #72]	@ (800155c <Pin_config+0x1a4>)
 8001512:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8001516:	60d3      	str	r3, [r2, #12]

	// Configure PB2 and PB10 as inputs
	GPIOB->MODER &= ~((0b11 << (2 * 2)) | (0b11 << (10 * 2))); // Clear mode bits for PB2 and PB10
 8001518:	4b10      	ldr	r3, [pc, #64]	@ (800155c <Pin_config+0x1a4>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a0f      	ldr	r2, [pc, #60]	@ (800155c <Pin_config+0x1a4>)
 800151e:	f023 1330 	bic.w	r3, r3, #3145776	@ 0x300030
 8001522:	6013      	str	r3, [r2, #0]
	GPIOB->PUPDR &= ~((0b11 << (2 * 2)) | (0b11 << (10 * 2))); // No pull-up, no pull-down (default)
 8001524:	4b0d      	ldr	r3, [pc, #52]	@ (800155c <Pin_config+0x1a4>)
 8001526:	68db      	ldr	r3, [r3, #12]
 8001528:	4a0c      	ldr	r2, [pc, #48]	@ (800155c <Pin_config+0x1a4>)
 800152a:	f023 1330 	bic.w	r3, r3, #3145776	@ 0x300030
 800152e:	60d3      	str	r3, [r2, #12]

    // Configure PC14 and PC15 as inputs
    GPIOC->MODER &= ~((0b11 << (14 * 2)) | (0b11 << (15 * 2))); // Clear mode bits for PC14 and PC15
 8001530:	4b09      	ldr	r3, [pc, #36]	@ (8001558 <Pin_config+0x1a0>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a08      	ldr	r2, [pc, #32]	@ (8001558 <Pin_config+0x1a0>)
 8001536:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800153a:	6013      	str	r3, [r2, #0]
    GPIOC->PUPDR &= ~((0b11 << (14 * 2)) | (0b11 << (15 * 2))); // No pull-up, no pull-down (default)
 800153c:	4b06      	ldr	r3, [pc, #24]	@ (8001558 <Pin_config+0x1a0>)
 800153e:	68db      	ldr	r3, [r3, #12]
 8001540:	4a05      	ldr	r2, [pc, #20]	@ (8001558 <Pin_config+0x1a0>)
 8001542:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8001546:	60d3      	str	r3, [r2, #12]
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	40023800 	.word	0x40023800
 8001558:	40020800 	.word	0x40020800
 800155c:	40020400 	.word	0x40020400
 8001560:	40020000 	.word	0x40020000

08001564 <Configure_TIM1_PWM>:

void Configure_TIM1_PWM(void) {
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
    // Enable TIM1 clock
    RCC->APB2ENR |= (1 << 0); // Enable TIM1 clock (bit 0)
 8001568:	4b22      	ldr	r3, [pc, #136]	@ (80015f4 <Configure_TIM1_PWM+0x90>)
 800156a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800156c:	4a21      	ldr	r2, [pc, #132]	@ (80015f4 <Configure_TIM1_PWM+0x90>)
 800156e:	f043 0301 	orr.w	r3, r3, #1
 8001572:	6453      	str	r3, [r2, #68]	@ 0x44

    // Configure TIM1 for PWM mode
    TIM1->PSC = 4 - 1;       // Prescaler: 16 MHz / 16 = 1 MHz timer clock
 8001574:	4b20      	ldr	r3, [pc, #128]	@ (80015f8 <Configure_TIM1_PWM+0x94>)
 8001576:	2203      	movs	r2, #3
 8001578:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM1->ARR = 20000 - 1;    // Auto-reload: 1 MHz / 20000 = 50 Hz PWM frequency
 800157a:	4b1f      	ldr	r3, [pc, #124]	@ (80015f8 <Configure_TIM1_PWM+0x94>)
 800157c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001580:	62da      	str	r2, [r3, #44]	@ 0x2c

    // Configure PWM mode 1 and enable preload
    TIM1->CCMR2 &= ~((0b111 << 4) | (0b111 << 12)); // Clear OC3M and OC4M bits
 8001582:	4b1d      	ldr	r3, [pc, #116]	@ (80015f8 <Configure_TIM1_PWM+0x94>)
 8001584:	69db      	ldr	r3, [r3, #28]
 8001586:	4a1c      	ldr	r2, [pc, #112]	@ (80015f8 <Configure_TIM1_PWM+0x94>)
 8001588:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800158c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001590:	61d3      	str	r3, [r2, #28]
    TIM1->CCMR2 |= (0b110 << 4);  // PWM mode 1 on Channel 3 (PA10)
 8001592:	4b19      	ldr	r3, [pc, #100]	@ (80015f8 <Configure_TIM1_PWM+0x94>)
 8001594:	69db      	ldr	r3, [r3, #28]
 8001596:	4a18      	ldr	r2, [pc, #96]	@ (80015f8 <Configure_TIM1_PWM+0x94>)
 8001598:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800159c:	61d3      	str	r3, [r2, #28]
    TIM1->CCMR2 |= (0b110 << 12); // PWM mode 1 on Channel 4 (PA11)
 800159e:	4b16      	ldr	r3, [pc, #88]	@ (80015f8 <Configure_TIM1_PWM+0x94>)
 80015a0:	69db      	ldr	r3, [r3, #28]
 80015a2:	4a15      	ldr	r2, [pc, #84]	@ (80015f8 <Configure_TIM1_PWM+0x94>)
 80015a4:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 80015a8:	61d3      	str	r3, [r2, #28]
    TIM1->CCMR2 |= (1 << 3) | (1 << 11); // Enable preload for CCR3 and CCR4 (OC3PE and OC4PE)
 80015aa:	4b13      	ldr	r3, [pc, #76]	@ (80015f8 <Configure_TIM1_PWM+0x94>)
 80015ac:	69db      	ldr	r3, [r3, #28]
 80015ae:	4a12      	ldr	r2, [pc, #72]	@ (80015f8 <Configure_TIM1_PWM+0x94>)
 80015b0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80015b4:	f043 0308 	orr.w	r3, r3, #8
 80015b8:	61d3      	str	r3, [r2, #28]

    // Enable channels
    TIM1->CCER |= (1 << 8);  // Enable Channel 3 output (PA10)
 80015ba:	4b0f      	ldr	r3, [pc, #60]	@ (80015f8 <Configure_TIM1_PWM+0x94>)
 80015bc:	6a1b      	ldr	r3, [r3, #32]
 80015be:	4a0e      	ldr	r2, [pc, #56]	@ (80015f8 <Configure_TIM1_PWM+0x94>)
 80015c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015c4:	6213      	str	r3, [r2, #32]
    TIM1->CCER |= (1 << 12); // Enable Channel 4 output (PA11)
 80015c6:	4b0c      	ldr	r3, [pc, #48]	@ (80015f8 <Configure_TIM1_PWM+0x94>)
 80015c8:	6a1b      	ldr	r3, [r3, #32]
 80015ca:	4a0b      	ldr	r2, [pc, #44]	@ (80015f8 <Configure_TIM1_PWM+0x94>)
 80015cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80015d0:	6213      	str	r3, [r2, #32]

    // Enable main output (MOE)
    TIM1->BDTR |= (1 << 15);
 80015d2:	4b09      	ldr	r3, [pc, #36]	@ (80015f8 <Configure_TIM1_PWM+0x94>)
 80015d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015d6:	4a08      	ldr	r2, [pc, #32]	@ (80015f8 <Configure_TIM1_PWM+0x94>)
 80015d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80015dc:	6453      	str	r3, [r2, #68]	@ 0x44

    // Start TIM1
    TIM1->CR1 |= (1 << 0); // Enable TIM1 counter
 80015de:	4b06      	ldr	r3, [pc, #24]	@ (80015f8 <Configure_TIM1_PWM+0x94>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a05      	ldr	r2, [pc, #20]	@ (80015f8 <Configure_TIM1_PWM+0x94>)
 80015e4:	f043 0301 	orr.w	r3, r3, #1
 80015e8:	6013      	str	r3, [r2, #0]
}
 80015ea:	bf00      	nop
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr
 80015f4:	40023800 	.word	0x40023800
 80015f8:	40010000 	.word	0x40010000

080015fc <Configure_TIM2>:

void Configure_TIM2(void) {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
    // Enable TIM2 clock
    RCC->APB1ENR |= (1 << 0); // TIM2 clock enable
 8001600:	4b13      	ldr	r3, [pc, #76]	@ (8001650 <Configure_TIM2+0x54>)
 8001602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001604:	4a12      	ldr	r2, [pc, #72]	@ (8001650 <Configure_TIM2+0x54>)
 8001606:	f043 0301 	orr.w	r3, r3, #1
 800160a:	6413      	str	r3, [r2, #64]	@ 0x40

    // Set TIM2 for 1 Hz (1-second period)
    TIM2->PSC = 144 - 1;        // Prescaler: 84 MHz / 84 = 1 MHz
 800160c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001610:	228f      	movs	r2, #143	@ 0x8f
 8001612:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM2->ARR = 20000 - 1;   // Auto-reload: 1 MHz / 1,000,000 = 1 Hz (1-second period)
 8001614:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001618:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800161c:	62da      	str	r2, [r3, #44]	@ 0x2c

    // Enable Update Interrupt
    TIM2->DIER |= TIM_DIER_UIE; // Enable update interrupt
 800161e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001622:	68db      	ldr	r3, [r3, #12]
 8001624:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001628:	f043 0301 	orr.w	r3, r3, #1
 800162c:	60d3      	str	r3, [r2, #12]

    // Enable TIM2
    TIM2->CR1 |= TIM_CR1_CEN; // Enable counter
 800162e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001638:	f043 0301 	orr.w	r3, r3, #1
 800163c:	6013      	str	r3, [r2, #0]

    // Enable TIM2 interrupt in NVIC
    NVIC_SetPriority(TIM2_IRQn, 9); // Set interrupt priority
 800163e:	2109      	movs	r1, #9
 8001640:	201c      	movs	r0, #28
 8001642:	f7ff fa05 	bl	8000a50 <__NVIC_SetPriority>
    NVIC_EnableIRQ(TIM2_IRQn);
 8001646:	201c      	movs	r0, #28
 8001648:	f7ff f9e4 	bl	8000a14 <__NVIC_EnableIRQ>
}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40023800 	.word	0x40023800

08001654 <Configure_TIM3>:

void Configure_TIM3(void) {
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
    // Enable TIM3 clock
    RCC->APB1ENR |= (1 << 1); // TIM3 clock enable
 8001658:	4b10      	ldr	r3, [pc, #64]	@ (800169c <Configure_TIM3+0x48>)
 800165a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800165c:	4a0f      	ldr	r2, [pc, #60]	@ (800169c <Configure_TIM3+0x48>)
 800165e:	f043 0302 	orr.w	r3, r3, #2
 8001662:	6413      	str	r3, [r2, #64]	@ 0x40

    // Set TIM3 for 1 Hz (1-second period)
    TIM3->PSC = 84 - 1;        // Prescaler: 84 MHz / 84 = 1 MHz
 8001664:	4b0e      	ldr	r3, [pc, #56]	@ (80016a0 <Configure_TIM3+0x4c>)
 8001666:	2253      	movs	r2, #83	@ 0x53
 8001668:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM3->ARR = 1000 - 1;   // Auto-reload: 1 MHz / 1,000,000 = 1 Hz (1-second period)
 800166a:	4b0d      	ldr	r3, [pc, #52]	@ (80016a0 <Configure_TIM3+0x4c>)
 800166c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001670:	62da      	str	r2, [r3, #44]	@ 0x2c

    // Enable Update Interrupt
    TIM3->DIER |= TIM_DIER_UIE; // Enable update interrupt
 8001672:	4b0b      	ldr	r3, [pc, #44]	@ (80016a0 <Configure_TIM3+0x4c>)
 8001674:	68db      	ldr	r3, [r3, #12]
 8001676:	4a0a      	ldr	r2, [pc, #40]	@ (80016a0 <Configure_TIM3+0x4c>)
 8001678:	f043 0301 	orr.w	r3, r3, #1
 800167c:	60d3      	str	r3, [r2, #12]

    // Enable TIM3
    TIM3->CR1 |= TIM_CR1_CEN; // Enable counter
 800167e:	4b08      	ldr	r3, [pc, #32]	@ (80016a0 <Configure_TIM3+0x4c>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a07      	ldr	r2, [pc, #28]	@ (80016a0 <Configure_TIM3+0x4c>)
 8001684:	f043 0301 	orr.w	r3, r3, #1
 8001688:	6013      	str	r3, [r2, #0]

    // Enable TIM3 interrupt in NVIC
    NVIC_SetPriority(TIM3_IRQn, 9); // Set interrupt priority
 800168a:	2109      	movs	r1, #9
 800168c:	201d      	movs	r0, #29
 800168e:	f7ff f9df 	bl	8000a50 <__NVIC_SetPriority>
    NVIC_EnableIRQ(TIM3_IRQn);
 8001692:	201d      	movs	r0, #29
 8001694:	f7ff f9be 	bl	8000a14 <__NVIC_EnableIRQ>
}
 8001698:	bf00      	nop
 800169a:	bd80      	pop	{r7, pc}
 800169c:	40023800 	.word	0x40023800
 80016a0:	40000400 	.word	0x40000400

080016a4 <Configure_USART2>:

volatile uint8_t *txBuffer; // Pointer to transmission buffer
volatile uint16_t txSize;   // Size of the transmission buffer
volatile uint16_t txIndex;  // Current index of transmission

void Configure_USART2(void) {
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
//    NVIC_SetPriority(USART2_IRQn, 1); // Priority level 1
//    NVIC_EnableIRQ(USART2_IRQn);      // Enable interrupt for USART2


	// Step 1: Enable USART2 clock and GPIOA clock
	    RCC->APB1ENR |= (1 << 17); // Enable USART2 clock
 80016a8:	4b37      	ldr	r3, [pc, #220]	@ (8001788 <Configure_USART2+0xe4>)
 80016aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ac:	4a36      	ldr	r2, [pc, #216]	@ (8001788 <Configure_USART2+0xe4>)
 80016ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016b2:	6413      	str	r3, [r2, #64]	@ 0x40

	    // Step 2: Configure PA2 (USART2_TX) and PA3 (USART2_RX) as Alternate Function
	    GPIOA->MODER &= ~((0b11 << (2 * 2)) | (0b11 << (3 * 2))); // Clear mode bits for PA2 and PA3
 80016b4:	4b35      	ldr	r3, [pc, #212]	@ (800178c <Configure_USART2+0xe8>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a34      	ldr	r2, [pc, #208]	@ (800178c <Configure_USART2+0xe8>)
 80016ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80016be:	6013      	str	r3, [r2, #0]
	    GPIOA->MODER |= ((0b10 << (2 * 2)) | (0b10 << (3 * 2)));  // Set to Alternate Function mode
 80016c0:	4b32      	ldr	r3, [pc, #200]	@ (800178c <Configure_USART2+0xe8>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a31      	ldr	r2, [pc, #196]	@ (800178c <Configure_USART2+0xe8>)
 80016c6:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80016ca:	6013      	str	r3, [r2, #0]

	    GPIOA->AFR[0] &= ~((0b1111 << (2 * 4)) | (0b1111 << (3 * 4))); // Clear AF bits for PA2 and PA3
 80016cc:	4b2f      	ldr	r3, [pc, #188]	@ (800178c <Configure_USART2+0xe8>)
 80016ce:	6a1b      	ldr	r3, [r3, #32]
 80016d0:	4a2e      	ldr	r2, [pc, #184]	@ (800178c <Configure_USART2+0xe8>)
 80016d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80016d6:	6213      	str	r3, [r2, #32]
	    GPIOA->AFR[0] |= ((0b0111 << (2 * 4)) | (0b0111 << (3 * 4)));  // Set AF7 (USART2)
 80016d8:	4b2c      	ldr	r3, [pc, #176]	@ (800178c <Configure_USART2+0xe8>)
 80016da:	6a1b      	ldr	r3, [r3, #32]
 80016dc:	4a2b      	ldr	r2, [pc, #172]	@ (800178c <Configure_USART2+0xe8>)
 80016de:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 80016e2:	6213      	str	r3, [r2, #32]

	    GPIOA->OTYPER &= ~((1 << 2) | (1 << 3)); // Push-Pull
 80016e4:	4b29      	ldr	r3, [pc, #164]	@ (800178c <Configure_USART2+0xe8>)
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	4a28      	ldr	r2, [pc, #160]	@ (800178c <Configure_USART2+0xe8>)
 80016ea:	f023 030c 	bic.w	r3, r3, #12
 80016ee:	6053      	str	r3, [r2, #4]
	    GPIOA->OSPEEDR |= ((0b10 << (2 * 2)) | (0b10 << (3 * 2))); // High speed
 80016f0:	4b26      	ldr	r3, [pc, #152]	@ (800178c <Configure_USART2+0xe8>)
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	4a25      	ldr	r2, [pc, #148]	@ (800178c <Configure_USART2+0xe8>)
 80016f6:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80016fa:	6093      	str	r3, [r2, #8]
	    GPIOA->PUPDR &= ~((0b11 << (2 * 2)) | (0b11 << (3 * 2)));   // Clear pull-up/pull-down
 80016fc:	4b23      	ldr	r3, [pc, #140]	@ (800178c <Configure_USART2+0xe8>)
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	4a22      	ldr	r2, [pc, #136]	@ (800178c <Configure_USART2+0xe8>)
 8001702:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001706:	60d3      	str	r3, [r2, #12]
	    GPIOA->PUPDR |= ((0b01 << (2 * 2)) | (0b01 << (3 * 2)));    // Enable pull-up resistors
 8001708:	4b20      	ldr	r3, [pc, #128]	@ (800178c <Configure_USART2+0xe8>)
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	4a1f      	ldr	r2, [pc, #124]	@ (800178c <Configure_USART2+0xe8>)
 800170e:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8001712:	60d3      	str	r3, [r2, #12]

	    // Step 3: Configure USART2
	    USART2->CR1 = 0; // Reset control register
 8001714:	4b1e      	ldr	r3, [pc, #120]	@ (8001790 <Configure_USART2+0xec>)
 8001716:	2200      	movs	r2, #0
 8001718:	60da      	str	r2, [r3, #12]

	    // Configure baud rate (115200, assuming PCLK1 = 84 MHz)
	    USART2->BRR = 0x016C; // BRR = 729 (115200 baud)
 800171a:	4b1d      	ldr	r3, [pc, #116]	@ (8001790 <Configure_USART2+0xec>)
 800171c:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8001720:	609a      	str	r2, [r3, #8]

	    // Configure word length: 8 bits
	    USART2->CR1 &= ~(1 << 12); // M = 0 (8 data bits)
 8001722:	4b1b      	ldr	r3, [pc, #108]	@ (8001790 <Configure_USART2+0xec>)
 8001724:	68db      	ldr	r3, [r3, #12]
 8001726:	4a1a      	ldr	r2, [pc, #104]	@ (8001790 <Configure_USART2+0xec>)
 8001728:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800172c:	60d3      	str	r3, [r2, #12]

	    // Configure stop bits: 1 stop bit
	    USART2->CR2 &= ~(0b11 << 12); // STOP = 0b00 (1 stop bit)
 800172e:	4b18      	ldr	r3, [pc, #96]	@ (8001790 <Configure_USART2+0xec>)
 8001730:	691b      	ldr	r3, [r3, #16]
 8001732:	4a17      	ldr	r2, [pc, #92]	@ (8001790 <Configure_USART2+0xec>)
 8001734:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001738:	6113      	str	r3, [r2, #16]

	    // Configure parity: None
	    USART2->CR1 &= ~(1 << 10); // PCE = 0 (Parity Control Enable = disabled)
 800173a:	4b15      	ldr	r3, [pc, #84]	@ (8001790 <Configure_USART2+0xec>)
 800173c:	68db      	ldr	r3, [r3, #12]
 800173e:	4a14      	ldr	r2, [pc, #80]	@ (8001790 <Configure_USART2+0xec>)
 8001740:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001744:	60d3      	str	r3, [r2, #12]

	    // Enable transmitter and receiver
	    USART2->CR1 |= (1 << 3); // TE = 1 (Transmitter Enable)
 8001746:	4b12      	ldr	r3, [pc, #72]	@ (8001790 <Configure_USART2+0xec>)
 8001748:	68db      	ldr	r3, [r3, #12]
 800174a:	4a11      	ldr	r2, [pc, #68]	@ (8001790 <Configure_USART2+0xec>)
 800174c:	f043 0308 	orr.w	r3, r3, #8
 8001750:	60d3      	str	r3, [r2, #12]
	    USART2->CR1 |= (1 << 2); // RE = 1 (Receiver Enable)
 8001752:	4b0f      	ldr	r3, [pc, #60]	@ (8001790 <Configure_USART2+0xec>)
 8001754:	68db      	ldr	r3, [r3, #12]
 8001756:	4a0e      	ldr	r2, [pc, #56]	@ (8001790 <Configure_USART2+0xec>)
 8001758:	f043 0304 	orr.w	r3, r3, #4
 800175c:	60d3      	str	r3, [r2, #12]

	    // Enable USART2
	    USART2->CR1 |= (1 << 13); // UE = 1 (USART Enable)
 800175e:	4b0c      	ldr	r3, [pc, #48]	@ (8001790 <Configure_USART2+0xec>)
 8001760:	68db      	ldr	r3, [r3, #12]
 8001762:	4a0b      	ldr	r2, [pc, #44]	@ (8001790 <Configure_USART2+0xec>)
 8001764:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001768:	60d3      	str	r3, [r2, #12]
	    USART2->CR1 |= (1 << 5);
 800176a:	4b09      	ldr	r3, [pc, #36]	@ (8001790 <Configure_USART2+0xec>)
 800176c:	68db      	ldr	r3, [r3, #12]
 800176e:	4a08      	ldr	r2, [pc, #32]	@ (8001790 <Configure_USART2+0xec>)
 8001770:	f043 0320 	orr.w	r3, r3, #32
 8001774:	60d3      	str	r3, [r2, #12]

	    NVIC_EnableIRQ(USART2_IRQn);
 8001776:	2026      	movs	r0, #38	@ 0x26
 8001778:	f7ff f94c 	bl	8000a14 <__NVIC_EnableIRQ>
	    NVIC_SetPriority(USART2_IRQn, 1); // Set priority (lower number = higher priority)
 800177c:	2101      	movs	r1, #1
 800177e:	2026      	movs	r0, #38	@ 0x26
 8001780:	f7ff f966 	bl	8000a50 <__NVIC_SetPriority>

}
 8001784:	bf00      	nop
 8001786:	bd80      	pop	{r7, pc}
 8001788:	40023800 	.word	0x40023800
 800178c:	40020000 	.word	0x40020000
 8001790:	40004400 	.word	0x40004400

08001794 <UART_Receive_IT>:
}R6091U_t;

R6091U_t imu;


void UART_Receive_IT(USART_TypeDef* USARTx, uint16_t Size) {
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	460b      	mov	r3, r1
 800179e:	807b      	strh	r3, [r7, #2]
    rxSize = Size;     // Set the size
 80017a0:	4a08      	ldr	r2, [pc, #32]	@ (80017c4 <UART_Receive_IT+0x30>)
 80017a2:	887b      	ldrh	r3, [r7, #2]
 80017a4:	8013      	strh	r3, [r2, #0]
    rxIndex = 0;       // Reset the index
 80017a6:	4b08      	ldr	r3, [pc, #32]	@ (80017c8 <UART_Receive_IT+0x34>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	801a      	strh	r2, [r3, #0]

    // Enable RXNE interrupt
    USARTx->CR1 |= (1 << 5); // RXNEIE: RX Not Empty Interrupt Enable
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	f043 0220 	orr.w	r2, r3, #32
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	60da      	str	r2, [r3, #12]
}
 80017b8:	bf00      	nop
 80017ba:	370c      	adds	r7, #12
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr
 80017c4:	2000003c 	.word	0x2000003c
 80017c8:	2000003e 	.word	0x2000003e
 80017cc:	00000000 	.word	0x00000000

080017d0 <IMU_Handler>:

void IMU_Handler(R6091U_t* IMU) {
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]

    switch (IMU->State) {
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	7e1b      	ldrb	r3, [r3, #24]
 80017dc:	2b02      	cmp	r3, #2
 80017de:	d035      	beq.n	800184c <IMU_Handler+0x7c>
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	f300 8106 	bgt.w	80019f2 <IMU_Handler+0x222>
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d002      	beq.n	80017f0 <IMU_Handler+0x20>
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d016      	beq.n	800181c <IMU_Handler+0x4c>

        IMU->State = PENDING_SYNC;
        UART_Receive_IT(IMU->usartx, 1);
        break;
    }
}
 80017ee:	e100      	b.n	80019f2 <IMU_Handler+0x222>
        if (IMU->Buffer[0] == 0xAA) {
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	791b      	ldrb	r3, [r3, #4]
 80017f4:	2baa      	cmp	r3, #170	@ 0xaa
 80017f6:	d107      	bne.n	8001808 <IMU_Handler+0x38>
            IMU->State = CONFIRMING_SYNC;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2201      	movs	r2, #1
 80017fc:	761a      	strb	r2, [r3, #24]
            UART_Receive_IT(USART2, 1);
 80017fe:	2101      	movs	r1, #1
 8001800:	4881      	ldr	r0, [pc, #516]	@ (8001a08 <IMU_Handler+0x238>)
 8001802:	f7ff ffc7 	bl	8001794 <UART_Receive_IT>
        break;
 8001806:	e0f4      	b.n	80019f2 <IMU_Handler+0x222>
            IMU->State = PENDING_SYNC;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2200      	movs	r2, #0
 800180c:	761a      	strb	r2, [r3, #24]
            UART_Receive_IT(IMU->usartx, 1);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	2101      	movs	r1, #1
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff ffbd 	bl	8001794 <UART_Receive_IT>
        break;
 800181a:	e0ea      	b.n	80019f2 <IMU_Handler+0x222>
        if (IMU->Buffer[0] == 0x00) {
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	791b      	ldrb	r3, [r3, #4]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d109      	bne.n	8001838 <IMU_Handler+0x68>
            IMU->State = IN_SYNC;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2202      	movs	r2, #2
 8001828:	761a      	strb	r2, [r3, #24]
            UART_Receive_IT(IMU->usartx, 13);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	210d      	movs	r1, #13
 8001830:	4618      	mov	r0, r3
 8001832:	f7ff ffaf 	bl	8001794 <UART_Receive_IT>
        break;
 8001836:	e0dc      	b.n	80019f2 <IMU_Handler+0x222>
            IMU->State = PENDING_SYNC;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2200      	movs	r2, #0
 800183c:	761a      	strb	r2, [r3, #24]
            UART_Receive_IT(IMU->usartx, 1);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	2101      	movs	r1, #1
 8001844:	4618      	mov	r0, r3
 8001846:	f7ff ffa5 	bl	8001794 <UART_Receive_IT>
        break;
 800184a:	e0d2      	b.n	80019f2 <IMU_Handler+0x222>
        IMU->checksum = 0;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2200      	movs	r2, #0
 8001850:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        for (uint8_t i = 0; i < 12; i++) {
 8001854:	2300      	movs	r3, #0
 8001856:	73fb      	strb	r3, [r7, #15]
 8001858:	e00f      	b.n	800187a <IMU_Handler+0xaa>
            IMU->checksum += IMU->Buffer[i];
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001860:	b2da      	uxtb	r2, r3
 8001862:	7bfb      	ldrb	r3, [r7, #15]
 8001864:	6879      	ldr	r1, [r7, #4]
 8001866:	440b      	add	r3, r1
 8001868:	791b      	ldrb	r3, [r3, #4]
 800186a:	4413      	add	r3, r2
 800186c:	b2da      	uxtb	r2, r3
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        for (uint8_t i = 0; i < 12; i++) {
 8001874:	7bfb      	ldrb	r3, [r7, #15]
 8001876:	3301      	adds	r3, #1
 8001878:	73fb      	strb	r3, [r7, #15]
 800187a:	7bfb      	ldrb	r3, [r7, #15]
 800187c:	2b0b      	cmp	r3, #11
 800187e:	d9ec      	bls.n	800185a <IMU_Handler+0x8a>
        if (IMU->checksum == IMU->Buffer[12]) {
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001886:	b2da      	uxtb	r2, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	7c1b      	ldrb	r3, [r3, #16]
 800188c:	429a      	cmp	r2, r3
 800188e:	f040 808a 	bne.w	80019a6 <IMU_Handler+0x1d6>
            IMU->yaw = *((int16_t*)&IMU->Buffer[1]) / 100.0;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	3305      	adds	r3, #5
 8001896:	f9b3 3000 	ldrsh.w	r3, [r3]
 800189a:	4618      	mov	r0, r3
 800189c:	f7fe fdee 	bl	800047c <__aeabi_i2d>
 80018a0:	f04f 0200 	mov.w	r2, #0
 80018a4:	4b59      	ldr	r3, [pc, #356]	@ (8001a0c <IMU_Handler+0x23c>)
 80018a6:	f7fe ff7d 	bl	80007a4 <__aeabi_ddiv>
 80018aa:	4602      	mov	r2, r0
 80018ac:	460b      	mov	r3, r1
 80018ae:	4610      	mov	r0, r2
 80018b0:	4619      	mov	r1, r3
 80018b2:	f7ff f85f 	bl	8000974 <__aeabi_d2f>
 80018b6:	4602      	mov	r2, r0
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	61da      	str	r2, [r3, #28]
            IMU->yaw_rate = *((int16_t*)&IMU->Buffer[3]) / 100.0;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	3307      	adds	r3, #7
 80018c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7fe fdd9 	bl	800047c <__aeabi_i2d>
 80018ca:	f04f 0200 	mov.w	r2, #0
 80018ce:	4b4f      	ldr	r3, [pc, #316]	@ (8001a0c <IMU_Handler+0x23c>)
 80018d0:	f7fe ff68 	bl	80007a4 <__aeabi_ddiv>
 80018d4:	4602      	mov	r2, r0
 80018d6:	460b      	mov	r3, r1
 80018d8:	4610      	mov	r0, r2
 80018da:	4619      	mov	r1, r3
 80018dc:	f7ff f84a 	bl	8000974 <__aeabi_d2f>
 80018e0:	4602      	mov	r2, r0
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	621a      	str	r2, [r3, #32]
            IMU->x_acc = *((int16_t*)&IMU->Buffer[5]) / 1000.0 * 9.8067;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	3309      	adds	r3, #9
 80018ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018ee:	4618      	mov	r0, r3
 80018f0:	f7fe fdc4 	bl	800047c <__aeabi_i2d>
 80018f4:	f04f 0200 	mov.w	r2, #0
 80018f8:	4b45      	ldr	r3, [pc, #276]	@ (8001a10 <IMU_Handler+0x240>)
 80018fa:	f7fe ff53 	bl	80007a4 <__aeabi_ddiv>
 80018fe:	4602      	mov	r2, r0
 8001900:	460b      	mov	r3, r1
 8001902:	4610      	mov	r0, r2
 8001904:	4619      	mov	r1, r3
 8001906:	a33e      	add	r3, pc, #248	@ (adr r3, 8001a00 <IMU_Handler+0x230>)
 8001908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800190c:	f7fe fe20 	bl	8000550 <__aeabi_dmul>
 8001910:	4602      	mov	r2, r0
 8001912:	460b      	mov	r3, r1
 8001914:	4610      	mov	r0, r2
 8001916:	4619      	mov	r1, r3
 8001918:	f7ff f82c 	bl	8000974 <__aeabi_d2f>
 800191c:	4602      	mov	r2, r0
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	625a      	str	r2, [r3, #36]	@ 0x24
            IMU->y_acc = *((int16_t*)&IMU->Buffer[7]) / 1000.0 * 9.8067;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	330b      	adds	r3, #11
 8001926:	f9b3 3000 	ldrsh.w	r3, [r3]
 800192a:	4618      	mov	r0, r3
 800192c:	f7fe fda6 	bl	800047c <__aeabi_i2d>
 8001930:	f04f 0200 	mov.w	r2, #0
 8001934:	4b36      	ldr	r3, [pc, #216]	@ (8001a10 <IMU_Handler+0x240>)
 8001936:	f7fe ff35 	bl	80007a4 <__aeabi_ddiv>
 800193a:	4602      	mov	r2, r0
 800193c:	460b      	mov	r3, r1
 800193e:	4610      	mov	r0, r2
 8001940:	4619      	mov	r1, r3
 8001942:	a32f      	add	r3, pc, #188	@ (adr r3, 8001a00 <IMU_Handler+0x230>)
 8001944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001948:	f7fe fe02 	bl	8000550 <__aeabi_dmul>
 800194c:	4602      	mov	r2, r0
 800194e:	460b      	mov	r3, r1
 8001950:	4610      	mov	r0, r2
 8001952:	4619      	mov	r1, r3
 8001954:	f7ff f80e 	bl	8000974 <__aeabi_d2f>
 8001958:	4602      	mov	r2, r0
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	629a      	str	r2, [r3, #40]	@ 0x28
            IMU->z_acc = *((int16_t*)&IMU->Buffer[9]) / 1000.0 * 9.8067;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	330d      	adds	r3, #13
 8001962:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001966:	4618      	mov	r0, r3
 8001968:	f7fe fd88 	bl	800047c <__aeabi_i2d>
 800196c:	f04f 0200 	mov.w	r2, #0
 8001970:	4b27      	ldr	r3, [pc, #156]	@ (8001a10 <IMU_Handler+0x240>)
 8001972:	f7fe ff17 	bl	80007a4 <__aeabi_ddiv>
 8001976:	4602      	mov	r2, r0
 8001978:	460b      	mov	r3, r1
 800197a:	4610      	mov	r0, r2
 800197c:	4619      	mov	r1, r3
 800197e:	a320      	add	r3, pc, #128	@ (adr r3, 8001a00 <IMU_Handler+0x230>)
 8001980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001984:	f7fe fde4 	bl	8000550 <__aeabi_dmul>
 8001988:	4602      	mov	r2, r0
 800198a:	460b      	mov	r3, r1
 800198c:	4610      	mov	r0, r2
 800198e:	4619      	mov	r1, r3
 8001990:	f7fe fff0 	bl	8000974 <__aeabi_d2f>
 8001994:	4602      	mov	r2, r0
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	62da      	str	r2, [r3, #44]	@ 0x2c
            IMU->turn_no = IMU->Buffer[11];
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	7bdb      	ldrb	r3, [r3, #15]
 800199e:	b25a      	sxtb	r2, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        if(firstread == 0){
 80019a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001a14 <IMU_Handler+0x244>)
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d117      	bne.n	80019de <IMU_Handler+0x20e>
        	imu.offset = 180.0 - IMU->yaw;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	69db      	ldr	r3, [r3, #28]
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7fe fd74 	bl	80004a0 <__aeabi_f2d>
 80019b8:	4602      	mov	r2, r0
 80019ba:	460b      	mov	r3, r1
 80019bc:	f04f 0000 	mov.w	r0, #0
 80019c0:	4915      	ldr	r1, [pc, #84]	@ (8001a18 <IMU_Handler+0x248>)
 80019c2:	f7fe fc0d 	bl	80001e0 <__aeabi_dsub>
 80019c6:	4602      	mov	r2, r0
 80019c8:	460b      	mov	r3, r1
 80019ca:	4610      	mov	r0, r2
 80019cc:	4619      	mov	r1, r3
 80019ce:	f7fe ffd1 	bl	8000974 <__aeabi_d2f>
 80019d2:	4603      	mov	r3, r0
 80019d4:	4a11      	ldr	r2, [pc, #68]	@ (8001a1c <IMU_Handler+0x24c>)
 80019d6:	6453      	str	r3, [r2, #68]	@ 0x44
        	firstread = 1;
 80019d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001a14 <IMU_Handler+0x244>)
 80019da:	2201      	movs	r2, #1
 80019dc:	701a      	strb	r2, [r3, #0]
        IMU->State = PENDING_SYNC;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2200      	movs	r2, #0
 80019e2:	761a      	strb	r2, [r3, #24]
        UART_Receive_IT(IMU->usartx, 1);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	2101      	movs	r1, #1
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7ff fed2 	bl	8001794 <UART_Receive_IT>
        break;
 80019f0:	bf00      	nop
}
 80019f2:	bf00      	nop
 80019f4:	3710      	adds	r7, #16
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	f3af 8000 	nop.w
 8001a00:	c84b5dcc 	.word	0xc84b5dcc
 8001a04:	40239d07 	.word	0x40239d07
 8001a08:	40004400 	.word	0x40004400
 8001a0c:	40590000 	.word	0x40590000
 8001a10:	408f4000 	.word	0x408f4000
 8001a14:	20000040 	.word	0x20000040
 8001a18:	40668000 	.word	0x40668000
 8001a1c:	20000044 	.word	0x20000044

08001a20 <PID_Init>:
    float prevError; // Previous error value
    float integral;  // Integral accumulator
} PID_t;

// Initialize the PID controller
void PID_Init(PID_t *pid, float Kp, float Ki, float Kd) {
 8001a20:	b480      	push	{r7}
 8001a22:	b085      	sub	sp, #20
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	ed87 0a02 	vstr	s0, [r7, #8]
 8001a2c:	edc7 0a01 	vstr	s1, [r7, #4]
 8001a30:	ed87 1a00 	vstr	s2, [r7]
    pid->Kp = Kp;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	68ba      	ldr	r2, [r7, #8]
 8001a38:	601a      	str	r2, [r3, #0]
    pid->Ki = Ki;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	687a      	ldr	r2, [r7, #4]
 8001a3e:	605a      	str	r2, [r3, #4]
    pid->Kd = Kd;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	683a      	ldr	r2, [r7, #0]
 8001a44:	609a      	str	r2, [r3, #8]
    pid->prevError = 0;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	f04f 0200 	mov.w	r2, #0
 8001a4c:	60da      	str	r2, [r3, #12]
    pid->integral = 0;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	f04f 0200 	mov.w	r2, #0
 8001a54:	611a      	str	r2, [r3, #16]
}
 8001a56:	bf00      	nop
 8001a58:	3714      	adds	r7, #20
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr

08001a62 <PID_Compute>:

// Compute the PID output
float PID_Compute(PID_t *pid, float setpoint, float measured) {
 8001a62:	b480      	push	{r7}
 8001a64:	b089      	sub	sp, #36	@ 0x24
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	60f8      	str	r0, [r7, #12]
 8001a6a:	ed87 0a02 	vstr	s0, [r7, #8]
 8001a6e:	edc7 0a01 	vstr	s1, [r7, #4]
    float error = setpoint - measured;    // Calculate the error
 8001a72:	ed97 7a02 	vldr	s14, [r7, #8]
 8001a76:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a7e:	edc7 7a07 	vstr	s15, [r7, #28]
    pid->integral += error;              // Accumulate the integral term
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	ed93 7a04 	vldr	s14, [r3, #16]
 8001a88:	edd7 7a07 	vldr	s15, [r7, #28]
 8001a8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	edc3 7a04 	vstr	s15, [r3, #16]
    float derivative = error - pid->prevError; // Calculate the derivative term
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	edd3 7a03 	vldr	s15, [r3, #12]
 8001a9c:	ed97 7a07 	vldr	s14, [r7, #28]
 8001aa0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001aa4:	edc7 7a06 	vstr	s15, [r7, #24]
    pid->prevError = error;              // Store the current error for the next cycle
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	69fa      	ldr	r2, [r7, #28]
 8001aac:	60da      	str	r2, [r3, #12]

    // Compute the PID output
    float output = (pid->Kp * error) + (pid->Ki * pid->integral) + (pid->Kd * derivative);
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	ed93 7a00 	vldr	s14, [r3]
 8001ab4:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ab8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	edd3 6a01 	vldr	s13, [r3, #4]
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	edd3 7a04 	vldr	s15, [r3, #16]
 8001ac8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001acc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	edd3 6a02 	vldr	s13, [r3, #8]
 8001ad6:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ada:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ade:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ae2:	edc7 7a05 	vstr	s15, [r7, #20]
    return output;
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	ee07 3a90 	vmov	s15, r3
}
 8001aec:	eeb0 0a67 	vmov.f32	s0, s15
 8001af0:	3724      	adds	r7, #36	@ 0x24
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
	...

08001afc <main>:
int cnt;
uint8_t receivedData;

unsigned square[6];

int main(void) {
 8001afc:	b5b0      	push	{r4, r5, r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
	uint32_t timer = 0;
 8001b02:	2300      	movs	r3, #0
 8001b04:	607b      	str	r3, [r7, #4]

	SysClockConfig();
 8001b06:	f7ff f8fb 	bl	8000d00 <SysClockConfig>
	Pin_config();
 8001b0a:	f7ff fc55 	bl	80013b8 <Pin_config>
	Configure_TIM2();
 8001b0e:	f7ff fd75 	bl	80015fc <Configure_TIM2>
	Configure_TIM3();
 8001b12:	f7ff fd9f 	bl	8001654 <Configure_TIM3>
	Configure_TIM1_PWM();
 8001b16:	f7ff fd25 	bl	8001564 <Configure_TIM1_PWM>
	TIM9Config();
 8001b1a:	f7ff fab7 	bl	800108c <TIM9Config>
	I2C1_Config();
 8001b1e:	f7ff f94b 	bl	8000db8 <I2C1_Config>
	tcs3272_init();
 8001b22:	f7ff fbb5 	bl	8001290 <tcs3272_init>
	Configure_USART2();
 8001b26:	f7ff fdbd 	bl	80016a4 <Configure_USART2>


	PID_Init(&imupid, 300, 0, 1);
 8001b2a:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8001b2e:	eddf 0a9f 	vldr	s1, [pc, #636]	@ 8001dac <main+0x2b0>
 8001b32:	ed9f 0a9f 	vldr	s0, [pc, #636]	@ 8001db0 <main+0x2b4>
 8001b36:	489f      	ldr	r0, [pc, #636]	@ (8001db4 <main+0x2b8>)
 8001b38:	f7ff ff72 	bl	8001a20 <PID_Init>

	Seg1Value = 0;
 8001b3c:	4b9e      	ldr	r3, [pc, #632]	@ (8001db8 <main+0x2bc>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	701a      	strb	r2, [r3, #0]
	Seg2Value = 0;
 8001b42:	4b9e      	ldr	r3, [pc, #632]	@ (8001dbc <main+0x2c0>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	701a      	strb	r2, [r3, #0]
	linedetected_delay = tick;
 8001b48:	4b9d      	ldr	r3, [pc, #628]	@ (8001dc0 <main+0x2c4>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a9d      	ldr	r2, [pc, #628]	@ (8001dc4 <main+0x2c8>)
 8001b4e:	6013      	str	r3, [r2, #0]

	UART_Receive_IT(USART2, 1);
 8001b50:	2101      	movs	r1, #1
 8001b52:	489d      	ldr	r0, [pc, #628]	@ (8001dc8 <main+0x2cc>)
 8001b54:	f7ff fe1e 	bl	8001794 <UART_Receive_IT>

	while (1) {
		if (tick - timer > 50) {
 8001b58:	4b99      	ldr	r3, [pc, #612]	@ (8001dc0 <main+0x2c4>)
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	2b32      	cmp	r3, #50	@ 0x32
 8001b62:	d907      	bls.n	8001b74 <main+0x78>
			getRGB(&red, &green, &blue);
 8001b64:	4a99      	ldr	r2, [pc, #612]	@ (8001dcc <main+0x2d0>)
 8001b66:	499a      	ldr	r1, [pc, #616]	@ (8001dd0 <main+0x2d4>)
 8001b68:	489a      	ldr	r0, [pc, #616]	@ (8001dd4 <main+0x2d8>)
 8001b6a:	f7ff fbe5 	bl	8001338 <getRGB>
			timer = tick;
 8001b6e:	4b94      	ldr	r3, [pc, #592]	@ (8001dc0 <main+0x2c4>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	607b      	str	r3, [r7, #4]
		}

		currentAngle = 180.0 - imu.yaw;
 8001b74:	4b98      	ldr	r3, [pc, #608]	@ (8001dd8 <main+0x2dc>)
 8001b76:	69db      	ldr	r3, [r3, #28]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7fe fc91 	bl	80004a0 <__aeabi_f2d>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	460b      	mov	r3, r1
 8001b82:	f04f 0000 	mov.w	r0, #0
 8001b86:	4995      	ldr	r1, [pc, #596]	@ (8001ddc <main+0x2e0>)
 8001b88:	f7fe fb2a 	bl	80001e0 <__aeabi_dsub>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	460b      	mov	r3, r1
 8001b90:	4610      	mov	r0, r2
 8001b92:	4619      	mov	r1, r3
 8001b94:	f7fe feee 	bl	8000974 <__aeabi_d2f>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	4a91      	ldr	r2, [pc, #580]	@ (8001de0 <main+0x2e4>)
 8001b9c:	6013      	str	r3, [r2, #0]

		if (currentAngle - previousAngle < -300) {
 8001b9e:	4b90      	ldr	r3, [pc, #576]	@ (8001de0 <main+0x2e4>)
 8001ba0:	ed93 7a00 	vldr	s14, [r3]
 8001ba4:	4b8f      	ldr	r3, [pc, #572]	@ (8001de4 <main+0x2e8>)
 8001ba6:	edd3 7a00 	vldr	s15, [r3]
 8001baa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bae:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 8001de8 <main+0x2ec>
 8001bb2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bba:	d505      	bpl.n	8001bc8 <main+0xcc>
			turn++;
 8001bbc:	4b8b      	ldr	r3, [pc, #556]	@ (8001dec <main+0x2f0>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	4a8a      	ldr	r2, [pc, #552]	@ (8001dec <main+0x2f0>)
 8001bc4:	6013      	str	r3, [r2, #0]
 8001bc6:	e013      	b.n	8001bf0 <main+0xf4>
		}else if(currentAngle - previousAngle > 300){
 8001bc8:	4b85      	ldr	r3, [pc, #532]	@ (8001de0 <main+0x2e4>)
 8001bca:	ed93 7a00 	vldr	s14, [r3]
 8001bce:	4b85      	ldr	r3, [pc, #532]	@ (8001de4 <main+0x2e8>)
 8001bd0:	edd3 7a00 	vldr	s15, [r3]
 8001bd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bd8:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 8001db0 <main+0x2b4>
 8001bdc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001be4:	dd04      	ble.n	8001bf0 <main+0xf4>
			turn--;
 8001be6:	4b81      	ldr	r3, [pc, #516]	@ (8001dec <main+0x2f0>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	3b01      	subs	r3, #1
 8001bec:	4a7f      	ldr	r2, [pc, #508]	@ (8001dec <main+0x2f0>)
 8001bee:	6013      	str	r3, [r2, #0]
		}

		AngleNow = (float) turn * 360.0 + currentAngle - imu.offset;
 8001bf0:	4b7e      	ldr	r3, [pc, #504]	@ (8001dec <main+0x2f0>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	ee07 3a90 	vmov	s15, r3
 8001bf8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bfc:	ee17 0a90 	vmov	r0, s15
 8001c00:	f7fe fc4e 	bl	80004a0 <__aeabi_f2d>
 8001c04:	f04f 0200 	mov.w	r2, #0
 8001c08:	4b79      	ldr	r3, [pc, #484]	@ (8001df0 <main+0x2f4>)
 8001c0a:	f7fe fca1 	bl	8000550 <__aeabi_dmul>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	460b      	mov	r3, r1
 8001c12:	4614      	mov	r4, r2
 8001c14:	461d      	mov	r5, r3
 8001c16:	4b72      	ldr	r3, [pc, #456]	@ (8001de0 <main+0x2e4>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7fe fc40 	bl	80004a0 <__aeabi_f2d>
 8001c20:	4602      	mov	r2, r0
 8001c22:	460b      	mov	r3, r1
 8001c24:	4620      	mov	r0, r4
 8001c26:	4629      	mov	r1, r5
 8001c28:	f7fe fadc 	bl	80001e4 <__adddf3>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	460b      	mov	r3, r1
 8001c30:	4614      	mov	r4, r2
 8001c32:	461d      	mov	r5, r3
 8001c34:	4b68      	ldr	r3, [pc, #416]	@ (8001dd8 <main+0x2dc>)
 8001c36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7fe fc31 	bl	80004a0 <__aeabi_f2d>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	460b      	mov	r3, r1
 8001c42:	4620      	mov	r0, r4
 8001c44:	4629      	mov	r1, r5
 8001c46:	f7fe facb 	bl	80001e0 <__aeabi_dsub>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	460b      	mov	r3, r1
 8001c4e:	4610      	mov	r0, r2
 8001c50:	4619      	mov	r1, r3
 8001c52:	f7fe fe8f 	bl	8000974 <__aeabi_d2f>
 8001c56:	4603      	mov	r3, r0
 8001c58:	4a66      	ldr	r2, [pc, #408]	@ (8001df4 <main+0x2f8>)
 8001c5a:	6013      	str	r3, [r2, #0]

		previousAngle = currentAngle;
 8001c5c:	4b60      	ldr	r3, [pc, #384]	@ (8001de0 <main+0x2e4>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a60      	ldr	r2, [pc, #384]	@ (8001de4 <main+0x2e8>)
 8001c62:	6013      	str	r3, [r2, #0]

		if (PB1) {
 8001c64:	4b64      	ldr	r3, [pc, #400]	@ (8001df8 <main+0x2fc>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	f003 0304 	and.w	r3, r3, #4
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d02c      	beq.n	8001ccc <main+0x1d0>
			runflag = !runflag;
 8001c72:	4b62      	ldr	r3, [pc, #392]	@ (8001dfc <main+0x300>)
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	bf0c      	ite	eq
 8001c7a:	2301      	moveq	r3, #1
 8001c7c:	2300      	movne	r3, #0
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	461a      	mov	r2, r3
 8001c82:	4b5e      	ldr	r3, [pc, #376]	@ (8001dfc <main+0x300>)
 8001c84:	701a      	strb	r2, [r3, #0]
			while (PB1);
 8001c86:	bf00      	nop
 8001c88:	4b5b      	ldr	r3, [pc, #364]	@ (8001df8 <main+0x2fc>)
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	f003 0304 	and.w	r3, r3, #4
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d1f8      	bne.n	8001c88 <main+0x18c>
			AngleTarget = AngleNow;
 8001c96:	4b57      	ldr	r3, [pc, #348]	@ (8001df4 <main+0x2f8>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a59      	ldr	r2, [pc, #356]	@ (8001e00 <main+0x304>)
 8001c9c:	6013      	str	r3, [r2, #0]
			delay = tick;
 8001c9e:	4b48      	ldr	r3, [pc, #288]	@ (8001dc0 <main+0x2c4>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a58      	ldr	r2, [pc, #352]	@ (8001e04 <main+0x308>)
 8001ca4:	6013      	str	r3, [r2, #0]
			linedetected_delay = tick;
 8001ca6:	4b46      	ldr	r3, [pc, #280]	@ (8001dc0 <main+0x2c4>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a46      	ldr	r2, [pc, #280]	@ (8001dc4 <main+0x2c8>)
 8001cac:	6013      	str	r3, [r2, #0]
			state = 0;
 8001cae:	4b56      	ldr	r3, [pc, #344]	@ (8001e08 <main+0x30c>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	701a      	strb	r2, [r3, #0]
			segenable = 1;
 8001cb4:	4b55      	ldr	r3, [pc, #340]	@ (8001e0c <main+0x310>)
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	701a      	strb	r2, [r3, #0]

			Seg1Value = 0;
 8001cba:	4b3f      	ldr	r3, [pc, #252]	@ (8001db8 <main+0x2bc>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	701a      	strb	r2, [r3, #0]
			Seg2Value = 0;
 8001cc0:	4b3e      	ldr	r3, [pc, #248]	@ (8001dbc <main+0x2c0>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	701a      	strb	r2, [r3, #0]
			reportflag = 0;
 8001cc6:	4b52      	ldr	r3, [pc, #328]	@ (8001e10 <main+0x314>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	701a      	strb	r2, [r3, #0]
		}


		imupidout = PID_Compute(&imupid, AngleTarget, AngleNow);
 8001ccc:	4b4c      	ldr	r3, [pc, #304]	@ (8001e00 <main+0x304>)
 8001cce:	edd3 7a00 	vldr	s15, [r3]
 8001cd2:	4b48      	ldr	r3, [pc, #288]	@ (8001df4 <main+0x2f8>)
 8001cd4:	ed93 7a00 	vldr	s14, [r3]
 8001cd8:	eef0 0a47 	vmov.f32	s1, s14
 8001cdc:	eeb0 0a67 	vmov.f32	s0, s15
 8001ce0:	4834      	ldr	r0, [pc, #208]	@ (8001db4 <main+0x2b8>)
 8001ce2:	f7ff febe 	bl	8001a62 <PID_Compute>
 8001ce6:	eef0 7a40 	vmov.f32	s15, s0
 8001cea:	4b4a      	ldr	r3, [pc, #296]	@ (8001e14 <main+0x318>)
 8001cec:	edc3 7a00 	vstr	s15, [r3]


		switch(state){
 8001cf0:	4b45      	ldr	r3, [pc, #276]	@ (8001e08 <main+0x30c>)
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	2b04      	cmp	r3, #4
 8001cf6:	f200 810d 	bhi.w	8001f14 <main+0x418>
 8001cfa:	a201      	add	r2, pc, #4	@ (adr r2, 8001d00 <main+0x204>)
 8001cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d00:	08001d15 	.word	0x08001d15
 8001d04:	08001d79 	.word	0x08001d79
 8001d08:	08001e35 	.word	0x08001e35
 8001d0c:	08001e8d 	.word	0x08001e8d
 8001d10:	08001ed1 	.word	0x08001ed1
		case 0:
			leftspeed =  10000;
 8001d14:	4b40      	ldr	r3, [pc, #256]	@ (8001e18 <main+0x31c>)
 8001d16:	4a41      	ldr	r2, [pc, #260]	@ (8001e1c <main+0x320>)
 8001d18:	601a      	str	r2, [r3, #0]
			rightspeed = 10000;
 8001d1a:	4b41      	ldr	r3, [pc, #260]	@ (8001e20 <main+0x324>)
 8001d1c:	4a3f      	ldr	r2, [pc, #252]	@ (8001e1c <main+0x320>)
 8001d1e:	601a      	str	r2, [r3, #0]
			if(tick - delay > 2000){
 8001d20:	4b27      	ldr	r3, [pc, #156]	@ (8001dc0 <main+0x2c4>)
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	4b37      	ldr	r3, [pc, #220]	@ (8001e04 <main+0x308>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001d2e:	f240 80fd 	bls.w	8001f2c <main+0x430>
				state = 1;
 8001d32:	4b35      	ldr	r3, [pc, #212]	@ (8001e08 <main+0x30c>)
 8001d34:	2201      	movs	r2, #1
 8001d36:	701a      	strb	r2, [r3, #0]
				delay = tick;
 8001d38:	4b21      	ldr	r3, [pc, #132]	@ (8001dc0 <main+0x2c4>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a31      	ldr	r2, [pc, #196]	@ (8001e04 <main+0x308>)
 8001d3e:	6013      	str	r3, [r2, #0]
				leftspeed =  0;
 8001d40:	4b35      	ldr	r3, [pc, #212]	@ (8001e18 <main+0x31c>)
 8001d42:	f04f 0200 	mov.w	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]
				rightspeed = 0;
 8001d48:	4b35      	ldr	r3, [pc, #212]	@ (8001e20 <main+0x324>)
 8001d4a:	f04f 0200 	mov.w	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
#ifdef shifted
				AngleTarget -= 90;
 8001d50:	4b2b      	ldr	r3, [pc, #172]	@ (8001e00 <main+0x304>)
 8001d52:	edd3 7a00 	vldr	s15, [r3]
 8001d56:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8001e24 <main+0x328>
 8001d5a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d5e:	4b28      	ldr	r3, [pc, #160]	@ (8001e00 <main+0x304>)
 8001d60:	edc3 7a00 	vstr	s15, [r3]
#else
				AngleTarget += 90;
#endif
				imupid.Kp = 75;
 8001d64:	4b13      	ldr	r3, [pc, #76]	@ (8001db4 <main+0x2b8>)
 8001d66:	4a30      	ldr	r2, [pc, #192]	@ (8001e28 <main+0x32c>)
 8001d68:	601a      	str	r2, [r3, #0]
				imupid.Ki = 0.001;
 8001d6a:	4b12      	ldr	r3, [pc, #72]	@ (8001db4 <main+0x2b8>)
 8001d6c:	4a2f      	ldr	r2, [pc, #188]	@ (8001e2c <main+0x330>)
 8001d6e:	605a      	str	r2, [r3, #4]
				imupid.Kd = 3;
 8001d70:	4b10      	ldr	r3, [pc, #64]	@ (8001db4 <main+0x2b8>)
 8001d72:	4a2f      	ldr	r2, [pc, #188]	@ (8001e30 <main+0x334>)
 8001d74:	609a      	str	r2, [r3, #8]
			}
			break;
 8001d76:	e0d9      	b.n	8001f2c <main+0x430>

		case 1:
			leftspeed = 0;
 8001d78:	4b27      	ldr	r3, [pc, #156]	@ (8001e18 <main+0x31c>)
 8001d7a:	f04f 0200 	mov.w	r2, #0
 8001d7e:	601a      	str	r2, [r3, #0]
			rightspeed = 0;
 8001d80:	4b27      	ldr	r3, [pc, #156]	@ (8001e20 <main+0x324>)
 8001d82:	f04f 0200 	mov.w	r2, #0
 8001d86:	601a      	str	r2, [r3, #0]
			if (tick - delay > 1000) {
 8001d88:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc0 <main+0x2c4>)
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	4b1d      	ldr	r3, [pc, #116]	@ (8001e04 <main+0x308>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d96:	f240 80cb 	bls.w	8001f30 <main+0x434>
				state = 2;
 8001d9a:	4b1b      	ldr	r3, [pc, #108]	@ (8001e08 <main+0x30c>)
 8001d9c:	2202      	movs	r2, #2
 8001d9e:	701a      	strb	r2, [r3, #0]
				delay = tick;
 8001da0:	4b07      	ldr	r3, [pc, #28]	@ (8001dc0 <main+0x2c4>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a17      	ldr	r2, [pc, #92]	@ (8001e04 <main+0x308>)
 8001da6:	6013      	str	r3, [r2, #0]
			}

			break;
 8001da8:	e0c2      	b.n	8001f30 <main+0x434>
 8001daa:	bf00      	nop
 8001dac:	00000000 	.word	0x00000000
 8001db0:	43960000 	.word	0x43960000
 8001db4:	200000b0 	.word	0x200000b0
 8001db8:	2000001e 	.word	0x2000001e
 8001dbc:	2000001f 	.word	0x2000001f
 8001dc0:	2000008c 	.word	0x2000008c
 8001dc4:	20000094 	.word	0x20000094
 8001dc8:	40004400 	.word	0x40004400
 8001dcc:	2000002c 	.word	0x2000002c
 8001dd0:	20000028 	.word	0x20000028
 8001dd4:	20000024 	.word	0x20000024
 8001dd8:	20000044 	.word	0x20000044
 8001ddc:	40668000 	.word	0x40668000
 8001de0:	2000009c 	.word	0x2000009c
 8001de4:	200000a0 	.word	0x200000a0
 8001de8:	c3960000 	.word	0xc3960000
 8001dec:	200000ac 	.word	0x200000ac
 8001df0:	40768000 	.word	0x40768000
 8001df4:	200000a4 	.word	0x200000a4
 8001df8:	40020410 	.word	0x40020410
 8001dfc:	20000099 	.word	0x20000099
 8001e00:	200000a8 	.word	0x200000a8
 8001e04:	20000090 	.word	0x20000090
 8001e08:	200000d8 	.word	0x200000d8
 8001e0c:	200000d9 	.word	0x200000d9
 8001e10:	200000da 	.word	0x200000da
 8001e14:	200000c4 	.word	0x200000c4
 8001e18:	200000c8 	.word	0x200000c8
 8001e1c:	461c4000 	.word	0x461c4000
 8001e20:	200000cc 	.word	0x200000cc
 8001e24:	42b40000 	.word	0x42b40000
 8001e28:	42960000 	.word	0x42960000
 8001e2c:	3a83126f 	.word	0x3a83126f
 8001e30:	40400000 	.word	0x40400000

		case 2:
			leftspeed = 10000;
 8001e34:	4b99      	ldr	r3, [pc, #612]	@ (800209c <main+0x5a0>)
 8001e36:	4a9a      	ldr	r2, [pc, #616]	@ (80020a0 <main+0x5a4>)
 8001e38:	601a      	str	r2, [r3, #0]
			rightspeed = 10000;
 8001e3a:	4b9a      	ldr	r3, [pc, #616]	@ (80020a4 <main+0x5a8>)
 8001e3c:	4a98      	ldr	r2, [pc, #608]	@ (80020a0 <main+0x5a4>)
 8001e3e:	601a      	str	r2, [r3, #0]
			imupid.Kp = 100;
 8001e40:	4b99      	ldr	r3, [pc, #612]	@ (80020a8 <main+0x5ac>)
 8001e42:	4a9a      	ldr	r2, [pc, #616]	@ (80020ac <main+0x5b0>)
 8001e44:	601a      	str	r2, [r3, #0]
			imupid.Ki = 0;
 8001e46:	4b98      	ldr	r3, [pc, #608]	@ (80020a8 <main+0x5ac>)
 8001e48:	f04f 0200 	mov.w	r2, #0
 8001e4c:	605a      	str	r2, [r3, #4]
			imupid.Kd = 2;
 8001e4e:	4b96      	ldr	r3, [pc, #600]	@ (80020a8 <main+0x5ac>)
 8001e50:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e54:	609a      	str	r2, [r3, #8]
			if (tick - delay > 650) {
 8001e56:	4b96      	ldr	r3, [pc, #600]	@ (80020b0 <main+0x5b4>)
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	4b96      	ldr	r3, [pc, #600]	@ (80020b4 <main+0x5b8>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	1ad3      	subs	r3, r2, r3
 8001e60:	f240 228a 	movw	r2, #650	@ 0x28a
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d965      	bls.n	8001f34 <main+0x438>
				state = 3;
 8001e68:	4b93      	ldr	r3, [pc, #588]	@ (80020b8 <main+0x5bc>)
 8001e6a:	2203      	movs	r2, #3
 8001e6c:	701a      	strb	r2, [r3, #0]
#ifdef shifted
				AngleTarget -= 90;
 8001e6e:	4b93      	ldr	r3, [pc, #588]	@ (80020bc <main+0x5c0>)
 8001e70:	edd3 7a00 	vldr	s15, [r3]
 8001e74:	ed9f 7a92 	vldr	s14, [pc, #584]	@ 80020c0 <main+0x5c4>
 8001e78:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001e7c:	4b8f      	ldr	r3, [pc, #572]	@ (80020bc <main+0x5c0>)
 8001e7e:	edc3 7a00 	vstr	s15, [r3]
#else
				AngleTarget += 90;
#endif
				delay = tick;
 8001e82:	4b8b      	ldr	r3, [pc, #556]	@ (80020b0 <main+0x5b4>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a8b      	ldr	r2, [pc, #556]	@ (80020b4 <main+0x5b8>)
 8001e88:	6013      	str	r3, [r2, #0]
			}
			break;
 8001e8a:	e053      	b.n	8001f34 <main+0x438>

		case 3:
			leftspeed = 0;
 8001e8c:	4b83      	ldr	r3, [pc, #524]	@ (800209c <main+0x5a0>)
 8001e8e:	f04f 0200 	mov.w	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]
			rightspeed = 0;
 8001e94:	4b83      	ldr	r3, [pc, #524]	@ (80020a4 <main+0x5a8>)
 8001e96:	f04f 0200 	mov.w	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]
			imupid.Kp = 60;
 8001e9c:	4b82      	ldr	r3, [pc, #520]	@ (80020a8 <main+0x5ac>)
 8001e9e:	4a89      	ldr	r2, [pc, #548]	@ (80020c4 <main+0x5c8>)
 8001ea0:	601a      	str	r2, [r3, #0]
			imupid.Ki = 0.0005;
 8001ea2:	4b81      	ldr	r3, [pc, #516]	@ (80020a8 <main+0x5ac>)
 8001ea4:	4a88      	ldr	r2, [pc, #544]	@ (80020c8 <main+0x5cc>)
 8001ea6:	605a      	str	r2, [r3, #4]
			imupid.Kd = 2;
 8001ea8:	4b7f      	ldr	r3, [pc, #508]	@ (80020a8 <main+0x5ac>)
 8001eaa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001eae:	609a      	str	r2, [r3, #8]
			if (tick - delay > 1000) {
 8001eb0:	4b7f      	ldr	r3, [pc, #508]	@ (80020b0 <main+0x5b4>)
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	4b7f      	ldr	r3, [pc, #508]	@ (80020b4 <main+0x5b8>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	1ad3      	subs	r3, r2, r3
 8001eba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001ebe:	d93b      	bls.n	8001f38 <main+0x43c>
				state = 4;
 8001ec0:	4b7d      	ldr	r3, [pc, #500]	@ (80020b8 <main+0x5bc>)
 8001ec2:	2204      	movs	r2, #4
 8001ec4:	701a      	strb	r2, [r3, #0]
				delay = tick;
 8001ec6:	4b7a      	ldr	r3, [pc, #488]	@ (80020b0 <main+0x5b4>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a7a      	ldr	r2, [pc, #488]	@ (80020b4 <main+0x5b8>)
 8001ecc:	6013      	str	r3, [r2, #0]
			}
			break;
 8001ece:	e033      	b.n	8001f38 <main+0x43c>

		case 4:
			leftspeed = 10000;
 8001ed0:	4b72      	ldr	r3, [pc, #456]	@ (800209c <main+0x5a0>)
 8001ed2:	4a73      	ldr	r2, [pc, #460]	@ (80020a0 <main+0x5a4>)
 8001ed4:	601a      	str	r2, [r3, #0]
			rightspeed = 10000;
 8001ed6:	4b73      	ldr	r3, [pc, #460]	@ (80020a4 <main+0x5a8>)
 8001ed8:	4a71      	ldr	r2, [pc, #452]	@ (80020a0 <main+0x5a4>)
 8001eda:	601a      	str	r2, [r3, #0]
			imupid.Kp = 300;
 8001edc:	4b72      	ldr	r3, [pc, #456]	@ (80020a8 <main+0x5ac>)
 8001ede:	4a7b      	ldr	r2, [pc, #492]	@ (80020cc <main+0x5d0>)
 8001ee0:	601a      	str	r2, [r3, #0]
			imupid.Ki = 0;
 8001ee2:	4b71      	ldr	r3, [pc, #452]	@ (80020a8 <main+0x5ac>)
 8001ee4:	f04f 0200 	mov.w	r2, #0
 8001ee8:	605a      	str	r2, [r3, #4]
			imupid.Kd = 1;
 8001eea:	4b6f      	ldr	r3, [pc, #444]	@ (80020a8 <main+0x5ac>)
 8001eec:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001ef0:	609a      	str	r2, [r3, #8]
			if (tick - delay > 2100) {
 8001ef2:	4b6f      	ldr	r3, [pc, #444]	@ (80020b0 <main+0x5b4>)
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	4b6f      	ldr	r3, [pc, #444]	@ (80020b4 <main+0x5b8>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	f640 0234 	movw	r2, #2100	@ 0x834
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d91b      	bls.n	8001f3c <main+0x440>
				state = 5;
 8001f04:	4b6c      	ldr	r3, [pc, #432]	@ (80020b8 <main+0x5bc>)
 8001f06:	2205      	movs	r2, #5
 8001f08:	701a      	strb	r2, [r3, #0]
				delay = tick;
 8001f0a:	4b69      	ldr	r3, [pc, #420]	@ (80020b0 <main+0x5b4>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a69      	ldr	r2, [pc, #420]	@ (80020b4 <main+0x5b8>)
 8001f10:	6013      	str	r3, [r2, #0]
			}
			break;
 8001f12:	e013      	b.n	8001f3c <main+0x440>

		default:
			leftspeed = 0;
 8001f14:	4b61      	ldr	r3, [pc, #388]	@ (800209c <main+0x5a0>)
 8001f16:	f04f 0200 	mov.w	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]
			rightspeed = 0;
 8001f1c:	4b61      	ldr	r3, [pc, #388]	@ (80020a4 <main+0x5a8>)
 8001f1e:	f04f 0200 	mov.w	r2, #0
 8001f22:	601a      	str	r2, [r3, #0]
			runflag = 0;
 8001f24:	4b6a      	ldr	r3, [pc, #424]	@ (80020d0 <main+0x5d4>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	701a      	strb	r2, [r3, #0]
			break;
 8001f2a:	e008      	b.n	8001f3e <main+0x442>
			break;
 8001f2c:	bf00      	nop
 8001f2e:	e006      	b.n	8001f3e <main+0x442>
			break;
 8001f30:	bf00      	nop
 8001f32:	e004      	b.n	8001f3e <main+0x442>
			break;
 8001f34:	bf00      	nop
 8001f36:	e002      	b.n	8001f3e <main+0x442>
			break;
 8001f38:	bf00      	nop
 8001f3a:	e000      	b.n	8001f3e <main+0x442>
			break;
 8001f3c:	bf00      	nop
		}
#ifdef shifted
		Lfinalspeed = leftspeed + imupidout;
 8001f3e:	4b57      	ldr	r3, [pc, #348]	@ (800209c <main+0x5a0>)
 8001f40:	ed93 7a00 	vldr	s14, [r3]
 8001f44:	4b63      	ldr	r3, [pc, #396]	@ (80020d4 <main+0x5d8>)
 8001f46:	edd3 7a00 	vldr	s15, [r3]
 8001f4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f4e:	4b62      	ldr	r3, [pc, #392]	@ (80020d8 <main+0x5dc>)
 8001f50:	edc3 7a00 	vstr	s15, [r3]
		Rfinalspeed = rightspeed - imupidout;
 8001f54:	4b53      	ldr	r3, [pc, #332]	@ (80020a4 <main+0x5a8>)
 8001f56:	ed93 7a00 	vldr	s14, [r3]
 8001f5a:	4b5e      	ldr	r3, [pc, #376]	@ (80020d4 <main+0x5d8>)
 8001f5c:	edd3 7a00 	vldr	s15, [r3]
 8001f60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f64:	4b5d      	ldr	r3, [pc, #372]	@ (80020dc <main+0x5e0>)
 8001f66:	edc3 7a00 	vstr	s15, [r3]
#else
			Lfinalspeed = leftspeed - imupidout;
			Rfinalspeed = rightspeed + imupidout;
#endif

		if (runflag) {
 8001f6a:	4b59      	ldr	r3, [pc, #356]	@ (80020d0 <main+0x5d4>)
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d014      	beq.n	8001f9c <main+0x4a0>
			Motor(LEFT_MOTOR, Lfinalspeed);
 8001f72:	4b59      	ldr	r3, [pc, #356]	@ (80020d8 <main+0x5dc>)
 8001f74:	edd3 7a00 	vldr	s15, [r3]
 8001f78:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f7c:	ee17 1a90 	vmov	r1, s15
 8001f80:	2000      	movs	r0, #0
 8001f82:	f7fe fe65 	bl	8000c50 <Motor>
			Motor(RIGHT_MOTOR, Rfinalspeed);
 8001f86:	4b55      	ldr	r3, [pc, #340]	@ (80020dc <main+0x5e0>)
 8001f88:	edd3 7a00 	vldr	s15, [r3]
 8001f8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f90:	ee17 1a90 	vmov	r1, s15
 8001f94:	2001      	movs	r0, #1
 8001f96:	f7fe fe5b 	bl	8000c50 <Motor>
 8001f9a:	e007      	b.n	8001fac <main+0x4b0>

		} else {
			Motor(LEFT_MOTOR, 0);
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	2000      	movs	r0, #0
 8001fa0:	f7fe fe56 	bl	8000c50 <Motor>
			Motor(RIGHT_MOTOR, 0);
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	2001      	movs	r0, #1
 8001fa8:	f7fe fe52 	bl	8000c50 <Motor>
		}


		if (segenable) {
 8001fac:	4b4c      	ldr	r3, [pc, #304]	@ (80020e0 <main+0x5e4>)
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d060      	beq.n	8002076 <main+0x57a>
			if (tick - linedetected_delay < 1000) {
 8001fb4:	4b3e      	ldr	r3, [pc, #248]	@ (80020b0 <main+0x5b4>)
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	4b4a      	ldr	r3, [pc, #296]	@ (80020e4 <main+0x5e8>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001fc2:	d203      	bcs.n	8001fcc <main+0x4d0>
				Seg1Value = 1;
 8001fc4:	4b48      	ldr	r3, [pc, #288]	@ (80020e8 <main+0x5ec>)
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	701a      	strb	r2, [r3, #0]
 8001fca:	e054      	b.n	8002076 <main+0x57a>
			} else if (tick - linedetected_delay < 1800) {
 8001fcc:	4b38      	ldr	r3, [pc, #224]	@ (80020b0 <main+0x5b4>)
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	4b44      	ldr	r3, [pc, #272]	@ (80020e4 <main+0x5e8>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 8001fda:	d203      	bcs.n	8001fe4 <main+0x4e8>
				Seg1Value = 2;
 8001fdc:	4b42      	ldr	r3, [pc, #264]	@ (80020e8 <main+0x5ec>)
 8001fde:	2202      	movs	r2, #2
 8001fe0:	701a      	strb	r2, [r3, #0]
 8001fe2:	e048      	b.n	8002076 <main+0x57a>
			} else if (tick - linedetected_delay < 3500) {
 8001fe4:	4b32      	ldr	r3, [pc, #200]	@ (80020b0 <main+0x5b4>)
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	4b3e      	ldr	r3, [pc, #248]	@ (80020e4 <main+0x5e8>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	f640 52ab 	movw	r2, #3499	@ 0xdab
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d803      	bhi.n	8001ffe <main+0x502>
				Seg1Value = 3;
 8001ff6:	4b3c      	ldr	r3, [pc, #240]	@ (80020e8 <main+0x5ec>)
 8001ff8:	2203      	movs	r2, #3
 8001ffa:	701a      	strb	r2, [r3, #0]
 8001ffc:	e03b      	b.n	8002076 <main+0x57a>
			} else if (tick - linedetected_delay < 5000) {
 8001ffe:	4b2c      	ldr	r3, [pc, #176]	@ (80020b0 <main+0x5b4>)
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	4b38      	ldr	r3, [pc, #224]	@ (80020e4 <main+0x5e8>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	f241 3287 	movw	r2, #4999	@ 0x1387
 800200c:	4293      	cmp	r3, r2
 800200e:	d803      	bhi.n	8002018 <main+0x51c>
				Seg1Value = 4;
 8002010:	4b35      	ldr	r3, [pc, #212]	@ (80020e8 <main+0x5ec>)
 8002012:	2204      	movs	r2, #4
 8002014:	701a      	strb	r2, [r3, #0]
 8002016:	e02e      	b.n	8002076 <main+0x57a>
			} else if (tick - linedetected_delay < 6000) {
 8002018:	4b25      	ldr	r3, [pc, #148]	@ (80020b0 <main+0x5b4>)
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	4b31      	ldr	r3, [pc, #196]	@ (80020e4 <main+0x5e8>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	f241 726f 	movw	r2, #5999	@ 0x176f
 8002026:	4293      	cmp	r3, r2
 8002028:	d803      	bhi.n	8002032 <main+0x536>
				Seg1Value = 5;
 800202a:	4b2f      	ldr	r3, [pc, #188]	@ (80020e8 <main+0x5ec>)
 800202c:	2205      	movs	r2, #5
 800202e:	701a      	strb	r2, [r3, #0]
 8002030:	e021      	b.n	8002076 <main+0x57a>
			} else if (tick - linedetected_delay < 7000) {
 8002032:	4b1f      	ldr	r3, [pc, #124]	@ (80020b0 <main+0x5b4>)
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	4b2b      	ldr	r3, [pc, #172]	@ (80020e4 <main+0x5e8>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	f641 3257 	movw	r2, #6999	@ 0x1b57
 8002040:	4293      	cmp	r3, r2
 8002042:	d803      	bhi.n	800204c <main+0x550>
				Seg1Value = 6;
 8002044:	4b28      	ldr	r3, [pc, #160]	@ (80020e8 <main+0x5ec>)
 8002046:	2206      	movs	r2, #6
 8002048:	701a      	strb	r2, [r3, #0]
 800204a:	e014      	b.n	8002076 <main+0x57a>
			} else if (tick - linedetected_delay < 8000) {
 800204c:	4b18      	ldr	r3, [pc, #96]	@ (80020b0 <main+0x5b4>)
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	4b24      	ldr	r3, [pc, #144]	@ (80020e4 <main+0x5e8>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 800205a:	d20c      	bcs.n	8002076 <main+0x57a>
				Seg1Value = 10;
 800205c:	4b22      	ldr	r3, [pc, #136]	@ (80020e8 <main+0x5ec>)
 800205e:	220a      	movs	r2, #10
 8002060:	701a      	strb	r2, [r3, #0]
				seg2buf = Seg2Value;
 8002062:	4b22      	ldr	r3, [pc, #136]	@ (80020ec <main+0x5f0>)
 8002064:	781a      	ldrb	r2, [r3, #0]
 8002066:	4b22      	ldr	r3, [pc, #136]	@ (80020f0 <main+0x5f4>)
 8002068:	701a      	strb	r2, [r3, #0]
				Seg2Value = 10;
 800206a:	4b20      	ldr	r3, [pc, #128]	@ (80020ec <main+0x5f0>)
 800206c:	220a      	movs	r2, #10
 800206e:	701a      	strb	r2, [r3, #0]
				segenable = 0;
 8002070:	4b1b      	ldr	r3, [pc, #108]	@ (80020e0 <main+0x5e4>)
 8002072:	2200      	movs	r2, #0
 8002074:	701a      	strb	r2, [r3, #0]
			}
		}

		if(PB2){
 8002076:	4b1f      	ldr	r3, [pc, #124]	@ (80020f4 <main+0x5f8>)
 8002078:	785b      	ldrb	r3, [r3, #1]
 800207a:	f003 0304 	and.w	r3, r3, #4
 800207e:	b2db      	uxtb	r3, r3
 8002080:	2b00      	cmp	r3, #0
 8002082:	f43f ad69 	beq.w	8001b58 <main+0x5c>
			reportflag = 1;
 8002086:	4b1c      	ldr	r3, [pc, #112]	@ (80020f8 <main+0x5fc>)
 8002088:	2201      	movs	r2, #1
 800208a:	701a      	strb	r2, [r3, #0]
			segenable = 1;
 800208c:	4b14      	ldr	r3, [pc, #80]	@ (80020e0 <main+0x5e4>)
 800208e:	2201      	movs	r2, #1
 8002090:	701a      	strb	r2, [r3, #0]
			Seg2Value = seg2buf;
 8002092:	4b17      	ldr	r3, [pc, #92]	@ (80020f0 <main+0x5f4>)
 8002094:	781a      	ldrb	r2, [r3, #0]
 8002096:	4b15      	ldr	r3, [pc, #84]	@ (80020ec <main+0x5f0>)
 8002098:	701a      	strb	r2, [r3, #0]
		if (tick - timer > 50) {
 800209a:	e55d      	b.n	8001b58 <main+0x5c>
 800209c:	200000c8 	.word	0x200000c8
 80020a0:	461c4000 	.word	0x461c4000
 80020a4:	200000cc 	.word	0x200000cc
 80020a8:	200000b0 	.word	0x200000b0
 80020ac:	42c80000 	.word	0x42c80000
 80020b0:	2000008c 	.word	0x2000008c
 80020b4:	20000090 	.word	0x20000090
 80020b8:	200000d8 	.word	0x200000d8
 80020bc:	200000a8 	.word	0x200000a8
 80020c0:	42b40000 	.word	0x42b40000
 80020c4:	42700000 	.word	0x42700000
 80020c8:	3a03126f 	.word	0x3a03126f
 80020cc:	43960000 	.word	0x43960000
 80020d0:	20000099 	.word	0x20000099
 80020d4:	200000c4 	.word	0x200000c4
 80020d8:	200000d0 	.word	0x200000d0
 80020dc:	200000d4 	.word	0x200000d4
 80020e0:	200000d9 	.word	0x200000d9
 80020e4:	20000094 	.word	0x20000094
 80020e8:	2000001e 	.word	0x2000001e
 80020ec:	2000001f 	.word	0x2000001f
 80020f0:	200000db 	.word	0x200000db
 80020f4:	40020410 	.word	0x40020410
 80020f8:	200000da 	.word	0x200000da

080020fc <TIM2_IRQHandler>:
		}

	}
}

void TIM2_IRQHandler(void) { // Timer Interrupt
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
	if (TIM2->SR & TIM_SR_UIF) { // Check update interrupt flag
 8002100:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002104:	691b      	ldr	r3, [r3, #16]
 8002106:	f003 0301 	and.w	r3, r3, #1
 800210a:	2b00      	cmp	r3, #0
 800210c:	d07d      	beq.n	800220a <TIM2_IRQHandler+0x10e>
		TIM2->SR &= ~TIM_SR_UIF; // Clear update interrupt flag
 800210e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002112:	691b      	ldr	r3, [r3, #16]
 8002114:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002118:	f023 0301 	bic.w	r3, r3, #1
 800211c:	6113      	str	r3, [r2, #16]


		if (AngleNow != 180 && AngleNow !=0) {
 800211e:	4b3c      	ldr	r3, [pc, #240]	@ (8002210 <TIM2_IRQHandler+0x114>)
 8002120:	edd3 7a00 	vldr	s15, [r3]
 8002124:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8002214 <TIM2_IRQHandler+0x118>
 8002128:	eef4 7a47 	vcmp.f32	s15, s14
 800212c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002130:	d017      	beq.n	8002162 <TIM2_IRQHandler+0x66>
 8002132:	4b37      	ldr	r3, [pc, #220]	@ (8002210 <TIM2_IRQHandler+0x114>)
 8002134:	edd3 7a00 	vldr	s15, [r3]
 8002138:	eef5 7a40 	vcmp.f32	s15, #0.0
 800213c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002140:	d00f      	beq.n	8002162 <TIM2_IRQHandler+0x66>
			led1 = !led1;
 8002142:	4b35      	ldr	r3, [pc, #212]	@ (8002218 <TIM2_IRQHandler+0x11c>)
 8002144:	785b      	ldrb	r3, [r3, #1]
 8002146:	f003 0320 	and.w	r3, r3, #32
 800214a:	b2db      	uxtb	r3, r3
 800214c:	4a32      	ldr	r2, [pc, #200]	@ (8002218 <TIM2_IRQHandler+0x11c>)
 800214e:	2b00      	cmp	r3, #0
 8002150:	bf0c      	ite	eq
 8002152:	2301      	moveq	r3, #1
 8002154:	2300      	movne	r3, #0
 8002156:	b2d9      	uxtb	r1, r3
 8002158:	7853      	ldrb	r3, [r2, #1]
 800215a:	f361 1345 	bfi	r3, r1, #5, #1
 800215e:	7053      	strb	r3, [r2, #1]
 8002160:	e004      	b.n	800216c <TIM2_IRQHandler+0x70>
		}else{
			led1 = 0;
 8002162:	4a2d      	ldr	r2, [pc, #180]	@ (8002218 <TIM2_IRQHandler+0x11c>)
 8002164:	7853      	ldrb	r3, [r2, #1]
 8002166:	f36f 1345 	bfc	r3, #5, #1
 800216a:	7053      	strb	r3, [r2, #1]
		}
		if (red > 120) {
 800216c:	4b2b      	ldr	r3, [pc, #172]	@ (800221c <TIM2_IRQHandler+0x120>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	2b78      	cmp	r3, #120	@ 0x78
 8002172:	dd43      	ble.n	80021fc <TIM2_IRQHandler+0x100>
			redcnt++;
 8002174:	4b2a      	ldr	r3, [pc, #168]	@ (8002220 <TIM2_IRQHandler+0x124>)
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	3301      	adds	r3, #1
 800217a:	b2da      	uxtb	r2, r3
 800217c:	4b28      	ldr	r3, [pc, #160]	@ (8002220 <TIM2_IRQHandler+0x124>)
 800217e:	701a      	strb	r2, [r3, #0]
			if (redcnt == 1) {
 8002180:	4b27      	ldr	r3, [pc, #156]	@ (8002220 <TIM2_IRQHandler+0x124>)
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	2b01      	cmp	r3, #1
 8002186:	d13e      	bne.n	8002206 <TIM2_IRQHandler+0x10a>
				if (segenable && !reportflag) {
 8002188:	4b26      	ldr	r3, [pc, #152]	@ (8002224 <TIM2_IRQHandler+0x128>)
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d03a      	beq.n	8002206 <TIM2_IRQHandler+0x10a>
 8002190:	4b25      	ldr	r3, [pc, #148]	@ (8002228 <TIM2_IRQHandler+0x12c>)
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d136      	bne.n	8002206 <TIM2_IRQHandler+0x10a>
					Seg2Value++;
 8002198:	4b24      	ldr	r3, [pc, #144]	@ (800222c <TIM2_IRQHandler+0x130>)
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	3301      	adds	r3, #1
 800219e:	b2da      	uxtb	r2, r3
 80021a0:	4b22      	ldr	r3, [pc, #136]	@ (800222c <TIM2_IRQHandler+0x130>)
 80021a2:	701a      	strb	r2, [r3, #0]
					switch (Seg1Value) {
 80021a4:	4b22      	ldr	r3, [pc, #136]	@ (8002230 <TIM2_IRQHandler+0x134>)
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	3b01      	subs	r3, #1
 80021aa:	2b05      	cmp	r3, #5
 80021ac:	d82a      	bhi.n	8002204 <TIM2_IRQHandler+0x108>
 80021ae:	a201      	add	r2, pc, #4	@ (adr r2, 80021b4 <TIM2_IRQHandler+0xb8>)
 80021b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021b4:	080021cd 	.word	0x080021cd
 80021b8:	080021d5 	.word	0x080021d5
 80021bc:	080021dd 	.word	0x080021dd
 80021c0:	080021e5 	.word	0x080021e5
 80021c4:	080021ed 	.word	0x080021ed
 80021c8:	080021f5 	.word	0x080021f5
					case 1:
						square[0] = 1;
 80021cc:	4b19      	ldr	r3, [pc, #100]	@ (8002234 <TIM2_IRQHandler+0x138>)
 80021ce:	2201      	movs	r2, #1
 80021d0:	601a      	str	r2, [r3, #0]
						break;
 80021d2:	e018      	b.n	8002206 <TIM2_IRQHandler+0x10a>
					case 2:
						square[1] = 1;
 80021d4:	4b17      	ldr	r3, [pc, #92]	@ (8002234 <TIM2_IRQHandler+0x138>)
 80021d6:	2201      	movs	r2, #1
 80021d8:	605a      	str	r2, [r3, #4]
						break;
 80021da:	e014      	b.n	8002206 <TIM2_IRQHandler+0x10a>
					case 3:
						square[2] = 1;
 80021dc:	4b15      	ldr	r3, [pc, #84]	@ (8002234 <TIM2_IRQHandler+0x138>)
 80021de:	2201      	movs	r2, #1
 80021e0:	609a      	str	r2, [r3, #8]
						break;
 80021e2:	e010      	b.n	8002206 <TIM2_IRQHandler+0x10a>
					case 4:
						square[3] = 1;
 80021e4:	4b13      	ldr	r3, [pc, #76]	@ (8002234 <TIM2_IRQHandler+0x138>)
 80021e6:	2201      	movs	r2, #1
 80021e8:	60da      	str	r2, [r3, #12]
						break;
 80021ea:	e00c      	b.n	8002206 <TIM2_IRQHandler+0x10a>
					case 5:
						square[4] = 1;
 80021ec:	4b11      	ldr	r3, [pc, #68]	@ (8002234 <TIM2_IRQHandler+0x138>)
 80021ee:	2201      	movs	r2, #1
 80021f0:	611a      	str	r2, [r3, #16]
						break;
 80021f2:	e008      	b.n	8002206 <TIM2_IRQHandler+0x10a>
					case 6:
						square[5] = 1;
 80021f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002234 <TIM2_IRQHandler+0x138>)
 80021f6:	2201      	movs	r2, #1
 80021f8:	615a      	str	r2, [r3, #20]
						break;
 80021fa:	e004      	b.n	8002206 <TIM2_IRQHandler+0x10a>
						break;
					}
				}
			}
		} else {
			redcnt = 0;
 80021fc:	4b08      	ldr	r3, [pc, #32]	@ (8002220 <TIM2_IRQHandler+0x124>)
 80021fe:	2200      	movs	r2, #0
 8002200:	701a      	strb	r2, [r3, #0]
 8002202:	e000      	b.n	8002206 <TIM2_IRQHandler+0x10a>
						break;
 8002204:	bf00      	nop
		}

		SegUpdate();
 8002206:	f7fe fc4d 	bl	8000aa4 <SegUpdate>

	}
}
 800220a:	bf00      	nop
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	200000a4 	.word	0x200000a4
 8002214:	43340000 	.word	0x43340000
 8002218:	40020814 	.word	0x40020814
 800221c:	20000024 	.word	0x20000024
 8002220:	20000098 	.word	0x20000098
 8002224:	200000d9 	.word	0x200000d9
 8002228:	200000da 	.word	0x200000da
 800222c:	2000001f 	.word	0x2000001f
 8002230:	2000001e 	.word	0x2000001e
 8002234:	200000dc 	.word	0x200000dc

08002238 <USART2_IRQHandler>:



void USART2_IRQHandler(void) {
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
    // Handle transmit interrupt


	if (USART2->SR & (1 << 7)) { // Check if TXE is set
 800223c:	4b23      	ldr	r3, [pc, #140]	@ (80022cc <USART2_IRQHandler+0x94>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002244:	2b00      	cmp	r3, #0
 8002246:	d01c      	beq.n	8002282 <USART2_IRQHandler+0x4a>
		if (txIndex < txSize) {
 8002248:	4b21      	ldr	r3, [pc, #132]	@ (80022d0 <USART2_IRQHandler+0x98>)
 800224a:	881b      	ldrh	r3, [r3, #0]
 800224c:	b29a      	uxth	r2, r3
 800224e:	4b21      	ldr	r3, [pc, #132]	@ (80022d4 <USART2_IRQHandler+0x9c>)
 8002250:	881b      	ldrh	r3, [r3, #0]
 8002252:	b29b      	uxth	r3, r3
 8002254:	429a      	cmp	r2, r3
 8002256:	d20e      	bcs.n	8002276 <USART2_IRQHandler+0x3e>
			USART2->DR = txBuffer[txIndex++]; // Send next byte
 8002258:	4b1f      	ldr	r3, [pc, #124]	@ (80022d8 <USART2_IRQHandler+0xa0>)
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	4b1c      	ldr	r3, [pc, #112]	@ (80022d0 <USART2_IRQHandler+0x98>)
 800225e:	881b      	ldrh	r3, [r3, #0]
 8002260:	b29b      	uxth	r3, r3
 8002262:	1c59      	adds	r1, r3, #1
 8002264:	b288      	uxth	r0, r1
 8002266:	491a      	ldr	r1, [pc, #104]	@ (80022d0 <USART2_IRQHandler+0x98>)
 8002268:	8008      	strh	r0, [r1, #0]
 800226a:	4413      	add	r3, r2
 800226c:	781b      	ldrb	r3, [r3, #0]
 800226e:	b2da      	uxtb	r2, r3
 8002270:	4b16      	ldr	r3, [pc, #88]	@ (80022cc <USART2_IRQHandler+0x94>)
 8002272:	605a      	str	r2, [r3, #4]
 8002274:	e005      	b.n	8002282 <USART2_IRQHandler+0x4a>
		} else {
			USART2->CR1 &= ~(1 << 7); // Disable TXE interrupt
 8002276:	4b15      	ldr	r3, [pc, #84]	@ (80022cc <USART2_IRQHandler+0x94>)
 8002278:	68db      	ldr	r3, [r3, #12]
 800227a:	4a14      	ldr	r2, [pc, #80]	@ (80022cc <USART2_IRQHandler+0x94>)
 800227c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002280:	60d3      	str	r3, [r2, #12]
		}
	}

	if (USART2->SR & (1 << 5)) { // RXNE: Read Data Register Not Empty
 8002282:	4b12      	ldr	r3, [pc, #72]	@ (80022cc <USART2_IRQHandler+0x94>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 0320 	and.w	r3, r3, #32
 800228a:	2b00      	cmp	r3, #0
 800228c:	d01c      	beq.n	80022c8 <USART2_IRQHandler+0x90>
//		led1 = !led1;
		if (rxIndex < rxSize) {
 800228e:	4b13      	ldr	r3, [pc, #76]	@ (80022dc <USART2_IRQHandler+0xa4>)
 8002290:	881b      	ldrh	r3, [r3, #0]
 8002292:	b29a      	uxth	r2, r3
 8002294:	4b12      	ldr	r3, [pc, #72]	@ (80022e0 <USART2_IRQHandler+0xa8>)
 8002296:	881b      	ldrh	r3, [r3, #0]
 8002298:	b29b      	uxth	r3, r3
 800229a:	429a      	cmp	r2, r3
 800229c:	d211      	bcs.n	80022c2 <USART2_IRQHandler+0x8a>
			imu.Buffer[rxIndex] = USART2->DR;
 800229e:	4b0b      	ldr	r3, [pc, #44]	@ (80022cc <USART2_IRQHandler+0x94>)
 80022a0:	685a      	ldr	r2, [r3, #4]
 80022a2:	4b0e      	ldr	r3, [pc, #56]	@ (80022dc <USART2_IRQHandler+0xa4>)
 80022a4:	881b      	ldrh	r3, [r3, #0]
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	4619      	mov	r1, r3
 80022aa:	b2d2      	uxtb	r2, r2
 80022ac:	4b0d      	ldr	r3, [pc, #52]	@ (80022e4 <USART2_IRQHandler+0xac>)
 80022ae:	440b      	add	r3, r1
 80022b0:	711a      	strb	r2, [r3, #4]
			rxIndex++;
 80022b2:	4b0a      	ldr	r3, [pc, #40]	@ (80022dc <USART2_IRQHandler+0xa4>)
 80022b4:	881b      	ldrh	r3, [r3, #0]
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	3301      	adds	r3, #1
 80022ba:	b29a      	uxth	r2, r3
 80022bc:	4b07      	ldr	r3, [pc, #28]	@ (80022dc <USART2_IRQHandler+0xa4>)
 80022be:	801a      	strh	r2, [r3, #0]
		} else {
			IMU_Handler(&imu);
		}
	}
}
 80022c0:	e002      	b.n	80022c8 <USART2_IRQHandler+0x90>
			IMU_Handler(&imu);
 80022c2:	4808      	ldr	r0, [pc, #32]	@ (80022e4 <USART2_IRQHandler+0xac>)
 80022c4:	f7ff fa84 	bl	80017d0 <IMU_Handler>
}
 80022c8:	bf00      	nop
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	40004400 	.word	0x40004400
 80022d0:	2000003a 	.word	0x2000003a
 80022d4:	20000038 	.word	0x20000038
 80022d8:	20000034 	.word	0x20000034
 80022dc:	2000003e 	.word	0x2000003e
 80022e0:	2000003c 	.word	0x2000003c
 80022e4:	20000044 	.word	0x20000044

080022e8 <TIM3_IRQHandler>:

uint8_t reportcnt;

void TIM3_IRQHandler(void) {
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
	if (TIM3->SR & TIM_SR_UIF) { // Check for Update Interrupt Flag (UIF)
 80022ec:	4b21      	ldr	r3, [pc, #132]	@ (8002374 <TIM3_IRQHandler+0x8c>)
 80022ee:	691b      	ldr	r3, [r3, #16]
 80022f0:	f003 0301 	and.w	r3, r3, #1
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d037      	beq.n	8002368 <TIM3_IRQHandler+0x80>
		TIM3->SR &= ~TIM_SR_UIF; // Clear interrupt flag
 80022f8:	4b1e      	ldr	r3, [pc, #120]	@ (8002374 <TIM3_IRQHandler+0x8c>)
 80022fa:	691b      	ldr	r3, [r3, #16]
 80022fc:	4a1d      	ldr	r2, [pc, #116]	@ (8002374 <TIM3_IRQHandler+0x8c>)
 80022fe:	f023 0301 	bic.w	r3, r3, #1
 8002302:	6113      	str	r3, [r2, #16]
		static uint16_t cnt = 0;
		if (reportflag) {
 8002304:	4b1c      	ldr	r3, [pc, #112]	@ (8002378 <TIM3_IRQHandler+0x90>)
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d028      	beq.n	800235e <TIM3_IRQHandler+0x76>
			if (++cnt > 500) {
 800230c:	4b1b      	ldr	r3, [pc, #108]	@ (800237c <TIM3_IRQHandler+0x94>)
 800230e:	881b      	ldrh	r3, [r3, #0]
 8002310:	3301      	adds	r3, #1
 8002312:	b29a      	uxth	r2, r3
 8002314:	4b19      	ldr	r3, [pc, #100]	@ (800237c <TIM3_IRQHandler+0x94>)
 8002316:	801a      	strh	r2, [r3, #0]
 8002318:	4b18      	ldr	r3, [pc, #96]	@ (800237c <TIM3_IRQHandler+0x94>)
 800231a:	881b      	ldrh	r3, [r3, #0]
 800231c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002320:	d908      	bls.n	8002334 <TIM3_IRQHandler+0x4c>
				reportcnt++;
 8002322:	4b17      	ldr	r3, [pc, #92]	@ (8002380 <TIM3_IRQHandler+0x98>)
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	3301      	adds	r3, #1
 8002328:	b2da      	uxtb	r2, r3
 800232a:	4b15      	ldr	r3, [pc, #84]	@ (8002380 <TIM3_IRQHandler+0x98>)
 800232c:	701a      	strb	r2, [r3, #0]
				cnt = 0;
 800232e:	4b13      	ldr	r3, [pc, #76]	@ (800237c <TIM3_IRQHandler+0x94>)
 8002330:	2200      	movs	r2, #0
 8002332:	801a      	strh	r2, [r3, #0]
			}

			if (square[reportcnt] == 1) {
 8002334:	4b12      	ldr	r3, [pc, #72]	@ (8002380 <TIM3_IRQHandler+0x98>)
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	461a      	mov	r2, r3
 800233a:	4b12      	ldr	r3, [pc, #72]	@ (8002384 <TIM3_IRQHandler+0x9c>)
 800233c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002340:	2b01      	cmp	r3, #1
 8002342:	d105      	bne.n	8002350 <TIM3_IRQHandler+0x68>
				Seg1Value = reportcnt + 1;
 8002344:	4b0e      	ldr	r3, [pc, #56]	@ (8002380 <TIM3_IRQHandler+0x98>)
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	3301      	adds	r3, #1
 800234a:	b2da      	uxtb	r2, r3
 800234c:	4b0e      	ldr	r3, [pc, #56]	@ (8002388 <TIM3_IRQHandler+0xa0>)
 800234e:	701a      	strb	r2, [r3, #0]
			}

			if (reportcnt == 6) {
 8002350:	4b0b      	ldr	r3, [pc, #44]	@ (8002380 <TIM3_IRQHandler+0x98>)
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	2b06      	cmp	r3, #6
 8002356:	d102      	bne.n	800235e <TIM3_IRQHandler+0x76>
				reportcnt = 0;
 8002358:	4b09      	ldr	r3, [pc, #36]	@ (8002380 <TIM3_IRQHandler+0x98>)
 800235a:	2200      	movs	r2, #0
 800235c:	701a      	strb	r2, [r3, #0]





		tick++;
 800235e:	4b0b      	ldr	r3, [pc, #44]	@ (800238c <TIM3_IRQHandler+0xa4>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	3301      	adds	r3, #1
 8002364:	4a09      	ldr	r2, [pc, #36]	@ (800238c <TIM3_IRQHandler+0xa4>)
 8002366:	6013      	str	r3, [r2, #0]
	}
}
 8002368:	bf00      	nop
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	40000400 	.word	0x40000400
 8002378:	200000da 	.word	0x200000da
 800237c:	200000f6 	.word	0x200000f6
 8002380:	200000f4 	.word	0x200000f4
 8002384:	200000dc 	.word	0x200000dc
 8002388:	2000001e 	.word	0x2000001e
 800238c:	2000008c 	.word	0x2000008c

08002390 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002394:	bf00      	nop
 8002396:	e7fd      	b.n	8002394 <NMI_Handler+0x4>

08002398 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800239c:	bf00      	nop
 800239e:	e7fd      	b.n	800239c <HardFault_Handler+0x4>

080023a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023a4:	bf00      	nop
 80023a6:	e7fd      	b.n	80023a4 <MemManage_Handler+0x4>

080023a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023ac:	bf00      	nop
 80023ae:	e7fd      	b.n	80023ac <BusFault_Handler+0x4>

080023b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023b4:	bf00      	nop
 80023b6:	e7fd      	b.n	80023b4 <UsageFault_Handler+0x4>

080023b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023bc:	bf00      	nop
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr

080023c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023c6:	b480      	push	{r7}
 80023c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023ca:	bf00      	nop
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023d8:	bf00      	nop
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
	...

080023e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023e4:	b480      	push	{r7}
 80023e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  static uint32_t tick;
  tick++;
 80023e8:	4b04      	ldr	r3, [pc, #16]	@ (80023fc <SysTick_Handler+0x18>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	3301      	adds	r3, #1
 80023ee:	4a03      	ldr	r2, [pc, #12]	@ (80023fc <SysTick_Handler+0x18>)
 80023f0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023f2:	bf00      	nop
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr
 80023fc:	200000f8 	.word	0x200000f8

08002400 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002404:	4b06      	ldr	r3, [pc, #24]	@ (8002420 <SystemInit+0x20>)
 8002406:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800240a:	4a05      	ldr	r2, [pc, #20]	@ (8002420 <SystemInit+0x20>)
 800240c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002410:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002414:	bf00      	nop
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr
 800241e:	bf00      	nop
 8002420:	e000ed00 	.word	0xe000ed00

08002424 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002424:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800245c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002428:	f7ff ffea 	bl	8002400 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800242c:	480c      	ldr	r0, [pc, #48]	@ (8002460 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800242e:	490d      	ldr	r1, [pc, #52]	@ (8002464 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002430:	4a0d      	ldr	r2, [pc, #52]	@ (8002468 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002432:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002434:	e002      	b.n	800243c <LoopCopyDataInit>

08002436 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002436:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002438:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800243a:	3304      	adds	r3, #4

0800243c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800243c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800243e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002440:	d3f9      	bcc.n	8002436 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002442:	4a0a      	ldr	r2, [pc, #40]	@ (800246c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002444:	4c0a      	ldr	r4, [pc, #40]	@ (8002470 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002446:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002448:	e001      	b.n	800244e <LoopFillZerobss>

0800244a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800244a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800244c:	3204      	adds	r2, #4

0800244e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800244e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002450:	d3fb      	bcc.n	800244a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002452:	f000 f811 	bl	8002478 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002456:	f7ff fb51 	bl	8001afc <main>
  bx  lr    
 800245a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800245c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002460:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002464:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8002468:	080024e0 	.word	0x080024e0
  ldr r2, =_sbss
 800246c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8002470:	200000fc 	.word	0x200000fc

08002474 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002474:	e7fe      	b.n	8002474 <ADC_IRQHandler>
	...

08002478 <__libc_init_array>:
 8002478:	b570      	push	{r4, r5, r6, lr}
 800247a:	4d0d      	ldr	r5, [pc, #52]	@ (80024b0 <__libc_init_array+0x38>)
 800247c:	4c0d      	ldr	r4, [pc, #52]	@ (80024b4 <__libc_init_array+0x3c>)
 800247e:	1b64      	subs	r4, r4, r5
 8002480:	10a4      	asrs	r4, r4, #2
 8002482:	2600      	movs	r6, #0
 8002484:	42a6      	cmp	r6, r4
 8002486:	d109      	bne.n	800249c <__libc_init_array+0x24>
 8002488:	4d0b      	ldr	r5, [pc, #44]	@ (80024b8 <__libc_init_array+0x40>)
 800248a:	4c0c      	ldr	r4, [pc, #48]	@ (80024bc <__libc_init_array+0x44>)
 800248c:	f000 f818 	bl	80024c0 <_init>
 8002490:	1b64      	subs	r4, r4, r5
 8002492:	10a4      	asrs	r4, r4, #2
 8002494:	2600      	movs	r6, #0
 8002496:	42a6      	cmp	r6, r4
 8002498:	d105      	bne.n	80024a6 <__libc_init_array+0x2e>
 800249a:	bd70      	pop	{r4, r5, r6, pc}
 800249c:	f855 3b04 	ldr.w	r3, [r5], #4
 80024a0:	4798      	blx	r3
 80024a2:	3601      	adds	r6, #1
 80024a4:	e7ee      	b.n	8002484 <__libc_init_array+0xc>
 80024a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80024aa:	4798      	blx	r3
 80024ac:	3601      	adds	r6, #1
 80024ae:	e7f2      	b.n	8002496 <__libc_init_array+0x1e>
 80024b0:	080024d8 	.word	0x080024d8
 80024b4:	080024d8 	.word	0x080024d8
 80024b8:	080024d8 	.word	0x080024d8
 80024bc:	080024dc 	.word	0x080024dc

080024c0 <_init>:
 80024c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024c2:	bf00      	nop
 80024c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024c6:	bc08      	pop	{r3}
 80024c8:	469e      	mov	lr, r3
 80024ca:	4770      	bx	lr

080024cc <_fini>:
 80024cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024ce:	bf00      	nop
 80024d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024d2:	bc08      	pop	{r3}
 80024d4:	469e      	mov	lr, r3
 80024d6:	4770      	bx	lr
