# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do alu_bcd_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Verilog/Lab5 {D:/Verilog/Lab5/alu4bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:56 on May 21,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/Lab5" D:/Verilog/Lab5/alu4bit.v 
# -- Compiling module alu4bit
# 
# Top level modules:
# 	alu4bit
# End time: 22:15:57 on May 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Verilog/Lab5 {D:/Verilog/Lab5/tb_alu4bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:57 on May 21,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/Lab5" D:/Verilog/Lab5/tb_alu4bit.v 
# -- Compiling module tb_alu4bit
# 
# Top level modules:
# 	tb_alu4bit
# End time: 22:15:57 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_alu4bit
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_alu4bit 
# Start time: 22:15:57 on May 21,2025
# Loading work.tb_alu4bit
# Loading work.alu4bit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time |  A  |  B  | SEL  | RESULT
#   10 |  9  |  2  | 0000 |  11
#   20 |  9  |  2  | 0001 |   7
#   30 |  9  |  2  | 0010 |   0
#   40 |  9  |  2  | 0011 |  11
#   50 |  9  |  2  | 0100 |  11
#   60 |  9  |  2  | 0101 |  15
#   70 |  9  |  2  | 0110 |   4
#   80 |  9  |  2  | 0111 |   4
#   90 |  9  |  2  | 1000 |  36
#  100 |  9  |  2  | 1001 |   2
#  110 |  9  |  2  | 1010 |   6
#  120 |  9  |  2  | 1011 |   6
#  130 |  9  |  2  | 1100 |   1
#  140 |  9  |  2  | 1101 |   0
#  150 |  9  |  2  | 1110 |   0
#  160 |  9  |  2  | 1111 |  18
# ** Note: $stop    : D:/Verilog/Lab5/tb_alu4bit.v(18)
#    Time: 160 ps  Iteration: 0  Instance: /tb_alu4bit
# Break in Module tb_alu4bit at D:/Verilog/Lab5/tb_alu4bit.v line 18
# End time: 22:52:58 on May 21,2025, Elapsed time: 0:37:01
# Errors: 0, Warnings: 0
