

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix'
================================================================
* Date:           Sun Dec 29 16:52:22 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  75313|  75313|  75313|  75313|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  75312|  75312|      4707|          -|          -|    16|    no    |
        | + Loop 1.1      |   4704|   4704|         6|          -|          -|   784|    no    |
        |  ++ Loop 1.1.1  |      4|      4|         4|          -|          -|     1|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %add_ln22, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 11 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i14 %phi_mul to i15" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 12 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.81ns)   --->   "%add_ln22 = add i14 %phi_mul, 784" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 13 'add' 'add_ln22' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.36ns)   --->   "%icmp_ln22 = icmp eq i5 %out_d_0, -16" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 14 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 16 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %3, label %hls_label_0" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i5 %out_d_0 to i4" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 18 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %out_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 19 'zext' 'zext_ln28' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_b_1 = getelementptr [16 x i13]* @SeparableConv2D_0_b_s, i64 0, i64 %zext_ln28" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 20 'getelementptr' 'SeparableConv2D_0_b_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_b_2 = load i13* %SeparableConv2D_0_b_1, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 21 'load' 'SeparableConv2D_0_b_2' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 22 'ret' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 23 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 24 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.06ns)   --->   "%tmp_1 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 -1770, i16 6639, i16 8093, i16 -628, i16 4920, i16 9618, i16 -9253, i16 1545, i16 -10856, i16 2733, i16 1194, i16 6035, i16 3956, i16 -6935, i16 5414, i16 6639, i4 %trunc_ln26)" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 25 'mux' 'tmp_1' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_buffer_0 = sext i16 %tmp_1 to i32" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 26 'sext' 'kernel_buffer_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp)" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 27 'specregionend' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_b_2 = load i13* %SeparableConv2D_0_b_1, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 28 'load' 'SeparableConv2D_0_b_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i13 %SeparableConv2D_0_b_2 to i19" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 29 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.15>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %hls_label_0 ], [ %add_ln30, %hls_label_1_end ]" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 31 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %hls_label_0 ], [ %select_ln30, %hls_label_1_end ]" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 32 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ 0, %hls_label_0 ], [ %out_w, %hls_label_1_end ]"   --->   Operation 33 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i10 %shl_ln to i11" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 35 'zext' 'zext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln37_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 36 'bitconcatenate' 'shl_ln37_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln37_4 = zext i7 %shl_ln37_1 to i11" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 37 'zext' 'zext_ln37_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.73ns)   --->   "%sub_ln37 = sub i11 %zext_ln37_2, %zext_ln37_4" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 38 'sub' 'sub_ln37' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (1.77ns)   --->   "%icmp_ln30 = icmp eq i10 %indvar_flatten, -240" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 39 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.73ns)   --->   "%add_ln30 = add i10 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 40 'add' 'add_ln30' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.loopexit.loopexit, label %hls_label_1_begin" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 42 'add' 'out_h' <Predicate = (!icmp_ln30)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 43 'speclooptripcount' 'empty_30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.36ns)   --->   "%icmp_ln31 = icmp eq i5 %out_w_0, -4" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 44 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (1.21ns)   --->   "%select_ln37 = select i1 %icmp_ln31, i5 0, i5 %out_w_0" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 45 'select' 'select_ln37' <Predicate = (!icmp_ln30)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln37_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 46 'bitconcatenate' 'shl_ln37_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i10 %shl_ln37_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 47 'zext' 'zext_ln37' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln37_1_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 48 'bitconcatenate' 'shl_ln37_1_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln37_16 = zext i7 %shl_ln37_1_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 49 'zext' 'zext_ln37_16' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.73ns)   --->   "%sub_ln37_5 = sub i11 %zext_ln37, %zext_ln37_16" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 50 'sub' 'sub_ln37_5' <Predicate = (!icmp_ln30)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln37)   --->   "%select_ln37_12 = select i1 %icmp_ln31, i11 %sub_ln37_5, i11 %sub_ln37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 51 'select' 'select_ln37_12' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.21ns)   --->   "%select_ln30 = select i1 %icmp_ln31, i5 %out_h, i5 %out_h_0" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 52 'select' 'select_ln30' <Predicate = (!icmp_ln30)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 53 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 54 'specpipeline' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln37)   --->   "%zext_ln34 = zext i5 %select_ln37 to i11" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 55 'zext' 'zext_ln34' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln37 = add i11 %zext_ln34, %select_ln37_12" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 56 'add' 'add_ln37' <Predicate = (!icmp_ln30)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i11 %add_ln37 to i32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 57 'sext' 'sext_ln37_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln37_3 = zext i32 %sext_ln37_1 to i64" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 58 'zext' 'zext_ln37_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_3" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 59 'getelementptr' 'input_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.76ns)   --->   "br label %1" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 60 'br' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 61 'br' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.06>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%buffer_0 = phi i19 [ %sext_ln28, %hls_label_1_begin ], [ %buffer, %2 ]"   --->   Operation 62 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%in_d_0 = phi i1 [ false, %hls_label_1_begin ], [ true, %2 ]"   --->   Operation 63 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 64 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %in_d_0, label %hls_label_1_end, label %2" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 66 'load' 'input_load' <Predicate = (!in_d_0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %buffer_0, i32 18)" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 67 'bitselect' 'tmp_6' <Predicate = (in_d_0)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%trunc_ln43 = trunc i19 %buffer_0 to i16" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 68 'trunc' 'trunc_ln43' <Predicate = (in_d_0)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%xor_ln43 = xor i1 %tmp_6, true" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 69 'xor' 'xor_ln43' <Predicate = (in_d_0)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%select_ln43 = select i1 %xor_ln43, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 70 'select' 'select_ln43' <Predicate = (in_d_0)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln44 = and i16 %select_ln43, %trunc_ln43" [../layers_c/pointwise_conv2d.cpp:44]   --->   Operation 71 'and' 'and_ln44' <Predicate = (in_d_0)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i11 %add_ln37 to i15" [../layers_c/pointwise_conv2d.cpp:44]   --->   Operation 72 'sext' 'sext_ln44' <Predicate = (in_d_0)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.81ns)   --->   "%add_ln44_1 = add i15 %zext_ln22, %sext_ln44" [../layers_c/pointwise_conv2d.cpp:44]   --->   Operation 73 'add' 'add_ln44_1' <Predicate = (in_d_0)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln44_1 = sext i15 %add_ln44_1 to i32" [../layers_c/pointwise_conv2d.cpp:44]   --->   Operation 74 'sext' 'sext_ln44_1' <Predicate = (in_d_0)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i32 %sext_ln44_1 to i64" [../layers_c/pointwise_conv2d.cpp:44]   --->   Operation 75 'zext' 'zext_ln44' <Predicate = (in_d_0)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln44" [../layers_c/pointwise_conv2d.cpp:44]   --->   Operation 76 'getelementptr' 'output_addr' <Predicate = (in_d_0)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (3.25ns)   --->   "store i16 %and_ln44, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:44]   --->   Operation 77 'store' <Predicate = (in_d_0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_3)" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 78 'specregionend' 'empty_29' <Predicate = (in_d_0)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.78ns)   --->   "%out_w = add i5 1, %select_ln37" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 79 'add' 'out_w' <Predicate = (in_d_0)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 80 'br' <Predicate = (in_d_0)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 81 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 81 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 82 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln37 = mul nsw i32 %kernel_buffer_0, %sext_ln37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 83 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln8 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln37, i32 14, i32 31)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 84 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.16>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln37_2 = sext i18 %trunc_ln8 to i19" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 85 'sext' 'sext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (2.16ns)   --->   "%buffer = add i19 %sext_ln37_2, %buffer_0" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 86 'add' 'buffer' <Predicate = true> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "br label %1" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln22               (br               ) [ 011111111]
out_d_0               (phi              ) [ 001000000]
phi_mul               (phi              ) [ 001000000]
zext_ln22             (zext             ) [ 000111111]
add_ln22              (add              ) [ 011111111]
icmp_ln22             (icmp             ) [ 001111111]
empty                 (speclooptripcount) [ 000000000]
out_d                 (add              ) [ 011111111]
br_ln22               (br               ) [ 000000000]
trunc_ln26            (trunc            ) [ 000100000]
zext_ln28             (zext             ) [ 000000000]
SeparableConv2D_0_b_1 (getelementptr    ) [ 000100000]
ret_ln0               (ret              ) [ 000000000]
tmp                   (specregionbegin  ) [ 000000000]
specpipeline_ln25     (specpipeline     ) [ 000000000]
tmp_1                 (mux              ) [ 000000000]
kernel_buffer_0       (sext             ) [ 000011111]
empty_27              (specregionend    ) [ 000000000]
SeparableConv2D_0_b_2 (load             ) [ 000000000]
sext_ln28             (sext             ) [ 000011111]
br_ln30               (br               ) [ 001111111]
indvar_flatten        (phi              ) [ 000010000]
out_h_0               (phi              ) [ 000010000]
out_w_0               (phi              ) [ 000010000]
shl_ln                (bitconcatenate   ) [ 000000000]
zext_ln37_2           (zext             ) [ 000000000]
shl_ln37_1            (bitconcatenate   ) [ 000000000]
zext_ln37_4           (zext             ) [ 000000000]
sub_ln37              (sub              ) [ 000000000]
icmp_ln30             (icmp             ) [ 001111111]
add_ln30              (add              ) [ 001111111]
br_ln30               (br               ) [ 000000000]
out_h                 (add              ) [ 000000000]
empty_30              (speclooptripcount) [ 000000000]
icmp_ln31             (icmp             ) [ 000000000]
select_ln37           (select           ) [ 000001111]
shl_ln37_mid1         (bitconcatenate   ) [ 000000000]
zext_ln37             (zext             ) [ 000000000]
shl_ln37_1_mid1       (bitconcatenate   ) [ 000000000]
zext_ln37_16          (zext             ) [ 000000000]
sub_ln37_5            (sub              ) [ 000000000]
select_ln37_12        (select           ) [ 000000000]
select_ln30           (select           ) [ 001111111]
tmp_3                 (specregionbegin  ) [ 000001111]
specpipeline_ln32     (specpipeline     ) [ 000000000]
zext_ln34             (zext             ) [ 000000000]
add_ln37              (add              ) [ 000001111]
sext_ln37_1           (sext             ) [ 000000000]
zext_ln37_3           (zext             ) [ 000000000]
input_addr            (getelementptr    ) [ 000001111]
br_ln34               (br               ) [ 001111111]
br_ln0                (br               ) [ 011111111]
buffer_0              (phi              ) [ 000001111]
in_d_0                (phi              ) [ 001111111]
empty_28              (speclooptripcount) [ 000000000]
br_ln34               (br               ) [ 000000000]
tmp_6                 (bitselect        ) [ 000000000]
trunc_ln43            (trunc            ) [ 000000000]
xor_ln43              (xor              ) [ 000000000]
select_ln43           (select           ) [ 000000000]
and_ln44              (and              ) [ 000000000]
sext_ln44             (sext             ) [ 000000000]
add_ln44_1            (add              ) [ 000000000]
sext_ln44_1           (sext             ) [ 000000000]
zext_ln44             (zext             ) [ 000000000]
output_addr           (getelementptr    ) [ 000000000]
store_ln44            (store            ) [ 000000000]
empty_29              (specregionend    ) [ 000000000]
out_w                 (add              ) [ 001111111]
br_ln31               (br               ) [ 001111111]
input_load            (load             ) [ 000000010]
sext_ln37             (sext             ) [ 000000000]
mul_ln37              (mul              ) [ 000000000]
trunc_ln8             (partselect       ) [ 000000001]
sext_ln37_2           (sext             ) [ 000000000]
buffer                (add              ) [ 001111111]
br_ln34               (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_0_b_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i16.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="SeparableConv2D_0_b_1_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="13" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="5" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_b_1/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_b_2/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="input_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="14" slack="1"/>
<pin id="130" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="output_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="32" slack="0"/>
<pin id="137" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln44_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="14" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/5 "/>
</bind>
</comp>

<comp id="146" class="1005" name="out_d_0_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="1"/>
<pin id="148" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="out_d_0_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="phi_mul_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="14" slack="1"/>
<pin id="159" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="phi_mul_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="14" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="indvar_flatten_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="1"/>
<pin id="170" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="10" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="179" class="1005" name="out_h_0_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="1"/>
<pin id="181" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="out_h_0_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="5" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/4 "/>
</bind>
</comp>

<comp id="190" class="1005" name="out_w_0_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="1"/>
<pin id="192" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="out_w_0_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="5" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/4 "/>
</bind>
</comp>

<comp id="201" class="1005" name="buffer_0_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="19" slack="3"/>
<pin id="203" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="buffer_0_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="13" slack="2"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="19" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/5 "/>
</bind>
</comp>

<comp id="211" class="1005" name="in_d_0_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="in_d_0_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln22_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="0"/>
<pin id="226" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln22_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="14" slack="0"/>
<pin id="230" dir="0" index="1" bw="11" slack="0"/>
<pin id="231" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln22_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="0" index="1" bw="5" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="out_d_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln26_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln28_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="0" index="1" bw="12" slack="0"/>
<pin id="258" dir="0" index="2" bw="14" slack="0"/>
<pin id="259" dir="0" index="3" bw="14" slack="0"/>
<pin id="260" dir="0" index="4" bw="11" slack="0"/>
<pin id="261" dir="0" index="5" bw="14" slack="0"/>
<pin id="262" dir="0" index="6" bw="15" slack="0"/>
<pin id="263" dir="0" index="7" bw="15" slack="0"/>
<pin id="264" dir="0" index="8" bw="12" slack="0"/>
<pin id="265" dir="0" index="9" bw="15" slack="0"/>
<pin id="266" dir="0" index="10" bw="13" slack="0"/>
<pin id="267" dir="0" index="11" bw="12" slack="0"/>
<pin id="268" dir="0" index="12" bw="14" slack="0"/>
<pin id="269" dir="0" index="13" bw="13" slack="0"/>
<pin id="270" dir="0" index="14" bw="14" slack="0"/>
<pin id="271" dir="0" index="15" bw="14" slack="0"/>
<pin id="272" dir="0" index="16" bw="14" slack="0"/>
<pin id="273" dir="0" index="17" bw="4" slack="1"/>
<pin id="274" dir="1" index="18" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="kernel_buffer_0_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="kernel_buffer_0/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sext_ln28_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="13" slack="0"/>
<pin id="298" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="shl_ln_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="0" index="1" bw="5" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln37_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="0"/>
<pin id="310" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_2/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="shl_ln37_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="0" index="1" bw="5" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln37_1/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln37_4_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_4/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sub_ln37_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="0" index="1" bw="7" slack="0"/>
<pin id="327" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln30_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="0" index="1" bw="9" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln30_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="out_h_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln31_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="0" index="1" bw="3" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="select_ln37_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="5" slack="0"/>
<pin id="358" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="shl_ln37_mid1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="0"/>
<pin id="364" dir="0" index="1" bw="5" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln37_mid1/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln37_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="0"/>
<pin id="372" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="shl_ln37_1_mid1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="0" index="1" bw="5" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln37_1_mid1/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln37_16_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="0"/>
<pin id="384" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_16/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sub_ln37_5_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="0"/>
<pin id="388" dir="0" index="1" bw="7" slack="0"/>
<pin id="389" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37_5/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln37_12_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="11" slack="0"/>
<pin id="395" dir="0" index="2" bw="11" slack="0"/>
<pin id="396" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_12/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln30_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="5" slack="0"/>
<pin id="403" dir="0" index="2" bw="5" slack="0"/>
<pin id="404" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln34_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="5" slack="0"/>
<pin id="410" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln37_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="0"/>
<pin id="414" dir="0" index="1" bw="11" slack="0"/>
<pin id="415" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sext_ln37_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="11" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_1/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln37_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="11" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_3/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_6_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="19" slack="0"/>
<pin id="430" dir="0" index="2" bw="6" slack="0"/>
<pin id="431" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="trunc_ln43_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="19" slack="0"/>
<pin id="437" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="xor_ln43_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln43/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="select_ln43_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="and_ln44_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="0"/>
<pin id="456" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln44_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="1"/>
<pin id="462" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln44_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="14" slack="3"/>
<pin id="465" dir="0" index="1" bw="11" slack="0"/>
<pin id="466" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sext_ln44_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="15" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44_1/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln44_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="15" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="out_w_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="5" slack="1"/>
<pin id="480" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sext_ln37_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/7 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln8_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="18" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="0" index="2" bw="5" slack="0"/>
<pin id="489" dir="0" index="3" bw="6" slack="0"/>
<pin id="490" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sext_ln37_2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="18" slack="1"/>
<pin id="496" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_2/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="buffer_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="18" slack="0"/>
<pin id="499" dir="0" index="1" bw="19" slack="3"/>
<pin id="500" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/8 "/>
</bind>
</comp>

<comp id="503" class="1007" name="mul_ln37_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="4"/>
<pin id="505" dir="0" index="1" bw="16" slack="0"/>
<pin id="506" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/7 "/>
</bind>
</comp>

<comp id="509" class="1005" name="zext_ln22_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="15" slack="3"/>
<pin id="511" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="514" class="1005" name="add_ln22_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="14" slack="0"/>
<pin id="516" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="522" class="1005" name="out_d_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="5" slack="0"/>
<pin id="524" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="527" class="1005" name="trunc_ln26_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="4" slack="1"/>
<pin id="529" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26 "/>
</bind>
</comp>

<comp id="532" class="1005" name="SeparableConv2D_0_b_1_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="1"/>
<pin id="534" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_b_1 "/>
</bind>
</comp>

<comp id="537" class="1005" name="kernel_buffer_0_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="4"/>
<pin id="539" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_0 "/>
</bind>
</comp>

<comp id="542" class="1005" name="sext_ln28_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="19" slack="2"/>
<pin id="544" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln28 "/>
</bind>
</comp>

<comp id="550" class="1005" name="add_ln30_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="10" slack="0"/>
<pin id="552" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="555" class="1005" name="select_ln37_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="1"/>
<pin id="557" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln37 "/>
</bind>
</comp>

<comp id="560" class="1005" name="select_ln30_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="0"/>
<pin id="562" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln30 "/>
</bind>
</comp>

<comp id="565" class="1005" name="add_ln37_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="11" slack="1"/>
<pin id="567" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="570" class="1005" name="input_addr_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="14" slack="1"/>
<pin id="572" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="575" class="1005" name="out_w_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="1"/>
<pin id="577" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="580" class="1005" name="input_load_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="1"/>
<pin id="582" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="585" class="1005" name="trunc_ln8_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="18" slack="1"/>
<pin id="587" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="590" class="1005" name="buffer_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="19" slack="1"/>
<pin id="592" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="70" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="210"><net_src comp="204" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="214"><net_src comp="88" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="90" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="211" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="211" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="161" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="161" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="150" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="150" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="18" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="150" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="150" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="277"><net_src comp="40" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="278"><net_src comp="42" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="279"><net_src comp="44" pin="0"/><net_sink comp="255" pin=4"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="255" pin=5"/></net>

<net id="281"><net_src comp="48" pin="0"/><net_sink comp="255" pin=6"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="255" pin=7"/></net>

<net id="283"><net_src comp="52" pin="0"/><net_sink comp="255" pin=8"/></net>

<net id="284"><net_src comp="54" pin="0"/><net_sink comp="255" pin=9"/></net>

<net id="285"><net_src comp="56" pin="0"/><net_sink comp="255" pin=10"/></net>

<net id="286"><net_src comp="58" pin="0"/><net_sink comp="255" pin=11"/></net>

<net id="287"><net_src comp="60" pin="0"/><net_sink comp="255" pin=12"/></net>

<net id="288"><net_src comp="62" pin="0"/><net_sink comp="255" pin=13"/></net>

<net id="289"><net_src comp="64" pin="0"/><net_sink comp="255" pin=14"/></net>

<net id="290"><net_src comp="66" pin="0"/><net_sink comp="255" pin=15"/></net>

<net id="291"><net_src comp="40" pin="0"/><net_sink comp="255" pin=16"/></net>

<net id="295"><net_src comp="255" pin="18"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="115" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="72" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="183" pin="4"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="6" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="74" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="183" pin="4"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="76" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="308" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="320" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="172" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="78" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="172" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="80" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="183" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="18" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="194" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="84" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="6" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="194" pin="4"/><net_sink comp="354" pin=2"/></net>

<net id="367"><net_src comp="72" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="342" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="6" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="373"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="74" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="342" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="76" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="370" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="348" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="386" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="324" pin="2"/><net_sink comp="392" pin=2"/></net>

<net id="405"><net_src comp="348" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="342" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="183" pin="4"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="354" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="392" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="432"><net_src comp="94" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="204" pin="4"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="96" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="204" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="427" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="90" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="98" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="100" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="445" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="435" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="453" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="467"><net_src comp="460" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="463" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="481"><net_src comp="18" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="491"><net_src comp="102" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="104" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="493"><net_src comp="106" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="501"><net_src comp="494" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="201" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="482" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="508"><net_src comp="503" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="512"><net_src comp="224" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="517"><net_src comp="228" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="525"><net_src comp="240" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="530"><net_src comp="246" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="255" pin=17"/></net>

<net id="535"><net_src comp="108" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="540"><net_src comp="292" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="545"><net_src comp="296" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="553"><net_src comp="336" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="558"><net_src comp="354" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="563"><net_src comp="400" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="568"><net_src comp="412" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="573"><net_src comp="121" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="578"><net_src comp="477" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="583"><net_src comp="128" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="588"><net_src comp="485" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="593"><net_src comp="497" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="204" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: pointwise_conv2d_fix : input_r | {5 6 }
	Port: pointwise_conv2d_fix : SeparableConv2D_0_b_s | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln22 : 1
		add_ln22 : 1
		icmp_ln22 : 1
		out_d : 1
		br_ln22 : 2
		trunc_ln26 : 1
		zext_ln28 : 1
		SeparableConv2D_0_b_1 : 2
		SeparableConv2D_0_b_2 : 3
	State 3
		kernel_buffer_0 : 1
		empty_27 : 1
		sext_ln28 : 1
	State 4
		shl_ln : 1
		zext_ln37_2 : 2
		shl_ln37_1 : 1
		zext_ln37_4 : 2
		sub_ln37 : 3
		icmp_ln30 : 1
		add_ln30 : 1
		br_ln30 : 2
		out_h : 1
		icmp_ln31 : 1
		select_ln37 : 2
		shl_ln37_mid1 : 2
		zext_ln37 : 3
		shl_ln37_1_mid1 : 2
		zext_ln37_16 : 3
		sub_ln37_5 : 4
		select_ln37_12 : 5
		select_ln30 : 2
		zext_ln34 : 3
		add_ln37 : 6
		sext_ln37_1 : 7
		zext_ln37_3 : 8
		input_addr : 9
	State 5
		br_ln34 : 1
		tmp_6 : 1
		trunc_ln43 : 1
		xor_ln43 : 2
		select_ln43 : 2
		and_ln44 : 3
		add_ln44_1 : 1
		sext_ln44_1 : 2
		zext_ln44 : 3
		output_addr : 4
		store_ln44 : 5
	State 6
	State 7
		mul_ln37 : 1
		trunc_ln8 : 2
	State 8
		buffer : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln22_fu_228    |    0    |    0    |    19   |
|          |      out_d_fu_240      |    0    |    0    |    15   |
|          |     add_ln30_fu_336    |    0    |    0    |    14   |
|    add   |      out_h_fu_342      |    0    |    0    |    15   |
|          |     add_ln37_fu_412    |    0    |    0    |    13   |
|          |    add_ln44_1_fu_463   |    0    |    0    |    19   |
|          |      out_w_fu_477      |    0    |    0    |    15   |
|          |      buffer_fu_497     |    0    |    0    |    26   |
|----------|------------------------|---------|---------|---------|
|    mux   |      tmp_1_fu_255      |    0    |    0    |    65   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln22_fu_234    |    0    |    0    |    11   |
|   icmp   |    icmp_ln30_fu_330    |    0    |    0    |    13   |
|          |    icmp_ln31_fu_348    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln37_fu_324    |    0    |    0    |    14   |
|          |    sub_ln37_5_fu_386   |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln37_fu_354   |    0    |    0    |    5    |
|  select  |  select_ln37_12_fu_392 |    0    |    0    |    11   |
|          |   select_ln30_fu_400   |    0    |    0    |    5    |
|          |   select_ln43_fu_445   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    and   |     and_ln44_fu_453    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln43_fu_439    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln37_fu_503    |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln22_fu_224    |    0    |    0    |    0    |
|          |    zext_ln28_fu_250    |    0    |    0    |    0    |
|          |   zext_ln37_2_fu_308   |    0    |    0    |    0    |
|          |   zext_ln37_4_fu_320   |    0    |    0    |    0    |
|   zext   |    zext_ln37_fu_370    |    0    |    0    |    0    |
|          |   zext_ln37_16_fu_382  |    0    |    0    |    0    |
|          |    zext_ln34_fu_408    |    0    |    0    |    0    |
|          |   zext_ln37_3_fu_422   |    0    |    0    |    0    |
|          |    zext_ln44_fu_472    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln26_fu_246   |    0    |    0    |    0    |
|          |    trunc_ln43_fu_435   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          | kernel_buffer_0_fu_292 |    0    |    0    |    0    |
|          |    sext_ln28_fu_296    |    0    |    0    |    0    |
|          |   sext_ln37_1_fu_418   |    0    |    0    |    0    |
|   sext   |    sext_ln44_fu_460    |    0    |    0    |    0    |
|          |   sext_ln44_1_fu_468   |    0    |    0    |    0    |
|          |    sext_ln37_fu_482    |    0    |    0    |    0    |
|          |   sext_ln37_2_fu_494   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_300     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln37_1_fu_312   |    0    |    0    |    0    |
|          |  shl_ln37_mid1_fu_362  |    0    |    0    |    0    |
|          | shl_ln37_1_mid1_fu_374 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_6_fu_427      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|    trunc_ln8_fu_485    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |   305   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_0_b_1_reg_532|    4   |
|       add_ln22_reg_514      |   14   |
|       add_ln30_reg_550      |   10   |
|       add_ln37_reg_565      |   11   |
|       buffer_0_reg_201      |   19   |
|        buffer_reg_590       |   19   |
|        in_d_0_reg_211       |    1   |
|    indvar_flatten_reg_168   |   10   |
|      input_addr_reg_570     |   14   |
|      input_load_reg_580     |   16   |
|   kernel_buffer_0_reg_537   |   32   |
|       out_d_0_reg_146       |    5   |
|        out_d_reg_522        |    5   |
|       out_h_0_reg_179       |    5   |
|       out_w_0_reg_190       |    5   |
|        out_w_reg_575        |    5   |
|       phi_mul_reg_157       |   14   |
|     select_ln30_reg_560     |    5   |
|     select_ln37_reg_555     |    5   |
|      sext_ln28_reg_542      |   19   |
|      trunc_ln26_reg_527     |    4   |
|      trunc_ln8_reg_585      |   18   |
|      zext_ln22_reg_509      |   15   |
+-----------------------------+--------+
|            Total            |   255  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_115 |  p0  |   2  |   4  |    8   ||    9    |
|   in_d_0_reg_211  |  p0  |   2  |   1  |    2   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   10   ||  3.538  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   305  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |    9   |
|  Register |    -   |    -   |   255  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   255  |   314  |
+-----------+--------+--------+--------+--------+
