

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Tue Apr 25 15:26:04 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ov5640_sobel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.396|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  127|  2085859|  127|  2085859|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |               |    Latency    | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   | min |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |- loop_height  |  126|  2085858| 14 ~ 1926 |          -|          -|  9 ~ 1083 |    no    |
        | + loop_width  |   11|     1923|          3|          1|          1| 10 ~ 1922 |    yes   |
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|   1866|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      0|     90|
|Memory           |        3|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    117|
|Register         |        -|      -|    449|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        3|      0|    449|   2073|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        2|      0|      1|     11|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |ov5640_sobel_mux_hbi_U37  |ov5640_sobel_mux_hbi  |        0|      0|  0|  15|
    |ov5640_sobel_mux_hbi_U38  |ov5640_sobel_mux_hbi  |        0|      0|  0|  15|
    |ov5640_sobel_mux_hbi_U39  |ov5640_sobel_mux_hbi  |        0|      0|  0|  15|
    |ov5640_sobel_mux_hbi_U40  |ov5640_sobel_mux_hbi  |        0|      0|  0|  15|
    |ov5640_sobel_mux_hbi_U41  |ov5640_sobel_mux_hbi  |        0|      0|  0|  15|
    |ov5640_sobel_mux_hbi_U42  |ov5640_sobel_mux_hbi  |        0|      0|  0|  15|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|  90|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_4_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_5_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|  1920|    8|     1|        15360|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|  5760|   24|     3|        46080|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_682_p2                |     +    |      0|  0|  39|           2|          32|
    |i_V_fu_341_p2                      |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_660_p2                      |     +    |      0|  0|  39|          32|           1|
    |p_Val2_1_fu_1118_p2                |     +    |      0|  0|   8|           8|           8|
    |p_Val2_s_fu_1086_p2                |     +    |      0|  0|   8|          11|          11|
    |p_assign_6_1_fu_454_p2             |     +    |      0|  0|  39|           3|          32|
    |p_assign_6_2_fu_517_p2             |     +    |      0|  0|  39|           3|          32|
    |p_neg465_i_fu_300_p2               |     +    |      0|  0|  39|           2|          32|
    |tmp21_fu_1064_p2                   |     +    |      0|  0|  13|          11|          11|
    |tmp22_fu_1080_p2                   |     +    |      0|  0|   8|          11|          11|
    |tmp23_fu_1070_p2                   |     +    |      0|  0|  14|          10|          10|
    |tmp24_fu_1100_p2                   |     +    |      0|  0|  15|           8|           8|
    |tmp25_fu_1112_p2                   |     +    |      0|  0|   8|           8|           8|
    |tmp26_fu_1106_p2                   |     +    |      0|  0|  15|           8|           8|
    |tmp_14_fu_391_p2                   |     +    |      0|  0|  39|           2|          32|
    |tmp_1_fu_294_p2                    |     +    |      0|  0|  39|           2|          32|
    |tmp_2_fu_306_p2                    |     +    |      0|  0|  39|           2|          32|
    |tmp_4_fu_318_p2                    |     +    |      0|  0|  39|           2|          32|
    |tmp_8_fu_330_p2                    |     +    |      0|  0|  39|           3|          32|
    |tmp_s_fu_288_p2                    |     +    |      0|  0|  39|           2|          32|
    |col_assign_1_fu_779_p2             |     -    |      0|  0|  39|          32|          32|
    |p_assign_1_fu_721_p2               |     -    |      0|  0|  39|           1|          32|
    |p_assign_2_fu_740_p2               |     -    |      0|  0|  39|          32|          32|
    |p_assign_7_1_fu_493_p2             |     -    |      0|  0|  39|           2|          32|
    |p_assign_7_2_fu_556_p2             |     -    |      0|  0|  39|           2|          32|
    |p_assign_7_fu_430_p2               |     -    |      0|  0|  39|           1|          32|
    |p_assign_8_1_fu_512_p2             |     -    |      0|  0|  39|          32|          32|
    |p_assign_8_2_fu_575_p2             |     -    |      0|  0|  39|          32|          32|
    |p_assign_8_fu_449_p2               |     -    |      0|  0|  39|          32|          32|
    |r_V_10_1_fu_1006_p2                |     -    |      0|  0|  14|           1|          10|
    |r_V_10_2_fu_1046_p2                |     -    |      0|  0|  15|           1|           9|
    |row_assign_9_1_fu_621_p2           |     -    |      0|  0|  39|          32|          32|
    |row_assign_9_2_fu_646_p2           |     -    |      0|  0|  39|          32|          32|
    |row_assign_9_fu_596_p2             |     -    |      0|  0|  39|          32|          32|
    |sum_V_0_2_fu_984_p2                |     -    |      0|  0|  15|           9|           9|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_896                   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter0_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op155_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op156_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op158_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op164_store_state4    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i496_i_1_fu_479_p2         |    and   |      0|  0|   2|           1|           1|
    |or_cond_i496_i_2_fu_542_p2         |    and   |      0|  0|   2|           1|           1|
    |or_cond_i496_i_fu_416_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_fu_800_p2                |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_fu_707_p2              |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_1146_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_765_p2                 |    and   |      0|  0|   2|           1|           1|
    |exitcond460_i_fu_655_p2            |   icmp   |      0|  0|  18|          32|          32|
    |exitcond461_i_fu_336_p2            |   icmp   |      0|  0|  18|          32|          32|
    |icmp1_fu_676_p2                    |   icmp   |      0|  0|  18|          31|           1|
    |icmp_fu_368_p2                     |   icmp   |      0|  0|  18|          31|           1|
    |not_i_i_fu_1140_p2                 |   icmp   |      0|  0|   9|           3|           1|
    |tmp_114_1_fu_380_p2                |   icmp   |      0|  0|  18|          32|           1|
    |tmp_11_fu_735_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_12_fu_374_p2                   |   icmp   |      0|  0|  18|          32|           1|
    |tmp_13_fu_386_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_140_1_fu_474_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_140_2_fu_537_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_149_1_fu_507_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_149_2_fu_570_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_16_fu_411_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_18_fu_444_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_5_fu_347_p2                    |   icmp   |      0|  0|  18|          32|          32|
    |tmp_9_fu_702_p2                    |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_784_p2                  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp7_fu_759_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_1_i_i_fu_1160_p2               |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_834_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_852_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_870_p3        |  select  |      0|  0|   8|           1|           8|
    |p_Val2_3_fu_1166_p3                |  select  |      0|  0|   8|           1|           8|
    |p_assign_3_fu_745_p3               |  select  |      0|  0|  32|           1|          32|
    |p_mux_i_i_cast_fu_1152_p3          |  select  |      0|  0|   2|           1|           2|
    |p_p2_i497_i_1_fu_499_p3            |  select  |      0|  0|  32|           1|          32|
    |p_p2_i497_i_1_p_assig_fu_605_p3    |  select  |      0|  0|  32|           1|          32|
    |p_p2_i497_i_2_fu_562_p3            |  select  |      0|  0|  32|           1|          32|
    |p_p2_i497_i_2_p_assig_fu_630_p3    |  select  |      0|  0|  32|           1|          32|
    |p_p2_i497_i_fu_436_p3              |  select  |      0|  0|  32|           1|          32|
    |p_p2_i497_i_p_assign_8_fu_580_p3   |  select  |      0|  0|  32|           1|          32|
    |p_p2_i_i_fu_727_p3                 |  select  |      0|  0|  32|           1|          32|
    |src_kernel_win_0_va_6_fu_924_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_7_fu_942_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_8_fu_960_p3    |  select  |      0|  0|   8|           1|           8|
    |x_fu_771_p3                        |  select  |      0|  0|  32|           1|          32|
    |y_1_fu_613_p3                      |  select  |      0|  0|  32|           1|          32|
    |y_2_fu_638_p3                      |  select  |      0|  0|  32|           1|          32|
    |y_fu_588_p3                        |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |rev1_fu_468_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_531_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev3_fu_696_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_405_p2                      |    xor   |      0|  0|   2|           1|           2|
    |tmp_70_0_not_fu_352_p2             |    xor   |      0|  0|   2|           1|           2|
    |tmp_9_not_fu_753_p2                |    xor   |      0|  0|   2|           1|           2|
    |tmp_i_i_fu_1134_p2                 |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1866|         997|        1677|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |  15|          3|    1|          3|
    |k_buf_0_val_4_d1           |  15|          3|    8|         24|
    |k_buf_0_val_5_d1           |  15|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_2_reg_277              |   9|          2|   32|         64|
    |t_V_reg_266                |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 117|         24|   85|        190|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |brmerge_reg_1405                  |   1|   0|    1|          0|
    |exitcond460_i_reg_1392            |   1|   0|    1|          0|
    |i_V_reg_1343                      |  32|   0|   32|          0|
    |icmp_reg_1357                     |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1412       |  11|   0|   11|          0|
    |k_buf_0_val_4_addr_reg_1425       |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_1431       |  11|   0|   11|          0|
    |or_cond_i_i_reg_1401              |   1|   0|    1|          0|
    |or_cond_i_reg_1437                |   1|   0|    1|          0|
    |or_cond_i_reg_1437_pp0_iter1_reg  |   1|   0|    1|          0|
    |p_Val2_3_reg_1441                 |   8|   0|    8|          0|
    |p_neg465_i_reg_1315               |  32|   0|   32|          0|
    |right_border_buf_0_1_fu_156       |   8|   0|    8|          0|
    |right_border_buf_0_2_fu_160       |   8|   0|    8|          0|
    |right_border_buf_0_3_fu_164       |   8|   0|    8|          0|
    |right_border_buf_0_4_fu_168       |   8|   0|    8|          0|
    |right_border_buf_0_5_fu_172       |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_152       |   8|   0|    8|          0|
    |src_kernel_win_0_va_1_fu_132      |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_136      |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_140      |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_fu_144      |   8|   0|    8|          0|
    |src_kernel_win_0_va_5_fu_148      |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_128        |   8|   0|    8|          0|
    |t_V_2_reg_277                     |  32|   0|   32|          0|
    |t_V_reg_266                       |  32|   0|   32|          0|
    |tmp_114_1_reg_1366                |   1|   0|    1|          0|
    |tmp_12_reg_1362                   |   1|   0|    1|          0|
    |tmp_13_reg_1370                   |   1|   0|    1|          0|
    |tmp_1_reg_1310                    |  32|   0|   32|          0|
    |tmp_23_reg_1377                   |   2|   0|    2|          0|
    |tmp_24_reg_1382                   |   2|   0|    2|          0|
    |tmp_2_reg_1322                    |  32|   0|   32|          0|
    |tmp_32_reg_1387                   |   2|   0|    2|          0|
    |tmp_37_reg_1418                   |   2|   0|    2|          0|
    |tmp_4_reg_1327                    |  31|   0|   32|          1|
    |tmp_5_reg_1348                    |   1|   0|    1|          0|
    |tmp_70_0_not_reg_1352             |   1|   0|    1|          0|
    |tmp_8_reg_1334                    |  31|   0|   32|          1|
    |tmp_s_reg_1305                    |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 449|   0|  451|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|p_src_rows_V_read            |  in |   32|   ap_none  |  p_src_rows_V_read  |    scalar    |
|p_src_cols_V_read            |  in |   32|   ap_none  |  p_src_cols_V_read  |    scalar    |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

