

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Wed Feb 01 10:56:50 2023

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    11   000000                     
    12                           ; Version 2.40
    13                           ; Generated 17/11/2021 GMT
    14                           ; 
    15                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4620 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     
    48                           ; #config settings
    49                           
    50                           	psect	cinit
    51   00FFC4                     __pcinit:
    52                           	callstack 0
    53   00FFC4                     start_initialization:
    54                           	callstack 0
    55   00FFC4                     __initialization:
    56                           	callstack 0
    57   00FFC4                     end_of_initialization:
    58                           	callstack 0
    59   00FFC4                     __end_of__initialization:
    60                           	callstack 0
    61   00FFC4  0100               	movlb	0
    62   00FFC6  EFE5  F07F         	goto	_main	;jump to C main() function
    63                           
    64                           	psect	cstackCOMRAM
    65   000001                     __pcstackCOMRAM:
    66                           	callstack 0
    67   000001                     main@i:
    68                           	callstack 0
    69                           
    70                           ; 2 bytes @ 0x0
    71   000001                     	ds	2
    72                           
    73 ;;
    74 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    75 ;;
    76 ;; *************** function _main *****************
    77 ;; Defined at:
    78 ;;		line 14 in file "app.c"
    79 ;; Parameters:    Size  Location     Type
    80 ;;		None
    81 ;; Auto vars:     Size  Location     Type
    82 ;;  i               2    0[COMRAM] unsigned int 
    83 ;; Return value:  Size  Location     Type
    84 ;;                  2    4[None  ] int 
    85 ;; Registers used:
    86 ;;		wreg, status,2, status,0
    87 ;; Tracked objects:
    88 ;;		On entry : 0/0
    89 ;;		On exit  : 0/0
    90 ;;		Unchanged: 0/0
    91 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
    92 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    93 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    94 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    95 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    96 ;;Total ram usage:        2 bytes
    97 ;; This function calls:
    98 ;;		Nothing
    99 ;; This function is called by:
   100 ;;		Startup code after reset
   101 ;; This function uses a non-reentrant model
   102 ;;
   103                           
   104                           	psect	text0
   105   00FFCA                     __ptext0:
   106                           	callstack 0
   107   00FFCA                     _main:
   108                           	callstack 31
   109   00FFCA                     
   110                           ;app.c: 15:     ((*((volatile uint8_t*)(0xF94)))) = 0x00;
   111   00FFCA  0E00               	movlw	0
   112   00FFCC  6E94               	movwf	148,c	;volatile
   113   00FFCE                     l5:
   114                           
   115                           ;app.c: 17:     {;app.c: 18:         ((*((volatile uint8_t*)(0xF8B)))) = 0x55;
   116   00FFCE  0E55               	movlw	85
   117   00FFD0  6E8B               	movwf	139,c	;volatile
   118                           
   119                           ;app.c: 19:         for(unsigned int i = 0 ; i <1000 ; i++)
   120   00FFD2  0E00               	movlw	0
   121   00FFD4  6E02               	movwf	(main@i+1)^0,c
   122   00FFD6  0E00               	movlw	0
   123   00FFD8  6E01               	movwf	main@i^0,c
   124   00FFDA                     l692:
   125                           
   126                           ;app.c: 20:             __asm("");
   127   00FFDA  4A01               	infsnz	main@i^0,f,c
   128   00FFDC  2A02               	incf	(main@i+1)^0,f,c
   129   00FFDE  0EE8               	movlw	232
   130   00FFE0  5C01               	subwf	main@i^0,w,c
   131   00FFE2  0E03               	movlw	3
   132   00FFE4  5802               	subwfb	(main@i+1)^0,w,c
   133   00FFE6  A0D8               	btfss	status,0,c
   134   00FFE8  EFF8  F07F         	goto	u11
   135   00FFEC  EFFA  F07F         	goto	u10
   136   00FFF0                     u11:
   137   00FFF0  EFED  F07F         	goto	l692
   138   00FFF4                     u10:
   139   00FFF4                     
   140                           ;app.c: 21:         ((*((volatile uint8_t*)(0xF8B)))) = 0xAA;
   141   00FFF4  0EAA               	movlw	170
   142   00FFF6  6E8B               	movwf	139,c	;volatile
   143   00FFF8  EFE7  F07F         	goto	l5
   144   00FFFC  EF00  F000         	goto	start
   145   010000                     __end_of_main:
   146                           	callstack 0
   147   000000                     
   148                           	psect	rparam
   149   000000                     
   150                           	psect	config
   151                           
   152                           ; Padding undefined space
   153   300000                     	org	3145728
   154   300000  FF                 	db	255
   155                           
   156                           ;Config register CONFIG1H @ 0x300001
   157                           ;	Oscillator Selection bits
   158                           ;	OSC = HS, HS oscillator
   159                           ;	Fail-Safe Clock Monitor Enable bit
   160                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   161                           ;	Internal/External Oscillator Switchover bit
   162                           ;	IESO = OFF, Oscillator Switchover mode disabled
   163   300001                     	org	3145729
   164   300001  02                 	db	2
   165                           
   166                           ;Config register CONFIG2L @ 0x300002
   167                           ;	Power-up Timer Enable bit
   168                           ;	PWRT = OFF, PWRT disabled
   169                           ;	Brown-out Reset Enable bits
   170                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   171                           ;	Brown Out Reset Voltage bits
   172                           ;	BORV = 1, 
   173   300002                     	org	3145730
   174   300002  09                 	db	9
   175                           
   176                           ;Config register CONFIG2H @ 0x300003
   177                           ;	Watchdog Timer Enable bit
   178                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   179                           ;	Watchdog Timer Postscale Select bits
   180                           ;	WDTPS = 32768, 1:32768
   181   300003                     	org	3145731
   182   300003  1E                 	db	30
   183                           
   184                           ; Padding undefined space
   185   300004                     	org	3145732
   186   300004  FF                 	db	255
   187                           
   188                           ;Config register CONFIG3H @ 0x300005
   189                           ;	CCP2 MUX bit
   190                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   191                           ;	PORTB A/D Enable bit
   192                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   193                           ;	Low-Power Timer1 Oscillator Enable bit
   194                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   195                           ;	MCLR Pin Enable bit
   196                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   197   300005                     	org	3145733
   198   300005  81                 	db	129
   199                           
   200                           ;Config register CONFIG4L @ 0x300006
   201                           ;	Stack Full/Underflow Reset Enable bit
   202                           ;	STVREN = ON, Stack full/underflow will cause Reset
   203                           ;	Single-Supply ICSP Enable bit
   204                           ;	LVP = OFF, Single-Supply ICSP disabled
   205                           ;	Extended Instruction Set Enable bit
   206                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   207                           ;	Background Debugger Enable bit
   208                           ;	DEBUG = 0x1, unprogrammed default
   209   300006                     	org	3145734
   210   300006  81                 	db	129
   211                           
   212                           ; Padding undefined space
   213   300007                     	org	3145735
   214   300007  FF                 	db	255
   215                           
   216                           ;Config register CONFIG5L @ 0x300008
   217                           ;	Code Protection bit
   218                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   219                           ;	Code Protection bit
   220                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   221                           ;	Code Protection bit
   222                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   223                           ;	Code Protection bit
   224                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   225   300008                     	org	3145736
   226   300008  0F                 	db	15
   227                           
   228                           ;Config register CONFIG5H @ 0x300009
   229                           ;	Boot Block Code Protection bit
   230                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   231                           ;	Data EEPROM Code Protection bit
   232                           ;	CPD = OFF, Data EEPROM not code-protected
   233   300009                     	org	3145737
   234   300009  C0                 	db	192
   235                           
   236                           ;Config register CONFIG6L @ 0x30000A
   237                           ;	Write Protection bit
   238                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   239                           ;	Write Protection bit
   240                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   241                           ;	Write Protection bit
   242                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   243                           ;	Write Protection bit
   244                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   245   30000A                     	org	3145738
   246   30000A  0F                 	db	15
   247                           
   248                           ;Config register CONFIG6H @ 0x30000B
   249                           ;	Configuration Register Write Protection bit
   250                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   251                           ;	Boot Block Write Protection bit
   252                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   253                           ;	Data EEPROM Write Protection bit
   254                           ;	WRTD = OFF, Data EEPROM not write-protected
   255   30000B                     	org	3145739
   256   30000B  E0                 	db	224
   257                           
   258                           ;Config register CONFIG7L @ 0x30000C
   259                           ;	Table Read Protection bit
   260                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   261                           ;	Table Read Protection bit
   262                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   263                           ;	Table Read Protection bit
   264                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   265                           ;	Table Read Protection bit
   266                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   267   30000C                     	org	3145740
   268   30000C  0F                 	db	15
   269                           
   270                           ;Config register CONFIG7H @ 0x30000D
   271                           ;	Boot Block Table Read Protection bit
   272                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   273   30000D                     	org	3145741
   274   30000D  40                 	db	64
   275                           tosu	equ	0xFFF
   276                           tosh	equ	0xFFE
   277                           tosl	equ	0xFFD
   278                           stkptr	equ	0xFFC
   279                           pclatu	equ	0xFFB
   280                           pclath	equ	0xFFA
   281                           pcl	equ	0xFF9
   282                           tblptru	equ	0xFF8
   283                           tblptrh	equ	0xFF7
   284                           tblptrl	equ	0xFF6
   285                           tablat	equ	0xFF5
   286                           prodh	equ	0xFF4
   287                           prodl	equ	0xFF3
   288                           indf0	equ	0xFEF
   289                           postinc0	equ	0xFEE
   290                           postdec0	equ	0xFED
   291                           preinc0	equ	0xFEC
   292                           plusw0	equ	0xFEB
   293                           fsr0h	equ	0xFEA
   294                           fsr0l	equ	0xFE9
   295                           wreg	equ	0xFE8
   296                           indf1	equ	0xFE7
   297                           postinc1	equ	0xFE6
   298                           postdec1	equ	0xFE5
   299                           preinc1	equ	0xFE4
   300                           plusw1	equ	0xFE3
   301                           fsr1h	equ	0xFE2
   302                           fsr1l	equ	0xFE1
   303                           bsr	equ	0xFE0
   304                           indf2	equ	0xFDF
   305                           postinc2	equ	0xFDE
   306                           postdec2	equ	0xFDD
   307                           preinc2	equ	0xFDC
   308                           plusw2	equ	0xFDB
   309                           fsr2h	equ	0xFDA
   310                           fsr2l	equ	0xFD9
   311                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      2       2
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0      30
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      2       2       1        1.6%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
ABS                  0      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK8           100      0       0      21        0.0%
BANK8              100      0       0      22        0.0%
BITBANK9           100      0       0      23        0.0%
BANK9              100      0       0      24        0.0%
BITBANK10          100      0       0      25        0.0%
BANK10             100      0       0      26        0.0%
BITBANK11          100      0       0      27        0.0%
BANK11             100      0       0      28        0.0%
BITBANK12          100      0       0      29        0.0%
BANK12             100      0       0      30        0.0%
BITBANK13          100      0       0      31        0.0%
BANK13             100      0       0      32        0.0%
BITBANK14          100      0       0      33        0.0%
BANK14             100      0       0      34        0.0%
BITBANK15           80      0       0      35        0.0%
BANK15              80      0       0      36        0.0%
BITBIGSFR           80      0       0      37        0.0%
BIGRAM             F7F      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Wed Feb 01 10:56:50 2023

                      l5 FFCE                       u10 FFF4                       u11 FFF0  
                    l692 FFDA                      l694 FFDE                      l686 FFCA  
                    l696 FFF4                     _main FFCA                     start 0000  
           ___param_bank 000000                    ?_main 0001                    main@i 0001  
                  status 000FD8          __initialization FFC4             __end_of_main 0000  
                 ??_main 0001            __activetblptr 000000                   isa$std 000001  
             __accesstop 0080  __end_of__initialization FFC4            ___rparam_used 000001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit FFC4                  __ramtop 1000                  __ptext0 FFCA  
   end_of_initialization FFC4      start_initialization FFC4                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 000000  
