# RISCV_Verilog

Both `single` and `pipeline`  have passed the example code, which is stored at `./assembler/assembly.asm`. 

* single schematic

  <img src="README.assets/image-20211231115953875.png" alt="image-20211231115953875" style="zoom:80%;" />

* pipeline schematic

  <img src="README.assets/image-20211231120129288.png" alt="image-20211231120129288" style="zoom:80%;" />



**Although this code passed all tests provided by TA, there still might be some bugs.**

