--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf nexys3.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1619 paths analyzed, 327 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.415ns.
--------------------------------------------------------------------------------

Paths for end point clk_divider/counter50_25 (SLICE_X14Y37.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_divider/counter50_0 (FF)
  Destination:          clk_divider/counter50_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.349ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.421 - 0.452)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_divider/counter50_0 to clk_divider/counter50_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.AQ      Tcko                  0.447   clk_divider/counter50<3>
                                                       clk_divider/counter50_0
    SLICE_X15Y34.C1      net (fanout=2)        0.824   clk_divider/counter50<0>
    SLICE_X15Y34.C       Tilo                  0.259   N3122
                                                       clk_divider/GND_2_o_GND_2_o_equal_5_o<25>2
    SLICE_X15Y34.A2      net (fanout=1)        0.437   clk_divider/GND_2_o_GND_2_o_equal_5_o<25>1
    SLICE_X15Y34.A       Tilo                  0.259   N3122
                                                       clk_divider/GND_2_o_GND_2_o_equal_5_o<25>6
    SLICE_X14Y37.SR      net (fanout=8)        0.681   clk_divider/GND_2_o_GND_2_o_equal_5_o
    SLICE_X14Y37.CLK     Tsrck                 0.442   clk_divider/counter50<25>
                                                       clk_divider/counter50_25
    -------------------------------------------------  ---------------------------
    Total                                      3.349ns (1.407ns logic, 1.942ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_divider/counter50_6 (FF)
  Destination:          clk_divider/counter50_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.279ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.147 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_divider/counter50_6 to clk_divider/counter50_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.CQ      Tcko                  0.447   clk_divider/counter50<7>
                                                       clk_divider/counter50_6
    SLICE_X15Y34.C2      net (fanout=2)        0.754   clk_divider/counter50<6>
    SLICE_X15Y34.C       Tilo                  0.259   N3122
                                                       clk_divider/GND_2_o_GND_2_o_equal_5_o<25>2
    SLICE_X15Y34.A2      net (fanout=1)        0.437   clk_divider/GND_2_o_GND_2_o_equal_5_o<25>1
    SLICE_X15Y34.A       Tilo                  0.259   N3122
                                                       clk_divider/GND_2_o_GND_2_o_equal_5_o<25>6
    SLICE_X14Y37.SR      net (fanout=8)        0.681   clk_divider/GND_2_o_GND_2_o_equal_5_o
    SLICE_X14Y37.CLK     Tsrck                 0.442   clk_divider/counter50<25>
                                                       clk_divider/counter50_25
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (1.407ns logic, 1.872ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_divider/counter50_20 (FF)
  Destination:          clk_divider/counter50_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.280ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.147 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_divider/counter50_20 to clk_divider/counter50_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.AQ      Tcko                  0.447   clk_divider/counter50<23>
                                                       clk_divider/counter50_20
    SLICE_X15Y34.B2      net (fanout=2)        1.005   clk_divider/counter50<20>
    SLICE_X15Y34.B       Tilo                  0.259   N3122
                                                       clk_divider/GND_2_o_GND_2_o_equal_5_o<25>1
    SLICE_X15Y34.A5      net (fanout=1)        0.187   clk_divider/GND_2_o_GND_2_o_equal_5_o<25>
    SLICE_X15Y34.A       Tilo                  0.259   N3122
                                                       clk_divider/GND_2_o_GND_2_o_equal_5_o<25>6
    SLICE_X14Y37.SR      net (fanout=8)        0.681   clk_divider/GND_2_o_GND_2_o_equal_5_o
    SLICE_X14Y37.CLK     Tsrck                 0.442   clk_divider/counter50<25>
                                                       clk_divider/counter50_25
    -------------------------------------------------  ---------------------------
    Total                                      3.280ns (1.407ns logic, 1.873ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point clk_divider/counter50_24 (SLICE_X14Y37.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_divider/counter50_0 (FF)
  Destination:          clk_divider/counter50_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.332ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.421 - 0.452)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_divider/counter50_0 to clk_divider/counter50_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.AQ      Tcko                  0.447   clk_divider/counter50<3>
                                                       clk_divider/counter50_0
    SLICE_X15Y34.C1      net (fanout=2)        0.824   clk_divider/counter50<0>
    SLICE_X15Y34.C       Tilo                  0.259   N3122
                                                       clk_divider/GND_2_o_GND_2_o_equal_5_o<25>2
    SLICE_X15Y34.A2      net (fanout=1)        0.437   clk_divider/GND_2_o_GND_2_o_equal_5_o<25>1
    SLICE_X15Y34.A       Tilo                  0.259   N3122
                                                       clk_divider/GND_2_o_GND_2_o_equal_5_o<25>6
    SLICE_X14Y37.SR      net (fanout=8)        0.681   clk_divider/GND_2_o_GND_2_o_equal_5_o
    SLICE_X14Y37.CLK     Tsrck                 0.425   clk_divider/counter50<25>
                                                       clk_divider/counter50_24
    -------------------------------------------------  ---------------------------
    Total                                      3.332ns (1.390ns logic, 1.942ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_divider/counter50_6 (FF)
  Destination:          clk_divider/counter50_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.262ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.147 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_divider/counter50_6 to clk_divider/counter50_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.CQ      Tcko                  0.447   clk_divider/counter50<7>
                                                       clk_divider/counter50_6
    SLICE_X15Y34.C2      net (fanout=2)        0.754   clk_divider/counter50<6>
    SLICE_X15Y34.C       Tilo                  0.259   N3122
                                                       clk_divider/GND_2_o_GND_2_o_equal_5_o<25>2
    SLICE_X15Y34.A2      net (fanout=1)        0.437   clk_divider/GND_2_o_GND_2_o_equal_5_o<25>1
    SLICE_X15Y34.A       Tilo                  0.259   N3122
                                                       clk_divider/GND_2_o_GND_2_o_equal_5_o<25>6
    SLICE_X14Y37.SR      net (fanout=8)        0.681   clk_divider/GND_2_o_GND_2_o_equal_5_o
    SLICE_X14Y37.CLK     Tsrck                 0.425   clk_divider/counter50<25>
                                                       clk_divider/counter50_24
    -------------------------------------------------  ---------------------------
    Total                                      3.262ns (1.390ns logic, 1.872ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_divider/counter50_20 (FF)
  Destination:          clk_divider/counter50_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.263ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.147 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_divider/counter50_20 to clk_divider/counter50_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.AQ      Tcko                  0.447   clk_divider/counter50<23>
                                                       clk_divider/counter50_20
    SLICE_X15Y34.B2      net (fanout=2)        1.005   clk_divider/counter50<20>
    SLICE_X15Y34.B       Tilo                  0.259   N3122
                                                       clk_divider/GND_2_o_GND_2_o_equal_5_o<25>1
    SLICE_X15Y34.A5      net (fanout=1)        0.187   clk_divider/GND_2_o_GND_2_o_equal_5_o<25>
    SLICE_X15Y34.A       Tilo                  0.259   N3122
                                                       clk_divider/GND_2_o_GND_2_o_equal_5_o<25>6
    SLICE_X14Y37.SR      net (fanout=8)        0.681   clk_divider/GND_2_o_GND_2_o_equal_5_o
    SLICE_X14Y37.CLK     Tsrck                 0.425   clk_divider/counter50<25>
                                                       clk_divider/counter50_24
    -------------------------------------------------  ---------------------------
    Total                                      3.263ns (1.390ns logic, 1.873ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point clk_divider/clk_50Hz (SLICE_X18Y33.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_divider/counter50_0 (FF)
  Destination:          clk_divider/clk_50Hz (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.321ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.420 - 0.452)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_divider/counter50_0 to clk_divider/clk_50Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.AQ      Tcko                  0.447   clk_divider/counter50<3>
                                                       clk_divider/counter50_0
    SLICE_X15Y34.C1      net (fanout=2)        0.824   clk_divider/counter50<0>
    SLICE_X15Y34.C       Tilo                  0.259   N3122
                                                       clk_divider/GND_2_o_GND_2_o_equal_5_o<25>2
    SLICE_X15Y34.A2      net (fanout=1)        0.437   clk_divider/GND_2_o_GND_2_o_equal_5_o<25>1
    SLICE_X15Y34.A       Tilo                  0.259   N3122
                                                       clk_divider/GND_2_o_GND_2_o_equal_5_o<25>6
    SLICE_X18Y33.CE      net (fanout=8)        0.764   clk_divider/GND_2_o_GND_2_o_equal_5_o
    SLICE_X18Y33.CLK     Tceck                 0.331   clk_divider/clk_50Hz
                                                       clk_divider/clk_50Hz
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.296ns logic, 2.025ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_divider/counter50_6 (FF)
  Destination:          clk_divider/clk_50Hz (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.251ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.333 - 0.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_divider/counter50_6 to clk_divider/clk_50Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.CQ      Tcko                  0.447   clk_divider/counter50<7>
                                                       clk_divider/counter50_6
    SLICE_X15Y34.C2      net (fanout=2)        0.754   clk_divider/counter50<6>
    SLICE_X15Y34.C       Tilo                  0.259   N3122
                                                       clk_divider/GND_2_o_GND_2_o_equal_5_o<25>2
    SLICE_X15Y34.A2      net (fanout=1)        0.437   clk_divider/GND_2_o_GND_2_o_equal_5_o<25>1
    SLICE_X15Y34.A       Tilo                  0.259   N3122
                                                       clk_divider/GND_2_o_GND_2_o_equal_5_o<25>6
    SLICE_X18Y33.CE      net (fanout=8)        0.764   clk_divider/GND_2_o_GND_2_o_equal_5_o
    SLICE_X18Y33.CLK     Tceck                 0.331   clk_divider/clk_50Hz
                                                       clk_divider/clk_50Hz
    -------------------------------------------------  ---------------------------
    Total                                      3.251ns (1.296ns logic, 1.955ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_divider/counter50_20 (FF)
  Destination:          clk_divider/clk_50Hz (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.252ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.333 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_divider/counter50_20 to clk_divider/clk_50Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.AQ      Tcko                  0.447   clk_divider/counter50<23>
                                                       clk_divider/counter50_20
    SLICE_X15Y34.B2      net (fanout=2)        1.005   clk_divider/counter50<20>
    SLICE_X15Y34.B       Tilo                  0.259   N3122
                                                       clk_divider/GND_2_o_GND_2_o_equal_5_o<25>1
    SLICE_X15Y34.A5      net (fanout=1)        0.187   clk_divider/GND_2_o_GND_2_o_equal_5_o<25>
    SLICE_X15Y34.A       Tilo                  0.259   N3122
                                                       clk_divider/GND_2_o_GND_2_o_equal_5_o<25>6
    SLICE_X18Y33.CE      net (fanout=8)        0.764   clk_divider/GND_2_o_GND_2_o_equal_5_o
    SLICE_X18Y33.CLK     Tceck                 0.331   clk_divider/clk_50Hz
                                                       clk_divider/clk_50Hz
    -------------------------------------------------  ---------------------------
    Total                                      3.252ns (1.296ns logic, 1.956ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_divider/clk_25MHz (SLICE_X17Y34.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_divider/clk_25MHz (FF)
  Destination:          clk_divider/clk_25MHz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_divider/clk_25MHz to clk_divider/clk_25MHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.AQ      Tcko                  0.198   clk_divider/clk_25MHz
                                                       clk_divider/clk_25MHz
    SLICE_X17Y34.A6      net (fanout=2)        0.025   clk_divider/clk_25MHz
    SLICE_X17Y34.CLK     Tah         (-Th)    -0.215   clk_divider/clk_25MHz
                                                       clk_divider/clk_25MHz_INV_4_o1_INV_0
                                                       clk_divider/clk_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point clk_divider/clk_50Hz (SLICE_X18Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_divider/clk_50Hz (FF)
  Destination:          clk_divider/clk_50Hz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_divider/clk_50Hz to clk_divider/clk_50Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.AQ      Tcko                  0.234   clk_divider/clk_50Hz
                                                       clk_divider/clk_50Hz
    SLICE_X18Y33.A6      net (fanout=2)        0.025   clk_divider/clk_50Hz
    SLICE_X18Y33.CLK     Tah         (-Th)    -0.197   clk_divider/clk_50Hz
                                                       clk_divider/clk_50Hz_INV_3_o1_INV_0
                                                       clk_divider/clk_50Hz
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.431ns logic, 0.025ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point debouncer1/button_cnt_15 (SLICE_X12Y42.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debouncer1/button_cnt_15 (FF)
  Destination:          debouncer1/button_cnt_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debouncer1/button_cnt_15 to debouncer1/button_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.DQ      Tcko                  0.200   debouncer1/button_cnt<15>
                                                       debouncer1/button_cnt_15
    SLICE_X12Y42.D6      net (fanout=2)        0.022   debouncer1/button_cnt<15>
    SLICE_X12Y42.CLK     Tah         (-Th)    -0.237   debouncer1/button_cnt<15>
                                                       debouncer1/button_cnt<15>_rt
                                                       debouncer1/Mcount_button_cnt_xor<15>
                                                       debouncer1/button_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: debouncer2/button_sync_1/CLK
  Logical resource: debouncer1/Mshreg_button_sync_1/CLK
  Location pin: SLICE_X14Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: debouncer2/button_sync_1/CLK
  Logical resource: debouncer3/Mshreg_button_sync_1/CLK
  Location pin: SLICE_X14Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.415|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1619 paths, 0 nets, and 246 connections

Design statistics:
   Minimum period:   3.415ns{1}   (Maximum frequency: 292.826MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 15 10:58:19 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 242 MB



