

================================================================
== Vivado HLS Report for 'block_mmul'
================================================================
* Date:           Sun Nov 26 21:11:28 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        mm.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.852 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1002551|  1002551| 10.026 ms | 10.026 ms |  1002551|  1002551|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+---------+---------+-----------+-----------+------+------+---------+
        |                             |                   |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |           Instance          |       Module      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------+-------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_block_mmul_helper_fu_48  |block_mmul_helper  |     1602|     1602| 16.020 us | 16.020 us |  1602|  1602|   none  |
        +-----------------------------+-------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1002550|  1002550|     40102|          -|          -|    25|    no    |
        | + Loop 1.1  |    40100|    40100|      1604|          -|          -|    25|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i16]* %A) nounwind, !map !36"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i16]* %B) nounwind, !map !42"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i16]* %out_r) nounwind, !map !46"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @block_mmul_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [block_mmult.cc:29]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%ii_0 = phi i7 [ 0, %0 ], [ %ii, %3 ]"   --->   Operation 10 'phi' 'ii_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.48ns)   --->   "%icmp_ln29 = icmp ult i7 %ii_0, -28" [block_mmult.cc:29]   --->   Operation 11 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.preheader.preheader, label %4" [block_mmult.cc:29]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.76ns)   --->   "br label %.preheader" [block_mmult.cc:30]   --->   Operation 14 'br' <Predicate = (icmp_ln29)> <Delay = 1.76>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [block_mmult.cc:34]   --->   Operation 15 'ret' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.85>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%jj_0 = phi i7 [ %jj, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 16 'phi' 'jj_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (1.48ns)   --->   "%icmp_ln30 = icmp ult i7 %jj_0, -28" [block_mmult.cc:30]   --->   Operation 17 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind"   --->   Operation 18 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %2, label %3" [block_mmult.cc:30]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (7.85ns)   --->   "call fastcc void @block_mmul_helper([10000 x i16]* %A, [10000 x i16]* %B, [10000 x i16]* %out_r, i7 %ii_0, i7 %jj_0) nounwind" [block_mmult.cc:31]   --->   Operation 20 'call' <Predicate = (icmp_ln30)> <Delay = 7.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (1.87ns)   --->   "%jj = add i7 %jj_0, 4" [block_mmult.cc:30]   --->   Operation 21 'add' 'jj' <Predicate = (icmp_ln30)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (1.87ns)   --->   "%ii = add i7 %ii_0, 4" [block_mmult.cc:29]   --->   Operation 22 'add' 'ii' <Predicate = (!icmp_ln30)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br label %1" [block_mmult.cc:29]   --->   Operation 23 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @block_mmul_helper([10000 x i16]* %A, [10000 x i16]* %B, [10000 x i16]* %out_r, i7 %ii_0, i7 %jj_0) nounwind" [block_mmult.cc:31]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "br label %.preheader" [block_mmult.cc:30]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
br_ln29           (br               ) [ 01111]
ii_0              (phi              ) [ 00111]
icmp_ln29         (icmp             ) [ 00111]
empty             (speclooptripcount) [ 00000]
br_ln29           (br               ) [ 00000]
br_ln30           (br               ) [ 00111]
ret_ln34          (ret              ) [ 00000]
jj_0              (phi              ) [ 00011]
icmp_ln30         (icmp             ) [ 00111]
empty_3           (speclooptripcount) [ 00000]
br_ln30           (br               ) [ 00000]
jj                (add              ) [ 00111]
ii                (add              ) [ 01111]
br_ln29           (br               ) [ 01111]
call_ln31         (call             ) [ 00000]
br_ln30           (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_mmul_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_mmul_helper"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1005" name="ii_0_reg_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="7" slack="1"/>
<pin id="26" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ii_0 (phireg) "/>
</bind>
</comp>

<comp id="28" class="1004" name="ii_0_phi_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="1"/>
<pin id="30" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="31" dir="0" index="2" bw="7" slack="1"/>
<pin id="32" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="33" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii_0/2 "/>
</bind>
</comp>

<comp id="36" class="1005" name="jj_0_reg_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="7" slack="1"/>
<pin id="38" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="jj_0 (phireg) "/>
</bind>
</comp>

<comp id="40" class="1004" name="jj_0_phi_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="7" slack="0"/>
<pin id="42" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="43" dir="0" index="2" bw="1" slack="1"/>
<pin id="44" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj_0/3 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_block_mmul_helper_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="0" index="2" bw="16" slack="0"/>
<pin id="52" dir="0" index="3" bw="16" slack="0"/>
<pin id="53" dir="0" index="4" bw="7" slack="1"/>
<pin id="54" dir="0" index="5" bw="7" slack="0"/>
<pin id="55" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="icmp_ln29_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="7" slack="0"/>
<pin id="64" dir="0" index="1" bw="7" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="icmp_ln30_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="7" slack="0"/>
<pin id="70" dir="0" index="1" bw="7" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="jj_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="7" slack="0"/>
<pin id="76" dir="0" index="1" bw="4" slack="0"/>
<pin id="77" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="ii_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="7" slack="1"/>
<pin id="82" dir="0" index="1" bw="4" slack="0"/>
<pin id="83" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii/3 "/>
</bind>
</comp>

<comp id="92" class="1005" name="jj_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="7" slack="0"/>
<pin id="94" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="jj "/>
</bind>
</comp>

<comp id="97" class="1005" name="ii_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="7" slack="1"/>
<pin id="99" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="12" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="34"><net_src comp="24" pin="1"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="28" pin="4"/><net_sink comp="24" pin=0"/></net>

<net id="39"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="46"><net_src comp="36" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="47"><net_src comp="40" pin="4"/><net_sink comp="36" pin=0"/></net>

<net id="56"><net_src comp="20" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="48" pin=3"/></net>

<net id="60"><net_src comp="24" pin="1"/><net_sink comp="48" pin=4"/></net>

<net id="61"><net_src comp="40" pin="4"/><net_sink comp="48" pin=5"/></net>

<net id="66"><net_src comp="28" pin="4"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="40" pin="4"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="40" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="24" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="95"><net_src comp="74" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="40" pin=0"/></net>

<net id="100"><net_src comp="80" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="28" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {3 4 }
 - Input state : 
	Port: block_mmul : A | {3 4 }
	Port: block_mmul : B | {3 4 }
	Port: block_mmul : out_r | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln29 : 1
		br_ln29 : 2
	State 3
		icmp_ln30 : 1
		br_ln30 : 2
		call_ln31 : 1
		jj : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   | grp_block_mmul_helper_fu_48 |    16   | 20.7546 |   1002  |   1294  |
|----------|-----------------------------|---------|---------|---------|---------|
|    add   |           jj_fu_74          |    0    |    0    |    0    |    15   |
|          |           ii_fu_80          |    0    |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|---------|
|   icmp   |       icmp_ln29_fu_62       |    0    |    0    |    0    |    11   |
|          |       icmp_ln30_fu_68       |    0    |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    16   | 20.7546 |   1002  |   1346  |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|ii_0_reg_24|    7   |
| ii_reg_97 |    7   |
|jj_0_reg_36|    7   |
| jj_reg_92 |    7   |
+-----------+--------+
|   Total   |   28   |
+-----------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| ii_0_reg_24 |  p0  |   2  |   7  |   14   ||    9    |
| jj_0_reg_36 |  p0  |   2  |   7  |   14   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   28   ||  3.538  ||    18   |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |   20   |  1002  |  1346  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   28   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   24   |  1030  |  1364  |
+-----------+--------+--------+--------+--------+
