********************************************************************
                            Global Net Report
********************************************************************
  
Product: Designer
Release: v11.6
Version: 11.6.0.34
Date: Mon Apr 11 21:35:49 2016
Design Name: full_system  Family: ProASIC3L  Die: M1A3P1000L  Package: 484 FBGA


Automatic Global Net Placement Result:
Status: Global net placement completed successfully


Global Nets Information:

        |-----------------------------------------------------------------------|
        |Global Nets                           |Loads                           |
        |-----------------------------------------------------------------------|
        |Name                                  |Core      |IO        |RAM       |
        |-----------------------------------------------------------------------|
        |GLA                                   |      118 |        0 |        0 |
        |-----------------------------------------------------------------------|
        |SS_c                                  |       52 |        1 |        0 |
        |-----------------------------------------------------------------------|
        |clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT|      183 |        0 |        0 |
        |-----------------------------------------------------------------------|
        |clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT    |       89 |        0 |        0 |
        |-----------------------------------------------------------------------|
        |reset_pulse_0_CLK_OUT_48MHZ           |      491 |        0 |        0 |
        |-----------------------------------------------------------------------|
        |spi_master_0_busy                     |       60 |        0 |        0 |
        |-----------------------------------------------------------------------|

Summary of Global Net Placement:

        |------------------------------------------------------------------------------------------|
        |Global Net                            |Assignment          |Violation                     |
        |------------------------------------------------------------------------------------------|
        |GLA                                   |MIDDLE_LEFT         |                              |
        |------------------------------------------------------------------------------------------|
        |SS_c                                  |MIDDLE_LEFT         |                              |
        |------------------------------------------------------------------------------------------|
        |clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT|MIDDLE_LEFT         |                              |
        |------------------------------------------------------------------------------------------|
        |clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT    |MIDDLE_RIGHT        |                              |
        |------------------------------------------------------------------------------------------|
        |reset_pulse_0_CLK_OUT_48MHZ           |MIDDLE_RIGHT        |                              |
        |------------------------------------------------------------------------------------------|
        |spi_master_0_busy                     |MIDDLE_RIGHT        |                              |
        |------------------------------------------------------------------------------------------|
