## Hi, Iâ€™m TÃ¡rsio ðŸ‘‹

**RTL / Digital Design Engineer (SystemVerilog)** â€” open to **DV/Verification** roles (SVA + testbenches) as an entry path, with **primary focus on RTL**.  
M.Sc. (PUCRS) researching hardware acceleration and PPA trade-offs (performance / power / area).

<!--### Featured RTL / DV Projects (Portfolio)
- **sv-async-fifo-cdc** â€” CDC-safe async FIFO (Gray pointers + 2FF sync) + cocotb tests + SVA
  ðŸ‘‰ https://github.com/tarsioonofrio/sv-async-fifo-cdc
- **sv-streaming-mac** â€” ready/valid streaming MAC pipeline + backpressure correctness + assertions
  ðŸ‘‰ https://github.com/tarsioonofrio/sv-streaming-mac
- **sv-regfile-apb** â€” APB3 register file + error handling + cocotb verification
  ðŸ‘‰ https://github.com/tarsioonofrio/sv-regfile-apb
- **rtl-portfolio** â€” landing page with quick demos and â€œhow to runâ€ for each IP
  ðŸ‘‰ https://github.com/tarsioonofrio/rtl-portfolio-->

### Research / Capstone

- **acc_dse_env** â€” Undergraduate capstone (TCC): CNN accelerator DSE environment (training â†’ RTL generation â†’ simulation/synthesis artifacts)  
  ðŸ‘‰ https://github.com/tarsioonofrio/acc_dse_env

### What I work with

SystemVerilog â€¢ Synthesizable RTL (FSMs, pipelines, datapaths) â€¢ ready/valid streaming â€¢ FIFOs â€¢ CDC basics â€¢ SVA  
cocotb â€¢ ModelSim/Questa â€¢ Git â€¢ Linux â€¢ Python (test automation)

### Open to roles

- RTL / Digital Design Engineer (ASIC/FPGA)
- DV / Verification Engineer (SVA, testbenches) close to design/integration

ðŸ“« **Contact:** LinkedIn: https://www.linkedin.com/in/tarsio-onofrio/
