{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1651027634223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1651027634224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_sefunmi " "Found entity 1: fsm_sefunmi" {  } { { "fsm_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/fsm_sefunmi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651027660805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651027660805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_clk_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_clk_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_clk_sefunmi " "Found entity 1: counter_clk_sefunmi" {  } { { "counter_clk_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/counter_clk_sefunmi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651027660819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651027660819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonpressed.v 1 1 " "Found 1 design units, including 1 entities, in source file buttonpressed.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttonpressed " "Found entity 1: buttonpressed" {  } { { "buttonpressed.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/buttonpressed.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651027660832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651027660832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "hex_display.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/hex_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651027660845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651027660845 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 decoder4to10_sefunmi.v(18) " "Verilog HDL Expression warning at decoder4to10_sefunmi.v(18): truncated literal to match 10 bits" {  } { { "decoder4to10_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/decoder4to10_sefunmi.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1651027660856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to10_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4to10_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4to10_sefunmi " "Found entity 1: decoder4to10_sefunmi" {  } { { "decoder4to10_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/decoder4to10_sefunmi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651027660859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651027660859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project4top.v 1 1 " "Found 1 design units, including 1 entities, in source file project4top.v" { { "Info" "ISGN_ENTITY_NAME" "1 project4Top " "Found entity 1: project4Top" {  } { { "project4Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651027660876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651027660876 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset project4Top.v(19) " "Verilog HDL Implicit Net warning at project4Top.v(19): created implicit net for \"reset\"" {  } { { "project4Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4Top.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1651027660877 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project4Top " "Elaborating entity \"project4Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1651027662869 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_u001 project4Top.v(14) " "Verilog HDL or VHDL warning at project4Top.v(14): object \"count_u001\" assigned a value but never read" {  } { { "project4Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4Top.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1651027662970 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_m010 project4Top.v(38) " "Verilog HDL Always Construct warning at project4Top.v(38): variable \"state_m010\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4Top.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1651027662996 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_m100 project4Top.v(38) " "Verilog HDL Always Construct warning at project4Top.v(38): variable \"state_m100\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4Top.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1651027662996 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_u001 project4Top.v(41) " "Verilog HDL Always Construct warning at project4Top.v(41): variable \"state_u001\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4Top.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1651027662996 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_u010 project4Top.v(41) " "Verilog HDL Always Construct warning at project4Top.v(41): variable \"state_u010\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4Top.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1651027662997 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_u100 project4Top.v(41) " "Verilog HDL Always Construct warning at project4Top.v(41): variable \"state_u100\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4Top.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1651027662997 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_m010 project4Top.v(41) " "Verilog HDL Always Construct warning at project4Top.v(41): variable \"state_m010\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4Top.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1651027662998 "|project4Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_m100 project4Top.v(41) " "Verilog HDL Always Construct warning at project4Top.v(41): variable \"state_m100\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project4Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4Top.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1651027662998 "|project4Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonpressed buttonpressed:RBP " "Elaborating entity \"buttonpressed\" for hierarchy \"buttonpressed:RBP\"" {  } { { "project4Top.v" "RBP" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4Top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651027663473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_sefunmi fsm_sefunmi:FSM " "Elaborating entity \"fsm_sefunmi\" for hierarchy \"fsm_sefunmi:FSM\"" {  } { { "project4Top.v" "FSM" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4Top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651027663614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_clk_sefunmi counter_clk_sefunmi:U001 " "Elaborating entity \"counter_clk_sefunmi\" for hierarchy \"counter_clk_sefunmi:U001\"" {  } { { "project4Top.v" "U001" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4Top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651027663681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_clk_sefunmi.v(18) " "Verilog HDL assignment warning at counter_clk_sefunmi.v(18): truncated value with size 32 to match size of target (4)" {  } { { "counter_clk_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/counter_clk_sefunmi.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651027663720 "|project4Top|counter_clk_sefunmi:U001"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_clk_sefunmi.v(19) " "Verilog HDL assignment warning at counter_clk_sefunmi.v(19): truncated value with size 32 to match size of target (4)" {  } { { "counter_clk_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/counter_clk_sefunmi.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651027663720 "|project4Top|counter_clk_sefunmi:U001"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "updn counter_clk_sefunmi.v(23) " "Verilog HDL Always Construct warning at counter_clk_sefunmi.v(23): variable \"updn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "counter_clk_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/counter_clk_sefunmi.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651027663720 "|project4Top|counter_clk_sefunmi:U001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:U001HD " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:U001HD\"" {  } { { "project4Top.v" "U001HD" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4Top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651027663733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4to10_sefunmi hex_display:U001HD\|decoder4to10_sefunmi:DUT1 " "Elaborating entity \"decoder4to10_sefunmi\" for hierarchy \"hex_display:U001HD\|decoder4to10_sefunmi:DUT1\"" {  } { { "hex_display.v" "DUT1" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/hex_display.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651027663776 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1651027664598 ""}
