*---------------------------------------------------------------------*
*               Copyright(c) Synopsys, Inc.                           *
*     All Rights reserved - Unpublished -rights reserved under        *
*     the Copyright laws of the United States of America.             *
*                                                                     *
*  U.S. Patents: 7,093,156 B1 and 7,406,620 B2 (and more pending).    *
*                                                                     *
*  This file includes the Confidential information of Synopsys, Inc.  *
*  and GLOBALFOUNDRIES.                                               *
*  The receiver of this Confidential Information shall not disclose   *
*  it to any third party and shall protect its confidentiality by     *
*  using the same degree of care, but not less than a reasonable      *
*  degree of care, as the receiver uses to protect receiver's own     *
*  Confidential Information.                                          *
*  Licensee acknowledges and agrees that all output generated for     *
*  Licensee by Synopsys, Inc. as described in the pertinent Program   *
*  Schedule(s), or generated by Licensee through use of any Compiler  *
*  licensed hereunder contains information that complies with the     *
*  Virtual Component Identification Physical Tagging Standard (VCID)  *
*  as maintained by the Virtual Socket Interface Alliance (VSIA).     *
*  Such information may be expressed in GDSII Layer 63 or other such  *
*  layer designated by the VSIA, hardware definition languages, or    *
*  other formats.  Licensee is not authorized to alter or change any  *
*  such information.                                                  *
*---------------------------------------------------------------------*
*                                                                     *
*  Built for linux64 and running on linux64.                          *
*                                                                     *
*  Software           : Rev: S-2021.09-SP1                            *
*  Library Format     : Rev: 1.05.00                                  *
*  Compiler Name      : gf22nsd42p11s1drl128sa04p1                    *
*  Platform           : Linux3.10.0-957.5.1.el7.x86_64                *
*                     : #1 SMP Wed Dec 19 10:46:58 EST 2018x86_64     *
*  Date of Generation : Mon May 23 15:53:52 CEST 2022                 *
*                                                                     *
*---------------------------------------------------------------------*
*    --------------------------------------------------------------    *
*                        Template Revision : 4.5.4                     *
*    --------------------------------------------------------------    *
*                 Combined Datasheet for all PVT corners             *
***********************************************************************
*         SiWare Automotive Grade 1 Two Port High Density Leakage Control Register File 128K Sync (Rev A04P1)     *
*         Technology: GLOBALFOUNDRIES 22nm FD SOI P-Optional Vt/Cell Std Vt  CMOS Process       *
***********************************************************************
* WARNING: Cycle time (Tcc*), CLK to Output Q delay (Tcq*) and Address Setup time (Tac) *
* values in this datasheet, have been modified as per the user specified slew/load index *
* ds_index_clock_slew = 1, ds_index_signal_slew = 1, ds_index_output_load = 1 *
***********************************************************************
 
Memory Name                        : SNPS_RF_SP_UHS_1Kx80
Memory Size                        : 1024 words x 80 bits
Column Mux Option                  : 4
Number Of Banks                    : 8
Operating Frequency range          : 1147-1792 Mhz
Memory Area                        : 88.7530 x 316.6420 = 28102.9274 square microns
Routing Blockage Area              : 89.0330 x 316.9220 = 28216.5164 square microns
Memory Transistor Count            : 886132.0
BIST Muxes & Comparator            : No
Scan Chains, SWT & Pipeline        : No
Process Compensation               : No
Redundancy                         : No
Low leakage                        : Yes
Bit-write                          : No
Timing Mode                        : RM3
Self time bypass mode              : Yes
center_decode                      : True
Periphery_Vt                       : ULTRALOW
Bitcell Area                       : 0.1848 square microns
Dual Rail                          : No
Power Gating                       : No
ME Gating                          : No
Bias Control                       : No
Periphery Off Mode                 : No

SRAM Symbol
           

                              _____________________________
                             |                             |
                         ----|ADRAi/ADRBi                  |
                         ----|DAi                          |
                         ----|WEA                          |
                         ----|MEA/MEB                      |
                         ----|CLKA/CLKB                    |
                         ----|TEST1A/TEST1B                |
                             |                          QBi|---
                         ----|TEST_RNMA                    |
                         ----|RMEA/RMEB                    |
                         ----|RMAi/RMBi                    |
                         ----|WAi                          |
                         ----|WPULSEi                      |
                         ----|LS                           |
                             |_____________________________|





Memory Compiler Features:
=========================
     1) Periphery Vt option:
           Compiler has periphery_Vt options to select different Vt devices for periphery. 
           These choices allow the user to trade-off between performance and leakage. 
           
     2) Dynamic Voltage and Frequency Scaling support:
           Foundry specified VDDMIN supported (0.59V), (license needed).
           
     3) Process sigma Based Characterization:
           Performance settings based on process sigma variation & number
           of on-chip memory instances.
           
     4) Compiler Modes:
           Compile time option to select between different Compiler modes given below.
           LT       : ASAP (bare bone memory)
           LR       : LT + Redundancy
           IT-Lite  : LT + Scan chains + SWT + Pipeline
           ST-Lite  : LR + Scan chains + SWT + Pipeline
           IT       : IT-Lite + BIST Muxes + Comparator
           ST       : ST-Lite + BIST Muxes + Comparator
     5) BIST interface:
           Integrated test logic to facilitate at-speed memory BIST & high-speed
           scan testing.
           
     6) Bit-write feature:
           User can selectively write to individual bits during a memory write
           cycle.
           


 
 



Port Name     Pin Capacitance	 Description
---------     --------------	 ----------   

Output Ports:
------------


QB  [79:0]       0.003 pf      Data Output bus. It outputs the contents of
                               the memory location addressed by the Address
                               Input signals.






Input Ports:
------------


ADRA  [9:0]      0.003 pf      Address Input. Port A address input
                               is used to address the location to be
                               written during the write cycle.

DA  [79:0]       0.001 pf      Data Input. The data input bus used to write
                               the data into the memory location specified
                               by address input port during the write cycle.

WEA              0.002 pf      Write Enable Input. When the Write Enable
                               input is Logic High, the memory is in
                               the write cycle. When the Write Enable input
                               is logic Low , the memory is disabled.

MEA              0.001 pf      Memory enable input. When the memory enable
                               input is Logic High,the memory is enabled
                               and write operations can be performed.
                               When memory Enable input is logic Low ,
                               the memory is deactivated.

CLKA             0.003 pf      Clock Input. This is the external clock for
                               the memory.

TEST1A           0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Test pin to bypass self-timed circuit.The
                               external clock controls the read and write
                               control signals.

TEST_RNMA        0.001 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               When this pin is high Memory will go in idle state
                               and bit-lines are pre-charged high. 
                               Atpg mode should be turned off in this mode. 

RMEA             0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Write margin Enable Input.This selects 
                               between the default Write margin setting, and the 
                               external pin Write margin setting.

RMA  [3:0]       0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Write margin Input. This input is used for
                               setting the Write margin. It programs the
                               sense amp differential setting and allows
                               the trade-off between speed and robustness.
     
                               RMA[2:0] = 3'b000 is the slowest possible mode of
                               operation for the memory. This setting is required
                               for RM0 operation.
     
                               RMA[2:0] values control access time & cycle time of
                               the memory. Refer to the timing table for more
                               details.
     
                               RMA[3] pin is a spare pin and is unused in this design.

WA  [1:0]        0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               WA[1] Write assist enable pin (Active High). 
                               
                               WA[0:0] Write Assist pin to control negative voltage 
                               on SRAM bitline. 

WPULSE  [2:0]    0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Write Assist Pulse to control pulse width of negative voltage 
                               on SRAM bitline. 

LS               0.002 pf      Light Sleep Input. When this pin is active
                               then memory goes into low leakage mode,
                               there is no change in the output state.

ADRB  [9:0]      0.003 pf      Address Input. Port B address input
                               is used to address the location to be
                               read during the read cycle.

MEB              0.001 pf      Memory enable input. When the memory enable
                               input is Logic High,the memory is enabled
                               and read operations can be performed.
                               When memory Enable input is logic Low ,
                               the memory is deactivated.

CLKB             0.003 pf      Clock Input. This is the external clock for
                               the memory.

TEST1B           0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Test pin to bypass self-timed circuit.The
                               external clock controls the read and write
                               control signals.

RMEB             0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Read margin Enable Input.This selects 
                               between the default Read margin setting, and the 
                               external pin Read margin setting.

RMB  [3:0]       0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Read margin Input. This input is used for
                               setting the Read margin. It programs the
                               sense amp differential setting and allows
                               the trade-off between speed and robustness.
     
                               RMB[2:0] = 3'b000 is the slowest possible mode of
                               operation for the memory. This setting is required
                               for RM0 operation.
     
                               RMB[2:0] values control access time & cycle time of
                               the memory. Refer to the timing table for more
                               details.
     
                               RMB[3] pin is for debug mode only.
                               It is used to disable the keeper on Read Bitline in the design.







PIN CAPACITANCE
===============

#==================+====================+==============================+==============================#
#Pin Name          |tt0p8v25c_0p8v_0v_0v|ssg_fcmax0p72v125c_0p72v_0v_0v|ssg_fcmax0p72vn40c_0p72v_0v_0v#
#==================+====================+==============================+==============================#
#ADRA  [9:0]       |0.003309            |0.003269                      |0.003271                      #
#------------------+--------------------+------------------------------+------------------------------#
#DA  [79:0]        |0.001316            |0.001266                      |0.001262                      #
#------------------+--------------------+------------------------------+------------------------------#
#WEA               |0.001532            |0.001486                      |0.001498                      #
#------------------+--------------------+------------------------------+------------------------------#
#MEA               |0.001017            |0.000986                      |0.000990                      #
#------------------+--------------------+------------------------------+------------------------------#
#CLKA              |0.003252            |0.003184                      |0.003212                      #
#------------------+--------------------+------------------------------+------------------------------#
#TEST1A            |0.001609            |0.001583                      |0.001595                      #
#------------------+--------------------+------------------------------+------------------------------#
#TEST_RNMA         |0.001472            |0.001405                      |0.001401                      #
#------------------+--------------------+------------------------------+------------------------------#
#RMEA              |0.001945            |0.001871                      |0.001863                      #
#------------------+--------------------+------------------------------+------------------------------#
#RMA  [3:0]        |0.001945            |0.001871                      |0.001863                      #
#------------------+--------------------+------------------------------+------------------------------#
#WA  [1:0]         |0.001971            |0.001904                      |0.001909                      #
#------------------+--------------------+------------------------------+------------------------------#
#WPULSE  [2:0]     |0.001971            |0.001904                      |0.001909                      #
#------------------+--------------------+------------------------------+------------------------------#
#LS                |0.001609            |0.001583                      |0.001595                      #
#------------------+--------------------+------------------------------+------------------------------#
#ADRB  [9:0]       |0.003309            |0.003269                      |0.003271                      #
#------------------+--------------------+------------------------------+------------------------------#
#MEB               |0.001017            |0.000986                      |0.000990                      #
#------------------+--------------------+------------------------------+------------------------------#
#CLKB              |0.003252            |0.003184                      |0.003212                      #
#------------------+--------------------+------------------------------+------------------------------#
#TEST1B            |0.001609            |0.001583                      |0.001595                      #
#------------------+--------------------+------------------------------+------------------------------#
#RMEB              |0.001945            |0.001871                      |0.001863                      #
#------------------+--------------------+------------------------------+------------------------------#
#RMB  [3:0]        |0.001945            |0.001871                      |0.001863                      #
#==================+====================+==============================+==============================#

Note: The above capacitance values are in "pf"


Logic Truth Table (Memory Function Truth Table)
=============================================

(The Tables below show the Active High Control Signal Option)

#===========+====+====+===+===+===+=========+============#
# Function  |CLKA|CLKB|MEA|MEB|WEA|DA       |QB          #
#===========+====+====+===+===+===+=========+============#
#  Idle     |L   |L   |X  |X  |X  |X        |Q-1         #
#-----------+----+----+---+---+---+---------+------------#
#  Disabled |H   |H   |L  |L  |X  |X        |Q-1         #
#-----------+----+----+---+---+---+---------+------------#
#  Read     |X   |H   |X  |H  |X  |X        |Q           #
#-----------+----+----+---+---+---+---------+------------#
#  Write    |H   |X   |H  |X  |H  |Data-in  |Q-1         #
#===========+====+====+===+===+===+=========+============#

Note:

Q-1  :  Remain the same state from previous cycle
Q    :  Output with no clk latency



A. Dual port Contention Issue ( Port A address equal to port B address )
========================================================================

Following table shows the dual port contention issue when the address
of port A is same as the address of port B -- CLKA is within Tcsep*(CLKB)
and CLKA=CLKB.

#========+========+=========+=========+=============# 
# Port A | Port B |DA       |QB       |Memory State #
#========+========+=========+=========+=============#
# Write  |  Read  |DA       |Unknown* |Mem[a]<=DA   #
#========+========+=========+=========+=============# 


B. Dual port Contention Issue ( Port A address not equal to port B address )
==================================================================

Following table shows the dual port memory behavior when the address
of port A is not equal to the address of port B -- irrespective of CLKA
is within Tcsep*(CLKB) or not.


#========+========+=========+=========+=============#
# Port A | Port B |DA       |QB       |Memory State #
#========+========+=========+=========+=============#
# Write  |  Read  |DA       |Mem[b]   |Mem[a]<=DA   #
#========+========+=========+=========+=============# 


Note:

  Tcsep* = Timing mode based Tcsep 
 QB = Unknown*  = (X & (Mem[b]^DA))^Mem[b]
 Mem[b] = Data in memory array at ADRA/ADRB
 During the operation when read and write addresses are equal and bit writes are used,
  a valid read will occur when Mem[b] data bits and DA data bits are same.
  Those output bits will be corrupted for which different data is being written.


Logic Truth Table(Power Mode)
=============================

#===============+=======+=====+======+=====+===================================#
# Mode          |ME     |LS   |RM3   |QB   |Comments                           #
#===============+=======+=====+======+=====+===================================#
# Normal        |0/1    |0    |0*    |Q-1  |Normal mode                        #
#---------------+-------+-----+------+-----+-----------------------------------#
# Light Sleep   |0/1    |1    |0/1   |Q-1  |Xdec power gate,source bias        #
#===============+=======+=====+======+=====+===================================#

Note : 
* RM3 should be set to "0" in functional mode. 
Q-1 = Memory output remains the same state from previous cycle. 


RM3 Pin Logic Truth Table
========================

#==================+=======#
# Mode             |RM3    #
#==================+=======#
# Functional       |0*     #
#------------------+-------#
# Light Sleep (LS) |0/1    #
#==================+=======#


 Note: *In RM3 truth table, pin RM3 should be set to zero in Functional mode.
Minimum Voltage allowed for different RM modes
==============================================

#=========+=================+============#
# Mode    | RM[3:0]         | VMIN (V)   #
#=========+=================+============#
# RM5     | 0111/0110/0101  | 0.81       #
#---------+-----------------+------------#
# RM4     | 0100            | 0.81       #
#---------+-----------------+------------#
# RM3     | 0011            | 0.72       #
#---------+-----------------+------------#
# RM2     | 0010            | 0.675      #
#---------+-----------------+------------#
# RM1     | 0001            | 0.63       #
#---------+-----------------+------------#
# RM0     | 0000            | 0.59       #
#=========+=================+============#

* In the above table RME = 1 for all RM modes.

Hazard Information :

Read/Write:

Mode            ME              WE              ADR             DI              Memory  Q
read            High            -               -               -               NC      Valid
write           High            -               -               -               Data-In NC
read            High            -               -               Violation       NC      Valid
write           High            -               -               Violation       CCL     NC
read            High            -               Violation       -               NC      X
write           High            -               Violation       -               CEM     NC
write           High            -               Violation       Violation       CEM     NC
write           High            Violation       -               -               CCL     NC
write           High            Violation       -               Violation       CCL     NC
write           High            Violation       Violation       -               CEM     NC
write           High            Violation       Violation       Violation       CEM     NC
read            Violation       -               -               -               NC      X
write           Violation       -               -               -               CEM     NC
read/write      Low              -               -               -               NC      NC

Clock violations:


Mode            Violation              ME          Memory  Q
read            Clock Cycle Width      Low/High    NC      X
read            Clock High Pulse Width Low/High    NC      X
read            Clock Low Pulse Width  Low/High    NC      X
write           Clock Cycle Width      Low/High    CEM     NC
write           Clock High Pulse Width Low/High    CEM     NC
write           Clock Low Pulse Width  Low/High    CEM     NC


Note:
     ME   - Pin ME
     WE   - Pin WE
     DI   - Pin D
     ADR  - Pin ADR
     Q    - Pin Q
     NC   - No Change
     CCL  - Corrupt Current Location
     CEM  - Corrupt Entire Memory
     WE is High during Write Mode.


Operating Conditions
====================

#================================+===============+=========+=========+=========+================#
# PVT corner                     |Process        |VDD      |VNW_N    |VPW_P    | Temperature(C) #
#================================+===============+=========+=========+=========+================#
# tt0p8v25c_0p8v_0v_0v           |TT             |0.8      |0        |0        |25              #
#--------------------------------+---------------+---------+---------+---------+----------------#
# ssg_fcmax0p72v125c_0p72v_0v_0v |SSG_FCMAX      |0.72     |0        |0        |125             #
#--------------------------------+---------------+---------+---------+---------+----------------#
# ssg_fcmax0p72vn40c_0p72v_0v_0v |SSG_FCMAX      |0.72     |0        |0        |-40             #
#================================+===============+=========+=========+=========+================#


 
Timing Characterization
===================

Timing tables are based on 7 input slew rates and 7 output
loads. Path delays are modeled with 7x7 tables, based upon
7 output  loads and 7 input slew rates . Setup and Hold
timing is modeled with 7x7 tables, based upon 7 clock slew
rates and 7 signal slew rates.Slew rates are measured from
30.0% to 70.0%, extrapolated to 10% to 90% of the power supply.
All timing is measured from a logic  threshold  at 50% of the
power supply.  Timing is evaluated at three timing conditions
to produce three timing libraries with worst, typical and best
case timing.

Look Up Table (7x7)
===================



PVT Corners(Vdd>=0.7V) : tt0p8v25c_0p8v_0v_0v, ssg_fcmax0p72v125c_0p72v_0v_0v, ssg_fcmax0p72vn40c_0p72v_0v_0v
#==========================+======+======+======+======+======+======+======#
#       Index              |   1  |   2  |   3  |   4  |   5  |   6  |   7  #
#==========================+======+======+======+======+======+======+======#
# Input Slope (ns)         | 0.004| 0.014| 0.028| 0.060| 0.124| 0.260| 0.540#
#--------------------------+------+------+------+------+------+------+------#
#   Output Load(pF)        | 0.001| 0.010| 0.025| 0.050| 0.075| 0.100| 0.150#
#==========================+======+======+======+======+======+======+======#



 
Read and Write Cycle Timings
=================================================

#===========================================+==========+=========+=====================+===============================+===============================#
# Description                               |Symbol    |Condition| tt0p8v25c_0p8v_0v_0v| ssg_fcmax0p72v125c_0p72v_0v_0v| ssg_fcmax0p72vn40c_0p72v_0v_0v#
#===========================================+==========+=========+=====================+===============================+===============================#
# CLK Low Cycle Width(TEST1 = 0)            |Tcl       |   Min.  |0.097                |0.162                          |0.151                          # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# CLK Low Cycle Width(TEST1 = 1)            |Tcltest1  |   Min.  |0.349                |0.518                          |0.512                          # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# CLK High Cycle Width(TEST1 = 0)           |Tch       |   Min.  |0.078                |0.124                          |0.116                          # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# CLK High Cycle Width(TEST1 = 1)           |Tchtest1  |   Min.  |0.384                |0.570                          |0.563                          # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# CLK Cycle Time(RME = 0)                   |Tcc       |   Min.  |0.558                |0.872                          |0.835                          # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# LS active to memory                       |Tlsi      |   Max.  |0.404                |0.617                          |0.563                          #
# low-leakage state                         |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# CLKB rise to QB Delay(RMEB = 0;TEST1B = 0)|Tcq       |   Max.  |0.345                |0.509                          |0.506                          # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# QB hold time after                        |Tcqtest1x |   Min.  |0.148                |0.233                          |0.222                          #
# CLKB rises (TEST1B = 1)                   |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# QB hold time after                        |Tcqx      |   Min.  |0.142                |0.224                          |0.213                          #
# CLKB rises (RMEB = 0;TEST1B = 0)          |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# CLKB to QB Delay(TEST1B = 1)              |Tcqtest1  |   Max.  |0.349                |0.518                          |0.512                          # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# ADR  setup time                           |Tac       |   Min.  |0.070                |0.112                          |0.102                          #
# before CLK rises                          |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# ADR hold time                             |Tcax      |   Min.  |0.114                |0.181                          |0.176                          #
# after CLK rises                           |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# DA  setup time                            |Tdc       |   Min.  |-0.006               |0.002                          |0.001                          #
# before CLKA rises                         |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# DA hold time                              |Tcdx      |   Min.  |0.124                |0.188                          |0.177                          #
# after CLKA rises                          |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# WEA  setup time                           |Twc       |   Min.  |0.074                |0.116                          |0.112                          #
# before CLKA rises                         |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# WEA hold time                             |Tcwx      |   Min.  |0.022                |0.035                          |0.032                          #
# after CLKA rises                          |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# ME  setup time                            |Tmc       |   Min.  |0.067                |0.107                          |0.102                          #
# before CLK rises                          |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# ME hold time                              |Tcmx      |   Min.  |0.022                |0.035                          |0.033                          #
# after CLK rises                           |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# TEST1  setup time                         |Tt1c      |   Min.  |0.096                |0.152                          |0.143                          #
# before CLK rises                          |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# TEST1 hold time                           |Tct1x     |   Min.  |2.034                |3.216                          |3.183                          #
# after CLK falls                           |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# TEST_RNMA  setup time                     |Ttrnmc    |   Min.  |0.096                |0.152                          |0.143                          #
# before CLKA rises                         |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# TEST_RNMA hold time                       |Tctrnmx   |   Min.  |2.034                |3.216                          |3.183                          #
# after CLKA rises                          |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# RME  setup time                           |Trmec     |   Min.  |0.083                |0.131                          |0.128                          #
# before CLK rises                          |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# RME hold time                             |Tcrmex    |   Min.  |0.035                |0.049                          |0.048                          #
# after CLK rises                           |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# RM[2:0]  setup time                       |Trmc      |   Min.  |0.083                |0.131                          |0.128                          #
# before CLK rises                          |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# RM[3]  setup time                         |Trm3c     |   Min.  |0.516                |0.880                          |0.856                          #
# before CLK rises                          |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# RM[2:0] hold time                         |Tcrmx     |   Min.  |0.035                |0.049                          |0.048                          #
# after CLK rises                           |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# RM[3] hold time                           |Tcrm3x    |   Min.  |2.034                |3.216                          |3.183                          #
# after CLK rises                           |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# WA  setup time                            |Twac      |   Min.  |-0.206               |-0.330                         |-0.337                         #
# before CLK rises                          |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# WA hold time                              |Tcwax     |   Min.  |2.034                |3.216                          |3.183                          #
# after CLK rises                           |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# WPULSE  setup time                        |Twpc      |   Min.  |-0.328               |-0.515                         |-0.505                         #
# before CLK rises                          |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# WPULSE hold time                          |Tcwpx     |   Min.  |2.034                |3.216                          |3.183                          #
# after CLK rises                           |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# LS rise setup time                        |Trlsc     |   Min.  |0.049                |0.073                          |0.068                          #
# before CLK rises                          |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# LS fall setup time                        |Tflsc     |   Min.  |0.516                |0.880                          |0.856                          #
# before CLK rises                          |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# LS hold time                              |Tlsx      |   Min.  |0.093                |0.147                          |0.136                          #
# after CLK rises                           |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# Posedge CLKA recovery                     |Tcsep     |   Min.  |0.558                |0.872                          |0.835                          #
# w.r.t Posedge CLKB(RME = 0)               |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#
# Posedge CLKB recovery                     |Tcsep     |   Min.  |0.558                |0.872                          |0.835                          #
# w.r.t Posedge CLKA(RME = 0)               |          |         |                     |                               |                               # 
#-------------------------------------------+----------+---------+---------------------+-------------------------------+-------------------------------#


Note: In the above table, only those pin names contain suffix which either exist for only one port or have a timing arc specific to a port.

Read and Write Cycle Timing based on RME & RM pins
===========================================================

#===================================+====================+=====================+==============+=========+=====================+===============================+===============================#
# Condition                         |Assist Pins setting |Description          |Symbol        |Condition| tt0p8v25c_0p8v_0v_0v| ssg_fcmax0p72v125c_0p72v_0v_0v| ssg_fcmax0p72vn40c_0p72v_0v_0v#
#===================================+====================+=====================+==============+=========+=====================+===============================+===============================#
# RME = 1, RM[3:0] = 0111/0110/0101 |WPULSE[2:0] = 000   |CLK Cycle Time       |Tccrm5        |Min.     |0.502                |0.783                          |0.747                          #
#                                   |WA[1:0] = 01        |                     |              |         |                     |                               |                               #
#                                   |                    +---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |Posedge CLKA recovery|Tcseprm5      |Min.     |0.502                |0.783                          |0.747                          #
#                                   |                    |w.r.t Posedge CLKB   |              |         |                     |                               |                               #
#                                   |                    +---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |Posedge CLKB recovery|Tcseprm5      |Min.     |0.502                |0.783                          |0.747                          #
#                                   |                    |w.r.t Posedge CLKA   |              |         |                     |                               |                               #
#                                   |--------------------+---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |     NA             |CLKB to QB Delay     |Tcqrm5        |Max.     |0.339                |0.502                          |0.497                          #
#                                   |                    |---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |QB hold time after   |Tcqrm5x       |Min.     |0.137                |0.217                          |0.204                          #
#                                   |                    |CLKB rises           |              |         |                     |                               |                               #
#===================================+====================+=====================+==============+=========+=====================+===============================+===============================#
# RME = 1, RM[3:0] = 0100           |WPULSE[2:0] = 000   |CLK Cycle Time       |Tccrm4        |Min.     |0.527                |0.823                          |0.789                          #
#                                   |WA[1:0] = 01        |                     |              |         |                     |                               |                               #
#                                   |                    +---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |Posedge CLKA recovery|Tcseprm4      |Min.     |0.527                |0.823                          |0.789                          #
#                                   |                    |w.r.t Posedge CLKB   |              |         |                     |                               |                               #
#                                   |                    +---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |Posedge CLKB recovery|Tcseprm4      |Min.     |0.527                |0.823                          |0.789                          #
#                                   |                    |w.r.t Posedge CLKA   |              |         |                     |                               |                               #
#                                   |--------------------+---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |     NA             |CLKB to QB Delay     |Tcqrm4        |Max.     |0.342                |0.505                          |0.501                          #
#                                   |                    |---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |QB hold time after   |Tcqrm4x       |Min.     |0.140                |0.220                          |0.209                          #
#                                   |                    |CLKB rises           |              |         |                     |                               |                               #
#===================================+====================+=====================+==============+=========+=====================+===============================+===============================#
# RME = 1, RM[3:0] = 0011           |WPULSE[2:0] = 000   |CLK Cycle Time       |Tccrm3        |Min.     |0.558                |0.872                          |0.835                          #
#                                   |WA[1:0] = 10        |                     |              |         |                     |                               |                               #
#                                   |                    +---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |Posedge CLKA recovery|Tcseprm3      |Min.     |0.558                |0.872                          |0.835                          #
#                                   |                    |w.r.t Posedge CLKB   |              |         |                     |                               |                               #
#                                   |                    +---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |Posedge CLKB recovery|Tcseprm3      |Min.     |0.558                |0.872                          |0.835                          #
#                                   |                    |w.r.t Posedge CLKA   |              |         |                     |                               |                               #
#                                   |--------------------+---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |     NA             |CLKB to QB Delay     |Tcqrm3        |Max.     |0.345                |0.509                          |0.506                          #
#                                   |                    |---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |QB hold time after   |Tcqrm3x       |Min.     |0.142                |0.224                          |0.213                          #
#                                   |                    |CLKB rises           |              |         |                     |                               |                               #
#===================================+====================+=====================+==============+=========+=====================+===============================+===============================#
# RME = 1, RM[3:0] = 0010           |WPULSE[2:0] = 000   |CLK Cycle Time       |Tccrm2        |Min.     |0.807                |1.303                          |1.248                          #
#                                   |WA[1:0] = 10        |                     |              |         |                     |                               |                               #
#                                   |                    +---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |Posedge CLKA recovery|Tcseprm2      |Min.     |0.807                |1.303                          |1.248                          #
#                                   |                    |w.r.t Posedge CLKB   |              |         |                     |                               |                               #
#                                   |                    +---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |Posedge CLKB recovery|Tcseprm2      |Min.     |0.807                |1.303                          |1.248                          #
#                                   |                    |w.r.t Posedge CLKA   |              |         |                     |                               |                               #
#                                   |--------------------+---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |     NA             |CLKB to QB Delay     |Tcqrm2        |Max.     |0.348                |0.514                          |0.511                          #
#                                   |                    |---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |QB hold time after   |Tcqrm2x       |Min.     |0.145                |0.228                          |0.217                          #
#                                   |                    |CLKB rises           |              |         |                     |                               |                               #
#===================================+====================+=====================+==============+=========+=====================+===============================+===============================#
# RME = 1, RM[3:0] = 0001           |WPULSE[2:0] = 000   |CLK Cycle Time       |Tccrm1        |Min.     |0.851                |1.378                          |1.317                          #
#                                   |WA[1:0] = 11        |                     |              |         |                     |                               |                               #
#                                   |                    +---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |Posedge CLKA recovery|Tcseprm1      |Min.     |0.851                |1.378                          |1.317                          #
#                                   |                    |w.r.t Posedge CLKB   |              |         |                     |                               |                               #
#                                   |                    +---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |Posedge CLKB recovery|Tcseprm1      |Min.     |0.851                |1.378                          |1.317                          #
#                                   |                    |w.r.t Posedge CLKA   |              |         |                     |                               |                               #
#                                   |--------------------+---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |     NA             |CLKB to QB Delay     |Tcqrm1        |Max.     |0.349                |0.518                          |0.512                          #
#                                   |                    |---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |QB hold time after   |Tcqrm1x       |Min.     |0.148                |0.233                          |0.222                          #
#                                   |                    |CLKB rises           |              |         |                     |                               |                               #
#===================================+====================+=====================+==============+=========+=====================+===============================+===============================#
# RME = 1, RM[3:0] = 0000           |WPULSE[2:0] = 000   |CLK Cycle Time       |Tccrm0        |Min.     |2.034                |3.216                          |3.183                          #
#                                   |WA[1:0] = 11        |                     |              |         |                     |                               |                               #
#                                   |                    +---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |Posedge CLKA recovery|Tcseprm0      |Min.     |2.034                |3.216                          |3.183                          #
#                                   |                    |w.r.t Posedge CLKB   |              |         |                     |                               |                               #
#                                   |                    +---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |Posedge CLKB recovery|Tcseprm0      |Min.     |2.034                |3.216                          |3.183                          #
#                                   |                    |w.r.t Posedge CLKA   |              |         |                     |                               |                               #
#                                   |--------------------+---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |     NA             |CLKB to QB Delay     |Tcqrm0        |Max.     |0.353                |0.521                          |0.515                          #
#                                   |                    |---------------------+--------------+---------+---------------------+-------------------------------+-------------------------------#
#                                   |                    |QB hold time after   |Tcqrm0x       |Min.     |0.151                |0.237                          |0.226                          #
#                                   |                    |CLKB rises           |              |         |                     |                               |                               #
#===================================+====================+=====================+==============+=========+=====================+===============================+===============================#



Note:

 1. The data in the above table are specified with no additional load
     on the output pins. To obtain Tcq timing under a specified load (CL)
     use the following equation:

     Tcq with load = Tcq + (Ktd * CL)

 Here, value of Ktd is as per the table below.

#=========================+======+=====================+===============================+===============================#
# Description             |Symbol| tt0p8v25c_0p8v_0v_0v| ssg_fcmax0p72v125c_0p72v_0v_0v| ssg_fcmax0p72vn40c_0p72v_0v_0v#
#=========================+======+=====================+===============================+===============================#
# Slope ns/pf in the      | Ktd  |0.859                |1.300                          |1.192                          #
# extrinsic delay         |      |                     |                               |                               #
#=========================+======+=====================+===============================+===============================#


 2. Memory Enable setup time and Address setup time in the above
    table have a minimum value regardless of PVT condition.


 3. The timing in the above table are with TEST1=L.

 4. The timing numbers in above table are in nanoseconds.

 5. For Tcsep* timing arcs, RME* and RM* pin conditions should be true from both the ports.

 6. There is a removal check corresponding to each recovery check in above
     table with same timing Symbol. 


Read Cycle Timing Waveform
===========================================

                    |<------------ Tcc ------------>|
                    |                               |
          _________ |<--- Tcl  ---->| _____________ |
CLKB               \|               |/             \|
                    |\_____________/|<--- Tch  ---->|\__________
                    |               |               |
                                    |
                                    |
                           |<-Tac ->|
          ________________ | _______|________ | ________________
ADRB                      \|/ADDRESS| VALID  \|/
          ________________/|\_______|________/|\________________
                                    |<-Tcax ->|
                                    |
                                    |
                       |            |            |
                       | ___________|___________ |
MEB                    |/           |           \|
          ____________/|            |            |\_____________
                       |<-- Tmc  -->|<-- Tcmx -->|
                       |            |            |
                                    |<-Tcq  ->|
                                Tcqx|<->|     |
                ____________________|___|_____|________________________
               / / /                |   \ / \ /                    
QB            x-x-x DATA VALID QBi-1     x   x DATA VALID QBi       
               \_\_\________________|___/_\_/_\_________________________


Write Cycle Timing Waveform
=============================


                    |<------------ Tcc ------------>|
                    |                               |
          _________ |<--- Tcl  ---->| _____________ |
CLKA               \|               |/             \|
                    |\_____________/|<--- Tch  ---->|\__________
                    |               |               |
                                    |
                                    |
                           |<-Tac ->|
          ________________ | _______|________ | ________________
ADRA                      \|/ADDRESS| VALID  \|/
          ________________/|\_______|________/|\________________
                                    |<-Tcax ->|
                                    |
                                    |
                       |            |            |
                       | ___________|___________ |
MEA                    |/           |           \|
          ____________/|            |            |\_____________
                       |<-- Tmc  -->|<-- Tcmx -->|
                       |            |            |
                       |            |            |
                       | ___________|___________ |
WEA                    |/           |           \|
          ____________/|            |            |\_____________
                       |<-- Twc  -->|<-- Tcwx -->|
                       |            |            |
                       |            |            |
          _____________| ___________|___________ | _____________
D          \/ \/ \/ \/\|/      DATA  VALID      \|/ \/ \/ \/ \/
          _/\_/\_/\_/\/|\___________|___________/|\_/\_/\_/\_/\_
                       |            |            |
                       |<-- Tdc  -->|<--Tcdx  -->|


Dual Port Contention Waveforms:

Write-Read Cycle Timing Waveform with no contention (ADRA=ADRB)
===============================================================
 CLKA and CLKB are separated by more than or equal to Tcsep
                             _____________                 ________
 CLKA                      |/             \               /
                 _________/|               \_____________/
                           |
                         ->| T >= Tcsep|<-
                           |           |
              _________                | _____________
 CLKB                  \               |/             \
                        \_____________/|               \___________

 ADRA         
          ____   __________|_______   ___________________
              \|/ADR VALID |       \|/
          ____/|\__________|_______/|\___________________
                           |
 MEA/WEA
             ______________|___________
            /              |           \
        ___/               |            \_____________

          __________________   ________|_______   _________________
 ADRB                       \|/ADR VALID       \|/
          __________________/|\________|_______/|\_________________
                                       |
 MEB                    
                         ______________|___________
                        /              |           \
          _____________/               |            \_____________
                                       |<--Tcq-->|
                                   Tcqx|<->|     |
               _ _ ____________________|___|_____|________________
              / / /                    |   \ / \ /
 QB           x-x-x DATA VALID QB(i-1) |    x   x DATA VALID QBi
              \_\_\____________________|___/_\_/_\________________


Write-Read Cycle Timing Waveform with contention (ADRA=ADRB)
============================================================
 CLKA and CLKB are separated by less than Tcsep
                             _____________                 ________
 CLKA                      |/             \               /
                 _________/|               \_____________/
                           |
                         ->| T < Tcsep |<-
                           |           |
              _________                | _____________
 CLKB                  \               |/             \
                        \_____________/|               \___________

 ADRA         
          ____   __________|_______   ___________________
              \|/ADR VALID |       \|/
          ____/|\__________|_______/|\___________________
                           |
 MEA/WEA
             ______________|___________
            /              |           \
        ___/               |            \_____________

          __________________   ________|_______   _________________
 ADRB                       \|/ADR VALID       \|/
          __________________/|\________|_______/|\_________________
                                       |
 MEB                    
                         ______________|___________
                        /              |           \
          _____________/               |            \_____________
                                       |<--Tcq-->|
                                   Tcqx|<->|     |
               _ _ ____________________|___|_____|________________
              / / /                    |   \ / \ /
 QB           x-x-x DATA VALID QB(i-1) |    x   x Unknown Output
              \_\_\____________________|___/_\_/_\________________


Write-Read Cycle Timing Waveform with no contention (ADRA!=ADRB)
================================================================
 CLKA and CLKB may be separated by any timing number "T"
                             _____________                 ________
 CLKA                      |/             \               /
                 _________/|               \_____________/
                           |
                           |<----T---->|
                           |           |
              _________                | _____________
 CLKB                  \               |/             \
                        \_____________/|               \___________

 ADRA         
          ____   __________|_______   ___________________
              \|/ADR_1 VALID       \|/
          ____/|\__________|_______/|\___________________
                           |
 MEA/WEA
             ______________|___________
            /              |           \
        ___/               |            \_____________

          __________________   ________|_______   _________________
 ADRB                       \|/ADR_2 VALID     \|/
          __________________/|\________|_______/|\_________________
                                       |
 MEB                    
                         ______________|___________
                        /              |           \
          _____________/               |            \_____________
                                       |<--Tcq-->|
                                   Tcqx|<->|     |
               _ _ ____________________|___|_____|________________
              / / /                    |   \ / \ /
 QB           x-x-x DATA VALID QB(i-1) |    x   x DATA VALID QBi
              \_\_\____________________|___/_\_/_\________________


Note: The above waveforms of write-read contention will be applicable
      for CLKB to CLKA as shown in the above cases.



Note:
  The above waveforms are for the case where all control signals are
  active High.

Light Sleep Mode Timing Waveform
================================
 CLK                
          |
          | ______        | ______        | ______     
          |/      \       |/      \       |/      \ 
     ____/|        \__***_/        \_____/|        \
          |               |               |            
 LS                 
      | __|__________ |   |               |             
      |/  |          \|   |               |            
   __/|   |           |\__|___|___________|_________
      |<->|           |<->|<->|           |             
      Trlsc    |      Tflsc Tlsx          |             
      |        |                          |             
      |<-Tlsi->|                          |             
 Q                  
   ________________________________________________
  / / / /                    \ /\ / 	     \ \ \ \
 --x-x-x-x  No Change         x-x-x DATA VALID            
  \_\_\_\____________________/_\/_\__________/_/_/_/

Note:
  1. An alternate solution to avoid memory access during wake-up is to set the MEA/MEB pin to 
     inactive state for at least "Tflsc" time interval after the "LS" falling edge.
 
==========================================================================


Intrinsic Capacitance Information
==================================
#==============+==============================#
# Power Pin    |   Intrinsic Capacitance(pf)  #
#==============+==============================#
# VDD          |   449.018230                 #
#--------------+------------------------------#
# VNW_N        |   152.712200                 #
#--------------+------------------------------#
# VPW_P        |   42.877030                  #
#==============+==============================#


Note : Intrinsic Capacitance in above table is the sum of nwell capacitance and non-switching capacitance.

==========================================================================

Power Dissipation
===================

#=====================+===========================+=====================================+=====================================#
#  PVT corner         |    tt0p8v25c_0p8v_0v_0v   |    ssg_fcmax0p72v125c_0p72v_0v_0v   |    ssg_fcmax0p72vn40c_0p72v_0v_0v   #
#=====================+===========================+=====================================+=====================================#
#  Static Pwr (uW)    |5.355e+01                  |5.016e+02                            |7.823e-01                            #
#---------------------+---------------------------+-------------------------------------+-------------------------------------#
#  Static Idd (uA)    |6.693e+01                  |6.967e+02                            |1.086e+00                            #
#=====================+===========================+=====================================+=====================================#
  
   Following equation is used to derive the Static Power.
   Static Power = (static power(normal mode) * amf) + (static power(light sleep mode) * (1-amf))
   where amf = Activity Mode Factor (percentage of memory in a non-sleep state) 
   = 20%  (for power sensitive applications) 
   Please use activity mode factor relevant to your application to calculate static power. 
   Refer to Appendix A at the end of the datasheet for Static Power information in different modes.

Static Power For Back Bias Pins
==================================

#=====================+===========================+=====================================+=====================================#
#  PVT corner         |    tt0p8v25c_0p8v_0v_0v   |    ssg_fcmax0p72v125c_0p72v_0v_0v   |    ssg_fcmax0p72vn40c_0p72v_0v_0v   #
#=====================+===========================+=====================================+=====================================#
#  Static Pwr (uW)    |0.000e+00                  |0.000e+00                            |0.000e+00                            #
# (VNW_N)             |                           |                                     |                                     #
#---------------------+---------------------------+-------------------------------------+-------------------------------------#
#  Static Idd (uA)    |0.000e+00                  |0.000e+00                            |0.000e+00                            #
# (VNW_N)             |                           |                                     |                                     #
#---------------------+---------------------------+-------------------------------------+-------------------------------------#
#  Static Pwr (uW)    |0.000e+00                  |0.000e+00                            |0.000e+00                            #
# (VPW_P)             |                           |                                     |                                     #
#---------------------+---------------------------+-------------------------------------+-------------------------------------#
#  Static Idd (uA)    |0.000e+00                  |0.000e+00                            |0.000e+00                            #
# (VPW_P)             |                           |                                     |                                     #
#=====================+===========================+=====================================+=====================================#



Typical Power cycle
===================
Typical Power & Current numbers for different timing modes 


#=======================+===========================+=====================================+=====================================#
# PVT corner            |    tt0p8v25c_0p8v_0v_0v   |    ssg_fcmax0p72v125c_0p72v_0v_0v   |    ssg_fcmax0p72vn40c_0p72v_0v_0v   #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Description           |  RD         |  WR         |  RD              |  WR              |  RD              |  WR              #
#=======================+===========================+=====================================+=====================================#
# Power per frequency   |2.788e+00    |5.453e+00    |2.238e+00         |4.270e+00         |2.238e+00         |4.270e+00         #
# (uW/MHz) per port     |             |             |                  |                  |                  |                  #
#   RME=0               |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |3.485e+00    |6.816e+00    |3.109e+00         |5.930e+00         |3.109e+00         |5.931e+00         #
# (uA/MHz) per port     |             |             |                  |                  |                  |                  #
#   RME=0               |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |2.973e+00    |7.086e+00    |2.387e+00         |5.531e+00         |2.387e+00         |5.531e+00         #
# (uW/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM0 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |3.717e+00    |8.858e+00    |3.315e+00         |7.682e+00         |3.315e+00         |7.682e+00         #
# (uA/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM0 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |2.894e+00    |6.298e+00    |2.323e+00         |4.907e+00         |2.323e+00         |4.907e+00         #
# (uW/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM1 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |3.617e+00    |7.872e+00    |3.227e+00         |6.815e+00         |3.227e+00         |6.815e+00         #
# (uA/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM1 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |2.841e+00    |5.607e+00    |2.281e+00         |4.377e+00         |2.281e+00         |4.377e+00         #
# (uW/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM2 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |3.551e+00    |7.009e+00    |3.168e+00         |6.079e+00         |3.168e+00         |6.079e+00         #
# (uA/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM2 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |2.788e+00    |5.453e+00    |2.238e+00         |4.270e+00         |2.238e+00         |4.270e+00         #
# (uW/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM3 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |3.485e+00    |6.816e+00    |3.109e+00         |5.930e+00         |3.109e+00         |5.931e+00         #
# (uA/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM3 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |2.735e+00    |5.055e+00    |2.196e+00         |3.995e+00         |2.196e+00         |3.995e+00         #
# (uW/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM4 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |3.419e+00    |6.318e+00    |3.050e+00         |5.548e+00         |3.050e+00         |5.548e+00         #
# (uA/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM4 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |2.709e+00    |5.008e+00    |2.175e+00         |3.869e+00         |2.175e+00         |3.869e+00         #
# (uW/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM5 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |3.386e+00    |6.260e+00    |3.021e+00         |5.374e+00         |3.021e+00         |5.374e+00         #
# (uA/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM5 mode            |             |             |                  |                  |                  |                  #
#=======================+===========================+=====================================+=====================================#






Worst Power cycle
=====================
Worst Power & Current numbers for different timing modes 


#=======================+===========================+=====================================+=====================================#
# PVT corner            |    tt0p8v25c_0p8v_0v_0v   |    ssg_fcmax0p72v125c_0p72v_0v_0v   |    ssg_fcmax0p72vn40c_0p72v_0v_0v   #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Description           |  RD         |  WR         |  RD              |  WR              |  RD              |  WR              #
#=======================+===========================+=====================================+=====================================#
# Power per frequency   |5.855e+00    |1.171e+01    |4.720e+00         |9.166e+00         |4.720e+00         |9.166e+00         #
# (uW/MHz) per port     |             |             |                  |                  |                  |                  #
#   RME=0               |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |7.319e+00    |1.463e+01    |6.556e+00         |1.273e+01         |6.556e+00         |1.273e+01         #
# (uA/MHz) per port     |             |             |                  |                  |                  |                  #
#   RME=0               |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |6.226e+00    |1.497e+01    |5.016e+00         |1.169e+01         |5.016e+00         |1.169e+01         #
# (uW/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM0 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |7.783e+00    |1.872e+01    |6.967e+00         |1.623e+01         |6.967e+00         |1.623e+01         #
# (uA/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM0 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |6.067e+00    |1.340e+01    |4.889e+00         |1.044e+01         |4.889e+00         |1.044e+01         #
# (uW/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM1 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |7.584e+00    |1.675e+01    |6.791e+00         |1.450e+01         |6.791e+00         |1.450e+01         #
# (uA/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM1 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |5.961e+00    |1.202e+01    |4.805e+00         |9.380e+00         |4.805e+00         |9.380e+00         #
# (uW/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM2 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |7.452e+00    |1.502e+01    |6.673e+00         |1.303e+01         |6.673e+00         |1.303e+01         #
# (uA/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM2 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |5.855e+00    |1.171e+01    |4.720e+00         |9.166e+00         |4.720e+00         |9.166e+00         #
# (uW/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM3 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |7.319e+00    |1.463e+01    |6.556e+00         |1.273e+01         |6.556e+00         |1.273e+01         #
# (uA/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM3 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |5.750e+00    |1.091e+01    |4.635e+00         |8.616e+00         |4.635e+00         |8.616e+00         #
# (uW/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM4 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |7.187e+00    |1.364e+01    |6.438e+00         |1.197e+01         |6.438e+00         |1.197e+01         #
# (uA/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM4 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Power per frequency   |5.697e+00    |1.082e+01    |4.593e+00         |8.364e+00         |4.593e+00         |8.364e+00         #
# (uW/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM5 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Current per frequency |7.121e+00    |1.352e+01    |6.379e+00         |1.162e+01         |6.379e+00         |1.162e+01         #
# (uA/MHz) per port     |             |             |                  |                  |                  |                  #
#   RM5 mode            |             |             |                  |                  |                  |                  #
#-----------------------+---------------------------+-------------------------------------+-------------------------------------#
# Peak Current          |2.847e+04    |1.286e+05    |1.768e+04         |7.746e+04         |1.766e+04         |7.930e+04         #
# (uA) per port         |             |             |                  |                  |                  |                  #
#=======================+===========================+=====================================+=====================================#


Power Control Pins Current 
==========================

#============================+===========================+=====================================+=====================================#
# PVT corner                 |    tt0p8v25c_0p8v_0v_0v   |    ssg_fcmax0p72v125c_0p72v_0v_0v   |    ssg_fcmax0p72vn40c_0p72v_0v_0v   #
#============================+===========================+=====================================+=====================================#
# Rise Power per frequency   |2.321e+00                  |1.609e+00                            |1.609e+00                            #
# (uW/MHz) LS                |                           |                                     |                                     #
#----------------------------+---------------------------+-------------------------------------+-------------------------------------#
# Rise Current per frequency |2.901e+00                  |2.234e+00                            |2.234e+00                            #
# (uA/MHz) LS                |                           |                                     |                                     #
#----------------------------+---------------------------+-------------------------------------+-------------------------------------#
# Fall Power per frequency   |8.457e+00                  |6.423e+00                            |6.423e+00                            #
# (uW/MHz) LS                |                           |                                     |                                     #
#----------------------------+---------------------------+-------------------------------------+-------------------------------------#
# Fall Current per frequency |1.057e+01                  |8.921e+00                            |8.921e+00                            #
# (uA/MHz) LS                |                           |                                     |                                     #
#----------------------------+---------------------------+-------------------------------------+-------------------------------------#
# Peak Current               |9.491e+03                  |9.591e+03                            |2.806e+03                            #
# (uA) LS                    |                           |                                     |                                     #
#============================+===========================+=====================================+=====================================#



Data [79 : 0] Power
====================
Power consumed due to the toggle of all bits of data bus. 

#=======================+=======================+=================================+=================================#
# PVT corner            | tt0p8v25c_0p8v_0v_0v  | ssg_fcmax0p72v125c_0p72v_0v_0v  | ssg_fcmax0p72vn40c_0p72v_0v_0v  #
#=======================+=======================+=================================+=================================#
# Power per frequency   |9.584e-01              |7.642e-01                        |7.642e-01                        #
# (uW/MHz) per port     |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Current per frequency |1.198e+00              |1.061e+00                        |1.061e+00                        #
# (uA/MHz) per port     |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Peak  Current         |1.930e+04              |1.184e+04                        |1.241e+04                        #
# (uA) per port         |                       |                                 |                                 #
#=======================+=======================+=================================+=================================#


WRITE_ENABLE Power
===================
Power consumed due to the toggle of WEA pin. 

#=======================+=======================+=================================+=================================#
# PVT corner            | tt0p8v25c_0p8v_0v_0v  | ssg_fcmax0p72v125c_0p72v_0v_0v  | ssg_fcmax0p72vn40c_0p72v_0v_0v  #
#=======================+=======================+=================================+=================================#
# Power per frequency   |5.070e-03              |3.504e-03                        |3.504e-03                        #
# (uW/MHz) per port     |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Current per frequency |6.338e-03              |4.867e-03                        |4.867e-03                        #
# (uA/MHz) per port     |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Peak  Current         |1.197e+02              |3.190e+02                        |5.574e+01                        #
# (uA) per port         |                       |                                 |                                 #
#=======================+=======================+=================================+=================================#


MEMORY_ENABLE Write Power
==========================
Power consumed due to the toggle of MEA. 

#=======================+=======================+=================================+=================================#
# PVT corner            | tt0p8v25c_0p8v_0v_0v  | ssg_fcmax0p72v125c_0p72v_0v_0v  | ssg_fcmax0p72vn40c_0p72v_0v_0v  #
#=======================+=======================+=================================+=================================#
# Power per frequency   |5.532e-03              |6.712e-03                        |6.712e-03                        #
# (uW/MHz) per port     |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Current per frequency |6.915e-03              |9.322e-03                        |9.322e-03                        #
# (uA/MHz) per port     |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Peak  Current         |1.639e+02              |3.378e+02                        |9.236e+01                        #
# (uA) per port         |                       |                                 |                                 #
#=======================+=======================+=================================+=================================#


MEMORY_ENABLE Read Power
=========================
Power consumed due to the toggle of MEB. 

#=======================+=======================+=================================+=================================#
# PVT corner            | tt0p8v25c_0p8v_0v_0v  | ssg_fcmax0p72v125c_0p72v_0v_0v  | ssg_fcmax0p72vn40c_0p72v_0v_0v  #
#=======================+=======================+=================================+=================================#
# Power per frequency   |5.532e-03              |6.712e-03                        |6.712e-03                        #
# (uW/MHz) per port     |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Current per frequency |6.915e-03              |9.322e-03                        |9.322e-03                        #
# (uA/MHz) per port     |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Peak  Current         |1.639e+02              |3.378e+02                        |9.236e+01                        #
# (uA) per port         |                       |                                 |                                 #
#=======================+=======================+=================================+=================================#


Address Read [9 : 0] Power
===========================
Power consumed due to the toggle of all bits of address bus. 

#=======================+=======================+=================================+=================================#
# PVT corner            | tt0p8v25c_0p8v_0v_0v  | ssg_fcmax0p72v125c_0p72v_0v_0v  | ssg_fcmax0p72vn40c_0p72v_0v_0v  #
#=======================+=======================+=================================+=================================#
# Power per frequency   |1.871e-01              |1.573e-01                        |1.573e-01                        #
# (uW/MHz) per port     |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Current per frequency |2.339e-01              |2.185e-01                        |2.185e-01                        #
# (uA/MHz) per port     |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Peak  Current         |3.493e+03              |2.401e+03                        |2.297e+03                        #
# (uA) per port         |                       |                                 |                                 #
#=======================+=======================+=================================+=================================#


Address Write [9 : 0] Power
============================
Power consumed due to the toggle of all bits of address bus. 

#=======================+=======================+=================================+=================================#
# PVT corner            | tt0p8v25c_0p8v_0v_0v  | ssg_fcmax0p72v125c_0p72v_0v_0v  | ssg_fcmax0p72vn40c_0p72v_0v_0v  #
#=======================+=======================+=================================+=================================#
# Power per frequency   |6.457e-01              |4.881e-01                        |4.881e-01                        #
# (uW/MHz) per port     |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Current per frequency |8.072e-01              |6.779e-01                        |6.779e-01                        #
# (uA/MHz) per port     |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Peak  Current         |3.357e+03              |2.311e+03                        |2.169e+03                        #
# (uA) per port         |                       |                                 |                                 #
#=======================+=======================+=================================+=================================#


Dataout [79 : 0] Power
=======================
Power consumed due to the toggle of all bits of output bus. 

#=======================+=======================+=================================+=================================#
# PVT corner            | tt0p8v25c_0p8v_0v_0v  | ssg_fcmax0p72v125c_0p72v_0v_0v  | ssg_fcmax0p72vn40c_0p72v_0v_0v  #
#=======================+=======================+=================================+=================================#
# Power per frequency   |3.720e-01              |3.290e-01                        |3.290e-01                        #
# (uW/MHz) per port     |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Current per frequency |4.650e-01              |4.569e-01                        |4.569e-01                        #
# (uA/MHz) per port     |                       |                                 |                                 #
#=======================+=======================+=================================+=================================#




Clock Read,Write and Disable Power
===================================

#=======================+=======================+=================================+=================================#
# PVT corner            | tt0p8v25c_0p8v_0v_0v  | ssg_fcmax0p72v125c_0p72v_0v_0v  | ssg_fcmax0p72vn40c_0p72v_0v_0v  #
#=======================+=======================+=================================+=================================#
# Description           | READ                                                                                      #
#=======================+=======================+=================================+=================================#
# Power per frequency   |5.296e+00              |4.234e+00                        |4.234e+00                        #
# (uW/MHz) per port     |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Current per frequency |6.620e+00              |5.880e+00                        |5.880e+00                        #
# (uA/MHz) per port     |                       |                                 |                                 #
#=======================+=======================+=================================+=================================#
# Description           | WRITE                                                                                     #
#=======================+=======================+=================================+=================================#
# Power per frequency   |1.010e+01              |7.914e+00                        |7.914e+00                        #
# (uW/MHz) per port     |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Current per frequency |1.263e+01              |1.099e+01                        |1.099e+01                        #
# (uA/MHz) per port     |                       |                                 |                                 #
#=======================+=======================+=================================+=================================#
# Description           | DISABLED_NORMAL                                                                           #
#=======================+=======================+=================================+=================================#
# Power per frequency   |9.908e-03              |1.134e-02                        |1.134e-02                        #
# (uW/MHz) per port     |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Current per frequency |1.239e-02              |1.576e-02                        |1.576e-02                        #
# (uA/MHz) per port     |                       |                                 |                                 #
#=======================+=======================+=================================+=================================#
# Description           | DISABLED_LIGHT_SLEEP                                                                      #
#=======================+=======================+=================================+=================================#
# Power per frequency   |9.908e-03              |1.134e-02                        |1.134e-02                        #
# (uW/MHz) per port     |                       |                                 |                                 #
#-----------------------+-----------------------+---------------------------------+---------------------------------#
# Current per frequency |1.239e-02              |1.576e-02                        |1.576e-02                        #
# (uA/MHz) per port     |                       |                                 |                                 #
#=======================+=======================+=================================+=================================#


 Notes: 
 
 1.  Dynamic power does not include Sub-threshold and 
     junction leakage.

 2.  Static current includes Sub-threshold and 
     junction leakage.

 3.  Typical Power Cycle (READ) 
  
      - Alternate cycles are active - 1 cycle of read but no activity in the following cycle
      - 1/2 Address bits switching 
      - 1/2 Dataout bits switching 
      - 1fF load connected to Dataout. It is the first Output Load value in the Lookup Table in the datasheet.
      - No activity to other input and output pins
      - Leakage excluded
   
 4.  Typical Power Cycle (WRITE) 
  
      - Alternate cycles are active - 1 cycle of write but no activity in the following cycle
      - 1/2 Address bits switching 
      - 1/2 Datain bits switching 
      - No activity to other input and output pins, including Dataout
      - Leakage excluded
   
 5.  Worst Power Cycle (READ)
  
     - Back to back cycles
     - All address bits switching
     - All dataout bits switching
     - 1fF additional load connected to Dataout.
     - No activity to other input and output pins
     - Leakage excluded
  
 6.  Worst Power Cycle (WRITE)
  
     - Back to back cycles
     - All address bits switching
     - All datain bits switching
     - No activity to other input and output pins, including Dataout
     - Leakage excluded
  

  7. Read Power

     - MEB = 1 and RMEB = 0 and LS = 0 
     - No other signal except clock is switching

  8. Write Power

      - MEA = 1 and WEA = 1 and RMEA = 0 and LS = 0 and WA[0] = 0 and WA[1] = 1 and WPULSE[0] = 0 and WPULSE[1] = 0 and WPULSE[2] = 0 
      - No other signal except clock is switching

  9. Disabled Power

      - No other signal except clock is switching

======================================================================


Waveform Convention

     Waveform                  INPUTS             OUTPUTS 

 _______________________     Must be Steady     Will be Steady

 _______________________ 

 _________________ 
     \   \  \  \  \          May change from    Will be changing from
      \___\__\__\__\____     H to L             H to L

       _________________ 
      /   /  /  /  /         May change from    Will be changing from
 ____/___/__/__/__/          L to H             L to H

 __  _  _  _  _  _  _  __
   \/ \/ \/ \/ \/ \/ \/      Don't Care            Changing
 __/\_/\_/\_/\_/\_/\_/\__    Any change permitted  State Unknown


___  __  _     _  _  ___
   \/  \/ \___/ \/ \/       Does Not Apply       Center Line is High
___/\__/\_/   \_/\_/\___                        Impedance "Off" State




Timing Name Convention
=====================


ADR    : Address input               
D      : Data input                  
ME     : Memory Enable pin           
CLK    : Clock input pin             
Q      : Output                      
 

H: Logic High
L: Logic Low
X: No longer a valid logic level


Appendix A
===========
Power Dissipation
===================

#===================+===========================+=====================================+=====================================#
# PVT corner        |    tt0p8v25c_0p8v_0v_0v   |    ssg_fcmax0p72v125c_0p72v_0v_0v   |    ssg_fcmax0p72vn40c_0p72v_0v_0v   #
#===================+===========================+=====================================+=====================================#
# Static Pwr (uW)   |6.268e+01                  |7.318e+02                            |8.734e-01                            #
# (Normal Mode)     |                           |                                     |                                     #
#-------------------+---------------------------+-------------------------------------+-------------------------------------#
# Static Idd (uA)   |7.835e+01                  |1.016e+03                            |1.213e+00                            #
# (Normal Mode)     |                           |                                     |                                     #
#-------------------+---------------------------+-------------------------------------+-------------------------------------#
# Static Pwr (uW)   |5.127e+01                  |4.441e+02                            |7.595e-01                            #
# (Light Sleep Mode)|                           |                                     |                                     #
#-------------------+---------------------------+-------------------------------------+-------------------------------------#
# Static Idd (uA)   |6.408e+01                  |6.168e+02                            |1.055e+00                            #
# (Light Sleep Mode)|                           |                                     |                                     #
#===================+===========================+=====================================+=====================================#

Copyright Notice and Proprietary Information

Copyright  2011 Synopsys, Inc. All rights reserved. This software and 
documentation contain confidential and proprietary information that is the 
property of Synopsys, Inc. The software and documentation are furnished under a 
license agreement and may be used or copied only in accordance with the terms of
the license agreement. No part of the software and documentation may be
reproduced, transmitted, or translated, in any form or by any means,electronic,
mechanical, manual, optical, or otherwise, without prior written permission of 
Synopsys, Inc., or as expressly provided by the license agreement.

Destination Control Statement

All technical data contained in this publication is subject to the export control 
laws of the United States of America. Disclosure to nationals of other countries 
contrary to United States law is prohibited. It is the reader's responsibility to 
determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO,THE IMPLIED 
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Registered Trademarks (R)

Synopsys, AEON, AMPS, Astro, Behavior Extracting Synthesis Technology,Cadabra, 
CATS, Certify, CHIPit, CoMET, Confirma, CODE V, Design Compiler,DesignWare, 
EMBED-IT!, Formality, Galaxy Custom Designer, Global Synthesis,HAPS, HapsTrak, 
HDL Analyst, HSIM, HSPICE, Identify, Leda,  LightTools,MAST, METeor, ModelTools, 
NanoSim, NOVeA, OpenVera, ORA, PathMill, Physical Compiler, PrimeTime, SCOPE, 
Simply Better Results,  SiVL, SNUG, SolvNet, Sonic Focus, STAR Memory System, 
Syndicated, Synplicity, the Synplicity logo, Synplify,Synplify Pro, Synthesis 
Constraints Optimization Environment,  TetraMAX, UMRBus,VCS, Vera, and 
YIELDirector are registered trademarks of Synopsys, Inc.

Trademarks (TM)

AFGen, Apollo, ARC, ASAP, Astro-Rail, Astro-Xtalk, Aurora, AvanWaves,BEST, 
Columbia, Columbia-CE, Cosmos, CosmosLE, CosmosScope,  CRITIC, CustomExplorer, 
CustomSim, DC Expert, DC Professional, DC Ultra, Design Analyzer, Design Vision, 
DesignerHDL, DesignPower, DFTMAX, Direct Silicon Access, Discovery, Eclypse, 
Encore,  EPIC, Galaxy, HANEX, HDL Compiler,Hercules, Hierarchical Optimization 
Technology, High-performance ASIC Prototyping System, HSIMplus, i-Virtual 
Stepper, IICE, in-Sync, iN-Tandem,Intelli, Jupiter, Jupiter-DP, JupiterXT, 
JupiterXT-ASIC, Liberty, Libra-Passport,Library Compiler,  Macro-PLUS, Magellan, 
Mars, Mars-Rail, Mars-Xtalk,Milkyway, ModelSource, Module Compiler, MultiPoint, 
ORAengineering, Physical Analyst, Planet, Planet-PL, Polaris, Power Compiler, 
Raphael, RippledMixer,Saturn, Scirocco, Scirocco-i, SiWare, Star-RCXT, Star-
SimXT, StarRC,System Compiler, System Designer, Taurus, TotalRecall, TSUPREM-4, 
VCSi, VHDL Compiler, VMC, and Worksheet Buffer are trademarks of Synopsys, Inc.

Service Marks (SM)

MAP in, SVP Caf, and TAP in are service marks of Synopsys, Inc.


SystemC is a trademark of the Open SystemC Initiative and is used under license.
ARM and AMBA are registered trademarks of ARM Limited.
Saber is a registered trademark of SabreMark Limited Partnership and is used under license.
PCI Express is a trademark of PCI-SIG.
All other product or company names may be trademarks of their respective owners.


Synopsys, Inc.
700 E. Middlefield Road
Mountain View, CA 94043

http://www.synopsys.com



