-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\Transformation_V11\Trans_123_dq_V11_ip_dut.vhd
-- Created: 2018-11-22 13:09:01
-- 
-- Generated by MATLAB 9.4 and HDL Coder 3.12
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Trans_123_dq_V11_ip_dut
-- Source Path: Trans_123_dq_V11_ip/Trans_123_dq_V11_ip_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY Trans_123_dq_V11_ip_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        i_ph1                             :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        i_ph3                             :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        theta                             :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En20
        theta_offset_AXI                  :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En20
        CurrentValid_in                   :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        id                                :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iq                                :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        id_AXI                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iq_AXI                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        i1_AXI                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        i3_AXI                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        CurrentValid_out                  :   OUT   std_logic;  -- ufix1
        CurrentValid_out_AXI              :   OUT   std_logic  -- ufix1
        );
END Trans_123_dq_V11_ip_dut;


ARCHITECTURE rtl OF Trans_123_dq_V11_ip_dut IS

  -- Component Declarations
  COMPONENT Trans_123_dq_V11_ip_src_Trans_123_dq_fix_V11
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          i_ph1                           :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          i_ph3                           :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          theta                           :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En20
          theta_offset_AXI                :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En20
          CurrentValid_in                 :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          id                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          id_AXI                          :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_AXI                          :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          i1_AXI                          :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          i3_AXI                          :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          CurrentValid_out                :   OUT   std_logic;  -- ufix1
          CurrentValid_out_AXI            :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : Trans_123_dq_V11_ip_src_Trans_123_dq_fix_V11
    USE ENTITY work.Trans_123_dq_V11_ip_src_Trans_123_dq_fix_V11(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL CurrentValid_in_sig              : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL id_sig                           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL iq_sig                           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL id_AXI_sig                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL iq_AXI_sig                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL i1_AXI_sig                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL i3_AXI_sig                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL CurrentValid_out_sig             : std_logic;  -- ufix1
  SIGNAL CurrentValid_out_AXI_sig         : std_logic;  -- ufix1

BEGIN
  u_Trans_123_dq_V11_ip_src_Trans_123_dq_fix_V11 : Trans_123_dq_V11_ip_src_Trans_123_dq_fix_V11
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              i_ph1 => i_ph1,  -- sfix18_En11
              i_ph3 => i_ph3,  -- sfix18_En11
              theta => theta,  -- sfix24_En20
              theta_offset_AXI => theta_offset_AXI,  -- sfix24_En20
              CurrentValid_in => CurrentValid_in_sig,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              id => id_sig,  -- sfix18_En11
              iq => iq_sig,  -- sfix18_En11
              id_AXI => id_AXI_sig,  -- sfix18_En11
              iq_AXI => iq_AXI_sig,  -- sfix18_En11
              i1_AXI => i1_AXI_sig,  -- sfix18_En11
              i3_AXI => i3_AXI_sig,  -- sfix18_En11
              CurrentValid_out => CurrentValid_out_sig,  -- ufix1
              CurrentValid_out_AXI => CurrentValid_out_AXI_sig  -- ufix1
              );

  CurrentValid_in_sig <= CurrentValid_in;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  id <= id_sig;

  iq <= iq_sig;

  id_AXI <= id_AXI_sig;

  iq_AXI <= iq_AXI_sig;

  i1_AXI <= i1_AXI_sig;

  i3_AXI <= i3_AXI_sig;

  CurrentValid_out <= CurrentValid_out_sig;

  CurrentValid_out_AXI <= CurrentValid_out_AXI_sig;

END rtl;

