// Seed: 2061039424
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_10;
endmodule
module module_1 #(
    parameter id_3 = 32'd21
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire _id_3;
  input wire id_2;
  input logic [7:0] id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_2,
      id_4,
      id_4,
      id_4,
      id_4,
      id_2,
      id_4
  );
  logic id_6;
  assign id_6[-1] = id_1[id_3] - id_2;
  always @(1) $signed(70);
  ;
endmodule
