/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [7:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  reg [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [2:0] _03_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 3'h0;
    else _03_ <= { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign { _01_[3:2], _01_[0] } = _03_;
  reg [4:0] _04_;
  always_latch
    if (clkin_data[64]) _04_ = 5'h00;
    else if (!clkin_data[128]) _04_ = { celloutsig_1_13z, _01_[3:2], _01_[0], celloutsig_1_13z };
  assign { out_data[101:99], out_data[97:96] } = _04_;
  assign celloutsig_0_8z = ~_00_;
  assign celloutsig_1_0z = ~in_data[168];
  assign celloutsig_0_0z = in_data[86] ^ in_data[88];
  assign celloutsig_0_4z = celloutsig_0_3z ^ celloutsig_0_2z;
  assign celloutsig_1_1z = in_data[164] ^ celloutsig_1_0z;
  assign celloutsig_1_3z = in_data[173] ^ celloutsig_1_0z;
  assign celloutsig_1_18z = celloutsig_1_13z ^ in_data[137];
  reg [7:0] _12_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _12_ <= 8'h00;
    else _12_ <= { in_data[60:57], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _02_[7:3], _00_, _02_[1:0] } = _12_;
  assign celloutsig_0_3z = { _02_[4:3], _00_, _02_[1:0] } === { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_6z = _02_[7] & celloutsig_0_0z;
  assign celloutsig_1_13z = ~((celloutsig_1_3z & celloutsig_1_0z) | celloutsig_1_1z);
  assign celloutsig_0_2z = ~((_02_[5] & in_data[67]) | _02_[4]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 6'h00;
    else if (!clkin_data[96]) celloutsig_0_9z = { in_data[17:14], celloutsig_0_6z, celloutsig_0_4z };
  assign _01_[1] = 1'h0;
  assign _02_[2] = _00_;
  assign { out_data[128], out_data[102], out_data[98], out_data[32], out_data[5:0] } = { celloutsig_1_18z, 2'h0, celloutsig_0_8z, celloutsig_0_9z };
endmodule
