<stg><name>cabac_top</name>


<trans_list>

<trans id="211" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="data_in_firstCTU" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="1" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="data_in_firstCTU" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="4" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %globalCtx_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %globalCtx

]]></Node>
<StgValue><ssdm name="globalCtx_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ctx, void @empty_25, i32 0, i32 0, void @empty_26, i32 64, i32 0, void @empty_7, void @empty_18, void @empty_26, i32 16, i32 16, i32 16, i32 16, void @empty_26, void @empty_26

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ctx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %globalCtx, void @empty_19, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_6, void @empty_5, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %globalCtx, void @empty_23, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %bitStream, void @empty, i32 1, i32 1, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %bitStream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %bitOut, void @empty, i32 1, i32 1, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %bitOut

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="4096" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4096 %data_in_s, void @empty, i32 1, i32 1, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="4096">
<![CDATA[
:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4096 %data_in_s

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="336" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i336 %data_out_s, void @empty, i32 1, i32 1, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="336">
<![CDATA[
:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i336 %data_out_s

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_19, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_6, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
:16 %streamCtxRAM = alloca i64 1

]]></Node>
<StgValue><ssdm name="streamCtxRAM"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:17 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @streamCtxRAM_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i8 %streamCtxRAM, i8 %streamCtxRAM

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %streamCtxRAM, void @empty_21, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="64">
<![CDATA[
:19 %ctxTables = alloca i64 1

]]></Node>
<StgValue><ssdm name="ctxTables"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="64">
<![CDATA[
:20 %data_out_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_out_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %data_out_1_addr = getelementptr i16 %data_out_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_out_1_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %data_out_1_addr_1 = getelementptr i16 %data_out_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_out_1_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %data_out_1_addr_2 = getelementptr i16 %data_out_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="data_out_1_addr_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %data_out_1_addr_3 = getelementptr i16 %data_out_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="data_out_1_addr_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %data_out_1_addr_4 = getelementptr i16 %data_out_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="data_out_1_addr_4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %data_out_1_addr_5 = getelementptr i16 %data_out_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="data_out_1_addr_5"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %data_out_1_addr_6 = getelementptr i16 %data_out_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="data_out_1_addr_6"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %data_out_1_addr_7 = getelementptr i16 %data_out_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="data_out_1_addr_7"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %data_out_1_addr_8 = getelementptr i16 %data_out_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="data_out_1_addr_8"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %data_out_1_addr_9 = getelementptr i16 %data_out_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="data_out_1_addr_9"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %data_out_1_addr_10 = getelementptr i16 %data_out_1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="data_out_1_addr_10"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %data_out_1_addr_11 = getelementptr i16 %data_out_1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="data_out_1_addr_11"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %data_out_1_addr_12 = getelementptr i16 %data_out_1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="data_out_1_addr_12"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %data_out_1_addr_13 = getelementptr i16 %data_out_1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="data_out_1_addr_13"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %data_out_1_addr_14 = getelementptr i16 %data_out_1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="data_out_1_addr_14"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="64">
<![CDATA[
:36 %tempBst = alloca i64 1

]]></Node>
<StgValue><ssdm name="tempBst"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
:37 %tmp = read i4096 @_ssdm_op_Read.axis.volatile.i4096P128A, i4096 %data_in_s

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="4096" op_2_bw="32">
<![CDATA[
:38 %data_in_s_header_slice_sao_luma_flag = bitselect i1 @_ssdm_op_BitSelect.i1.i4096.i32, i4096 %tmp, i32 160

]]></Node>
<StgValue><ssdm name="data_in_s_header_slice_sao_luma_flag"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="4096" op_2_bw="32">
<![CDATA[
:39 %data_in_s_header_slice_sao_chroma_flag = bitselect i1 @_ssdm_op_BitSelect.i1.i4096.i32, i4096 %tmp, i32 168

]]></Node>
<StgValue><ssdm name="data_in_s_header_slice_sao_chroma_flag"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:40 %data_in_s_header_slice_type = partselect i32 @_ssdm_op_PartSelect.i32.i4096.i32.i32, i4096 %tmp, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="data_in_s_header_slice_type"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="4096" op_2_bw="32">
<![CDATA[
:41 %data_in_s_header_cabac_init_flag = bitselect i1 @_ssdm_op_BitSelect.i1.i4096.i32, i4096 %tmp, i32 224

]]></Node>
<StgValue><ssdm name="data_in_s_header_cabac_init_flag"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="31" op_0_bw="31" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42 %trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i4096.i32.i32, i4096 %tmp, i32 256, i32 286

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43 %data_in_left_ctu_SaoTypeIdx_0 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 288, i32 295

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_SaoTypeIdx_0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44 %data_in_left_ctu_SaoTypeIdx_1 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 296, i32 303

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_SaoTypeIdx_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45 %data_in_left_ctu_SaoTypeIdx_2 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 304, i32 311

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_SaoTypeIdx_2"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:46 %data_in_left_ctu_SaoOffsetVal_0_0 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 320, i32 335

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_SaoOffsetVal_0_0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:47 %data_in_left_ctu_SaoOffsetVal_1_0 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 336, i32 351

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_SaoOffsetVal_1_0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:48 %data_in_left_ctu_SaoOffsetVal_2_0 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 352, i32 367

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_SaoOffsetVal_2_0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49 %data_in_left_ctu_SaoOffsetVal_3_0 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 368, i32 383

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_SaoOffsetVal_3_0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:50 %data_in_left_ctu_SaoOffsetVal_4_0 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 384, i32 399

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_SaoOffsetVal_4_0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51 %data_in_left_ctu_SaoOffsetVal_0_1 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 400, i32 415

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_SaoOffsetVal_0_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:52 %data_in_left_ctu_SaoOffsetVal_1_1 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 416, i32 431

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_SaoOffsetVal_1_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:53 %data_in_left_ctu_SaoOffsetVal_2_1 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 432, i32 447

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_SaoOffsetVal_2_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:54 %data_in_left_ctu_SaoOffsetVal_3_1 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 448, i32 463

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_SaoOffsetVal_3_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:55 %data_in_left_ctu_SaoOffsetVal_4_1 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 464, i32 479

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_SaoOffsetVal_4_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:56 %data_in_left_ctu_SaoOffsetVal_0_2 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 480, i32 495

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_SaoOffsetVal_0_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:57 %data_in_left_ctu_SaoOffsetVal_1_2 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 496, i32 511

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_SaoOffsetVal_1_2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:58 %data_in_left_ctu_SaoOffsetVal_2_2 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 512, i32 527

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_SaoOffsetVal_2_2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:59 %data_in_left_ctu_SaoOffsetVal_3_2 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 528, i32 543

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_SaoOffsetVal_3_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:60 %data_in_left_ctu_SaoOffsetVal_4_2 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 544, i32 559

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_SaoOffsetVal_4_2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:61 %data_in_left_ctu_SaoEOClass_0 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 560, i32 567

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_SaoEOClass_0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:62 %data_in_left_ctu_SaoEOClass_1 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 568, i32 575

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_SaoEOClass_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:63 %data_in_left_ctu_SaoEOClass_2 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 576, i32 583

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_SaoEOClass_2"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:64 %data_in_left_ctu_sao_band_position_0 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 584, i32 591

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_sao_band_position_0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:65 %data_in_left_ctu_sao_band_position_1 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 592, i32 599

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_sao_band_position_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:66 %data_in_left_ctu_sao_band_position_2 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 600, i32 607

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_sao_band_position_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="4096" op_2_bw="32">
<![CDATA[
:67 %data_in_left_ctu_is_available = bitselect i1 @_ssdm_op_BitSelect.i1.i4096.i32, i4096 %tmp, i32 608

]]></Node>
<StgValue><ssdm name="data_in_left_ctu_is_available"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:68 %data_in_up_ctu_SaoTypeIdx_0 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 2160, i32 2167

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_SaoTypeIdx_0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:69 %data_in_up_ctu_SaoTypeIdx_1 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 2168, i32 2175

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_SaoTypeIdx_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:70 %data_in_up_ctu_SaoTypeIdx_2 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 2176, i32 2183

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_SaoTypeIdx_2"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:71 %data_in_up_ctu_SaoOffsetVal_0_0 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2192, i32 2207

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_SaoOffsetVal_0_0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:72 %data_in_up_ctu_SaoOffsetVal_1_0 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2208, i32 2223

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_SaoOffsetVal_1_0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:73 %data_in_up_ctu_SaoOffsetVal_2_0 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2224, i32 2239

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_SaoOffsetVal_2_0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:74 %data_in_up_ctu_SaoOffsetVal_3_0 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2240, i32 2255

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_SaoOffsetVal_3_0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:75 %data_in_up_ctu_SaoOffsetVal_4_0 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2256, i32 2271

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_SaoOffsetVal_4_0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:76 %data_in_up_ctu_SaoOffsetVal_0_1 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2272, i32 2287

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_SaoOffsetVal_0_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:77 %data_in_up_ctu_SaoOffsetVal_1_1 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2288, i32 2303

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_SaoOffsetVal_1_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:78 %data_in_up_ctu_SaoOffsetVal_2_1 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2304, i32 2319

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_SaoOffsetVal_2_1"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:79 %data_in_up_ctu_SaoOffsetVal_3_1 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2320, i32 2335

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_SaoOffsetVal_3_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:80 %data_in_up_ctu_SaoOffsetVal_4_1 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2336, i32 2351

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_SaoOffsetVal_4_1"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:81 %data_in_up_ctu_SaoOffsetVal_0_2 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2352, i32 2367

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_SaoOffsetVal_0_2"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:82 %data_in_up_ctu_SaoOffsetVal_1_2 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2368, i32 2383

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_SaoOffsetVal_1_2"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:83 %data_in_up_ctu_SaoOffsetVal_2_2 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2384, i32 2399

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_SaoOffsetVal_2_2"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:84 %data_in_up_ctu_SaoOffsetVal_3_2 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2400, i32 2415

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_SaoOffsetVal_3_2"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:85 %data_in_up_ctu_SaoOffsetVal_4_2 = partselect i16 @_ssdm_op_PartSelect.i16.i4096.i32.i32, i4096 %tmp, i32 2416, i32 2431

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_SaoOffsetVal_4_2"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:86 %data_in_up_ctu_SaoEOClass_0 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 2432, i32 2439

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_SaoEOClass_0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:87 %data_in_up_ctu_SaoEOClass_1 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 2440, i32 2447

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_SaoEOClass_1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:88 %data_in_up_ctu_SaoEOClass_2 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 2448, i32 2455

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_SaoEOClass_2"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:89 %data_in_up_ctu_sao_band_position_0 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 2456, i32 2463

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_sao_band_position_0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:90 %data_in_up_ctu_sao_band_position_1 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 2464, i32 2471

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_sao_band_position_1"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
:91 %data_in_up_ctu_sao_band_position_2 = partselect i8 @_ssdm_op_PartSelect.i8.i4096.i32.i32, i4096 %tmp, i32 2472, i32 2479

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_sao_band_position_2"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="4096" op_2_bw="32">
<![CDATA[
:92 %data_in_up_ctu_is_available = bitselect i1 @_ssdm_op_BitSelect.i1.i4096.i32, i4096 %tmp, i32 2480

]]></Node>
<StgValue><ssdm name="data_in_up_ctu_is_available"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="4096" op_2_bw="32">
<![CDATA[
:93 %data_in_firstCTU = bitselect i1 @_ssdm_op_BitSelect.i1.i4096.i32, i4096 %tmp, i32 4064

]]></Node>
<StgValue><ssdm name="data_in_firstCTU"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:94 %br_ln99 = br i1 %data_in_firstCTU, void %.preheader.preheader, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_in_firstCTU" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:0 %zext_ln67 = zext i1 %data_in_s_header_cabac_init_flag

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_in_firstCTU" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1 %initType_1 = xor i1 %data_in_s_header_cabac_init_flag, i1 1

]]></Node>
<StgValue><ssdm name="initType_1"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_in_firstCTU" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:2 %zext_ln67_1 = zext i1 %initType_1

]]></Node>
<StgValue><ssdm name="zext_ln67_1"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_in_firstCTU" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3 %icmp_ln69 = icmp_eq  i32 %data_in_s_header_slice_type, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_in_firstCTU" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:4 %initType_2 = select i1 %icmp_ln69, i2 %zext_ln67, i2 2

]]></Node>
<StgValue><ssdm name="initType_2"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_in_firstCTU" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5 %icmp_ln69_1 = icmp_eq  i32 %data_in_s_header_slice_type, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln69_1"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_in_firstCTU" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:6 %initType_3 = select i1 %icmp_ln69_1, i2 %zext_ln67_1, i2 %initType_2

]]></Node>
<StgValue><ssdm name="initType_3"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_in_firstCTU" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:7 %icmp_ln79 = icmp_eq  i2 %initType_3, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_in_firstCTU" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:8 %icmp_ln79_1 = icmp_eq  i2 %initType_3, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln79_1"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_in_firstCTU" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="4096" op_2_bw="32">
<![CDATA[
_ifconv:9 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i4096.i32, i4096 %tmp, i32 287

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_in_firstCTU" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
_ifconv:10 %a_assign = select i1 %tmp_10, i31 0, i31 %trunc_ln

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_in_firstCTU" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="31">
<![CDATA[
_ifconv:11 %empty_58 = trunc i31 %a_assign

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_in_firstCTU" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:12 %cmp_i1_i_i_i_i_i = icmp_ult  i31 %a_assign, i31 51

]]></Node>
<StgValue><ssdm name="cmp_i1_i_i_i_i_i"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_in_firstCTU" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:13 %qp_assign = select i1 %cmp_i1_i_i_i_i_i, i6 %empty_58, i6 51

]]></Node>
<StgValue><ssdm name="qp_assign"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_in_firstCTU" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:14 %empty_59 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_in_firstCTU" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="0">
<![CDATA[
_ifconv:15 %call_ln79 = call void @cabac_top_Pipeline_VITIS_LOOP_40_1, i1 %icmp_ln79, i1 %icmp_ln79_1, i6 %qp_assign, i8 %streamCtxRAM, i8 %B_FRAME_INIT_VALS, i8 %P_FRAME_INIT_VALS, i8 %I_FRAME_INIT_VALS

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:0 %empty_56 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
.preheader.preheader:1 %call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_29_1, i8 %ctx, i64 %globalCtx_read, i8 %streamCtxRAM

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="139" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
.preheader.preheader:1 %call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_29_1, i8 %ctx, i64 %globalCtx_read, i8 %streamCtxRAM

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_in_firstCTU" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:2 %empty_57 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_in_firstCTU" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3 %br_ln0 = br void %_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:8 %store_ln6 = store i32 510, i32 %baeState_0_constprop

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="143" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="0">
<![CDATA[
_ifconv:15 %call_ln79 = call void @cabac_top_Pipeline_VITIS_LOOP_40_1, i1 %icmp_ln79, i1 %icmp_ln79_1, i6 %qp_assign, i8 %streamCtxRAM, i8 %B_FRAME_INIT_VALS, i8 %P_FRAME_INIT_VALS, i8 %I_FRAME_INIT_VALS

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:16 %empty_60 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:17 %br_ln0 = br void %_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:0 %ctxWritten = phi i10 512, void %.preheader.preheader, i10 5, void %_ifconv

]]></Node>
<StgValue><ssdm name="ctxWritten"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:1 %empty_61 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:2 %call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_8_1, i10 %ctxWritten, i8 %streamCtxRAM, i8 %ctxTables

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="149" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:2 %call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_8_1, i10 %ctxWritten, i8 %streamCtxRAM, i8 %ctxTables

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:3 %empty_62 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:4 %empty_63 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:5 %call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_45_1, i8 %bitStream, i8 %tempBst

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="153" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:5 %call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_45_1, i8 %bitStream, i8 %tempBst

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:6 %empty_64 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:7 %bStream = getelementptr i8 %tempBst, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bStream"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:9 %retVal = load i3 %bStream

]]></Node>
<StgValue><ssdm name="retVal"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:10 %tempBst_addr = getelementptr i8 %tempBst, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="tempBst_addr"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:11 %retVal_27 = load i3 %tempBst_addr

]]></Node>
<StgValue><ssdm name="retVal_27"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="159" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:9 %retVal = load i3 %bStream

]]></Node>
<StgValue><ssdm name="retVal"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:11 %retVal_27 = load i3 %tempBst_addr

]]></Node>
<StgValue><ssdm name="retVal_27"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:12 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %retVal_27, i32 7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:13 %trunc_ln11_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %retVal, i1 %tmp_11

]]></Node>
<StgValue><ssdm name="trunc_ln11_2"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="72" op_0_bw="72" op_1_bw="1" op_2_bw="1" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="1" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="1" op_53_bw="16" op_54_bw="9" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="32" op_59_bw="8" op_60_bw="7" op_61_bw="7" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:14 %call_ret2 = call i72 @sao_top, i1 %data_in_s_header_slice_sao_luma_flag, i1 %data_in_s_header_slice_sao_chroma_flag, i8 %data_in_left_ctu_SaoTypeIdx_0, i8 %data_in_left_ctu_SaoTypeIdx_1, i8 %data_in_left_ctu_SaoTypeIdx_2, i16 %data_in_left_ctu_SaoOffsetVal_0_0, i16 %data_in_left_ctu_SaoOffsetVal_0_1, i16 %data_in_left_ctu_SaoOffsetVal_0_2, i16 %data_in_left_ctu_SaoOffsetVal_1_0, i16 %data_in_left_ctu_SaoOffsetVal_1_1, i16 %data_in_left_ctu_SaoOffsetVal_1_2, i16 %data_in_left_ctu_SaoOffsetVal_2_0, i16 %data_in_left_ctu_SaoOffsetVal_2_1, i16 %data_in_left_ctu_SaoOffsetVal_2_2, i16 %data_in_left_ctu_SaoOffsetVal_3_0, i16 %data_in_left_ctu_SaoOffsetVal_3_1, i16 %data_in_left_ctu_SaoOffsetVal_3_2, i16 %data_in_left_ctu_SaoOffsetVal_4_0, i16 %data_in_left_ctu_SaoOffsetVal_4_1, i16 %data_in_left_ctu_SaoOffsetVal_4_2, i8 %data_in_left_ctu_SaoEOClass_0, i8 %data_in_left_ctu_SaoEOClass_1, i8 %data_in_left_ctu_SaoEOClass_2, i8 %data_in_left_ctu_sao_band_position_0, i8 %data_in_left_ctu_sao_band_position_1, i8 %data_in_left_ctu_sao_band_position_2, i1 %data_in_left_ctu_is_available, i8 %data_in_up_ctu_SaoTypeIdx_0, i8 %data_in_up_ctu_SaoTypeIdx_1, i8 %data_in_up_ctu_SaoTypeIdx_2, i16 %data_in_up_ctu_SaoOffsetVal_0_0, i16 %data_in_up_ctu_SaoOffsetVal_0_1, i16 %data_in_up_ctu_SaoOffsetVal_0_2, i16 %data_in_up_ctu_SaoOffsetVal_1_0, i16 %data_in_up_ctu_SaoOffsetVal_1_1, i16 %data_in_up_ctu_SaoOffsetVal_1_2, i16 %data_in_up_ctu_SaoOffsetVal_2_0, i16 %data_in_up_ctu_SaoOffsetVal_2_1, i16 %data_in_up_ctu_SaoOffsetVal_2_2, i16 %data_in_up_ctu_SaoOffsetVal_3_0, i16 %data_in_up_ctu_SaoOffsetVal_3_1, i16 %data_in_up_ctu_SaoOffsetVal_3_2, i16 %data_in_up_ctu_SaoOffsetVal_4_0, i16 %data_in_up_ctu_SaoOffsetVal_4_1, i16 %data_in_up_ctu_SaoOffsetVal_4_2, i8 %data_in_up_ctu_SaoEOClass_0, i8 %data_in_up_ctu_SaoEOClass_1, i8 %data_in_up_ctu_SaoEOClass_2, i8 %data_in_up_ctu_sao_band_position_0, i8 %data_in_up_ctu_sao_band_position_1, i8 %data_in_up_ctu_sao_band_position_2, i1 %data_in_up_ctu_is_available, i16 %data_out_1, i9 %trunc_ln11_2, i8 %retVal_27, i8 %tempBst, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="164" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="72" op_0_bw="72" op_1_bw="1" op_2_bw="1" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="1" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="1" op_53_bw="16" op_54_bw="9" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="32" op_59_bw="8" op_60_bw="7" op_61_bw="7" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:14 %call_ret2 = call i72 @sao_top, i1 %data_in_s_header_slice_sao_luma_flag, i1 %data_in_s_header_slice_sao_chroma_flag, i8 %data_in_left_ctu_SaoTypeIdx_0, i8 %data_in_left_ctu_SaoTypeIdx_1, i8 %data_in_left_ctu_SaoTypeIdx_2, i16 %data_in_left_ctu_SaoOffsetVal_0_0, i16 %data_in_left_ctu_SaoOffsetVal_0_1, i16 %data_in_left_ctu_SaoOffsetVal_0_2, i16 %data_in_left_ctu_SaoOffsetVal_1_0, i16 %data_in_left_ctu_SaoOffsetVal_1_1, i16 %data_in_left_ctu_SaoOffsetVal_1_2, i16 %data_in_left_ctu_SaoOffsetVal_2_0, i16 %data_in_left_ctu_SaoOffsetVal_2_1, i16 %data_in_left_ctu_SaoOffsetVal_2_2, i16 %data_in_left_ctu_SaoOffsetVal_3_0, i16 %data_in_left_ctu_SaoOffsetVal_3_1, i16 %data_in_left_ctu_SaoOffsetVal_3_2, i16 %data_in_left_ctu_SaoOffsetVal_4_0, i16 %data_in_left_ctu_SaoOffsetVal_4_1, i16 %data_in_left_ctu_SaoOffsetVal_4_2, i8 %data_in_left_ctu_SaoEOClass_0, i8 %data_in_left_ctu_SaoEOClass_1, i8 %data_in_left_ctu_SaoEOClass_2, i8 %data_in_left_ctu_sao_band_position_0, i8 %data_in_left_ctu_sao_band_position_1, i8 %data_in_left_ctu_sao_band_position_2, i1 %data_in_left_ctu_is_available, i8 %data_in_up_ctu_SaoTypeIdx_0, i8 %data_in_up_ctu_SaoTypeIdx_1, i8 %data_in_up_ctu_SaoTypeIdx_2, i16 %data_in_up_ctu_SaoOffsetVal_0_0, i16 %data_in_up_ctu_SaoOffsetVal_0_1, i16 %data_in_up_ctu_SaoOffsetVal_0_2, i16 %data_in_up_ctu_SaoOffsetVal_1_0, i16 %data_in_up_ctu_SaoOffsetVal_1_1, i16 %data_in_up_ctu_SaoOffsetVal_1_2, i16 %data_in_up_ctu_SaoOffsetVal_2_0, i16 %data_in_up_ctu_SaoOffsetVal_2_1, i16 %data_in_up_ctu_SaoOffsetVal_2_2, i16 %data_in_up_ctu_SaoOffsetVal_3_0, i16 %data_in_up_ctu_SaoOffsetVal_3_1, i16 %data_in_up_ctu_SaoOffsetVal_3_2, i16 %data_in_up_ctu_SaoOffsetVal_4_0, i16 %data_in_up_ctu_SaoOffsetVal_4_1, i16 %data_in_up_ctu_SaoOffsetVal_4_2, i8 %data_in_up_ctu_SaoEOClass_0, i8 %data_in_up_ctu_SaoEOClass_1, i8 %data_in_up_ctu_SaoEOClass_2, i8 %data_in_up_ctu_sao_band_position_0, i8 %data_in_up_ctu_sao_band_position_1, i8 %data_in_up_ctu_sao_band_position_2, i1 %data_in_up_ctu_is_available, i16 %data_out_1, i9 %trunc_ln11_2, i8 %retVal_27, i8 %tempBst, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="72">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:15 %data_out_sao_band_position_2 = extractvalue i72 %call_ret2

]]></Node>
<StgValue><ssdm name="data_out_sao_band_position_2"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="72">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:16 %data_out_sao_band_position_1 = extractvalue i72 %call_ret2

]]></Node>
<StgValue><ssdm name="data_out_sao_band_position_1"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="72">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:17 %data_out_sao_band_position_0 = extractvalue i72 %call_ret2

]]></Node>
<StgValue><ssdm name="data_out_sao_band_position_0"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="72">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:18 %data_out_SaoEOClass_2 = extractvalue i72 %call_ret2

]]></Node>
<StgValue><ssdm name="data_out_SaoEOClass_2"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="72">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:19 %data_out_SaoEOClass_1 = extractvalue i72 %call_ret2

]]></Node>
<StgValue><ssdm name="data_out_SaoEOClass_1"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="72">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:20 %data_out_SaoEOClass_0 = extractvalue i72 %call_ret2

]]></Node>
<StgValue><ssdm name="data_out_SaoEOClass_0"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="72">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:21 %data_out_SaoTypeIdx_0 = extractvalue i72 %call_ret2

]]></Node>
<StgValue><ssdm name="data_out_SaoTypeIdx_0"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="72">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:22 %data_out_SaoTypeIdx_1 = extractvalue i72 %call_ret2

]]></Node>
<StgValue><ssdm name="data_out_SaoTypeIdx_1"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="72">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:23 %data_out_SaoTypeIdx_2 = extractvalue i72 %call_ret2

]]></Node>
<StgValue><ssdm name="data_out_SaoTypeIdx_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="174" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:24 %data_out_1_load = load i4 %data_out_1_addr

]]></Node>
<StgValue><ssdm name="data_out_1_load"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="10" op_4_bw="8" op_5_bw="10" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:42 %call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_14_1, i8 %ctx, i64 %globalCtx_read, i10 %ctxWritten, i8 %ctxTables, i10 %ctxWritten

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="176" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:24 %data_out_1_load = load i4 %data_out_1_addr

]]></Node>
<StgValue><ssdm name="data_out_1_load"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:25 %data_out_1_load_1 = load i4 %data_out_1_addr_1

]]></Node>
<StgValue><ssdm name="data_out_1_load_1"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:26 %data_out_1_load_2 = load i4 %data_out_1_addr_2

]]></Node>
<StgValue><ssdm name="data_out_1_load_2"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="10" op_4_bw="8" op_5_bw="10" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:42 %call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_14_1, i8 %ctx, i64 %globalCtx_read, i10 %ctxWritten, i8 %ctxTables, i10 %ctxWritten

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="180" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:25 %data_out_1_load_1 = load i4 %data_out_1_addr_1

]]></Node>
<StgValue><ssdm name="data_out_1_load_1"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:26 %data_out_1_load_2 = load i4 %data_out_1_addr_2

]]></Node>
<StgValue><ssdm name="data_out_1_load_2"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:27 %data_out_1_load_3 = load i4 %data_out_1_addr_3

]]></Node>
<StgValue><ssdm name="data_out_1_load_3"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:28 %data_out_1_load_4 = load i4 %data_out_1_addr_4

]]></Node>
<StgValue><ssdm name="data_out_1_load_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="184" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:27 %data_out_1_load_3 = load i4 %data_out_1_addr_3

]]></Node>
<StgValue><ssdm name="data_out_1_load_3"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:28 %data_out_1_load_4 = load i4 %data_out_1_addr_4

]]></Node>
<StgValue><ssdm name="data_out_1_load_4"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:29 %data_out_1_load_5 = load i4 %data_out_1_addr_5

]]></Node>
<StgValue><ssdm name="data_out_1_load_5"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:30 %data_out_1_load_6 = load i4 %data_out_1_addr_6

]]></Node>
<StgValue><ssdm name="data_out_1_load_6"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="188" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:29 %data_out_1_load_5 = load i4 %data_out_1_addr_5

]]></Node>
<StgValue><ssdm name="data_out_1_load_5"/></StgValue>
</operation>

<operation id="189" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:30 %data_out_1_load_6 = load i4 %data_out_1_addr_6

]]></Node>
<StgValue><ssdm name="data_out_1_load_6"/></StgValue>
</operation>

<operation id="190" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:31 %data_out_1_load_7 = load i4 %data_out_1_addr_7

]]></Node>
<StgValue><ssdm name="data_out_1_load_7"/></StgValue>
</operation>

<operation id="191" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:32 %data_out_1_load_8 = load i4 %data_out_1_addr_8

]]></Node>
<StgValue><ssdm name="data_out_1_load_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="192" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:31 %data_out_1_load_7 = load i4 %data_out_1_addr_7

]]></Node>
<StgValue><ssdm name="data_out_1_load_7"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:32 %data_out_1_load_8 = load i4 %data_out_1_addr_8

]]></Node>
<StgValue><ssdm name="data_out_1_load_8"/></StgValue>
</operation>

<operation id="194" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:33 %data_out_1_load_9 = load i4 %data_out_1_addr_9

]]></Node>
<StgValue><ssdm name="data_out_1_load_9"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:34 %data_out_1_load_10 = load i4 %data_out_1_addr_10

]]></Node>
<StgValue><ssdm name="data_out_1_load_10"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="196" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:33 %data_out_1_load_9 = load i4 %data_out_1_addr_9

]]></Node>
<StgValue><ssdm name="data_out_1_load_9"/></StgValue>
</operation>

<operation id="197" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:34 %data_out_1_load_10 = load i4 %data_out_1_addr_10

]]></Node>
<StgValue><ssdm name="data_out_1_load_10"/></StgValue>
</operation>

<operation id="198" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:35 %data_out_1_load_11 = load i4 %data_out_1_addr_11

]]></Node>
<StgValue><ssdm name="data_out_1_load_11"/></StgValue>
</operation>

<operation id="199" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:36 %data_out_1_load_12 = load i4 %data_out_1_addr_12

]]></Node>
<StgValue><ssdm name="data_out_1_load_12"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="200" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:35 %data_out_1_load_11 = load i4 %data_out_1_addr_11

]]></Node>
<StgValue><ssdm name="data_out_1_load_11"/></StgValue>
</operation>

<operation id="201" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:36 %data_out_1_load_12 = load i4 %data_out_1_addr_12

]]></Node>
<StgValue><ssdm name="data_out_1_load_12"/></StgValue>
</operation>

<operation id="202" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:37 %data_out_1_load_13 = load i4 %data_out_1_addr_13

]]></Node>
<StgValue><ssdm name="data_out_1_load_13"/></StgValue>
</operation>

<operation id="203" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:38 %data_out_1_load_14 = load i4 %data_out_1_addr_14

]]></Node>
<StgValue><ssdm name="data_out_1_load_14"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="204" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:37 %data_out_1_load_13 = load i4 %data_out_1_addr_13

]]></Node>
<StgValue><ssdm name="data_out_1_load_13"/></StgValue>
</operation>

<operation id="205" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:38 %data_out_1_load_14 = load i4 %data_out_1_addr_14

]]></Node>
<StgValue><ssdm name="data_out_1_load_14"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="320" op_0_bw="320" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:39 %tmp_s = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i8.i8.i8.i8.i8.i8.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i8.i8.i8.i8, i8 %data_out_sao_band_position_2, i8 %data_out_sao_band_position_1, i8 %data_out_sao_band_position_0, i8 %data_out_SaoEOClass_2, i8 %data_out_SaoEOClass_1, i8 %data_out_SaoEOClass_0, i16 %data_out_1_load_14, i16 %data_out_1_load_13, i16 %data_out_1_load_12, i16 %data_out_1_load_11, i16 %data_out_1_load_10, i16 %data_out_1_load_9, i16 %data_out_1_load_8, i16 %data_out_1_load_7, i16 %data_out_1_load_6, i16 %data_out_1_load_5, i16 %data_out_1_load_4, i16 %data_out_1_load_3, i16 %data_out_1_load_2, i16 %data_out_1_load_1, i16 %data_out_1_load, i8 0, i8 %data_out_SaoTypeIdx_2, i8 %data_out_SaoTypeIdx_1, i8 %data_out_SaoTypeIdx_0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="336" op_0_bw="320">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:40 %zext_ln173 = zext i320 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="336" op_2_bw="336" op_3_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:41 %write_ln173 = write void @_ssdm_op_Write.axis.volatile.i336P128A, i336 %data_out_s, i336 %zext_ln173

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="209" st_id="25" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="336" op_2_bw="336" op_3_bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:41 %write_ln173 = write void @_ssdm_op_Write.axis.volatile.i336P128A, i336 %data_out_s, i336 %zext_ln173

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="210" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0">
<![CDATA[
_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit:43 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
