1. Gate-level, dataflow and structural level HDL modeling of ripple-carry adder (RCA) and carry-select adder (CSA)
2. Gate-level, dataflow and structural level HDL modeling of carry-lookahead adder (CLA)
3. Behavioral level modeling of bit-serial adder and shift and add serial multiplier
4. Traffic light controller
5. Unsigned division - datapath and control unit
6. Stack (LIFO) and queue (FIFO)
