# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.srcs/sources_1/new/RF8_16.vhd" \
"../../../../project_2.srcs/sources_1/new/ROMController.vhd" \
"../../../../project_2.srcs/sources_1/new/decodeStage.vhd" \
"../../../../project_2.srcs/sources_1/new/fetchStage.vhd" \
"../../../../project_2.srcs/sources_1/new/pipeline.vhd" \
"../../../../project_2.srcs/sim_1/new/pipeline_TB.vhd" \

# Do not sort compile order
nosort
