library verilog;
use verilog.vl_types.all;
entity floatAdd16 is
    port(
        floatA          : in     vl_logic_vector(15 downto 0);
        floatB          : in     vl_logic_vector(15 downto 0);
        sum             : out    vl_logic_vector(15 downto 0)
    );
end floatAdd16;
