INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:11:51 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : mvt_float
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.865ns period=5.730ns})
  Destination:            addf1/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.865ns period=5.730ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.730ns  (clk rise@5.730ns - clk rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 2.294ns (39.315%)  route 3.541ns (60.685%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.213 - 5.730 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3708, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X41Y60         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf1/operator/sigProdExt_c2_reg[17]/Q
                         net (fo=1, routed)           0.514     1.220    mulf1/operator/sigProdExt_c2[17]
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.119     1.339 r  mulf1/operator/newY_c1[4]_i_9__0/O
                         net (fo=1, routed)           0.334     1.673    mulf1/operator/newY_c1[4]_i_9__0_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.043     1.716 r  mulf1/operator/newY_c1[4]_i_7__0/O
                         net (fo=1, routed)           0.000     1.716    mulf1/operator/RoundingAdder/S[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.954 r  mulf1/operator/RoundingAdder/newY_c1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.954    mulf1/operator/RoundingAdder/newY_c1_reg[4]_i_5_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.004 r  mulf1/operator/RoundingAdder/newY_c1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.004    mulf1/operator/RoundingAdder/newY_c1_reg[8]_i_5_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.054 r  mulf1/operator/RoundingAdder/newY_c1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.054    mulf1/operator/RoundingAdder/newY_c1_reg[12]_i_5_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.104 r  mulf1/operator/RoundingAdder/newY_c1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.104    mulf1/operator/RoundingAdder/newY_c1_reg[16]_i_5_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.154 r  mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.154    mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_4__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.204 r  mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.204    mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_2__0_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     2.351 f  mulf1/operator/RoundingAdder/expX_c1_reg[4]_i_2__0/O[3]
                         net (fo=6, routed)           0.327     2.678    mulf1/operator/RoundingAdder/ip_result__0[27]
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.120     2.798 f  mulf1/operator/RoundingAdder/newY_c1[22]_i_19__0/O
                         net (fo=1, routed)           0.165     2.963    mulf1/operator/RoundingAdder/newY_c1[22]_i_19__0_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.043     3.006 f  mulf1/operator/RoundingAdder/newY_c1[22]_i_12__0/O
                         net (fo=34, routed)          0.234     3.240    mulf1/operator/RoundingAdder/newY_c1[22]_i_12__0_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.043     3.283 r  mulf1/operator/RoundingAdder/newY_c1[22]_i_10__0/O
                         net (fo=4, routed)           0.412     3.696    mulf1/operator/RoundingAdder/newY_c1[22]_i_10__0_n_0
    SLICE_X38Y64         LUT4 (Prop_lut4_I1_O)        0.043     3.739 r  mulf1/operator/RoundingAdder/newY_c1[0]_i_3__0/O
                         net (fo=25, routed)          0.271     4.010    mulf1/operator/RoundingAdder/exc_c2_reg[1]_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I1_O)        0.043     4.053 r  mulf1/operator/RoundingAdder/newY_c1[14]_i_3__0/O
                         net (fo=4, routed)           0.425     4.478    lsq2/handshake_lsq_lsq2_core/excExpFracY_c0[13]
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.043     4.521 r  lsq2/handshake_lsq_lsq2_core/ltOp_carry__0_i_1__0/O
                         net (fo=1, routed)           0.263     4.784    addf1/operator/ltOp_carry__1_0[3]
    SLICE_X38Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     4.971 r  addf1/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.971    addf1/operator/ltOp_carry__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.021 r  addf1/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.021    addf1/operator/ltOp_carry__1_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.071 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.071    addf1/operator/ltOp_carry__2_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.193 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.260     5.453    lsq2/handshake_lsq_lsq2_core/CO[0]
    SLICE_X39Y69         LUT2 (Prop_lut2_I0_O)        0.127     5.580 r  lsq2/handshake_lsq_lsq2_core/i__carry_i_4__0/O
                         net (fo=1, routed)           0.335     5.915    addf1/operator/expDiff_c1_reg[3]_0[0]
    SLICE_X38Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     6.191 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.191    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.343 r  addf1/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     6.343    addf1/operator/expDiff_c0[5]
    SLICE_X38Y71         FDRE                                         r  addf1/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.730     5.730 r  
                                                      0.000     5.730 r  clk (IN)
                         net (fo=3708, unset)         0.483     6.213    addf1/operator/clk
    SLICE_X38Y71         FDRE                                         r  addf1/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     6.213    
                         clock uncertainty           -0.035     6.177    
    SLICE_X38Y71         FDRE (Setup_fdre_C_D)        0.076     6.253    addf1/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.253    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                 -0.090    




