==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'params.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fcnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 28.08 seconds. CPU system time: 3.04 seconds. Elapsed time: 31.3 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,473 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94,322 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 53,453 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 53,471 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Power_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_3' is marked as complete unroll implied by the pipeline pragma (fcnn.cpp:30:19)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_37_4' (fcnn.cpp:37:22) in function 'mnist_inference' partially with a factor of 2 (fcnn.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_3' (fcnn.cpp:30:19) in function 'mnist_inference' completely with a factor of 784 (fcnn.cpp:11:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_22_1' (fcnn.cpp:22:22) in function 'mnist_inference' partially with a factor of 2 (fcnn.cpp:11:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'weights' due to pipeline pragma (fcnn.cpp:29:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL7weights': Complete partitioning on dimension 2. (./params.c:3:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input' since this interface mode only supports scalar types (fcnn.cpp:11:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'output' since this interface mode only supports scalar types (fcnn.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 61.86 seconds. CPU system time: 1.32 seconds. Elapsed time: 68.22 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 11.8 seconds. CPU system time: 0.21 seconds. Elapsed time: 12.07 seconds; current allocated memory: 1.639 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5.41 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.51 seconds; current allocated memory: 1.639 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (fcnn.cpp:22) in function 'mnist_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_4' (fcnn.cpp:37) in function 'mnist_inference' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fcnn.cpp:22:31) to (fcnn.cpp:22:22) in function 'mnist_inference'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fcnn.cpp:29:9) to (fcnn.cpp:28:22) in function 'mnist_inference'... converting 4705 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 88.42 seconds. CPU system time: 0.31 seconds. Elapsed time: 89.24 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 104.39 seconds. CPU system time: 0.14 seconds. Elapsed time: 105.06 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mnist_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_inference_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
WARNING: [HLS 200-885] The II Violation in module 'mnist_inference_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule 'load' operation ('biases_load', fcnn.cpp:24) on array 'biases' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'biases'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 8, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.26 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.41 seconds; current allocated memory: 1.887 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_inference_Pipeline_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_783) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_782) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_781) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_780) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_779) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_778) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_777) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_776) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_775) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_774) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_773) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_772) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_771) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_770) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_769) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_768) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_767) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_766) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_765) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_764) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_763) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_762) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_761) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_760) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_759) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_758) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_757) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_756) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_755) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_754) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_753) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_752) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_751) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_750) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_749) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_748) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_747) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_746) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_745) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_744) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_743) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_742) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_741) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_740) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_739) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_738) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_737) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_736) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_735) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_734) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_733) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_732) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_731) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_730) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_729) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_728) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_727) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_726) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_725) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_724) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_723) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_722) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_721) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_720) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_719) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_718) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_717) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_716) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_715) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_714) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_713) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_712) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_711) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_710) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_709) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_708) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_707) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_706) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_705) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_704) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_703) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_702) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_701) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_700) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_699) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_698) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_697) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_696) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_695) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_694) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_693) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_692) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_691) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_690) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_689) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_688) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_687) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_686) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_685) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_684) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_683) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_682) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_681) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_680) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_679) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_678) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_677) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_676) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_675) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_674) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_673) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_672) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_671) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_670) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_669) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_668) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_667) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_666) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_665) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_664) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_663) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_662) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_661) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_660) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_659) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_658) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_657) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_656) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_655) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_654) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_653) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_652) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_651) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_650) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_649) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_648) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_647) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_646) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_645) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_644) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_643) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_642) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_641) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_640) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_639) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_638) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_637) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_636) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_635) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_634) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_633) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_632) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_631) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_630) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_629) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_628) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_627) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_626) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_625) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_624) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_623) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_622) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_621) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_620) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_619) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_618) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_617) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_616) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_615) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_614) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_613) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_612) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_611) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_610) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_609) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_608) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_607) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_606) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_605) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_604) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_603) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_602) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_601) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_600) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_599) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_598) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_597) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_595) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_594) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_593) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_592) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_591) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_590) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_589) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_588) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_587) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_586) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_585) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_584) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_583) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_582) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_581) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_580) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_579) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_578) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_577) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_576) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_575) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_574) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_573) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_572) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_571) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_570) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_569) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_568) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_567) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_566) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_565) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_564) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_563) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_562) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_561) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_560) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_559) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_558) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_557) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_556) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_555) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_554) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_553) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_552) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_551) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_550) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_549) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_548) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_547) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_546) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_545) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_544) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_543) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_542) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_541) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_540) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_539) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_538) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_537) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_535) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_534) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_533) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_532) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_531) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_530) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_529) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_528) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_527) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_526) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_525) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_524) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_523) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_522) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_521) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_520) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_519) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_518) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_517) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_516) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_514) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_513) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_512) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_511) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_510) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_509) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_508) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_507) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_506) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_505) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_504) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_503) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_502) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_501) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_500) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_499) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_498) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_497) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_496) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_495) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_494) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_493) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_492) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_491) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_490) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_489) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_488) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_487) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_485) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_484) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_483) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_482) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_481) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_480) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_479) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_478) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_477) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_476) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_475) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_474) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_473) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_472) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_471) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_470) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_469) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_468) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_467) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_466) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_465) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_464) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_463) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_462) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_461) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_460) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_459) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_458) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_457) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_456) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_455) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_454) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_453) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_452) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_451) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_450) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_449) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_448) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_447) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_446) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_445) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_444) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_443) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_442) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_441) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_440) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_439) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_438) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_437) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_436) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_435) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_434) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_433) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_432) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_431) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_430) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_429) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_428) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_427) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_426) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_425) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_424) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_423) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_422) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_421) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_420) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_419) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_418) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_417) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_416) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_415) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_414) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_413) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_412) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_411) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_410) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_409) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_408) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_407) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_405) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_404) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_403) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_402) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_401) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_400) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_399) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_398) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_397) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_396) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_395) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_394) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_392) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_391) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_390) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_389) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_388) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_387) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_386) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_385) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_384) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_383) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_382) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_381) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_379) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_375) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_373) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_371) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_369) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_367) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_365) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_363) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_361) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_359) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_357) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_355) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_319) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_265) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_259) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_258) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_253) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_249) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_244) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_238) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_234) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_226) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_225) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_200) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 793, loop 'VITIS_LOOP_28_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 366.29 seconds. CPU system time: 1.2 seconds. Elapsed time: 369.44 seconds; current allocated memory: 2.186 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 151.65 seconds. CPU system time: 0.59 seconds. Elapsed time: 153.02 seconds; current allocated memory: 2.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_inference_Pipeline_VITIS_LOOP_37_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_37_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 25.36 seconds. CPU system time: 0.39 seconds. Elapsed time: 25.88 seconds; current allocated memory: 2.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.9 seconds; current allocated memory: 2.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.89 seconds; current allocated memory: 2.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_inference_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mnist_inference_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_inference_Pipeline_VITIS_LOOP_22_1'.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_22_1_biases_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.28 seconds; current allocated memory: 2.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_inference_Pipeline_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_28_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mnist_inference_Pipeline_VITIS_LOOP_28_2' pipeline 'VITIS_LOOP_28_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'mnist_inference_Pipeline_VITIS_LOOP_28_2' is 5169821 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 784 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 784 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_inference_Pipeline_VITIS_LOOP_28_2'.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_0_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_1_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_2_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_3_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_4_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_5_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_6_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_7_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_8_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_9_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_10_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_11_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_12_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_13_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_14_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_15_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_16_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_17_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_18_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_19_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_20_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_21_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_22_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_23_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_24_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_25_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_26_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_27_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_28_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_29_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_30_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_31_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_32_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_33_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_34_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_35_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_36_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_37_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_38_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_39_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_40_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_41_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_42_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_43_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_44_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_45_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_46_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_47_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_48_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_49_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_50_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_51_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_52_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_53_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_54_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_55_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_56_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_57_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_58_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_59_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_60_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_61_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_62_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_63_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_64_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_65_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_66_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_67_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_68_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_69_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_70_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_71_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_72_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_73_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_74_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_75_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_76_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_77_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_78_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_79_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_80_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_81_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_82_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_83_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_84_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_85_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_86_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_87_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_88_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_89_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_90_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_91_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_92_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_93_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_94_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_95_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_96_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_97_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_98_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_99_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_100_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_101_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_102_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_103_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_104_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_105_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_106_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_107_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_108_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_109_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_110_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_111_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_112_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_113_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_114_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_115_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_116_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_117_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_118_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_119_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_120_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_121_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_122_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_123_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_124_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_125_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_126_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_127_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_128_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_129_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_130_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_131_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_132_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_133_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_134_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_135_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_136_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_137_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_138_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_139_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_140_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_141_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_142_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_143_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_144_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_145_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_146_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_147_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_148_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_149_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_150_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_151_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_152_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_153_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_154_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_155_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_156_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_157_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_158_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_159_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_160_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_161_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_162_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_163_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_164_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_165_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_166_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_167_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_168_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_169_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_170_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_171_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_172_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_173_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_174_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_175_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_176_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_177_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_178_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_179_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_180_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_181_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_182_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_183_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_184_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_185_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_186_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_187_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_188_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_189_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_190_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_191_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_192_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_193_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_194_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_195_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_196_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_197_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_198_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_199_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_200_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_201_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_202_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_203_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_204_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_205_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_206_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_207_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_208_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_209_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_210_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_211_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_212_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_213_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_214_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_215_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_216_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_217_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_218_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_219_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_220_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_221_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_222_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_223_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_224_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_225_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_226_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_227_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_228_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_229_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_230_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_231_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_232_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_233_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_234_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_235_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_236_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_237_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_238_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_239_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_240_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_241_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_242_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_243_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_244_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_245_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_246_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_247_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_248_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_249_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_250_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_251_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_252_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_253_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_254_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_255_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_256_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_257_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_258_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_259_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_260_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_261_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_262_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_263_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_264_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_265_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_266_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_267_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_268_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_269_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_270_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_271_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_272_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_273_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_274_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_275_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_276_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_277_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_278_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_279_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_280_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_281_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_282_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_283_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_284_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_285_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_286_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_287_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_288_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_289_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_290_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_291_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_292_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_293_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_294_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_295_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_296_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_297_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_298_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_299_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_300_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_301_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_302_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_303_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_304_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_305_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_306_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_307_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_308_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_309_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_310_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_311_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_312_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_313_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_314_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_315_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_316_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_317_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_318_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_319_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_320_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_321_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_322_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_323_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_324_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_325_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_326_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_327_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_328_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_329_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_330_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_331_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_332_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_333_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_334_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_335_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_336_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_337_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_338_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_339_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_340_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_341_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_342_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_343_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_344_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_345_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_346_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_347_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_348_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_349_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_350_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_351_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_352_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_353_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_354_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_355_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_356_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_357_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_358_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_359_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_360_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_361_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_362_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_363_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_364_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_365_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_366_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_367_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_368_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_369_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_370_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_371_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_372_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_373_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_374_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_375_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_376_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_377_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_378_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_379_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_380_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_381_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_382_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_383_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_384_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_385_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_386_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_387_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_388_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_389_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_390_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_391_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_392_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_393_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_394_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_395_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_396_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_397_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_398_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_399_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_400_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_401_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_402_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_403_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_404_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_405_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_406_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_407_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_408_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_409_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_410_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_411_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_412_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_413_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_414_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_415_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_416_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_417_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_418_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_419_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_420_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_421_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_422_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_423_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_424_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_425_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_426_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_427_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_428_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_429_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_430_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_431_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_432_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_433_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_434_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_435_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_436_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_437_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_438_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_439_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_440_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_441_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_442_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_443_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_444_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_445_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_446_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_447_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_448_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_449_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_450_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_451_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_452_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_453_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_454_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_455_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_456_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_457_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_458_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_459_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_460_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_461_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_462_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_463_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_464_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_465_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_466_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_467_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_468_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_469_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_470_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_471_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_472_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_473_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_474_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_475_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_476_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_477_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_478_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_479_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_480_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_481_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_482_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_483_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_484_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_485_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_486_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_487_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_488_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_489_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_490_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_491_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_492_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_493_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_494_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_495_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_496_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_497_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_498_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_499_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_500_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_501_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_502_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_503_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_504_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_505_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_506_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_507_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_508_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_509_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_510_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_511_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_512_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_513_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_514_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_515_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_516_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_517_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_518_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_519_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_520_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_521_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_522_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_523_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_524_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_525_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_526_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_527_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_528_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_529_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_530_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_531_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_532_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_533_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_534_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_535_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_536_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_537_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_538_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_539_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_540_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_541_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_542_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_543_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_544_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_545_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_546_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_547_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_548_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_549_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_550_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_551_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_552_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_553_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_554_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_555_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_556_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_557_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_558_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_559_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_560_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_561_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_562_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_563_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_564_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_565_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_566_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_567_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_568_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_569_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_570_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_571_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_572_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_573_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_574_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_575_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_576_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_577_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_578_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_579_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_580_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_581_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_582_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_583_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_584_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_585_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_586_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_587_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_588_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_589_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_590_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_591_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_592_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_593_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_594_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_595_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_596_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_597_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_598_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_599_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_600_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_601_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_602_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_603_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_604_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_605_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_606_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_607_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_608_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_609_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_610_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_611_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_612_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_613_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_614_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_615_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_616_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_617_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_618_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_619_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_620_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_621_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_622_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_623_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_624_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_625_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_626_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_627_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_628_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_629_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_630_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_631_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_632_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_633_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_634_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_635_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_636_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_637_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_638_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_639_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_640_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_641_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_642_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_643_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_644_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_645_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_646_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_647_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_648_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_649_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_650_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_651_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_652_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_653_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_654_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_655_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_656_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_657_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_658_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_659_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_660_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_661_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_662_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_663_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_664_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_665_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_666_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_667_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_668_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_669_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_670_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_671_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_672_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_673_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_674_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_675_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_676_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_677_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_678_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_679_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_680_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_681_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_682_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_683_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_684_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_685_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_686_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_687_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_688_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_689_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_690_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_691_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_692_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_693_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_694_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_695_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_696_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_697_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_698_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_699_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_700_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_701_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_702_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_703_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_704_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_705_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_706_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_707_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_708_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_709_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_710_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_711_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_712_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_713_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_714_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_715_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_716_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_717_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_718_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_719_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_720_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_721_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_722_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_723_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_724_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_725_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_726_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_727_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_728_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_729_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_730_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_731_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_732_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_733_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_734_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_735_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_736_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_737_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_738_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_739_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_740_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_741_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_742_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_743_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_744_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_745_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_746_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_747_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_748_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_749_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_750_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_751_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_752_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_753_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_754_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_755_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_756_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_757_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_758_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_759_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_760_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_761_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_762_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_763_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_764_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_765_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_766_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_767_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_768_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_769_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_770_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_771_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_772_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_773_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_774_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_775_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_776_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_777_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_778_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_779_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_780_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_781_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_782_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_28_2_p_ZL7weights_783_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 98.57 seconds. CPU system time: 2.95 seconds. Elapsed time: 102.15 seconds; current allocated memory: 3.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_inference_Pipeline_VITIS_LOOP_37_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mnist_inference_Pipeline_VITIS_LOOP_37_4' pipeline 'VITIS_LOOP_37_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_inference_Pipeline_VITIS_LOOP_37_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 271.91 seconds. CPU system time: 3.96 seconds. Elapsed time: 277.55 seconds; current allocated memory: 4.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mnist_inference' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_inference'.
INFO: [RTMG 210-278] Implementing memory 'mnist_inference_sum_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.35 seconds; current allocated memory: 4.243 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 64.98 seconds. CPU system time: 1.59 seconds. Elapsed time: 66.93 seconds; current allocated memory: 4.264 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 13.99 seconds. CPU system time: 0.11 seconds. Elapsed time: 14.18 seconds; current allocated memory: 4.323 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for mnist_inference.
INFO: [VLOG 209-307] Generating Verilog RTL for mnist_inference.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1310.75 seconds. CPU system time: 16.24 seconds. Elapsed time: 1339.03 seconds; current allocated memory: 2.875 GB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -rtl verilog -output fcnn_ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file fcnn_ip.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 93.83 seconds. CPU system time: 4.63 seconds. Elapsed time: 97.9 seconds; current allocated memory: 16.688 MB.
