Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jul 30 05:15:27 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file accQuant_timing_summary_routed.rpt -pb accQuant_timing_summary_routed.pb -rpx accQuant_timing_summary_routed.rpx -warn_on_violation
| Design       : accQuant
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 76 register/latch pins with no clock driven by root clock pin: clk_second/clock_out_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_third/clock_out_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: positionConv/counter_j/ok_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: positionImage/counter_j/ok_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 437 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.061        0.000                      0                 5022        0.053        0.000                      0                 5022        2.750        0.000                       0                  2654  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.061        0.000                      0                 4995        0.053        0.000                      0                 4995        2.750        0.000                       0                  2654  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.086        0.000                      0                   27        0.418        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 conv1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_reg_r3_384_447_7_7/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        2.930ns  (logic 0.837ns (28.562%)  route 2.093ns (71.438%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 9.407 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.738     9.407    conv1/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  conv1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.422     9.829 r  conv1/save_rstl_reg/Q
                         net (fo=2, routed)           0.297    10.126    pos_memory_conv/save_rstl_1
    SLICE_X36Y56         LUT5 (Prop_lut5_I4_O)        0.297    10.423 r  pos_memory_conv/mem_reg_r1_0_63_0_2_i_2__1/O
                         net (fo=14, routed)          0.707    11.130    pos_memory_conv/save_data_1/p_0_in
    SLICE_X35Y55         LUT5 (Prop_lut5_I4_O)        0.118    11.248 r  pos_memory_conv/mem_reg_r1_384_447_0_2_i_1/O
                         net (fo=48, routed)          1.089    12.337    save_data_1/mem_reg_r3_384_447_7_7/WE
    SLICE_X24Y47         RAMD64E                                      r  save_data_1/mem_reg_r3_384_447_7_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.499    12.891    save_data_1/mem_reg_r3_384_447_7_7/WCLK
    SLICE_X24Y47         RAMD64E                                      r  save_data_1/mem_reg_r3_384_447_7_7/DP/CLK
                         clock pessimism              0.277    13.168    
                         clock uncertainty           -0.035    13.133    
    SLICE_X24Y47         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    12.398    save_data_1/mem_reg_r3_384_447_7_7/DP
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -12.337    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 conv1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_reg_r3_384_447_7_7/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        2.930ns  (logic 0.837ns (28.562%)  route 2.093ns (71.438%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 9.407 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.738     9.407    conv1/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  conv1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.422     9.829 r  conv1/save_rstl_reg/Q
                         net (fo=2, routed)           0.297    10.126    pos_memory_conv/save_rstl_1
    SLICE_X36Y56         LUT5 (Prop_lut5_I4_O)        0.297    10.423 r  pos_memory_conv/mem_reg_r1_0_63_0_2_i_2__1/O
                         net (fo=14, routed)          0.707    11.130    pos_memory_conv/save_data_1/p_0_in
    SLICE_X35Y55         LUT5 (Prop_lut5_I4_O)        0.118    11.248 r  pos_memory_conv/mem_reg_r1_384_447_0_2_i_1/O
                         net (fo=48, routed)          1.089    12.337    save_data_1/mem_reg_r3_384_447_7_7/WE
    SLICE_X24Y47         RAMD64E                                      r  save_data_1/mem_reg_r3_384_447_7_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.499    12.891    save_data_1/mem_reg_r3_384_447_7_7/WCLK
    SLICE_X24Y47         RAMD64E                                      r  save_data_1/mem_reg_r3_384_447_7_7/SP/CLK
                         clock pessimism              0.277    13.168    
                         clock uncertainty           -0.035    13.133    
    SLICE_X24Y47         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    12.398    save_data_1/mem_reg_r3_384_447_7_7/SP
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -12.337    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 conv2/present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/rstl_mult_reg[6][0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.606ns (18.322%)  route 2.701ns (81.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 8.887 - 4.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.679     5.348    conv2/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  conv2/present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.456     5.804 f  conv2/present_state_reg[2]/Q
                         net (fo=9, routed)           1.005     6.809    conv2/present_state[2]
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.150     6.959 r  conv2/rstl_mult[1][16]_i_1__0/O
                         net (fo=144, routed)         1.697     8.655    conv2/rstl_mult[1][16]_i_1__0_n_0
    SLICE_X31Y17         FDRE                                         r  conv2/rstl_mult_reg[6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.494     8.886    conv2/clk_IBUF_BUFG
    SLICE_X31Y17         FDRE                                         r  conv2/rstl_mult_reg[6][0]/C  (IS_INVERTED)
                         clock pessimism              0.291     9.177    
                         clock uncertainty           -0.035     9.142    
    SLICE_X31Y17         FDRE (Setup_fdre_C_CE)      -0.404     8.738    conv2/rstl_mult_reg[6][0]
  -------------------------------------------------------------------
                         required time                          8.738    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 conv2/present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/rstl_mult_reg[6][5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.606ns (18.322%)  route 2.701ns (81.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 8.887 - 4.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.679     5.348    conv2/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  conv2/present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.456     5.804 f  conv2/present_state_reg[2]/Q
                         net (fo=9, routed)           1.005     6.809    conv2/present_state[2]
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.150     6.959 r  conv2/rstl_mult[1][16]_i_1__0/O
                         net (fo=144, routed)         1.697     8.655    conv2/rstl_mult[1][16]_i_1__0_n_0
    SLICE_X31Y17         FDRE                                         r  conv2/rstl_mult_reg[6][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.494     8.886    conv2/clk_IBUF_BUFG
    SLICE_X31Y17         FDRE                                         r  conv2/rstl_mult_reg[6][5]/C  (IS_INVERTED)
                         clock pessimism              0.291     9.177    
                         clock uncertainty           -0.035     9.142    
    SLICE_X31Y17         FDRE (Setup_fdre_C_CE)      -0.404     8.738    conv2/rstl_mult_reg[6][5]
  -------------------------------------------------------------------
                         required time                          8.738    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 conv2/present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/rstl_mult_reg[2][8]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.606ns (18.405%)  route 2.687ns (81.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 8.879 - 4.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.679     5.348    conv2/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  conv2/present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.456     5.804 f  conv2/present_state_reg[2]/Q
                         net (fo=9, routed)           1.005     6.809    conv2/present_state[2]
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.150     6.959 r  conv2/rstl_mult[1][16]_i_1__0/O
                         net (fo=144, routed)         1.682     8.640    conv2/rstl_mult[1][16]_i_1__0_n_0
    SLICE_X31Y23         FDRE                                         r  conv2/rstl_mult_reg[2][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.487     8.879    conv2/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  conv2/rstl_mult_reg[2][8]/C  (IS_INVERTED)
                         clock pessimism              0.291     9.170    
                         clock uncertainty           -0.035     9.135    
    SLICE_X31Y23         FDRE (Setup_fdre_C_CE)      -0.404     8.731    conv2/rstl_mult_reg[2][8]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 conv2/present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/rstl_mult_reg[3][4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.606ns (18.405%)  route 2.687ns (81.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 8.879 - 4.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.679     5.348    conv2/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  conv2/present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.456     5.804 f  conv2/present_state_reg[2]/Q
                         net (fo=9, routed)           1.005     6.809    conv2/present_state[2]
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.150     6.959 r  conv2/rstl_mult[1][16]_i_1__0/O
                         net (fo=144, routed)         1.682     8.640    conv2/rstl_mult[1][16]_i_1__0_n_0
    SLICE_X31Y23         FDRE                                         r  conv2/rstl_mult_reg[3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.487     8.879    conv2/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  conv2/rstl_mult_reg[3][4]/C  (IS_INVERTED)
                         clock pessimism              0.291     9.170    
                         clock uncertainty           -0.035     9.135    
    SLICE_X31Y23         FDRE (Setup_fdre_C_CE)      -0.404     8.731    conv2/rstl_mult_reg[3][4]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 conv2/present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/rstl_mult_reg[3][5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.606ns (18.405%)  route 2.687ns (81.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 8.879 - 4.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.679     5.348    conv2/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  conv2/present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.456     5.804 f  conv2/present_state_reg[2]/Q
                         net (fo=9, routed)           1.005     6.809    conv2/present_state[2]
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.150     6.959 r  conv2/rstl_mult[1][16]_i_1__0/O
                         net (fo=144, routed)         1.682     8.640    conv2/rstl_mult[1][16]_i_1__0_n_0
    SLICE_X31Y23         FDRE                                         r  conv2/rstl_mult_reg[3][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.487     8.879    conv2/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  conv2/rstl_mult_reg[3][5]/C  (IS_INVERTED)
                         clock pessimism              0.291     9.170    
                         clock uncertainty           -0.035     9.135    
    SLICE_X31Y23         FDRE (Setup_fdre_C_CE)      -0.404     8.731    conv2/rstl_mult_reg[3][5]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 conv2/present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/rstl_mult_reg[3][6]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.606ns (18.405%)  route 2.687ns (81.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 8.879 - 4.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.679     5.348    conv2/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  conv2/present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.456     5.804 f  conv2/present_state_reg[2]/Q
                         net (fo=9, routed)           1.005     6.809    conv2/present_state[2]
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.150     6.959 r  conv2/rstl_mult[1][16]_i_1__0/O
                         net (fo=144, routed)         1.682     8.640    conv2/rstl_mult[1][16]_i_1__0_n_0
    SLICE_X31Y23         FDRE                                         r  conv2/rstl_mult_reg[3][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.487     8.879    conv2/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  conv2/rstl_mult_reg[3][6]/C  (IS_INVERTED)
                         clock pessimism              0.291     9.170    
                         clock uncertainty           -0.035     9.135    
    SLICE_X31Y23         FDRE (Setup_fdre_C_CE)      -0.404     8.731    conv2/rstl_mult_reg[3][6]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 conv2/present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/rstl_mult_reg[1][4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.606ns (18.203%)  route 2.723ns (81.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 8.882 - 4.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.679     5.348    conv2/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  conv2/present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.456     5.804 f  conv2/present_state_reg[2]/Q
                         net (fo=9, routed)           1.005     6.809    conv2/present_state[2]
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.150     6.959 r  conv2/rstl_mult[1][16]_i_1__0/O
                         net (fo=144, routed)         1.718     8.677    conv2/rstl_mult[1][16]_i_1__0_n_0
    SLICE_X30Y21         FDRE                                         r  conv2/rstl_mult_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.490     8.882    conv2/clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  conv2/rstl_mult_reg[1][4]/C  (IS_INVERTED)
                         clock pessimism              0.291     9.173    
                         clock uncertainty           -0.035     9.138    
    SLICE_X30Y21         FDRE (Setup_fdre_C_CE)      -0.366     8.772    conv2/rstl_mult_reg[1][4]
  -------------------------------------------------------------------
                         required time                          8.772    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 conv2/present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/rstl_mult_reg[1][5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.606ns (18.203%)  route 2.723ns (81.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 8.882 - 4.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.679     5.348    conv2/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  conv2/present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.456     5.804 f  conv2/present_state_reg[2]/Q
                         net (fo=9, routed)           1.005     6.809    conv2/present_state[2]
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.150     6.959 r  conv2/rstl_mult[1][16]_i_1__0/O
                         net (fo=144, routed)         1.718     8.677    conv2/rstl_mult[1][16]_i_1__0_n_0
    SLICE_X30Y21         FDRE                                         r  conv2/rstl_mult_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.490     8.882    conv2/clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  conv2/rstl_mult_reg[1][5]/C  (IS_INVERTED)
                         clock pessimism              0.291     9.173    
                         clock uncertainty           -0.035     9.138    
    SLICE_X30Y21         FDRE (Setup_fdre_C_CE)      -0.366     8.772    conv2/rstl_mult_reg[1][5]
  -------------------------------------------------------------------
                         required time                          8.772    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  0.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 conv2/quant/result2_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/quant/res1_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.399ns  (logic 0.146ns (36.625%)  route 0.253ns (63.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 5.986 - 4.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 5.466 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.554     5.466    conv2/quant/clk_IBUF_BUFG
    SLICE_X23Y30         FDRE                                         r  conv2/quant/result2_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.146     5.612 r  conv2/quant/result2_reg[8]/Q
                         net (fo=1, routed)           0.253     5.865    conv2/quant/result2_reg_n_0_[8]
    SLICE_X21Y35         FDRE                                         r  conv2/quant/res1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.827     5.986    conv2/quant/clk_IBUF_BUFG
    SLICE_X21Y35         FDRE                                         r  conv2/quant/res1_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.252     5.735    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.077     5.812    conv2/quant/res1_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.812    
                         arrival time                           5.865    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 conv2/activation/aux_num4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_2/mem_reg_r1_448_511_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.128ns (29.617%)  route 0.304ns (70.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.565     1.477    conv2/activation/clk_IBUF_BUFG
    SLICE_X17Y44         FDRE                                         r  conv2/activation/aux_num4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  conv2/activation/aux_num4_reg[7]/Q
                         net (fo=88, routed)          0.304     1.909    save_data_2/mem_reg_r1_448_511_7_7/D
    SLICE_X12Y51         RAMD64E                                      r  save_data_2/mem_reg_r1_448_511_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.832     1.991    save_data_2/mem_reg_r1_448_511_7_7/WCLK
    SLICE_X12Y51         RAMD64E                                      r  save_data_2/mem_reg_r1_448_511_7_7/SP/CLK
                         clock pessimism             -0.247     1.745    
    SLICE_X12Y51         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.093     1.838    save_data_2/mem_reg_r1_448_511_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 conv2/activation/aux_num4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_2/mem_reg_r1_256_319_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.128ns (29.227%)  route 0.310ns (70.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.565     1.477    conv2/activation/clk_IBUF_BUFG
    SLICE_X17Y44         FDRE                                         r  conv2/activation/aux_num4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  conv2/activation/aux_num4_reg[1]/Q
                         net (fo=44, routed)          0.310     1.915    save_data_2/mem_reg_r1_256_319_0_2/DIB
    SLICE_X16Y50         RAMD64E                                      r  save_data_2/mem_reg_r1_256_319_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.829     1.988    save_data_2/mem_reg_r1_256_319_0_2/WCLK
    SLICE_X16Y50         RAMD64E                                      r  save_data_2/mem_reg_r1_256_319_0_2/RAMB/CLK
                         clock pessimism             -0.247     1.742    
    SLICE_X16Y50         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     1.834    save_data_2/mem_reg_r1_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 conv2/quant/result2_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/quant/res1_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.422ns  (logic 0.146ns (34.571%)  route 0.276ns (65.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 5.986 - 4.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 5.468 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.556     5.468    conv2/quant/clk_IBUF_BUFG
    SLICE_X23Y32         FDRE                                         r  conv2/quant/result2_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.146     5.614 r  conv2/quant/result2_reg[16]/Q
                         net (fo=2, routed)           0.276     5.891    conv2/quant/result2_reg_n_0_[16]
    SLICE_X21Y35         FDRE                                         r  conv2/quant/res1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.827     5.986    conv2/quant/clk_IBUF_BUFG
    SLICE_X21Y35         FDRE                                         r  conv2/quant/res1_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.252     5.735    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.073     5.808    conv2/quant/res1_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.808    
                         arrival time                           5.891    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 conv2/activation/aux_num4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_2/mem_reg_r1_0_63_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.128ns (27.313%)  route 0.341ns (72.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.565     1.477    conv2/activation/clk_IBUF_BUFG
    SLICE_X17Y44         FDRE                                         r  conv2/activation/aux_num4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  conv2/activation/aux_num4_reg[7]/Q
                         net (fo=88, routed)          0.341     1.946    save_data_2/mem_reg_r1_0_63_7_7/D
    SLICE_X10Y54         RAMD64E                                      r  save_data_2/mem_reg_r1_0_63_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.831     1.990    save_data_2/mem_reg_r1_0_63_7_7/WCLK
    SLICE_X10Y54         RAMD64E                                      r  save_data_2/mem_reg_r1_0_63_7_7/SP/CLK
                         clock pessimism             -0.247     1.744    
    SLICE_X10Y54         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.093     1.837    save_data_2/mem_reg_r1_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 clk_second/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_second/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.349%)  route 0.287ns (60.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.562     1.474    clk_second/clk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  clk_second/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  clk_second/counter_reg[1]/Q
                         net (fo=3, routed)           0.287     1.902    clk_second/counter_reg[1]
    SLICE_X22Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.947 r  clk_second/clock_out_i_1/O
                         net (fo=1, routed)           0.000     1.947    clk_second/p_0_in
    SLICE_X22Y45         FDRE                                         r  clk_second/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.830     1.989    clk_second/clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  clk_second/clock_out_reg/C
                         clock pessimism             -0.252     1.738    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.091     1.829    clk_second/clock_out_reg
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 conv1/activation/FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/aux_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.142%)  route 0.302ns (61.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.562     1.474    conv1/activation/clk_IBUF_BUFG
    SLICE_X23Y46         FDPE                                         r  conv1/activation/FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  conv1/activation/FSM_onehot_present_state_reg[0]/Q
                         net (fo=13, routed)          0.302     1.917    conv1/activation/Q[0]
    SLICE_X23Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.962 r  conv1/activation/aux_ok_i_1/O
                         net (fo=1, routed)           0.000     1.962    conv1/activation/aux_ok_i_1_n_0
    SLICE_X23Y51         FDRE                                         r  conv1/activation/aux_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.826     1.985    conv1/activation/clk_IBUF_BUFG
    SLICE_X23Y51         FDRE                                         r  conv1/activation/aux_ok_reg/C
                         clock pessimism             -0.247     1.739    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.091     1.830    conv1/activation/aux_ok_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 conv1/activation/aux_num_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/aux_num2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.247ns (50.452%)  route 0.243ns (49.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.563     1.475    conv1/activation/clk_IBUF_BUFG
    SLICE_X20Y49         FDSE                                         r  conv1/activation/aux_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDSE (Prop_fdse_C_Q)         0.148     1.623 r  conv1/activation/aux_num_reg[5]/Q
                         net (fo=3, routed)           0.243     1.866    conv1/activation/aux_num[5]
    SLICE_X22Y47         LUT6 (Prop_lut6_I0_O)        0.099     1.965 r  conv1/activation/aux_num2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.965    conv1/activation/p_0_in__0[5]
    SLICE_X22Y47         FDRE                                         r  conv1/activation/aux_num2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.831     1.990    conv1/activation/clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  conv1/activation/aux_num2_reg[5]/C
                         clock pessimism             -0.252     1.739    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.092     1.831    conv1/activation/aux_num2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 conv2/quant/result2_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/quant/result3_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.524ns  (logic 0.191ns (36.469%)  route 0.333ns (63.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 5.984 - 4.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 5.468 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.556     5.468    conv2/quant/clk_IBUF_BUFG
    SLICE_X23Y32         FDRE                                         r  conv2/quant/result2_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.146     5.614 r  conv2/quant/result2_reg[16]/Q
                         net (fo=2, routed)           0.333     5.947    conv2/quant/result2_reg_n_0_[16]
    SLICE_X20Y33         LUT6 (Prop_lut6_I0_O)        0.045     5.992 r  conv2/quant/result3[8]_i_1__0/O
                         net (fo=1, routed)           0.000     5.992    conv2/quant/result3[8]_i_1__0_n_0
    SLICE_X20Y33         FDRE                                         r  conv2/quant/result3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.825     5.984    conv2/quant/clk_IBUF_BUFG
    SLICE_X20Y33         FDRE                                         r  conv2/quant/result3_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.252     5.733    
    SLICE_X20Y33         FDRE (Hold_fdre_C_D)         0.124     5.857    conv2/quant/result3_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.857    
                         arrival time                           5.992    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 conv1/activation/aux_num_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/aux_num2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.209ns (40.556%)  route 0.306ns (59.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.563     1.475    conv1/activation/clk_IBUF_BUFG
    SLICE_X20Y49         FDSE                                         r  conv1/activation/aux_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDSE (Prop_fdse_C_Q)         0.164     1.639 r  conv1/activation/aux_num_reg[1]/Q
                         net (fo=8, routed)           0.306     1.946    conv1/activation/aux_num[1]
    SLICE_X22Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.991 r  conv1/activation/aux_num2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.991    conv1/activation/p_0_in__0[4]
    SLICE_X22Y47         FDRE                                         r  conv1/activation/aux_num2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.831     1.990    conv1/activation/clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  conv1/activation/aux_num2_reg[4]/C
                         clock pessimism             -0.252     1.739    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.107     1.846    conv1/activation/aux_num2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y25     conv3/quant/result1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y11     conv2/quant/result1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y18     conv3/quant/result1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y27     conv1/quant/result1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y13     conv2/quant/result1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y25     conv1/quant/result1_reg__0/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X22Y45    clk_second/clock_out_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X21Y43    clk_second/counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X21Y45    clk_second/counter_reg[10]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y78    save_data_3/mem_reg_r4_128_191_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y78    save_data_3/mem_reg_r4_128_191_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y78    save_data_3/mem_reg_r4_128_191_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y78    save_data_3/mem_reg_r4_128_191_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y73    save_data_3/mem_reg_r4_128_191_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y73    save_data_3/mem_reg_r4_128_191_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y73    save_data_3/mem_reg_r4_128_191_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y73    save_data_3/mem_reg_r4_128_191_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y81    save_data_3/mem_reg_r4_192_255_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y81    save_data_3/mem_reg_r4_192_255_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y46    save_data_1/mem_reg_r4_384_447_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y46    save_data_1/mem_reg_r4_384_447_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y46    save_data_1/mem_reg_r4_384_447_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y46    save_data_1/mem_reg_r4_384_447_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y46    save_data_1/mem_reg_r4_384_447_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y46    save_data_1/mem_reg_r4_384_447_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y46    save_data_1/mem_reg_r4_384_447_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X28Y46    save_data_1/mem_reg_r4_384_447_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X24Y59    save_data_1/mem_reg_r4_384_447_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X24Y59    save_data_1/mem_reg_r4_384_447_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.086ns  (required time - arrival time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.317ns  (logic 0.459ns (34.859%)  route 0.858ns (65.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 9.325 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.656     9.325    conv1/clk_IBUF_BUFG
    SLICE_X25Y51         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_fdre_C_Q)         0.459     9.784 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.858    10.642    conv1/activation/AR[0]
    SLICE_X23Y48         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.499    12.891    conv1/activation/clk_IBUF_BUFG
    SLICE_X23Y48         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[1]/C
                         clock pessimism              0.277    13.168    
                         clock uncertainty           -0.035    13.133    
    SLICE_X23Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.728    conv1/activation/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  2.086    

Slack (MET) :             2.086ns  (required time - arrival time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.317ns  (logic 0.459ns (34.859%)  route 0.858ns (65.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 9.325 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.656     9.325    conv1/clk_IBUF_BUFG
    SLICE_X25Y51         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_fdre_C_Q)         0.459     9.784 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.858    10.642    conv1/activation/AR[0]
    SLICE_X23Y48         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.499    12.891    conv1/activation/clk_IBUF_BUFG
    SLICE_X23Y48         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[3]/C
                         clock pessimism              0.277    13.168    
                         clock uncertainty           -0.035    13.133    
    SLICE_X23Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.728    conv1/activation/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  2.086    

Slack (MET) :             2.086ns  (required time - arrival time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.317ns  (logic 0.459ns (34.859%)  route 0.858ns (65.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 9.325 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.656     9.325    conv1/clk_IBUF_BUFG
    SLICE_X25Y51         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_fdre_C_Q)         0.459     9.784 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.858    10.642    conv1/activation/AR[0]
    SLICE_X23Y48         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.499    12.891    conv1/activation/clk_IBUF_BUFG
    SLICE_X23Y48         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[4]/C
                         clock pessimism              0.277    13.168    
                         clock uncertainty           -0.035    13.133    
    SLICE_X23Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.728    conv1/activation/FSM_onehot_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  2.086    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 conv2/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/activation/FSM_onehot_present_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.159ns  (logic 0.459ns (39.592%)  route 0.700ns (60.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns = ( 9.348 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.679     9.348    conv2/clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  conv2/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.459     9.807 f  conv2/rst_relu_reg/Q
                         net (fo=6, routed)           0.700    10.507    conv2/activation/AR[0]
    SLICE_X17Y42         FDCE                                         f  conv2/activation/FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.502    12.894    conv2/activation/clk_IBUF_BUFG
    SLICE_X17Y42         FDCE                                         r  conv2/activation/FSM_onehot_present_state_reg[1]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.250    
    SLICE_X17Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.845    conv2/activation/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 conv2/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/activation/FSM_onehot_present_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.159ns  (logic 0.459ns (39.592%)  route 0.700ns (60.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns = ( 9.348 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.679     9.348    conv2/clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  conv2/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.459     9.807 f  conv2/rst_relu_reg/Q
                         net (fo=6, routed)           0.700    10.507    conv2/activation/AR[0]
    SLICE_X17Y42         FDCE                                         f  conv2/activation/FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.502    12.894    conv2/activation/clk_IBUF_BUFG
    SLICE_X17Y42         FDCE                                         r  conv2/activation/FSM_onehot_present_state_reg[2]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.250    
    SLICE_X17Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.845    conv2/activation/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 conv2/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/activation/FSM_onehot_present_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.159ns  (logic 0.459ns (39.592%)  route 0.700ns (60.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns = ( 9.348 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.679     9.348    conv2/clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  conv2/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.459     9.807 f  conv2/rst_relu_reg/Q
                         net (fo=6, routed)           0.700    10.507    conv2/activation/AR[0]
    SLICE_X17Y42         FDCE                                         f  conv2/activation/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.502    12.894    conv2/activation/clk_IBUF_BUFG
    SLICE_X17Y42         FDCE                                         r  conv2/activation/FSM_onehot_present_state_reg[3]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.250    
    SLICE_X17Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.845    conv2/activation/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/FSM_onehot_present_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.037ns  (logic 0.459ns (44.243%)  route 0.578ns (55.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 9.325 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.656     9.325    conv1/clk_IBUF_BUFG
    SLICE_X25Y51         FDRE                                         r  conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_fdre_C_Q)         0.459     9.784 f  conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.578    10.362    conv1/activation/AR[0]
    SLICE_X23Y46         FDCE                                         f  conv1/activation/FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.498    12.890    conv1/activation/clk_IBUF_BUFG
    SLICE_X23Y46         FDCE                                         r  conv1/activation/FSM_onehot_present_state_reg[2]/C
                         clock pessimism              0.277    13.167    
                         clock uncertainty           -0.035    13.132    
    SLICE_X23Y46         FDCE (Recov_fdce_C_CLR)     -0.405    12.727    conv1/activation/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 conv2/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/activation/FSM_onehot_present_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.153ns  (logic 0.459ns (39.825%)  route 0.694ns (60.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns = ( 9.348 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.679     9.348    conv2/clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  conv2/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.459     9.807 f  conv2/rst_relu_reg/Q
                         net (fo=6, routed)           0.694    10.500    conv2/activation/AR[0]
    SLICE_X15Y44         FDCE                                         f  conv2/activation/FSM_onehot_present_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.504    12.896    conv2/activation/clk_IBUF_BUFG
    SLICE_X15Y44         FDCE                                         r  conv2/activation/FSM_onehot_present_state_reg[4]/C
                         clock pessimism              0.426    13.323    
                         clock uncertainty           -0.035    13.287    
    SLICE_X15Y44         FDCE (Recov_fdce_C_CLR)     -0.405    12.882    conv2/activation/FSM_onehot_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 conv2/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/activation/FSM_onehot_present_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.159ns  (logic 0.459ns (39.592%)  route 0.700ns (60.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns = ( 9.348 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.679     9.348    conv2/clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  conv2/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.459     9.807 f  conv2/rst_relu_reg/Q
                         net (fo=6, routed)           0.700    10.507    conv2/activation/AR[0]
    SLICE_X17Y42         FDPE                                         f  conv2/activation/FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.502    12.894    conv2/activation/clk_IBUF_BUFG
    SLICE_X17Y42         FDPE                                         r  conv2/activation/FSM_onehot_present_state_reg[0]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.250    
    SLICE_X17Y42         FDPE (Recov_fdpe_C_PRE)     -0.359    12.891    conv2/activation/FSM_onehot_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 conv3/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv3/activation/FSM_onehot_present_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.115ns  (logic 0.459ns (41.178%)  route 0.656ns (58.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.347ns = ( 9.347 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.678     9.347    conv3/clk_IBUF_BUFG
    SLICE_X19Y48         FDRE                                         r  conv3/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.459     9.806 f  conv3/rst_relu_reg/Q
                         net (fo=6, routed)           0.656    10.461    conv3/activation/AR[0]
    SLICE_X15Y46         FDCE                                         f  conv3/activation/FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        1.504    12.896    conv3/activation/clk_IBUF_BUFG
    SLICE_X15Y46         FDCE                                         r  conv3/activation/FSM_onehot_present_state_reg[1]/C
                         clock pessimism              0.391    13.288    
                         clock uncertainty           -0.035    13.252    
    SLICE_X15Y46         FDCE (Recov_fdce_C_CLR)     -0.405    12.847    conv3/activation/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                  2.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 conv2/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/quant/present_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.603ns  (logic 0.146ns (24.215%)  route 0.457ns (75.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 5.987 - 4.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 5.470 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.558     5.470    conv2/clk_IBUF_BUFG
    SLICE_X18Y57         FDRE                                         r  conv2/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y57         FDRE (Prop_fdre_C_Q)         0.146     5.616 f  conv2/rst_quant_reg/Q
                         net (fo=5, routed)           0.457     6.073    conv2/quant/AR[0]
    SLICE_X18Y35         FDCE                                         f  conv2/quant/present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.828     5.987    conv2/quant/clk_IBUF_BUFG
    SLICE_X18Y35         FDCE                                         r  conv2/quant/present_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.247     5.741    
    SLICE_X18Y35         FDCE (Remov_fdce_C_CLR)     -0.085     5.656    conv2/quant/present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.656    
                         arrival time                           6.073    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 conv2/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/quant/present_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.603ns  (logic 0.146ns (24.215%)  route 0.457ns (75.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 5.987 - 4.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 5.470 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.558     5.470    conv2/clk_IBUF_BUFG
    SLICE_X18Y57         FDRE                                         r  conv2/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y57         FDRE (Prop_fdre_C_Q)         0.146     5.616 f  conv2/rst_quant_reg/Q
                         net (fo=5, routed)           0.457     6.073    conv2/quant/AR[0]
    SLICE_X18Y35         FDCE                                         f  conv2/quant/present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.828     5.987    conv2/quant/clk_IBUF_BUFG
    SLICE_X18Y35         FDCE                                         r  conv2/quant/present_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.247     5.741    
    SLICE_X18Y35         FDCE (Remov_fdce_C_CLR)     -0.085     5.656    conv2/quant/present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.656    
                         arrival time                           6.073    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 conv2/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/quant/present_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.603ns  (logic 0.146ns (24.215%)  route 0.457ns (75.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 5.987 - 4.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 5.470 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.558     5.470    conv2/clk_IBUF_BUFG
    SLICE_X18Y57         FDRE                                         r  conv2/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y57         FDRE (Prop_fdre_C_Q)         0.146     5.616 f  conv2/rst_quant_reg/Q
                         net (fo=5, routed)           0.457     6.073    conv2/quant/AR[0]
    SLICE_X18Y35         FDCE                                         f  conv2/quant/present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.828     5.987    conv2/quant/clk_IBUF_BUFG
    SLICE_X18Y35         FDCE                                         r  conv2/quant/present_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.247     5.741    
    SLICE_X18Y35         FDCE (Remov_fdce_C_CLR)     -0.085     5.656    conv2/quant/present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.656    
                         arrival time                           6.073    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 conv2/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/quant/present_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.603ns  (logic 0.146ns (24.215%)  route 0.457ns (75.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 5.987 - 4.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 5.470 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.558     5.470    conv2/clk_IBUF_BUFG
    SLICE_X18Y57         FDRE                                         r  conv2/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y57         FDRE (Prop_fdre_C_Q)         0.146     5.616 f  conv2/rst_quant_reg/Q
                         net (fo=5, routed)           0.457     6.073    conv2/quant/AR[0]
    SLICE_X18Y35         FDCE                                         f  conv2/quant/present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.828     5.987    conv2/quant/clk_IBUF_BUFG
    SLICE_X18Y35         FDCE                                         r  conv2/quant/present_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.247     5.741    
    SLICE_X18Y35         FDCE (Remov_fdce_C_CLR)     -0.085     5.656    conv2/quant/present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.656    
                         arrival time                           6.073    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.791ns  (logic 0.146ns (18.464%)  route 0.645ns (81.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 5.986 - 4.000 ) 
    Source Clock Delay      (SCD):    1.498ns = ( 5.498 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.586     5.498    conv1/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.146     5.644 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.645     6.289    conv1/quant/AR[0]
    SLICE_X21Y53         FDCE                                         f  conv1/quant/present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.827     5.986    conv1/quant/clk_IBUF_BUFG
    SLICE_X21Y53         FDCE                                         r  conv1/quant/present_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.252     5.735    
    SLICE_X21Y53         FDCE (Remov_fdce_C_CLR)     -0.085     5.650    conv1/quant/present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.650    
                         arrival time                           6.289    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.791ns  (logic 0.146ns (18.464%)  route 0.645ns (81.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 5.986 - 4.000 ) 
    Source Clock Delay      (SCD):    1.498ns = ( 5.498 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.586     5.498    conv1/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.146     5.644 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.645     6.289    conv1/quant/AR[0]
    SLICE_X21Y53         FDCE                                         f  conv1/quant/present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.827     5.986    conv1/quant/clk_IBUF_BUFG
    SLICE_X21Y53         FDCE                                         r  conv1/quant/present_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.252     5.735    
    SLICE_X21Y53         FDCE (Remov_fdce_C_CLR)     -0.085     5.650    conv1/quant/present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.650    
                         arrival time                           6.289    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.791ns  (logic 0.146ns (18.464%)  route 0.645ns (81.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 5.986 - 4.000 ) 
    Source Clock Delay      (SCD):    1.498ns = ( 5.498 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.586     5.498    conv1/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.146     5.644 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.645     6.289    conv1/quant/AR[0]
    SLICE_X21Y53         FDCE                                         f  conv1/quant/present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.827     5.986    conv1/quant/clk_IBUF_BUFG
    SLICE_X21Y53         FDCE                                         r  conv1/quant/present_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.252     5.735    
    SLICE_X21Y53         FDCE (Remov_fdce_C_CLR)     -0.085     5.650    conv1/quant/present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.650    
                         arrival time                           6.289    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.791ns  (logic 0.146ns (18.464%)  route 0.645ns (81.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 5.986 - 4.000 ) 
    Source Clock Delay      (SCD):    1.498ns = ( 5.498 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.586     5.498    conv1/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.146     5.644 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.645     6.289    conv1/quant/AR[0]
    SLICE_X21Y53         FDCE                                         f  conv1/quant/present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.827     5.986    conv1/quant/clk_IBUF_BUFG
    SLICE_X21Y53         FDCE                                         r  conv1/quant/present_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.252     5.735    
    SLICE_X21Y53         FDCE (Remov_fdce_C_CLR)     -0.085     5.650    conv1/quant/present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.650    
                         arrival time                           6.289    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 conv3/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv3/quant/present_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.866ns  (logic 0.146ns (16.864%)  route 0.720ns (83.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 5.996 - 4.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 5.468 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.556     5.468    conv3/clk_IBUF_BUFG
    SLICE_X26Y62         FDRE                                         r  conv3/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDRE (Prop_fdre_C_Q)         0.146     5.614 f  conv3/rst_quant_reg/Q
                         net (fo=5, routed)           0.720     6.334    conv3/quant/AR[0]
    SLICE_X13Y48         FDCE                                         f  conv3/quant/present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.837     5.996    conv3/quant/clk_IBUF_BUFG
    SLICE_X13Y48         FDCE                                         r  conv3/quant/present_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.247     5.750    
    SLICE_X13Y48         FDCE (Remov_fdce_C_CLR)     -0.085     5.665    conv3/quant/present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.665    
                         arrival time                           6.334    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 conv3/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv3/quant/present_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.866ns  (logic 0.146ns (16.864%)  route 0.720ns (83.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 5.996 - 4.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 5.468 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.556     5.468    conv3/clk_IBUF_BUFG
    SLICE_X26Y62         FDRE                                         r  conv3/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDRE (Prop_fdre_C_Q)         0.146     5.614 f  conv3/rst_quant_reg/Q
                         net (fo=5, routed)           0.720     6.334    conv3/quant/AR[0]
    SLICE_X13Y48         FDCE                                         f  conv3/quant/present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=2662, routed)        0.837     5.996    conv3/quant/clk_IBUF_BUFG
    SLICE_X13Y48         FDCE                                         r  conv3/quant/present_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.247     5.750    
    SLICE_X13Y48         FDCE (Remov_fdce_C_CLR)     -0.085     5.665    conv3/quant/present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.665    
                         arrival time                           6.334    
  -------------------------------------------------------------------
                         slack                                  0.669    





