

================================================================
== Vitis HLS Report for 'store_block_C_proc36_Pipeline_store_block_C'
================================================================
* Date:           Mon Sep  4 09:32:45 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  13.291 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      141|      141|  1.874 us|  1.874 us|  141|  141|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- store_block_C  |      139|      139|        73|          6|          1|    12|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 73


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 1
  Pipeline-0 : II = 6, D = 73, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 76 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_8 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty"   --->   Operation 77 'read' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln42_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln42"   --->   Operation 78 'read' 'zext_ln42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln42_cast = zext i6 %zext_ln42_read"   --->   Operation 79 'zext' 'zext_ln42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_025, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_126, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_227, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_328, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_429, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_530, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_631, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_732, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_833, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_934, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_1035, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_1136, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 92 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond54.i.i.i"   --->   Operation 93 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%j_2 = load i4 %j" [gemm_systolic_array.cpp:39]   --->   Operation 94 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.30ns)   --->   "%icmp_ln39 = icmp_eq  i4 %j_2, i4 12" [gemm_systolic_array.cpp:39]   --->   Operation 95 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (1.73ns)   --->   "%add_ln39 = add i4 %j_2, i4 1" [gemm_systolic_array.cpp:39]   --->   Operation 96 'add' 'add_ln39' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc74.i.i.i, void %store_block_C_proc36.exit.exitStub" [gemm_systolic_array.cpp:39]   --->   Operation 97 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %j_2" [gemm_systolic_array.cpp:39]   --->   Operation 98 'zext' 'zext_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.63ns)   --->   "%empty_1436 = add i11 %tmp_8, i11 %zext_ln39" [gemm_systolic_array.cpp:39]   --->   Operation 99 'add' 'empty_1436' <Predicate = (!icmp_ln39)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln145 = sext i11 %empty_1436" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 100 'sext' 'sext_ln145' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 101 [68/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 101 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln39 = store i4 %add_ln39, i4 %j" [gemm_systolic_array.cpp:39]   --->   Operation 102 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.58>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.cond54.i.i.i" [gemm_systolic_array.cpp:39]   --->   Operation 103 'br' 'br_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.27>
ST_2 : Operation 104 [67/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 104 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.27>
ST_3 : Operation 105 [66/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 105 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.27>
ST_4 : Operation 106 [65/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 106 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.27>
ST_5 : Operation 107 [64/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 107 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.27>
ST_6 : Operation 108 [63/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 108 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.27>
ST_7 : Operation 109 [62/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 109 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.27>
ST_8 : Operation 110 [61/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 110 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.27>
ST_9 : Operation 111 [60/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 111 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.27>
ST_10 : Operation 112 [59/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 112 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.27>
ST_11 : Operation 113 [58/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 113 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.27>
ST_12 : Operation 114 [57/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 114 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.27>
ST_13 : Operation 115 [56/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 115 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.27>
ST_14 : Operation 116 [55/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 116 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.27>
ST_15 : Operation 117 [54/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 117 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.27>
ST_16 : Operation 118 [53/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 118 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.27>
ST_17 : Operation 119 [52/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 119 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.27>
ST_18 : Operation 120 [51/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 120 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.27>
ST_19 : Operation 121 [50/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 121 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.27>
ST_20 : Operation 122 [49/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 122 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.27>
ST_21 : Operation 123 [48/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 123 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.27>
ST_22 : Operation 124 [47/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 124 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.27>
ST_23 : Operation 125 [46/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 125 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.27>
ST_24 : Operation 126 [45/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 126 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.27>
ST_25 : Operation 127 [44/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 127 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.27>
ST_26 : Operation 128 [43/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 128 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.27>
ST_27 : Operation 129 [42/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 129 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.27>
ST_28 : Operation 130 [41/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 130 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.27>
ST_29 : Operation 131 [40/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 131 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.27>
ST_30 : Operation 132 [39/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 132 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.27>
ST_31 : Operation 133 [38/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 133 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.27>
ST_32 : Operation 134 [37/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 134 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.27>
ST_33 : Operation 135 [36/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 135 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.27>
ST_34 : Operation 136 [35/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 136 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.27>
ST_35 : Operation 137 [34/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 137 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.27>
ST_36 : Operation 138 [33/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 138 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.27>
ST_37 : Operation 139 [32/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 139 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.27>
ST_38 : Operation 140 [31/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 140 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.27>
ST_39 : Operation 141 [30/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 141 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.27>
ST_40 : Operation 142 [29/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 142 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.27>
ST_41 : Operation 143 [28/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 143 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.27>
ST_42 : Operation 144 [27/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 144 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.27>
ST_43 : Operation 145 [26/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 145 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.27>
ST_44 : Operation 146 [25/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 146 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.27>
ST_45 : Operation 147 [24/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 147 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.27>
ST_46 : Operation 148 [23/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 148 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.27>
ST_47 : Operation 149 [22/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 149 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.27>
ST_48 : Operation 150 [21/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 150 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.27>
ST_49 : Operation 151 [20/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 151 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.27>
ST_50 : Operation 152 [19/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 152 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.27>
ST_51 : Operation 153 [18/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 153 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.27>
ST_52 : Operation 154 [17/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 154 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.27>
ST_53 : Operation 155 [16/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 155 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.27>
ST_54 : Operation 156 [15/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 156 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.27>
ST_55 : Operation 157 [14/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 157 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.27>
ST_56 : Operation 158 [13/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 158 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.27>
ST_57 : Operation 159 [12/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 159 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.27>
ST_58 : Operation 160 [11/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 160 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.27>
ST_59 : Operation 161 [10/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 161 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.27>
ST_60 : Operation 162 [9/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 162 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.27>
ST_61 : Operation 163 [8/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 163 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.27>
ST_62 : Operation 164 [7/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 164 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.27>
ST_63 : Operation 165 [6/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 165 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.27>
ST_64 : Operation 166 [5/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 166 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.27>
ST_65 : Operation 167 [4/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 167 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.27>
ST_66 : Operation 168 [3/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 168 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.27>
ST_67 : Operation 169 [2/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 169 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.23>
ST_68 : Operation 170 [1/1] (0.00ns)   --->   "%C_0_11_addr = getelementptr i32 %C_0_11, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 170 'getelementptr' 'C_0_11_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 171 [1/1] (0.00ns)   --->   "%C_0_10_addr = getelementptr i32 %C_0_10, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 171 'getelementptr' 'C_0_10_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 172 [1/1] (0.00ns)   --->   "%C_0_9_addr = getelementptr i32 %C_0_9, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 172 'getelementptr' 'C_0_9_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 173 [1/1] (0.00ns)   --->   "%C_0_8_addr = getelementptr i32 %C_0_8, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 173 'getelementptr' 'C_0_8_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 174 [1/1] (0.00ns)   --->   "%C_0_7_addr = getelementptr i32 %C_0_7, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 174 'getelementptr' 'C_0_7_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 175 [1/1] (0.00ns)   --->   "%C_0_6_addr = getelementptr i32 %C_0_6, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 175 'getelementptr' 'C_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 176 [1/1] (0.00ns)   --->   "%C_0_5_addr = getelementptr i32 %C_0_5, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 176 'getelementptr' 'C_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 177 [1/1] (0.00ns)   --->   "%C_0_4_addr = getelementptr i32 %C_0_4, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 177 'getelementptr' 'C_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 178 [1/1] (0.00ns)   --->   "%C_0_3_addr = getelementptr i32 %C_0_3, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 178 'getelementptr' 'C_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 179 [1/1] (0.00ns)   --->   "%C_0_2_addr = getelementptr i32 %C_0_2, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 179 'getelementptr' 'C_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 180 [1/1] (0.00ns)   --->   "%C_0_1_addr = getelementptr i32 %C_0_1, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 180 'getelementptr' 'C_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 181 [1/1] (0.00ns)   --->   "%C_11_11_addr = getelementptr i32 %C_11_11, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 181 'getelementptr' 'C_11_11_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 182 [1/1] (0.00ns)   --->   "%C_11_10_addr = getelementptr i32 %C_11_10, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 182 'getelementptr' 'C_11_10_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 183 [1/1] (0.00ns)   --->   "%C_11_9_addr = getelementptr i32 %C_11_9, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 183 'getelementptr' 'C_11_9_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 184 [1/1] (0.00ns)   --->   "%C_11_8_addr = getelementptr i32 %C_11_8, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 184 'getelementptr' 'C_11_8_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 185 [1/1] (0.00ns)   --->   "%C_11_7_addr = getelementptr i32 %C_11_7, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 185 'getelementptr' 'C_11_7_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 186 [1/1] (0.00ns)   --->   "%C_11_6_addr = getelementptr i32 %C_11_6, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 186 'getelementptr' 'C_11_6_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 187 [1/1] (0.00ns)   --->   "%C_11_5_addr = getelementptr i32 %C_11_5, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 187 'getelementptr' 'C_11_5_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 188 [1/1] (0.00ns)   --->   "%C_11_4_addr = getelementptr i32 %C_11_4, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 188 'getelementptr' 'C_11_4_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 189 [1/1] (0.00ns)   --->   "%C_11_3_addr = getelementptr i32 %C_11_3, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 189 'getelementptr' 'C_11_3_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 190 [1/1] (0.00ns)   --->   "%C_11_2_addr = getelementptr i32 %C_11_2, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 190 'getelementptr' 'C_11_2_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 191 [1/1] (0.00ns)   --->   "%C_11_1_addr = getelementptr i32 %C_11_1, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 191 'getelementptr' 'C_11_1_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 192 [1/1] (0.00ns)   --->   "%C_11_0_addr = getelementptr i32 %C_11_0, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 192 'getelementptr' 'C_11_0_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 193 [1/1] (0.00ns)   --->   "%C_10_11_addr = getelementptr i32 %C_10_11, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 193 'getelementptr' 'C_10_11_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 194 [1/1] (0.00ns)   --->   "%C_10_10_addr = getelementptr i32 %C_10_10, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 194 'getelementptr' 'C_10_10_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 195 [1/1] (0.00ns)   --->   "%C_10_9_addr = getelementptr i32 %C_10_9, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 195 'getelementptr' 'C_10_9_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 196 [1/1] (0.00ns)   --->   "%C_10_8_addr = getelementptr i32 %C_10_8, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 196 'getelementptr' 'C_10_8_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 197 [1/1] (0.00ns)   --->   "%C_10_7_addr = getelementptr i32 %C_10_7, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 197 'getelementptr' 'C_10_7_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 198 [1/1] (0.00ns)   --->   "%C_10_6_addr = getelementptr i32 %C_10_6, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 198 'getelementptr' 'C_10_6_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 199 [1/1] (0.00ns)   --->   "%C_10_5_addr = getelementptr i32 %C_10_5, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 199 'getelementptr' 'C_10_5_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 200 [1/1] (0.00ns)   --->   "%C_10_4_addr = getelementptr i32 %C_10_4, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 200 'getelementptr' 'C_10_4_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 201 [1/1] (0.00ns)   --->   "%C_10_3_addr = getelementptr i32 %C_10_3, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 201 'getelementptr' 'C_10_3_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 202 [1/1] (0.00ns)   --->   "%C_10_2_addr = getelementptr i32 %C_10_2, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 202 'getelementptr' 'C_10_2_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 203 [1/1] (0.00ns)   --->   "%C_10_1_addr = getelementptr i32 %C_10_1, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 203 'getelementptr' 'C_10_1_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 204 [1/1] (0.00ns)   --->   "%C_10_0_addr = getelementptr i32 %C_10_0, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 204 'getelementptr' 'C_10_0_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 205 [1/1] (0.00ns)   --->   "%C_9_11_addr = getelementptr i32 %C_9_11, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 205 'getelementptr' 'C_9_11_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 206 [1/1] (0.00ns)   --->   "%C_9_10_addr = getelementptr i32 %C_9_10, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 206 'getelementptr' 'C_9_10_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 207 [1/1] (0.00ns)   --->   "%C_9_9_addr = getelementptr i32 %C_9_9, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 207 'getelementptr' 'C_9_9_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 208 [1/1] (0.00ns)   --->   "%C_9_8_addr = getelementptr i32 %C_9_8, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 208 'getelementptr' 'C_9_8_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 209 [1/1] (0.00ns)   --->   "%C_9_7_addr = getelementptr i32 %C_9_7, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 209 'getelementptr' 'C_9_7_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 210 [1/1] (0.00ns)   --->   "%C_9_6_addr = getelementptr i32 %C_9_6, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 210 'getelementptr' 'C_9_6_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 211 [1/1] (0.00ns)   --->   "%C_9_5_addr = getelementptr i32 %C_9_5, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 211 'getelementptr' 'C_9_5_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 212 [1/1] (0.00ns)   --->   "%C_9_4_addr = getelementptr i32 %C_9_4, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 212 'getelementptr' 'C_9_4_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 213 [1/1] (0.00ns)   --->   "%C_9_3_addr = getelementptr i32 %C_9_3, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 213 'getelementptr' 'C_9_3_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 214 [1/1] (0.00ns)   --->   "%C_9_2_addr = getelementptr i32 %C_9_2, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 214 'getelementptr' 'C_9_2_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 215 [1/1] (0.00ns)   --->   "%C_9_1_addr = getelementptr i32 %C_9_1, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 215 'getelementptr' 'C_9_1_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 216 [1/1] (0.00ns)   --->   "%C_9_0_addr = getelementptr i32 %C_9_0, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 216 'getelementptr' 'C_9_0_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 217 [1/1] (0.00ns)   --->   "%C_8_11_addr = getelementptr i32 %C_8_11, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 217 'getelementptr' 'C_8_11_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 218 [1/1] (0.00ns)   --->   "%C_8_10_addr = getelementptr i32 %C_8_10, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 218 'getelementptr' 'C_8_10_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 219 [1/1] (0.00ns)   --->   "%C_8_9_addr = getelementptr i32 %C_8_9, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 219 'getelementptr' 'C_8_9_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 220 [1/1] (0.00ns)   --->   "%C_8_8_addr = getelementptr i32 %C_8_8, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 220 'getelementptr' 'C_8_8_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 221 [1/1] (0.00ns)   --->   "%C_8_7_addr = getelementptr i32 %C_8_7, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 221 'getelementptr' 'C_8_7_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 222 [1/1] (0.00ns)   --->   "%C_8_6_addr = getelementptr i32 %C_8_6, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 222 'getelementptr' 'C_8_6_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 223 [1/1] (0.00ns)   --->   "%C_8_5_addr = getelementptr i32 %C_8_5, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 223 'getelementptr' 'C_8_5_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 224 [1/1] (0.00ns)   --->   "%C_8_4_addr = getelementptr i32 %C_8_4, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 224 'getelementptr' 'C_8_4_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 225 [1/1] (0.00ns)   --->   "%C_8_3_addr = getelementptr i32 %C_8_3, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 225 'getelementptr' 'C_8_3_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 226 [1/1] (0.00ns)   --->   "%C_8_2_addr = getelementptr i32 %C_8_2, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 226 'getelementptr' 'C_8_2_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 227 [1/1] (0.00ns)   --->   "%C_8_1_addr = getelementptr i32 %C_8_1, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 227 'getelementptr' 'C_8_1_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 228 [1/1] (0.00ns)   --->   "%C_8_0_addr = getelementptr i32 %C_8_0, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 228 'getelementptr' 'C_8_0_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 229 [1/1] (0.00ns)   --->   "%C_7_11_addr = getelementptr i32 %C_7_11, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 229 'getelementptr' 'C_7_11_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 230 [1/1] (0.00ns)   --->   "%C_7_10_addr = getelementptr i32 %C_7_10, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 230 'getelementptr' 'C_7_10_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 231 [1/1] (0.00ns)   --->   "%C_7_9_addr = getelementptr i32 %C_7_9, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 231 'getelementptr' 'C_7_9_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 232 [1/1] (0.00ns)   --->   "%C_7_8_addr = getelementptr i32 %C_7_8, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 232 'getelementptr' 'C_7_8_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 233 [1/1] (0.00ns)   --->   "%C_7_7_addr = getelementptr i32 %C_7_7, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 233 'getelementptr' 'C_7_7_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 234 [1/1] (0.00ns)   --->   "%C_7_6_addr = getelementptr i32 %C_7_6, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 234 'getelementptr' 'C_7_6_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 235 [1/1] (0.00ns)   --->   "%C_7_5_addr = getelementptr i32 %C_7_5, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 235 'getelementptr' 'C_7_5_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 236 [1/1] (0.00ns)   --->   "%C_7_4_addr = getelementptr i32 %C_7_4, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 236 'getelementptr' 'C_7_4_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 237 [1/1] (0.00ns)   --->   "%C_7_3_addr = getelementptr i32 %C_7_3, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 237 'getelementptr' 'C_7_3_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 238 [1/1] (0.00ns)   --->   "%C_7_2_addr = getelementptr i32 %C_7_2, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 238 'getelementptr' 'C_7_2_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 239 [1/1] (0.00ns)   --->   "%C_7_1_addr = getelementptr i32 %C_7_1, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 239 'getelementptr' 'C_7_1_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 240 [1/1] (0.00ns)   --->   "%C_7_0_addr = getelementptr i32 %C_7_0, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 240 'getelementptr' 'C_7_0_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 241 [1/1] (0.00ns)   --->   "%C_6_11_addr = getelementptr i32 %C_6_11, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 241 'getelementptr' 'C_6_11_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 242 [1/1] (0.00ns)   --->   "%C_6_10_addr = getelementptr i32 %C_6_10, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 242 'getelementptr' 'C_6_10_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 243 [1/1] (0.00ns)   --->   "%C_6_9_addr = getelementptr i32 %C_6_9, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 243 'getelementptr' 'C_6_9_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 244 [1/1] (0.00ns)   --->   "%C_6_8_addr = getelementptr i32 %C_6_8, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 244 'getelementptr' 'C_6_8_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 245 [1/1] (0.00ns)   --->   "%C_6_7_addr = getelementptr i32 %C_6_7, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 245 'getelementptr' 'C_6_7_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 246 [1/1] (0.00ns)   --->   "%C_6_6_addr = getelementptr i32 %C_6_6, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 246 'getelementptr' 'C_6_6_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 247 [1/1] (0.00ns)   --->   "%C_6_5_addr = getelementptr i32 %C_6_5, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 247 'getelementptr' 'C_6_5_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 248 [1/1] (0.00ns)   --->   "%C_6_4_addr = getelementptr i32 %C_6_4, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 248 'getelementptr' 'C_6_4_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 249 [1/1] (0.00ns)   --->   "%C_6_3_addr = getelementptr i32 %C_6_3, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 249 'getelementptr' 'C_6_3_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 250 [1/1] (0.00ns)   --->   "%C_6_2_addr = getelementptr i32 %C_6_2, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 250 'getelementptr' 'C_6_2_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 251 [1/1] (0.00ns)   --->   "%C_6_1_addr = getelementptr i32 %C_6_1, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 251 'getelementptr' 'C_6_1_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 252 [1/1] (0.00ns)   --->   "%C_6_0_addr = getelementptr i32 %C_6_0, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 252 'getelementptr' 'C_6_0_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 253 [1/1] (0.00ns)   --->   "%C_5_11_addr = getelementptr i32 %C_5_11, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 253 'getelementptr' 'C_5_11_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 254 [1/1] (0.00ns)   --->   "%C_5_10_addr = getelementptr i32 %C_5_10, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 254 'getelementptr' 'C_5_10_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 255 [1/1] (0.00ns)   --->   "%C_5_9_addr = getelementptr i32 %C_5_9, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 255 'getelementptr' 'C_5_9_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 256 [1/1] (0.00ns)   --->   "%C_5_8_addr = getelementptr i32 %C_5_8, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 256 'getelementptr' 'C_5_8_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 257 [1/1] (0.00ns)   --->   "%C_5_7_addr = getelementptr i32 %C_5_7, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 257 'getelementptr' 'C_5_7_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 258 [1/1] (0.00ns)   --->   "%C_5_6_addr = getelementptr i32 %C_5_6, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 258 'getelementptr' 'C_5_6_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 259 [1/1] (0.00ns)   --->   "%C_5_5_addr = getelementptr i32 %C_5_5, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 259 'getelementptr' 'C_5_5_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 260 [1/1] (0.00ns)   --->   "%C_5_4_addr = getelementptr i32 %C_5_4, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 260 'getelementptr' 'C_5_4_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 261 [1/1] (0.00ns)   --->   "%C_5_3_addr = getelementptr i32 %C_5_3, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 261 'getelementptr' 'C_5_3_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 262 [1/1] (0.00ns)   --->   "%C_5_2_addr = getelementptr i32 %C_5_2, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 262 'getelementptr' 'C_5_2_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 263 [1/1] (0.00ns)   --->   "%C_5_1_addr = getelementptr i32 %C_5_1, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 263 'getelementptr' 'C_5_1_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 264 [1/1] (0.00ns)   --->   "%C_5_0_addr = getelementptr i32 %C_5_0, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 264 'getelementptr' 'C_5_0_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 265 [1/1] (0.00ns)   --->   "%C_4_11_addr = getelementptr i32 %C_4_11, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 265 'getelementptr' 'C_4_11_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 266 [1/1] (0.00ns)   --->   "%C_4_10_addr = getelementptr i32 %C_4_10, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 266 'getelementptr' 'C_4_10_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 267 [1/1] (0.00ns)   --->   "%C_4_9_addr = getelementptr i32 %C_4_9, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 267 'getelementptr' 'C_4_9_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 268 [1/1] (0.00ns)   --->   "%C_4_8_addr = getelementptr i32 %C_4_8, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 268 'getelementptr' 'C_4_8_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 269 [1/1] (0.00ns)   --->   "%C_4_7_addr = getelementptr i32 %C_4_7, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 269 'getelementptr' 'C_4_7_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 270 [1/1] (0.00ns)   --->   "%C_4_6_addr = getelementptr i32 %C_4_6, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 270 'getelementptr' 'C_4_6_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 271 [1/1] (0.00ns)   --->   "%C_4_5_addr = getelementptr i32 %C_4_5, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 271 'getelementptr' 'C_4_5_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 272 [1/1] (0.00ns)   --->   "%C_4_4_addr = getelementptr i32 %C_4_4, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 272 'getelementptr' 'C_4_4_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 273 [1/1] (0.00ns)   --->   "%C_4_3_addr = getelementptr i32 %C_4_3, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 273 'getelementptr' 'C_4_3_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 274 [1/1] (0.00ns)   --->   "%C_4_2_addr = getelementptr i32 %C_4_2, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 274 'getelementptr' 'C_4_2_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 275 [1/1] (0.00ns)   --->   "%C_4_1_addr = getelementptr i32 %C_4_1, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 275 'getelementptr' 'C_4_1_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 276 [1/1] (0.00ns)   --->   "%C_4_0_addr = getelementptr i32 %C_4_0, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 276 'getelementptr' 'C_4_0_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 277 [1/1] (0.00ns)   --->   "%C_3_11_addr = getelementptr i32 %C_3_11, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 277 'getelementptr' 'C_3_11_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 278 [1/1] (0.00ns)   --->   "%C_3_10_addr = getelementptr i32 %C_3_10, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 278 'getelementptr' 'C_3_10_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 279 [1/1] (0.00ns)   --->   "%C_3_9_addr = getelementptr i32 %C_3_9, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 279 'getelementptr' 'C_3_9_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 280 [1/1] (0.00ns)   --->   "%C_3_8_addr = getelementptr i32 %C_3_8, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 280 'getelementptr' 'C_3_8_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 281 [1/1] (0.00ns)   --->   "%C_3_7_addr = getelementptr i32 %C_3_7, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 281 'getelementptr' 'C_3_7_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 282 [1/1] (0.00ns)   --->   "%C_3_6_addr = getelementptr i32 %C_3_6, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 282 'getelementptr' 'C_3_6_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 283 [1/1] (0.00ns)   --->   "%C_3_5_addr = getelementptr i32 %C_3_5, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 283 'getelementptr' 'C_3_5_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 284 [1/1] (0.00ns)   --->   "%C_3_4_addr = getelementptr i32 %C_3_4, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 284 'getelementptr' 'C_3_4_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 285 [1/1] (0.00ns)   --->   "%C_3_3_addr = getelementptr i32 %C_3_3, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 285 'getelementptr' 'C_3_3_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 286 [1/1] (0.00ns)   --->   "%C_3_2_addr = getelementptr i32 %C_3_2, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 286 'getelementptr' 'C_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 287 [1/1] (0.00ns)   --->   "%C_3_1_addr = getelementptr i32 %C_3_1, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 287 'getelementptr' 'C_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 288 [1/1] (0.00ns)   --->   "%C_3_0_addr = getelementptr i32 %C_3_0, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 288 'getelementptr' 'C_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 289 [1/1] (0.00ns)   --->   "%C_2_11_addr = getelementptr i32 %C_2_11, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 289 'getelementptr' 'C_2_11_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 290 [1/1] (0.00ns)   --->   "%C_2_10_addr = getelementptr i32 %C_2_10, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 290 'getelementptr' 'C_2_10_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 291 [1/1] (0.00ns)   --->   "%C_2_9_addr = getelementptr i32 %C_2_9, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 291 'getelementptr' 'C_2_9_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 292 [1/1] (0.00ns)   --->   "%C_2_8_addr = getelementptr i32 %C_2_8, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 292 'getelementptr' 'C_2_8_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 293 [1/1] (0.00ns)   --->   "%C_2_7_addr = getelementptr i32 %C_2_7, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 293 'getelementptr' 'C_2_7_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 294 [1/1] (0.00ns)   --->   "%C_2_6_addr = getelementptr i32 %C_2_6, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 294 'getelementptr' 'C_2_6_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 295 [1/1] (0.00ns)   --->   "%C_2_5_addr = getelementptr i32 %C_2_5, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 295 'getelementptr' 'C_2_5_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 296 [1/1] (0.00ns)   --->   "%C_2_4_addr = getelementptr i32 %C_2_4, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 296 'getelementptr' 'C_2_4_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 297 [1/1] (0.00ns)   --->   "%C_2_3_addr = getelementptr i32 %C_2_3, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 297 'getelementptr' 'C_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 298 [1/1] (0.00ns)   --->   "%C_2_2_addr = getelementptr i32 %C_2_2, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 298 'getelementptr' 'C_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 299 [1/1] (0.00ns)   --->   "%C_2_1_addr = getelementptr i32 %C_2_1, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 299 'getelementptr' 'C_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 300 [1/1] (0.00ns)   --->   "%C_2_0_addr = getelementptr i32 %C_2_0, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 300 'getelementptr' 'C_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 301 [1/1] (0.00ns)   --->   "%C_1_11_addr = getelementptr i32 %C_1_11, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 301 'getelementptr' 'C_1_11_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 302 [1/1] (0.00ns)   --->   "%C_1_10_addr = getelementptr i32 %C_1_10, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 302 'getelementptr' 'C_1_10_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 303 [1/1] (0.00ns)   --->   "%C_1_9_addr = getelementptr i32 %C_1_9, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 303 'getelementptr' 'C_1_9_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 304 [1/1] (0.00ns)   --->   "%C_1_8_addr = getelementptr i32 %C_1_8, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 304 'getelementptr' 'C_1_8_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 305 [1/1] (0.00ns)   --->   "%C_1_7_addr = getelementptr i32 %C_1_7, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 305 'getelementptr' 'C_1_7_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 306 [1/1] (0.00ns)   --->   "%C_1_6_addr = getelementptr i32 %C_1_6, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 306 'getelementptr' 'C_1_6_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 307 [1/1] (0.00ns)   --->   "%C_1_5_addr = getelementptr i32 %C_1_5, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 307 'getelementptr' 'C_1_5_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 308 [1/1] (0.00ns)   --->   "%C_1_4_addr = getelementptr i32 %C_1_4, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 308 'getelementptr' 'C_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 309 [1/1] (0.00ns)   --->   "%C_1_3_addr = getelementptr i32 %C_1_3, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 309 'getelementptr' 'C_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 310 [1/1] (0.00ns)   --->   "%C_1_2_addr = getelementptr i32 %C_1_2, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 310 'getelementptr' 'C_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 311 [1/1] (0.00ns)   --->   "%C_1_1_addr = getelementptr i32 %C_1_1, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 311 'getelementptr' 'C_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 312 [1/1] (0.00ns)   --->   "%C_1_0_addr = getelementptr i32 %C_1_0, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 312 'getelementptr' 'C_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 313 [1/1] (0.00ns)   --->   "%C_0_0_addr = getelementptr i32 %C_0_0, i64 0, i64 %zext_ln42_cast" [gemm_systolic_array.cpp:42]   --->   Operation 313 'getelementptr' 'C_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 314 [1/1] (0.00ns)   --->   "%empty_1435 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 314 'speclooptripcount' 'empty_1435' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 315 [1/1] (3.63ns)   --->   "%block_C_drainer_025_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_025" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 315 'read' 'block_C_drainer_025_read' <Predicate = (!icmp_ln39)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_68 : Operation 316 [1/68] (5.27ns)   --->   "%urem_ln42 = urem i64 %sext_ln145, i64 12" [gemm_systolic_array.cpp:42]   --->   Operation 316 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 317 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_68 : Operation 318 [2/2] (3.25ns)   --->   "%C_0_0_load = load i6 %C_0_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 318 'load' 'C_0_0_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 319 [2/2] (3.25ns)   --->   "%C_0_1_load = load i6 %C_0_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 319 'load' 'C_0_1_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 320 [2/2] (3.25ns)   --->   "%C_0_2_load = load i6 %C_0_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 320 'load' 'C_0_2_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 321 [2/2] (3.25ns)   --->   "%C_0_3_load = load i6 %C_0_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 321 'load' 'C_0_3_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 322 [2/2] (3.25ns)   --->   "%C_0_4_load = load i6 %C_0_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 322 'load' 'C_0_4_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 323 [2/2] (3.25ns)   --->   "%C_0_5_load = load i6 %C_0_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 323 'load' 'C_0_5_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 324 [2/2] (3.25ns)   --->   "%C_0_6_load = load i6 %C_0_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 324 'load' 'C_0_6_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 325 [2/2] (3.25ns)   --->   "%C_0_7_load = load i6 %C_0_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 325 'load' 'C_0_7_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 326 [2/2] (3.25ns)   --->   "%C_0_8_load = load i6 %C_0_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 326 'load' 'C_0_8_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 327 [2/2] (3.25ns)   --->   "%C_0_9_load = load i6 %C_0_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 327 'load' 'C_0_9_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 328 [2/2] (3.25ns)   --->   "%C_0_10_load = load i6 %C_0_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 328 'load' 'C_0_10_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 329 [2/2] (3.25ns)   --->   "%C_0_11_load = load i6 %C_0_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 329 'load' 'C_0_11_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 330 [1/1] (0.95ns)   --->   "%switch_ln42 = switch i4 %trunc_ln42, void %arrayidx721.1124.case.11.i.i.i, i4 0, void %arrayidx721.1124.case.0.i.i.i, i4 1, void %arrayidx721.1124.case.1.i.i.i, i4 2, void %arrayidx721.1124.case.2.i.i.i, i4 3, void %arrayidx721.1124.case.3.i.i.i, i4 4, void %arrayidx721.1124.case.4.i.i.i, i4 5, void %arrayidx721.1124.case.5.i.i.i, i4 6, void %arrayidx721.1124.case.6.i.i.i, i4 7, void %arrayidx721.1124.case.7.i.i.i, i4 8, void %arrayidx721.1124.case.8.i.i.i, i4 9, void %arrayidx721.1124.case.9.i.i.i, i4 10, void %arrayidx721.1124.case.10.i.i.i" [gemm_systolic_array.cpp:42]   --->   Operation 330 'switch' 'switch_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.95>
ST_68 : Operation 331 [2/2] (3.25ns)   --->   "%C_1_0_load_11 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 331 'load' 'C_1_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 332 [2/2] (3.25ns)   --->   "%C_1_1_load_11 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 332 'load' 'C_1_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 333 [2/2] (3.25ns)   --->   "%C_1_2_load_11 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 333 'load' 'C_1_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 334 [2/2] (3.25ns)   --->   "%C_1_3_load_11 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 334 'load' 'C_1_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 335 [2/2] (3.25ns)   --->   "%C_1_4_load_11 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 335 'load' 'C_1_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 336 [2/2] (3.25ns)   --->   "%C_1_5_load_11 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 336 'load' 'C_1_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 337 [2/2] (3.25ns)   --->   "%C_1_6_load_11 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 337 'load' 'C_1_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 338 [2/2] (3.25ns)   --->   "%C_1_7_load_11 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 338 'load' 'C_1_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 339 [2/2] (3.25ns)   --->   "%C_1_8_load_11 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 339 'load' 'C_1_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 340 [2/2] (3.25ns)   --->   "%C_1_9_load_11 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 340 'load' 'C_1_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 341 [2/2] (3.25ns)   --->   "%C_1_10_load_11 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 341 'load' 'C_1_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 342 [2/2] (3.25ns)   --->   "%C_1_11_load_11 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 342 'load' 'C_1_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 343 [2/2] (3.25ns)   --->   "%C_2_0_load_11 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 343 'load' 'C_2_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 344 [2/2] (3.25ns)   --->   "%C_2_1_load_11 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 344 'load' 'C_2_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 345 [2/2] (3.25ns)   --->   "%C_2_2_load_11 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 345 'load' 'C_2_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 346 [2/2] (3.25ns)   --->   "%C_2_3_load_11 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 346 'load' 'C_2_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 347 [2/2] (3.25ns)   --->   "%C_2_4_load_11 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 347 'load' 'C_2_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 348 [2/2] (3.25ns)   --->   "%C_2_5_load_11 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 348 'load' 'C_2_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 349 [2/2] (3.25ns)   --->   "%C_2_6_load_11 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 349 'load' 'C_2_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 350 [2/2] (3.25ns)   --->   "%C_2_7_load_11 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 350 'load' 'C_2_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 351 [2/2] (3.25ns)   --->   "%C_2_8_load_11 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 351 'load' 'C_2_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 352 [2/2] (3.25ns)   --->   "%C_2_9_load_11 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 352 'load' 'C_2_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 353 [2/2] (3.25ns)   --->   "%C_2_10_load_11 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 353 'load' 'C_2_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 354 [2/2] (3.25ns)   --->   "%C_2_11_load_11 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 354 'load' 'C_2_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 355 [2/2] (3.25ns)   --->   "%C_3_0_load_11 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 355 'load' 'C_3_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 356 [2/2] (3.25ns)   --->   "%C_3_1_load_11 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 356 'load' 'C_3_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 357 [2/2] (3.25ns)   --->   "%C_3_2_load_11 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 357 'load' 'C_3_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 358 [2/2] (3.25ns)   --->   "%C_3_3_load_11 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 358 'load' 'C_3_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 359 [2/2] (3.25ns)   --->   "%C_3_4_load_11 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 359 'load' 'C_3_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 360 [2/2] (3.25ns)   --->   "%C_3_5_load_11 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 360 'load' 'C_3_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 361 [2/2] (3.25ns)   --->   "%C_3_6_load_11 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 361 'load' 'C_3_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 362 [2/2] (3.25ns)   --->   "%C_3_7_load_11 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 362 'load' 'C_3_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 363 [2/2] (3.25ns)   --->   "%C_3_8_load_11 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 363 'load' 'C_3_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 364 [2/2] (3.25ns)   --->   "%C_3_9_load_11 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 364 'load' 'C_3_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 365 [2/2] (3.25ns)   --->   "%C_3_10_load_11 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 365 'load' 'C_3_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 366 [2/2] (3.25ns)   --->   "%C_3_11_load_11 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 366 'load' 'C_3_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 367 [2/2] (3.25ns)   --->   "%C_4_0_load_11 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 367 'load' 'C_4_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 368 [2/2] (3.25ns)   --->   "%C_4_1_load_11 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 368 'load' 'C_4_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 369 [2/2] (3.25ns)   --->   "%C_4_2_load_11 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 369 'load' 'C_4_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 370 [2/2] (3.25ns)   --->   "%C_4_3_load_11 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 370 'load' 'C_4_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 371 [2/2] (3.25ns)   --->   "%C_4_4_load_11 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 371 'load' 'C_4_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 372 [2/2] (3.25ns)   --->   "%C_4_5_load_11 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 372 'load' 'C_4_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 373 [2/2] (3.25ns)   --->   "%C_4_6_load_11 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 373 'load' 'C_4_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 374 [2/2] (3.25ns)   --->   "%C_4_7_load_11 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 374 'load' 'C_4_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 375 [2/2] (3.25ns)   --->   "%C_4_8_load_11 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 375 'load' 'C_4_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 376 [2/2] (3.25ns)   --->   "%C_4_9_load_11 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 376 'load' 'C_4_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 377 [2/2] (3.25ns)   --->   "%C_4_10_load_11 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 377 'load' 'C_4_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 378 [2/2] (3.25ns)   --->   "%C_4_11_load_11 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 378 'load' 'C_4_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 379 [2/2] (3.25ns)   --->   "%C_5_0_load_11 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 379 'load' 'C_5_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 380 [2/2] (3.25ns)   --->   "%C_5_1_load_11 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 380 'load' 'C_5_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 381 [2/2] (3.25ns)   --->   "%C_5_2_load_11 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 381 'load' 'C_5_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 382 [2/2] (3.25ns)   --->   "%C_5_3_load_11 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 382 'load' 'C_5_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 383 [2/2] (3.25ns)   --->   "%C_5_4_load_11 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 383 'load' 'C_5_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 384 [2/2] (3.25ns)   --->   "%C_5_5_load_11 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 384 'load' 'C_5_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 385 [2/2] (3.25ns)   --->   "%C_5_6_load_11 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 385 'load' 'C_5_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 386 [2/2] (3.25ns)   --->   "%C_5_7_load_11 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 386 'load' 'C_5_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 387 [2/2] (3.25ns)   --->   "%C_5_8_load_11 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 387 'load' 'C_5_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 388 [2/2] (3.25ns)   --->   "%C_5_9_load_11 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 388 'load' 'C_5_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 389 [2/2] (3.25ns)   --->   "%C_5_10_load_11 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 389 'load' 'C_5_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 390 [2/2] (3.25ns)   --->   "%C_5_11_load_11 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 390 'load' 'C_5_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 391 [2/2] (3.25ns)   --->   "%C_6_0_load_11 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 391 'load' 'C_6_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 392 [2/2] (3.25ns)   --->   "%C_6_1_load_11 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 392 'load' 'C_6_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 393 [2/2] (3.25ns)   --->   "%C_6_2_load_11 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 393 'load' 'C_6_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 394 [2/2] (3.25ns)   --->   "%C_6_3_load_11 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 394 'load' 'C_6_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 395 [2/2] (3.25ns)   --->   "%C_6_4_load_11 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 395 'load' 'C_6_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 396 [2/2] (3.25ns)   --->   "%C_6_5_load_11 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 396 'load' 'C_6_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 397 [2/2] (3.25ns)   --->   "%C_6_6_load_11 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 397 'load' 'C_6_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 398 [2/2] (3.25ns)   --->   "%C_6_7_load_11 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 398 'load' 'C_6_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 399 [2/2] (3.25ns)   --->   "%C_6_8_load_11 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 399 'load' 'C_6_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 400 [2/2] (3.25ns)   --->   "%C_6_9_load_11 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 400 'load' 'C_6_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 401 [2/2] (3.25ns)   --->   "%C_6_10_load_11 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 401 'load' 'C_6_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 402 [2/2] (3.25ns)   --->   "%C_6_11_load_11 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 402 'load' 'C_6_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 403 [2/2] (3.25ns)   --->   "%C_7_0_load_11 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 403 'load' 'C_7_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 404 [2/2] (3.25ns)   --->   "%C_7_1_load_11 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 404 'load' 'C_7_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 405 [2/2] (3.25ns)   --->   "%C_7_2_load_11 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 405 'load' 'C_7_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 406 [2/2] (3.25ns)   --->   "%C_7_3_load_11 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 406 'load' 'C_7_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 407 [2/2] (3.25ns)   --->   "%C_7_4_load_11 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 407 'load' 'C_7_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 408 [2/2] (3.25ns)   --->   "%C_7_5_load_11 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 408 'load' 'C_7_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 409 [2/2] (3.25ns)   --->   "%C_7_6_load_11 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 409 'load' 'C_7_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 410 [2/2] (3.25ns)   --->   "%C_7_7_load_11 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 410 'load' 'C_7_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 411 [2/2] (3.25ns)   --->   "%C_7_8_load_11 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 411 'load' 'C_7_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 412 [2/2] (3.25ns)   --->   "%C_7_9_load_11 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 412 'load' 'C_7_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 413 [2/2] (3.25ns)   --->   "%C_7_10_load_11 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 413 'load' 'C_7_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 414 [2/2] (3.25ns)   --->   "%C_7_11_load_11 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 414 'load' 'C_7_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 415 [2/2] (3.25ns)   --->   "%C_8_0_load_11 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 415 'load' 'C_8_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 416 [2/2] (3.25ns)   --->   "%C_8_1_load_11 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 416 'load' 'C_8_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 417 [2/2] (3.25ns)   --->   "%C_8_2_load_11 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 417 'load' 'C_8_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 418 [2/2] (3.25ns)   --->   "%C_8_3_load_11 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 418 'load' 'C_8_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 419 [2/2] (3.25ns)   --->   "%C_8_4_load_11 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 419 'load' 'C_8_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 420 [2/2] (3.25ns)   --->   "%C_8_5_load_11 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 420 'load' 'C_8_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 421 [2/2] (3.25ns)   --->   "%C_8_6_load_11 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 421 'load' 'C_8_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 422 [2/2] (3.25ns)   --->   "%C_8_7_load_11 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 422 'load' 'C_8_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 423 [2/2] (3.25ns)   --->   "%C_8_8_load_11 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 423 'load' 'C_8_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 424 [2/2] (3.25ns)   --->   "%C_8_9_load_11 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 424 'load' 'C_8_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 425 [2/2] (3.25ns)   --->   "%C_8_10_load_11 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 425 'load' 'C_8_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 426 [2/2] (3.25ns)   --->   "%C_8_11_load_11 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 426 'load' 'C_8_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 427 [2/2] (3.25ns)   --->   "%C_9_0_load_11 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 427 'load' 'C_9_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 428 [2/2] (3.25ns)   --->   "%C_9_1_load_11 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 428 'load' 'C_9_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 429 [2/2] (3.25ns)   --->   "%C_9_2_load_11 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 429 'load' 'C_9_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 430 [2/2] (3.25ns)   --->   "%C_9_3_load_11 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 430 'load' 'C_9_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 431 [2/2] (3.25ns)   --->   "%C_9_4_load_11 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 431 'load' 'C_9_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 432 [2/2] (3.25ns)   --->   "%C_9_5_load_11 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 432 'load' 'C_9_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 433 [2/2] (3.25ns)   --->   "%C_9_6_load_11 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 433 'load' 'C_9_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 434 [2/2] (3.25ns)   --->   "%C_9_7_load_11 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 434 'load' 'C_9_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 435 [2/2] (3.25ns)   --->   "%C_9_8_load_11 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 435 'load' 'C_9_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 436 [2/2] (3.25ns)   --->   "%C_9_9_load_11 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 436 'load' 'C_9_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 437 [2/2] (3.25ns)   --->   "%C_9_10_load_11 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 437 'load' 'C_9_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 438 [2/2] (3.25ns)   --->   "%C_9_11_load_11 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 438 'load' 'C_9_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 439 [2/2] (3.25ns)   --->   "%C_10_0_load_11 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 439 'load' 'C_10_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 440 [2/2] (3.25ns)   --->   "%C_10_1_load_11 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 440 'load' 'C_10_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 441 [2/2] (3.25ns)   --->   "%C_10_2_load_11 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 441 'load' 'C_10_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 442 [2/2] (3.25ns)   --->   "%C_10_3_load_11 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 442 'load' 'C_10_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 443 [2/2] (3.25ns)   --->   "%C_10_4_load_11 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 443 'load' 'C_10_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 444 [2/2] (3.25ns)   --->   "%C_10_5_load_11 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 444 'load' 'C_10_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 445 [2/2] (3.25ns)   --->   "%C_10_6_load_11 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 445 'load' 'C_10_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 446 [2/2] (3.25ns)   --->   "%C_10_7_load_11 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 446 'load' 'C_10_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 447 [2/2] (3.25ns)   --->   "%C_10_8_load_11 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 447 'load' 'C_10_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 448 [2/2] (3.25ns)   --->   "%C_10_9_load_11 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 448 'load' 'C_10_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 449 [2/2] (3.25ns)   --->   "%C_10_10_load_11 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 449 'load' 'C_10_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 450 [2/2] (3.25ns)   --->   "%C_10_11_load_11 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 450 'load' 'C_10_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 451 [2/2] (3.25ns)   --->   "%C_11_0_load_11 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 451 'load' 'C_11_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 452 [2/2] (3.25ns)   --->   "%C_11_1_load_11 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 452 'load' 'C_11_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 453 [2/2] (3.25ns)   --->   "%C_11_2_load_11 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 453 'load' 'C_11_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 454 [2/2] (3.25ns)   --->   "%C_11_3_load_11 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 454 'load' 'C_11_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 455 [2/2] (3.25ns)   --->   "%C_11_4_load_11 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 455 'load' 'C_11_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 456 [2/2] (3.25ns)   --->   "%C_11_5_load_11 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 456 'load' 'C_11_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 457 [2/2] (3.25ns)   --->   "%C_11_6_load_11 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 457 'load' 'C_11_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 458 [2/2] (3.25ns)   --->   "%C_11_7_load_11 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 458 'load' 'C_11_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 459 [2/2] (3.25ns)   --->   "%C_11_8_load_11 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 459 'load' 'C_11_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 460 [2/2] (3.25ns)   --->   "%C_11_9_load_11 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 460 'load' 'C_11_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 461 [2/2] (3.25ns)   --->   "%C_11_10_load_11 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 461 'load' 'C_11_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 462 [2/2] (3.25ns)   --->   "%C_11_11_load_11 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 462 'load' 'C_11_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 463 [2/2] (3.25ns)   --->   "%C_1_0_load_10 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 463 'load' 'C_1_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 464 [2/2] (3.25ns)   --->   "%C_1_1_load_10 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 464 'load' 'C_1_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 465 [2/2] (3.25ns)   --->   "%C_1_2_load_10 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 465 'load' 'C_1_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 466 [2/2] (3.25ns)   --->   "%C_1_3_load_10 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 466 'load' 'C_1_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 467 [2/2] (3.25ns)   --->   "%C_1_4_load_10 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 467 'load' 'C_1_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 468 [2/2] (3.25ns)   --->   "%C_1_5_load_10 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 468 'load' 'C_1_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 469 [2/2] (3.25ns)   --->   "%C_1_6_load_10 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 469 'load' 'C_1_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 470 [2/2] (3.25ns)   --->   "%C_1_7_load_10 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 470 'load' 'C_1_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 471 [2/2] (3.25ns)   --->   "%C_1_8_load_10 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 471 'load' 'C_1_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 472 [2/2] (3.25ns)   --->   "%C_1_9_load_10 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 472 'load' 'C_1_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 473 [2/2] (3.25ns)   --->   "%C_1_10_load_10 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 473 'load' 'C_1_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 474 [2/2] (3.25ns)   --->   "%C_1_11_load_10 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 474 'load' 'C_1_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 475 [2/2] (3.25ns)   --->   "%C_2_0_load_10 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 475 'load' 'C_2_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 476 [2/2] (3.25ns)   --->   "%C_2_1_load_10 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 476 'load' 'C_2_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 477 [2/2] (3.25ns)   --->   "%C_2_2_load_10 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 477 'load' 'C_2_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 478 [2/2] (3.25ns)   --->   "%C_2_3_load_10 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 478 'load' 'C_2_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 479 [2/2] (3.25ns)   --->   "%C_2_4_load_10 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 479 'load' 'C_2_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 480 [2/2] (3.25ns)   --->   "%C_2_5_load_10 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 480 'load' 'C_2_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 481 [2/2] (3.25ns)   --->   "%C_2_6_load_10 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 481 'load' 'C_2_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 482 [2/2] (3.25ns)   --->   "%C_2_7_load_10 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 482 'load' 'C_2_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 483 [2/2] (3.25ns)   --->   "%C_2_8_load_10 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 483 'load' 'C_2_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 484 [2/2] (3.25ns)   --->   "%C_2_9_load_10 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 484 'load' 'C_2_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 485 [2/2] (3.25ns)   --->   "%C_2_10_load_10 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 485 'load' 'C_2_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 486 [2/2] (3.25ns)   --->   "%C_2_11_load_10 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 486 'load' 'C_2_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 487 [2/2] (3.25ns)   --->   "%C_3_0_load_10 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 487 'load' 'C_3_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 488 [2/2] (3.25ns)   --->   "%C_3_1_load_10 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 488 'load' 'C_3_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 489 [2/2] (3.25ns)   --->   "%C_3_2_load_10 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 489 'load' 'C_3_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 490 [2/2] (3.25ns)   --->   "%C_3_3_load_10 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 490 'load' 'C_3_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 491 [2/2] (3.25ns)   --->   "%C_3_4_load_10 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 491 'load' 'C_3_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 492 [2/2] (3.25ns)   --->   "%C_3_5_load_10 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 492 'load' 'C_3_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 493 [2/2] (3.25ns)   --->   "%C_3_6_load_10 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 493 'load' 'C_3_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 494 [2/2] (3.25ns)   --->   "%C_3_7_load_10 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 494 'load' 'C_3_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 495 [2/2] (3.25ns)   --->   "%C_3_8_load_10 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 495 'load' 'C_3_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 496 [2/2] (3.25ns)   --->   "%C_3_9_load_10 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 496 'load' 'C_3_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 497 [2/2] (3.25ns)   --->   "%C_3_10_load_10 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 497 'load' 'C_3_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 498 [2/2] (3.25ns)   --->   "%C_3_11_load_10 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 498 'load' 'C_3_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 499 [2/2] (3.25ns)   --->   "%C_4_0_load_10 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 499 'load' 'C_4_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 500 [2/2] (3.25ns)   --->   "%C_4_1_load_10 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 500 'load' 'C_4_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 501 [2/2] (3.25ns)   --->   "%C_4_2_load_10 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 501 'load' 'C_4_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 502 [2/2] (3.25ns)   --->   "%C_4_3_load_10 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 502 'load' 'C_4_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 503 [2/2] (3.25ns)   --->   "%C_4_4_load_10 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 503 'load' 'C_4_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 504 [2/2] (3.25ns)   --->   "%C_4_5_load_10 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 504 'load' 'C_4_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 505 [2/2] (3.25ns)   --->   "%C_4_6_load_10 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 505 'load' 'C_4_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 506 [2/2] (3.25ns)   --->   "%C_4_7_load_10 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 506 'load' 'C_4_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 507 [2/2] (3.25ns)   --->   "%C_4_8_load_10 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 507 'load' 'C_4_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 508 [2/2] (3.25ns)   --->   "%C_4_9_load_10 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 508 'load' 'C_4_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 509 [2/2] (3.25ns)   --->   "%C_4_10_load_10 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 509 'load' 'C_4_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 510 [2/2] (3.25ns)   --->   "%C_4_11_load_10 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 510 'load' 'C_4_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 511 [2/2] (3.25ns)   --->   "%C_5_0_load_10 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 511 'load' 'C_5_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 512 [2/2] (3.25ns)   --->   "%C_5_1_load_10 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 512 'load' 'C_5_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 513 [2/2] (3.25ns)   --->   "%C_5_2_load_10 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 513 'load' 'C_5_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 514 [2/2] (3.25ns)   --->   "%C_5_3_load_10 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 514 'load' 'C_5_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 515 [2/2] (3.25ns)   --->   "%C_5_4_load_10 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 515 'load' 'C_5_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 516 [2/2] (3.25ns)   --->   "%C_5_5_load_10 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 516 'load' 'C_5_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 517 [2/2] (3.25ns)   --->   "%C_5_6_load_10 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 517 'load' 'C_5_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 518 [2/2] (3.25ns)   --->   "%C_5_7_load_10 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 518 'load' 'C_5_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 519 [2/2] (3.25ns)   --->   "%C_5_8_load_10 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 519 'load' 'C_5_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 520 [2/2] (3.25ns)   --->   "%C_5_9_load_10 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 520 'load' 'C_5_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 521 [2/2] (3.25ns)   --->   "%C_5_10_load_10 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 521 'load' 'C_5_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 522 [2/2] (3.25ns)   --->   "%C_5_11_load_10 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 522 'load' 'C_5_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 523 [2/2] (3.25ns)   --->   "%C_6_0_load_10 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 523 'load' 'C_6_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 524 [2/2] (3.25ns)   --->   "%C_6_1_load_10 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 524 'load' 'C_6_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 525 [2/2] (3.25ns)   --->   "%C_6_2_load_10 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 525 'load' 'C_6_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 526 [2/2] (3.25ns)   --->   "%C_6_3_load_10 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 526 'load' 'C_6_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 527 [2/2] (3.25ns)   --->   "%C_6_4_load_10 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 527 'load' 'C_6_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 528 [2/2] (3.25ns)   --->   "%C_6_5_load_10 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 528 'load' 'C_6_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 529 [2/2] (3.25ns)   --->   "%C_6_6_load_10 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 529 'load' 'C_6_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 530 [2/2] (3.25ns)   --->   "%C_6_7_load_10 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 530 'load' 'C_6_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 531 [2/2] (3.25ns)   --->   "%C_6_8_load_10 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 531 'load' 'C_6_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 532 [2/2] (3.25ns)   --->   "%C_6_9_load_10 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 532 'load' 'C_6_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 533 [2/2] (3.25ns)   --->   "%C_6_10_load_10 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 533 'load' 'C_6_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 534 [2/2] (3.25ns)   --->   "%C_6_11_load_10 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 534 'load' 'C_6_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 535 [2/2] (3.25ns)   --->   "%C_7_0_load_10 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 535 'load' 'C_7_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 536 [2/2] (3.25ns)   --->   "%C_7_1_load_10 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 536 'load' 'C_7_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 537 [2/2] (3.25ns)   --->   "%C_7_2_load_10 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 537 'load' 'C_7_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 538 [2/2] (3.25ns)   --->   "%C_7_3_load_10 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 538 'load' 'C_7_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 539 [2/2] (3.25ns)   --->   "%C_7_4_load_10 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 539 'load' 'C_7_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 540 [2/2] (3.25ns)   --->   "%C_7_5_load_10 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 540 'load' 'C_7_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 541 [2/2] (3.25ns)   --->   "%C_7_6_load_10 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 541 'load' 'C_7_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 542 [2/2] (3.25ns)   --->   "%C_7_7_load_10 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 542 'load' 'C_7_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 543 [2/2] (3.25ns)   --->   "%C_7_8_load_10 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 543 'load' 'C_7_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 544 [2/2] (3.25ns)   --->   "%C_7_9_load_10 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 544 'load' 'C_7_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 545 [2/2] (3.25ns)   --->   "%C_7_10_load_10 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 545 'load' 'C_7_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 546 [2/2] (3.25ns)   --->   "%C_7_11_load_10 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 546 'load' 'C_7_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 547 [2/2] (3.25ns)   --->   "%C_8_0_load_10 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 547 'load' 'C_8_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 548 [2/2] (3.25ns)   --->   "%C_8_1_load_10 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 548 'load' 'C_8_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 549 [2/2] (3.25ns)   --->   "%C_8_2_load_10 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 549 'load' 'C_8_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 550 [2/2] (3.25ns)   --->   "%C_8_3_load_10 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 550 'load' 'C_8_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 551 [2/2] (3.25ns)   --->   "%C_8_4_load_10 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 551 'load' 'C_8_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 552 [2/2] (3.25ns)   --->   "%C_8_5_load_10 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 552 'load' 'C_8_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 553 [2/2] (3.25ns)   --->   "%C_8_6_load_10 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 553 'load' 'C_8_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 554 [2/2] (3.25ns)   --->   "%C_8_7_load_10 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 554 'load' 'C_8_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 555 [2/2] (3.25ns)   --->   "%C_8_8_load_10 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 555 'load' 'C_8_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 556 [2/2] (3.25ns)   --->   "%C_8_9_load_10 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 556 'load' 'C_8_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 557 [2/2] (3.25ns)   --->   "%C_8_10_load_10 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 557 'load' 'C_8_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 558 [2/2] (3.25ns)   --->   "%C_8_11_load_10 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 558 'load' 'C_8_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 559 [2/2] (3.25ns)   --->   "%C_9_0_load_10 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 559 'load' 'C_9_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 560 [2/2] (3.25ns)   --->   "%C_9_1_load_10 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 560 'load' 'C_9_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 561 [2/2] (3.25ns)   --->   "%C_9_2_load_10 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 561 'load' 'C_9_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 562 [2/2] (3.25ns)   --->   "%C_9_3_load_10 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 562 'load' 'C_9_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 563 [2/2] (3.25ns)   --->   "%C_9_4_load_10 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 563 'load' 'C_9_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 564 [2/2] (3.25ns)   --->   "%C_9_5_load_10 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 564 'load' 'C_9_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 565 [2/2] (3.25ns)   --->   "%C_9_6_load_10 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 565 'load' 'C_9_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 566 [2/2] (3.25ns)   --->   "%C_9_7_load_10 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 566 'load' 'C_9_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 567 [2/2] (3.25ns)   --->   "%C_9_8_load_10 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 567 'load' 'C_9_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 568 [2/2] (3.25ns)   --->   "%C_9_9_load_10 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 568 'load' 'C_9_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 569 [2/2] (3.25ns)   --->   "%C_9_10_load_10 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 569 'load' 'C_9_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 570 [2/2] (3.25ns)   --->   "%C_9_11_load_10 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 570 'load' 'C_9_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 571 [2/2] (3.25ns)   --->   "%C_10_0_load_10 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 571 'load' 'C_10_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 572 [2/2] (3.25ns)   --->   "%C_10_1_load_10 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 572 'load' 'C_10_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 573 [2/2] (3.25ns)   --->   "%C_10_2_load_10 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 573 'load' 'C_10_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 574 [2/2] (3.25ns)   --->   "%C_10_3_load_10 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 574 'load' 'C_10_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 575 [2/2] (3.25ns)   --->   "%C_10_4_load_10 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 575 'load' 'C_10_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 576 [2/2] (3.25ns)   --->   "%C_10_5_load_10 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 576 'load' 'C_10_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 577 [2/2] (3.25ns)   --->   "%C_10_6_load_10 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 577 'load' 'C_10_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 578 [2/2] (3.25ns)   --->   "%C_10_7_load_10 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 578 'load' 'C_10_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 579 [2/2] (3.25ns)   --->   "%C_10_8_load_10 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 579 'load' 'C_10_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 580 [2/2] (3.25ns)   --->   "%C_10_9_load_10 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 580 'load' 'C_10_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 581 [2/2] (3.25ns)   --->   "%C_10_10_load_10 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 581 'load' 'C_10_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 582 [2/2] (3.25ns)   --->   "%C_10_11_load_10 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 582 'load' 'C_10_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 583 [2/2] (3.25ns)   --->   "%C_11_0_load_10 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 583 'load' 'C_11_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 584 [2/2] (3.25ns)   --->   "%C_11_1_load_10 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 584 'load' 'C_11_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 585 [2/2] (3.25ns)   --->   "%C_11_2_load_10 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 585 'load' 'C_11_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 586 [2/2] (3.25ns)   --->   "%C_11_3_load_10 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 586 'load' 'C_11_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 587 [2/2] (3.25ns)   --->   "%C_11_4_load_10 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 587 'load' 'C_11_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 588 [2/2] (3.25ns)   --->   "%C_11_5_load_10 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 588 'load' 'C_11_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 589 [2/2] (3.25ns)   --->   "%C_11_6_load_10 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 589 'load' 'C_11_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 590 [2/2] (3.25ns)   --->   "%C_11_7_load_10 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 590 'load' 'C_11_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 591 [2/2] (3.25ns)   --->   "%C_11_8_load_10 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 591 'load' 'C_11_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 592 [2/2] (3.25ns)   --->   "%C_11_9_load_10 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 592 'load' 'C_11_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 593 [2/2] (3.25ns)   --->   "%C_11_10_load_10 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 593 'load' 'C_11_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 594 [2/2] (3.25ns)   --->   "%C_11_11_load_10 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 594 'load' 'C_11_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 595 [2/2] (3.25ns)   --->   "%C_1_0_load_9 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 595 'load' 'C_1_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 596 [2/2] (3.25ns)   --->   "%C_1_1_load_9 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 596 'load' 'C_1_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 597 [2/2] (3.25ns)   --->   "%C_1_2_load_9 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 597 'load' 'C_1_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 598 [2/2] (3.25ns)   --->   "%C_1_3_load_9 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 598 'load' 'C_1_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 599 [2/2] (3.25ns)   --->   "%C_1_4_load_9 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 599 'load' 'C_1_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 600 [2/2] (3.25ns)   --->   "%C_1_5_load_9 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 600 'load' 'C_1_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 601 [2/2] (3.25ns)   --->   "%C_1_6_load_9 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 601 'load' 'C_1_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 602 [2/2] (3.25ns)   --->   "%C_1_7_load_9 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 602 'load' 'C_1_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 603 [2/2] (3.25ns)   --->   "%C_1_8_load_9 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 603 'load' 'C_1_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 604 [2/2] (3.25ns)   --->   "%C_1_9_load_9 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 604 'load' 'C_1_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 605 [2/2] (3.25ns)   --->   "%C_1_10_load_9 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 605 'load' 'C_1_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 606 [2/2] (3.25ns)   --->   "%C_1_11_load_9 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 606 'load' 'C_1_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 607 [2/2] (3.25ns)   --->   "%C_2_0_load_9 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 607 'load' 'C_2_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 608 [2/2] (3.25ns)   --->   "%C_2_1_load_9 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 608 'load' 'C_2_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 609 [2/2] (3.25ns)   --->   "%C_2_2_load_9 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 609 'load' 'C_2_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 610 [2/2] (3.25ns)   --->   "%C_2_3_load_9 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 610 'load' 'C_2_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 611 [2/2] (3.25ns)   --->   "%C_2_4_load_9 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 611 'load' 'C_2_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 612 [2/2] (3.25ns)   --->   "%C_2_5_load_9 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 612 'load' 'C_2_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 613 [2/2] (3.25ns)   --->   "%C_2_6_load_9 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 613 'load' 'C_2_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 614 [2/2] (3.25ns)   --->   "%C_2_7_load_9 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 614 'load' 'C_2_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 615 [2/2] (3.25ns)   --->   "%C_2_8_load_9 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 615 'load' 'C_2_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 616 [2/2] (3.25ns)   --->   "%C_2_9_load_9 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 616 'load' 'C_2_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 617 [2/2] (3.25ns)   --->   "%C_2_10_load_9 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 617 'load' 'C_2_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 618 [2/2] (3.25ns)   --->   "%C_2_11_load_9 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 618 'load' 'C_2_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 619 [2/2] (3.25ns)   --->   "%C_3_0_load_9 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 619 'load' 'C_3_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 620 [2/2] (3.25ns)   --->   "%C_3_1_load_9 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 620 'load' 'C_3_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 621 [2/2] (3.25ns)   --->   "%C_3_2_load_9 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 621 'load' 'C_3_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 622 [2/2] (3.25ns)   --->   "%C_3_3_load_9 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 622 'load' 'C_3_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 623 [2/2] (3.25ns)   --->   "%C_3_4_load_9 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 623 'load' 'C_3_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 624 [2/2] (3.25ns)   --->   "%C_3_5_load_9 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 624 'load' 'C_3_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 625 [2/2] (3.25ns)   --->   "%C_3_6_load_9 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 625 'load' 'C_3_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 626 [2/2] (3.25ns)   --->   "%C_3_7_load_9 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 626 'load' 'C_3_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 627 [2/2] (3.25ns)   --->   "%C_3_8_load_9 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 627 'load' 'C_3_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 628 [2/2] (3.25ns)   --->   "%C_3_9_load_9 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 628 'load' 'C_3_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 629 [2/2] (3.25ns)   --->   "%C_3_10_load_9 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 629 'load' 'C_3_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 630 [2/2] (3.25ns)   --->   "%C_3_11_load_9 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 630 'load' 'C_3_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 631 [2/2] (3.25ns)   --->   "%C_4_0_load_9 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 631 'load' 'C_4_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 632 [2/2] (3.25ns)   --->   "%C_4_1_load_9 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 632 'load' 'C_4_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 633 [2/2] (3.25ns)   --->   "%C_4_2_load_9 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 633 'load' 'C_4_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 634 [2/2] (3.25ns)   --->   "%C_4_3_load_9 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 634 'load' 'C_4_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 635 [2/2] (3.25ns)   --->   "%C_4_4_load_9 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 635 'load' 'C_4_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 636 [2/2] (3.25ns)   --->   "%C_4_5_load_9 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 636 'load' 'C_4_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 637 [2/2] (3.25ns)   --->   "%C_4_6_load_9 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 637 'load' 'C_4_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 638 [2/2] (3.25ns)   --->   "%C_4_7_load_9 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 638 'load' 'C_4_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 639 [2/2] (3.25ns)   --->   "%C_4_8_load_9 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 639 'load' 'C_4_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 640 [2/2] (3.25ns)   --->   "%C_4_9_load_9 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 640 'load' 'C_4_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 641 [2/2] (3.25ns)   --->   "%C_4_10_load_9 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 641 'load' 'C_4_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 642 [2/2] (3.25ns)   --->   "%C_4_11_load_9 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 642 'load' 'C_4_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 643 [2/2] (3.25ns)   --->   "%C_5_0_load_9 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 643 'load' 'C_5_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 644 [2/2] (3.25ns)   --->   "%C_5_1_load_9 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 644 'load' 'C_5_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 645 [2/2] (3.25ns)   --->   "%C_5_2_load_9 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 645 'load' 'C_5_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 646 [2/2] (3.25ns)   --->   "%C_5_3_load_9 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 646 'load' 'C_5_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 647 [2/2] (3.25ns)   --->   "%C_5_4_load_9 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 647 'load' 'C_5_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 648 [2/2] (3.25ns)   --->   "%C_5_5_load_9 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 648 'load' 'C_5_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 649 [2/2] (3.25ns)   --->   "%C_5_6_load_9 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 649 'load' 'C_5_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 650 [2/2] (3.25ns)   --->   "%C_5_7_load_9 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 650 'load' 'C_5_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 651 [2/2] (3.25ns)   --->   "%C_5_8_load_9 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 651 'load' 'C_5_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 652 [2/2] (3.25ns)   --->   "%C_5_9_load_9 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 652 'load' 'C_5_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 653 [2/2] (3.25ns)   --->   "%C_5_10_load_9 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 653 'load' 'C_5_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 654 [2/2] (3.25ns)   --->   "%C_5_11_load_9 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 654 'load' 'C_5_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 655 [2/2] (3.25ns)   --->   "%C_6_0_load_9 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 655 'load' 'C_6_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 656 [2/2] (3.25ns)   --->   "%C_6_1_load_9 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 656 'load' 'C_6_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 657 [2/2] (3.25ns)   --->   "%C_6_2_load_9 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 657 'load' 'C_6_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 658 [2/2] (3.25ns)   --->   "%C_6_3_load_9 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 658 'load' 'C_6_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 659 [2/2] (3.25ns)   --->   "%C_6_4_load_9 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 659 'load' 'C_6_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 660 [2/2] (3.25ns)   --->   "%C_6_5_load_9 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 660 'load' 'C_6_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 661 [2/2] (3.25ns)   --->   "%C_6_6_load_9 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 661 'load' 'C_6_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 662 [2/2] (3.25ns)   --->   "%C_6_7_load_9 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 662 'load' 'C_6_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 663 [2/2] (3.25ns)   --->   "%C_6_8_load_9 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 663 'load' 'C_6_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 664 [2/2] (3.25ns)   --->   "%C_6_9_load_9 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 664 'load' 'C_6_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 665 [2/2] (3.25ns)   --->   "%C_6_10_load_9 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 665 'load' 'C_6_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 666 [2/2] (3.25ns)   --->   "%C_6_11_load_9 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 666 'load' 'C_6_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 667 [2/2] (3.25ns)   --->   "%C_7_0_load_9 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 667 'load' 'C_7_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 668 [2/2] (3.25ns)   --->   "%C_7_1_load_9 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 668 'load' 'C_7_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 669 [2/2] (3.25ns)   --->   "%C_7_2_load_9 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 669 'load' 'C_7_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 670 [2/2] (3.25ns)   --->   "%C_7_3_load_9 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 670 'load' 'C_7_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 671 [2/2] (3.25ns)   --->   "%C_7_4_load_9 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 671 'load' 'C_7_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 672 [2/2] (3.25ns)   --->   "%C_7_5_load_9 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 672 'load' 'C_7_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 673 [2/2] (3.25ns)   --->   "%C_7_6_load_9 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 673 'load' 'C_7_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 674 [2/2] (3.25ns)   --->   "%C_7_7_load_9 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 674 'load' 'C_7_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 675 [2/2] (3.25ns)   --->   "%C_7_8_load_9 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 675 'load' 'C_7_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 676 [2/2] (3.25ns)   --->   "%C_7_9_load_9 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 676 'load' 'C_7_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 677 [2/2] (3.25ns)   --->   "%C_7_10_load_9 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 677 'load' 'C_7_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 678 [2/2] (3.25ns)   --->   "%C_7_11_load_9 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 678 'load' 'C_7_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 679 [2/2] (3.25ns)   --->   "%C_8_0_load_9 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 679 'load' 'C_8_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 680 [2/2] (3.25ns)   --->   "%C_8_1_load_9 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 680 'load' 'C_8_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 681 [2/2] (3.25ns)   --->   "%C_8_2_load_9 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 681 'load' 'C_8_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 682 [2/2] (3.25ns)   --->   "%C_8_3_load_9 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 682 'load' 'C_8_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 683 [2/2] (3.25ns)   --->   "%C_8_4_load_9 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 683 'load' 'C_8_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 684 [2/2] (3.25ns)   --->   "%C_8_5_load_9 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 684 'load' 'C_8_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 685 [2/2] (3.25ns)   --->   "%C_8_6_load_9 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 685 'load' 'C_8_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 686 [2/2] (3.25ns)   --->   "%C_8_7_load_9 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 686 'load' 'C_8_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 687 [2/2] (3.25ns)   --->   "%C_8_8_load_9 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 687 'load' 'C_8_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 688 [2/2] (3.25ns)   --->   "%C_8_9_load_9 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 688 'load' 'C_8_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 689 [2/2] (3.25ns)   --->   "%C_8_10_load_9 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 689 'load' 'C_8_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 690 [2/2] (3.25ns)   --->   "%C_8_11_load_9 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 690 'load' 'C_8_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 691 [2/2] (3.25ns)   --->   "%C_9_0_load_9 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 691 'load' 'C_9_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 692 [2/2] (3.25ns)   --->   "%C_9_1_load_9 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 692 'load' 'C_9_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 693 [2/2] (3.25ns)   --->   "%C_9_2_load_9 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 693 'load' 'C_9_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 694 [2/2] (3.25ns)   --->   "%C_9_3_load_9 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 694 'load' 'C_9_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 695 [2/2] (3.25ns)   --->   "%C_9_4_load_9 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 695 'load' 'C_9_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 696 [2/2] (3.25ns)   --->   "%C_9_5_load_9 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 696 'load' 'C_9_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 697 [2/2] (3.25ns)   --->   "%C_9_6_load_9 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 697 'load' 'C_9_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 698 [2/2] (3.25ns)   --->   "%C_9_7_load_9 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 698 'load' 'C_9_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 699 [2/2] (3.25ns)   --->   "%C_9_8_load_9 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 699 'load' 'C_9_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 700 [2/2] (3.25ns)   --->   "%C_9_9_load_9 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 700 'load' 'C_9_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 701 [2/2] (3.25ns)   --->   "%C_9_10_load_9 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 701 'load' 'C_9_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 702 [2/2] (3.25ns)   --->   "%C_9_11_load_9 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 702 'load' 'C_9_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 703 [2/2] (3.25ns)   --->   "%C_10_0_load_9 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 703 'load' 'C_10_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 704 [2/2] (3.25ns)   --->   "%C_10_1_load_9 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 704 'load' 'C_10_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 705 [2/2] (3.25ns)   --->   "%C_10_2_load_9 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 705 'load' 'C_10_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 706 [2/2] (3.25ns)   --->   "%C_10_3_load_9 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 706 'load' 'C_10_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 707 [2/2] (3.25ns)   --->   "%C_10_4_load_9 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 707 'load' 'C_10_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 708 [2/2] (3.25ns)   --->   "%C_10_5_load_9 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 708 'load' 'C_10_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 709 [2/2] (3.25ns)   --->   "%C_10_6_load_9 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 709 'load' 'C_10_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 710 [2/2] (3.25ns)   --->   "%C_10_7_load_9 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 710 'load' 'C_10_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 711 [2/2] (3.25ns)   --->   "%C_10_8_load_9 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 711 'load' 'C_10_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 712 [2/2] (3.25ns)   --->   "%C_10_9_load_9 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 712 'load' 'C_10_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 713 [2/2] (3.25ns)   --->   "%C_10_10_load_9 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 713 'load' 'C_10_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 714 [2/2] (3.25ns)   --->   "%C_10_11_load_9 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 714 'load' 'C_10_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 715 [2/2] (3.25ns)   --->   "%C_11_0_load_9 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 715 'load' 'C_11_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 716 [2/2] (3.25ns)   --->   "%C_11_1_load_9 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 716 'load' 'C_11_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 717 [2/2] (3.25ns)   --->   "%C_11_2_load_9 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 717 'load' 'C_11_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 718 [2/2] (3.25ns)   --->   "%C_11_3_load_9 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 718 'load' 'C_11_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 719 [2/2] (3.25ns)   --->   "%C_11_4_load_9 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 719 'load' 'C_11_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 720 [2/2] (3.25ns)   --->   "%C_11_5_load_9 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 720 'load' 'C_11_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 721 [2/2] (3.25ns)   --->   "%C_11_6_load_9 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 721 'load' 'C_11_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 722 [2/2] (3.25ns)   --->   "%C_11_7_load_9 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 722 'load' 'C_11_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 723 [2/2] (3.25ns)   --->   "%C_11_8_load_9 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 723 'load' 'C_11_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 724 [2/2] (3.25ns)   --->   "%C_11_9_load_9 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 724 'load' 'C_11_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 725 [2/2] (3.25ns)   --->   "%C_11_10_load_9 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 725 'load' 'C_11_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 726 [2/2] (3.25ns)   --->   "%C_11_11_load_9 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 726 'load' 'C_11_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 727 [2/2] (3.25ns)   --->   "%C_1_0_load_8 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 727 'load' 'C_1_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 728 [2/2] (3.25ns)   --->   "%C_1_1_load_8 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 728 'load' 'C_1_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 729 [2/2] (3.25ns)   --->   "%C_1_2_load_8 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 729 'load' 'C_1_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 730 [2/2] (3.25ns)   --->   "%C_1_3_load_8 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 730 'load' 'C_1_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 731 [2/2] (3.25ns)   --->   "%C_1_4_load_8 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 731 'load' 'C_1_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 732 [2/2] (3.25ns)   --->   "%C_1_5_load_8 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 732 'load' 'C_1_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 733 [2/2] (3.25ns)   --->   "%C_1_6_load_8 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 733 'load' 'C_1_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 734 [2/2] (3.25ns)   --->   "%C_1_7_load_8 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 734 'load' 'C_1_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 735 [2/2] (3.25ns)   --->   "%C_1_8_load_8 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 735 'load' 'C_1_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 736 [2/2] (3.25ns)   --->   "%C_1_9_load_8 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 736 'load' 'C_1_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 737 [2/2] (3.25ns)   --->   "%C_1_10_load_8 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 737 'load' 'C_1_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 738 [2/2] (3.25ns)   --->   "%C_1_11_load_8 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 738 'load' 'C_1_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 739 [2/2] (3.25ns)   --->   "%C_2_0_load_8 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 739 'load' 'C_2_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 740 [2/2] (3.25ns)   --->   "%C_2_1_load_8 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 740 'load' 'C_2_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 741 [2/2] (3.25ns)   --->   "%C_2_2_load_8 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 741 'load' 'C_2_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 742 [2/2] (3.25ns)   --->   "%C_2_3_load_8 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 742 'load' 'C_2_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 743 [2/2] (3.25ns)   --->   "%C_2_4_load_8 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 743 'load' 'C_2_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 744 [2/2] (3.25ns)   --->   "%C_2_5_load_8 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 744 'load' 'C_2_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 745 [2/2] (3.25ns)   --->   "%C_2_6_load_8 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 745 'load' 'C_2_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 746 [2/2] (3.25ns)   --->   "%C_2_7_load_8 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 746 'load' 'C_2_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 747 [2/2] (3.25ns)   --->   "%C_2_8_load_8 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 747 'load' 'C_2_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 748 [2/2] (3.25ns)   --->   "%C_2_9_load_8 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 748 'load' 'C_2_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 749 [2/2] (3.25ns)   --->   "%C_2_10_load_8 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 749 'load' 'C_2_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 750 [2/2] (3.25ns)   --->   "%C_2_11_load_8 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 750 'load' 'C_2_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 751 [2/2] (3.25ns)   --->   "%C_3_0_load_8 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 751 'load' 'C_3_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 752 [2/2] (3.25ns)   --->   "%C_3_1_load_8 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 752 'load' 'C_3_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 753 [2/2] (3.25ns)   --->   "%C_3_2_load_8 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 753 'load' 'C_3_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 754 [2/2] (3.25ns)   --->   "%C_3_3_load_8 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 754 'load' 'C_3_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 755 [2/2] (3.25ns)   --->   "%C_3_4_load_8 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 755 'load' 'C_3_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 756 [2/2] (3.25ns)   --->   "%C_3_5_load_8 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 756 'load' 'C_3_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 757 [2/2] (3.25ns)   --->   "%C_3_6_load_8 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 757 'load' 'C_3_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 758 [2/2] (3.25ns)   --->   "%C_3_7_load_8 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 758 'load' 'C_3_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 759 [2/2] (3.25ns)   --->   "%C_3_8_load_8 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 759 'load' 'C_3_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 760 [2/2] (3.25ns)   --->   "%C_3_9_load_8 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 760 'load' 'C_3_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 761 [2/2] (3.25ns)   --->   "%C_3_10_load_8 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 761 'load' 'C_3_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 762 [2/2] (3.25ns)   --->   "%C_3_11_load_8 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 762 'load' 'C_3_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 763 [2/2] (3.25ns)   --->   "%C_4_0_load_8 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 763 'load' 'C_4_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 764 [2/2] (3.25ns)   --->   "%C_4_1_load_8 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 764 'load' 'C_4_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 765 [2/2] (3.25ns)   --->   "%C_4_2_load_8 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 765 'load' 'C_4_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 766 [2/2] (3.25ns)   --->   "%C_4_3_load_8 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 766 'load' 'C_4_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 767 [2/2] (3.25ns)   --->   "%C_4_4_load_8 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 767 'load' 'C_4_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 768 [2/2] (3.25ns)   --->   "%C_4_5_load_8 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 768 'load' 'C_4_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 769 [2/2] (3.25ns)   --->   "%C_4_6_load_8 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 769 'load' 'C_4_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 770 [2/2] (3.25ns)   --->   "%C_4_7_load_8 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 770 'load' 'C_4_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 771 [2/2] (3.25ns)   --->   "%C_4_8_load_8 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 771 'load' 'C_4_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 772 [2/2] (3.25ns)   --->   "%C_4_9_load_8 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 772 'load' 'C_4_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 773 [2/2] (3.25ns)   --->   "%C_4_10_load_8 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 773 'load' 'C_4_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 774 [2/2] (3.25ns)   --->   "%C_4_11_load_8 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 774 'load' 'C_4_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 775 [2/2] (3.25ns)   --->   "%C_5_0_load_8 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 775 'load' 'C_5_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 776 [2/2] (3.25ns)   --->   "%C_5_1_load_8 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 776 'load' 'C_5_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 777 [2/2] (3.25ns)   --->   "%C_5_2_load_8 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 777 'load' 'C_5_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 778 [2/2] (3.25ns)   --->   "%C_5_3_load_8 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 778 'load' 'C_5_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 779 [2/2] (3.25ns)   --->   "%C_5_4_load_8 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 779 'load' 'C_5_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 780 [2/2] (3.25ns)   --->   "%C_5_5_load_8 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 780 'load' 'C_5_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 781 [2/2] (3.25ns)   --->   "%C_5_6_load_8 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 781 'load' 'C_5_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 782 [2/2] (3.25ns)   --->   "%C_5_7_load_8 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 782 'load' 'C_5_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 783 [2/2] (3.25ns)   --->   "%C_5_8_load_8 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 783 'load' 'C_5_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 784 [2/2] (3.25ns)   --->   "%C_5_9_load_8 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 784 'load' 'C_5_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 785 [2/2] (3.25ns)   --->   "%C_5_10_load_8 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 785 'load' 'C_5_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 786 [2/2] (3.25ns)   --->   "%C_5_11_load_8 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 786 'load' 'C_5_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 787 [2/2] (3.25ns)   --->   "%C_6_0_load_8 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 787 'load' 'C_6_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 788 [2/2] (3.25ns)   --->   "%C_6_1_load_8 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 788 'load' 'C_6_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 789 [2/2] (3.25ns)   --->   "%C_6_2_load_8 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 789 'load' 'C_6_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 790 [2/2] (3.25ns)   --->   "%C_6_3_load_8 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 790 'load' 'C_6_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 791 [2/2] (3.25ns)   --->   "%C_6_4_load_8 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 791 'load' 'C_6_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 792 [2/2] (3.25ns)   --->   "%C_6_5_load_8 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 792 'load' 'C_6_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 793 [2/2] (3.25ns)   --->   "%C_6_6_load_8 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 793 'load' 'C_6_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 794 [2/2] (3.25ns)   --->   "%C_6_7_load_8 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 794 'load' 'C_6_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 795 [2/2] (3.25ns)   --->   "%C_6_8_load_8 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 795 'load' 'C_6_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 796 [2/2] (3.25ns)   --->   "%C_6_9_load_8 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 796 'load' 'C_6_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 797 [2/2] (3.25ns)   --->   "%C_6_10_load_8 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 797 'load' 'C_6_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 798 [2/2] (3.25ns)   --->   "%C_6_11_load_8 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 798 'load' 'C_6_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 799 [2/2] (3.25ns)   --->   "%C_7_0_load_8 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 799 'load' 'C_7_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 800 [2/2] (3.25ns)   --->   "%C_7_1_load_8 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 800 'load' 'C_7_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 801 [2/2] (3.25ns)   --->   "%C_7_2_load_8 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 801 'load' 'C_7_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 802 [2/2] (3.25ns)   --->   "%C_7_3_load_8 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 802 'load' 'C_7_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 803 [2/2] (3.25ns)   --->   "%C_7_4_load_8 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 803 'load' 'C_7_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 804 [2/2] (3.25ns)   --->   "%C_7_5_load_8 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 804 'load' 'C_7_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 805 [2/2] (3.25ns)   --->   "%C_7_6_load_8 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 805 'load' 'C_7_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 806 [2/2] (3.25ns)   --->   "%C_7_7_load_8 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 806 'load' 'C_7_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 807 [2/2] (3.25ns)   --->   "%C_7_8_load_8 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 807 'load' 'C_7_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 808 [2/2] (3.25ns)   --->   "%C_7_9_load_8 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 808 'load' 'C_7_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 809 [2/2] (3.25ns)   --->   "%C_7_10_load_8 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 809 'load' 'C_7_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 810 [2/2] (3.25ns)   --->   "%C_7_11_load_8 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 810 'load' 'C_7_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 811 [2/2] (3.25ns)   --->   "%C_8_0_load_8 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 811 'load' 'C_8_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 812 [2/2] (3.25ns)   --->   "%C_8_1_load_8 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 812 'load' 'C_8_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 813 [2/2] (3.25ns)   --->   "%C_8_2_load_8 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 813 'load' 'C_8_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 814 [2/2] (3.25ns)   --->   "%C_8_3_load_8 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 814 'load' 'C_8_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 815 [2/2] (3.25ns)   --->   "%C_8_4_load_8 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 815 'load' 'C_8_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 816 [2/2] (3.25ns)   --->   "%C_8_5_load_8 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 816 'load' 'C_8_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 817 [2/2] (3.25ns)   --->   "%C_8_6_load_8 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 817 'load' 'C_8_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 818 [2/2] (3.25ns)   --->   "%C_8_7_load_8 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 818 'load' 'C_8_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 819 [2/2] (3.25ns)   --->   "%C_8_8_load_8 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 819 'load' 'C_8_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 820 [2/2] (3.25ns)   --->   "%C_8_9_load_8 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 820 'load' 'C_8_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 821 [2/2] (3.25ns)   --->   "%C_8_10_load_8 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 821 'load' 'C_8_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 822 [2/2] (3.25ns)   --->   "%C_8_11_load_8 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 822 'load' 'C_8_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 823 [2/2] (3.25ns)   --->   "%C_9_0_load_8 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 823 'load' 'C_9_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 824 [2/2] (3.25ns)   --->   "%C_9_1_load_8 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 824 'load' 'C_9_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 825 [2/2] (3.25ns)   --->   "%C_9_2_load_8 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 825 'load' 'C_9_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 826 [2/2] (3.25ns)   --->   "%C_9_3_load_8 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 826 'load' 'C_9_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 827 [2/2] (3.25ns)   --->   "%C_9_4_load_8 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 827 'load' 'C_9_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 828 [2/2] (3.25ns)   --->   "%C_9_5_load_8 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 828 'load' 'C_9_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 829 [2/2] (3.25ns)   --->   "%C_9_6_load_8 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 829 'load' 'C_9_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 830 [2/2] (3.25ns)   --->   "%C_9_7_load_8 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 830 'load' 'C_9_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 831 [2/2] (3.25ns)   --->   "%C_9_8_load_8 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 831 'load' 'C_9_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 832 [2/2] (3.25ns)   --->   "%C_9_9_load_8 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 832 'load' 'C_9_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 833 [2/2] (3.25ns)   --->   "%C_9_10_load_8 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 833 'load' 'C_9_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 834 [2/2] (3.25ns)   --->   "%C_9_11_load_8 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 834 'load' 'C_9_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 835 [2/2] (3.25ns)   --->   "%C_10_0_load_8 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 835 'load' 'C_10_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 836 [2/2] (3.25ns)   --->   "%C_10_1_load_8 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 836 'load' 'C_10_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 837 [2/2] (3.25ns)   --->   "%C_10_2_load_8 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 837 'load' 'C_10_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 838 [2/2] (3.25ns)   --->   "%C_10_3_load_8 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 838 'load' 'C_10_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 839 [2/2] (3.25ns)   --->   "%C_10_4_load_8 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 839 'load' 'C_10_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 840 [2/2] (3.25ns)   --->   "%C_10_5_load_8 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 840 'load' 'C_10_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 841 [2/2] (3.25ns)   --->   "%C_10_6_load_8 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 841 'load' 'C_10_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 842 [2/2] (3.25ns)   --->   "%C_10_7_load_8 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 842 'load' 'C_10_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 843 [2/2] (3.25ns)   --->   "%C_10_8_load_8 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 843 'load' 'C_10_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 844 [2/2] (3.25ns)   --->   "%C_10_9_load_8 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 844 'load' 'C_10_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 845 [2/2] (3.25ns)   --->   "%C_10_10_load_8 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 845 'load' 'C_10_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 846 [2/2] (3.25ns)   --->   "%C_10_11_load_8 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 846 'load' 'C_10_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 847 [2/2] (3.25ns)   --->   "%C_11_0_load_8 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 847 'load' 'C_11_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 848 [2/2] (3.25ns)   --->   "%C_11_1_load_8 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 848 'load' 'C_11_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 849 [2/2] (3.25ns)   --->   "%C_11_2_load_8 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 849 'load' 'C_11_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 850 [2/2] (3.25ns)   --->   "%C_11_3_load_8 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 850 'load' 'C_11_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 851 [2/2] (3.25ns)   --->   "%C_11_4_load_8 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 851 'load' 'C_11_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 852 [2/2] (3.25ns)   --->   "%C_11_5_load_8 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 852 'load' 'C_11_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 853 [2/2] (3.25ns)   --->   "%C_11_6_load_8 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 853 'load' 'C_11_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 854 [2/2] (3.25ns)   --->   "%C_11_7_load_8 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 854 'load' 'C_11_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 855 [2/2] (3.25ns)   --->   "%C_11_8_load_8 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 855 'load' 'C_11_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 856 [2/2] (3.25ns)   --->   "%C_11_9_load_8 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 856 'load' 'C_11_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 857 [2/2] (3.25ns)   --->   "%C_11_10_load_8 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 857 'load' 'C_11_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 858 [2/2] (3.25ns)   --->   "%C_11_11_load_8 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 858 'load' 'C_11_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 859 [2/2] (3.25ns)   --->   "%C_1_0_load_7 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 859 'load' 'C_1_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 860 [2/2] (3.25ns)   --->   "%C_1_1_load_7 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 860 'load' 'C_1_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 861 [2/2] (3.25ns)   --->   "%C_1_2_load_7 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 861 'load' 'C_1_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 862 [2/2] (3.25ns)   --->   "%C_1_3_load_7 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 862 'load' 'C_1_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 863 [2/2] (3.25ns)   --->   "%C_1_4_load_7 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 863 'load' 'C_1_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 864 [2/2] (3.25ns)   --->   "%C_1_5_load_7 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 864 'load' 'C_1_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 865 [2/2] (3.25ns)   --->   "%C_1_6_load_7 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 865 'load' 'C_1_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 866 [2/2] (3.25ns)   --->   "%C_1_7_load_7 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 866 'load' 'C_1_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 867 [2/2] (3.25ns)   --->   "%C_1_8_load_7 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 867 'load' 'C_1_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 868 [2/2] (3.25ns)   --->   "%C_1_9_load_7 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 868 'load' 'C_1_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 869 [2/2] (3.25ns)   --->   "%C_1_10_load_7 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 869 'load' 'C_1_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 870 [2/2] (3.25ns)   --->   "%C_1_11_load_7 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 870 'load' 'C_1_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 871 [2/2] (3.25ns)   --->   "%C_2_0_load_7 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 871 'load' 'C_2_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 872 [2/2] (3.25ns)   --->   "%C_2_1_load_7 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 872 'load' 'C_2_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 873 [2/2] (3.25ns)   --->   "%C_2_2_load_7 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 873 'load' 'C_2_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 874 [2/2] (3.25ns)   --->   "%C_2_3_load_7 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 874 'load' 'C_2_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 875 [2/2] (3.25ns)   --->   "%C_2_4_load_7 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 875 'load' 'C_2_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 876 [2/2] (3.25ns)   --->   "%C_2_5_load_7 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 876 'load' 'C_2_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 877 [2/2] (3.25ns)   --->   "%C_2_6_load_7 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 877 'load' 'C_2_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 878 [2/2] (3.25ns)   --->   "%C_2_7_load_7 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 878 'load' 'C_2_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 879 [2/2] (3.25ns)   --->   "%C_2_8_load_7 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 879 'load' 'C_2_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 880 [2/2] (3.25ns)   --->   "%C_2_9_load_7 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 880 'load' 'C_2_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 881 [2/2] (3.25ns)   --->   "%C_2_10_load_7 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 881 'load' 'C_2_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 882 [2/2] (3.25ns)   --->   "%C_2_11_load_7 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 882 'load' 'C_2_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 883 [2/2] (3.25ns)   --->   "%C_3_0_load_7 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 883 'load' 'C_3_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 884 [2/2] (3.25ns)   --->   "%C_3_1_load_7 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 884 'load' 'C_3_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 885 [2/2] (3.25ns)   --->   "%C_3_2_load_7 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 885 'load' 'C_3_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 886 [2/2] (3.25ns)   --->   "%C_3_3_load_7 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 886 'load' 'C_3_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 887 [2/2] (3.25ns)   --->   "%C_3_4_load_7 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 887 'load' 'C_3_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 888 [2/2] (3.25ns)   --->   "%C_3_5_load_7 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 888 'load' 'C_3_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 889 [2/2] (3.25ns)   --->   "%C_3_6_load_7 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 889 'load' 'C_3_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 890 [2/2] (3.25ns)   --->   "%C_3_7_load_7 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 890 'load' 'C_3_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 891 [2/2] (3.25ns)   --->   "%C_3_8_load_7 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 891 'load' 'C_3_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 892 [2/2] (3.25ns)   --->   "%C_3_9_load_7 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 892 'load' 'C_3_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 893 [2/2] (3.25ns)   --->   "%C_3_10_load_7 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 893 'load' 'C_3_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 894 [2/2] (3.25ns)   --->   "%C_3_11_load_7 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 894 'load' 'C_3_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 895 [2/2] (3.25ns)   --->   "%C_4_0_load_7 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 895 'load' 'C_4_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 896 [2/2] (3.25ns)   --->   "%C_4_1_load_7 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 896 'load' 'C_4_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 897 [2/2] (3.25ns)   --->   "%C_4_2_load_7 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 897 'load' 'C_4_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 898 [2/2] (3.25ns)   --->   "%C_4_3_load_7 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 898 'load' 'C_4_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 899 [2/2] (3.25ns)   --->   "%C_4_4_load_7 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 899 'load' 'C_4_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 900 [2/2] (3.25ns)   --->   "%C_4_5_load_7 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 900 'load' 'C_4_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 901 [2/2] (3.25ns)   --->   "%C_4_6_load_7 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 901 'load' 'C_4_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 902 [2/2] (3.25ns)   --->   "%C_4_7_load_7 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 902 'load' 'C_4_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 903 [2/2] (3.25ns)   --->   "%C_4_8_load_7 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 903 'load' 'C_4_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 904 [2/2] (3.25ns)   --->   "%C_4_9_load_7 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 904 'load' 'C_4_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 905 [2/2] (3.25ns)   --->   "%C_4_10_load_7 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 905 'load' 'C_4_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 906 [2/2] (3.25ns)   --->   "%C_4_11_load_7 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 906 'load' 'C_4_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 907 [2/2] (3.25ns)   --->   "%C_5_0_load_7 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 907 'load' 'C_5_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 908 [2/2] (3.25ns)   --->   "%C_5_1_load_7 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 908 'load' 'C_5_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 909 [2/2] (3.25ns)   --->   "%C_5_2_load_7 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 909 'load' 'C_5_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 910 [2/2] (3.25ns)   --->   "%C_5_3_load_7 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 910 'load' 'C_5_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 911 [2/2] (3.25ns)   --->   "%C_5_4_load_7 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 911 'load' 'C_5_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 912 [2/2] (3.25ns)   --->   "%C_5_5_load_7 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 912 'load' 'C_5_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 913 [2/2] (3.25ns)   --->   "%C_5_6_load_7 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 913 'load' 'C_5_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 914 [2/2] (3.25ns)   --->   "%C_5_7_load_7 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 914 'load' 'C_5_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 915 [2/2] (3.25ns)   --->   "%C_5_8_load_7 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 915 'load' 'C_5_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 916 [2/2] (3.25ns)   --->   "%C_5_9_load_7 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 916 'load' 'C_5_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 917 [2/2] (3.25ns)   --->   "%C_5_10_load_7 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 917 'load' 'C_5_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 918 [2/2] (3.25ns)   --->   "%C_5_11_load_7 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 918 'load' 'C_5_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 919 [2/2] (3.25ns)   --->   "%C_6_0_load_7 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 919 'load' 'C_6_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 920 [2/2] (3.25ns)   --->   "%C_6_1_load_7 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 920 'load' 'C_6_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 921 [2/2] (3.25ns)   --->   "%C_6_2_load_7 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 921 'load' 'C_6_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 922 [2/2] (3.25ns)   --->   "%C_6_3_load_7 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 922 'load' 'C_6_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 923 [2/2] (3.25ns)   --->   "%C_6_4_load_7 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 923 'load' 'C_6_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 924 [2/2] (3.25ns)   --->   "%C_6_5_load_7 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 924 'load' 'C_6_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 925 [2/2] (3.25ns)   --->   "%C_6_6_load_7 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 925 'load' 'C_6_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 926 [2/2] (3.25ns)   --->   "%C_6_7_load_7 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 926 'load' 'C_6_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 927 [2/2] (3.25ns)   --->   "%C_6_8_load_7 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 927 'load' 'C_6_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 928 [2/2] (3.25ns)   --->   "%C_6_9_load_7 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 928 'load' 'C_6_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 929 [2/2] (3.25ns)   --->   "%C_6_10_load_7 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 929 'load' 'C_6_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 930 [2/2] (3.25ns)   --->   "%C_6_11_load_7 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 930 'load' 'C_6_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 931 [2/2] (3.25ns)   --->   "%C_7_0_load_7 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 931 'load' 'C_7_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 932 [2/2] (3.25ns)   --->   "%C_7_1_load_7 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 932 'load' 'C_7_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 933 [2/2] (3.25ns)   --->   "%C_7_2_load_7 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 933 'load' 'C_7_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 934 [2/2] (3.25ns)   --->   "%C_7_3_load_7 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 934 'load' 'C_7_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 935 [2/2] (3.25ns)   --->   "%C_7_4_load_7 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 935 'load' 'C_7_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 936 [2/2] (3.25ns)   --->   "%C_7_5_load_7 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 936 'load' 'C_7_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 937 [2/2] (3.25ns)   --->   "%C_7_6_load_7 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 937 'load' 'C_7_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 938 [2/2] (3.25ns)   --->   "%C_7_7_load_7 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 938 'load' 'C_7_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 939 [2/2] (3.25ns)   --->   "%C_7_8_load_7 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 939 'load' 'C_7_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 940 [2/2] (3.25ns)   --->   "%C_7_9_load_7 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 940 'load' 'C_7_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 941 [2/2] (3.25ns)   --->   "%C_7_10_load_7 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 941 'load' 'C_7_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 942 [2/2] (3.25ns)   --->   "%C_7_11_load_7 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 942 'load' 'C_7_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 943 [2/2] (3.25ns)   --->   "%C_8_0_load_7 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 943 'load' 'C_8_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 944 [2/2] (3.25ns)   --->   "%C_8_1_load_7 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 944 'load' 'C_8_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 945 [2/2] (3.25ns)   --->   "%C_8_2_load_7 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 945 'load' 'C_8_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 946 [2/2] (3.25ns)   --->   "%C_8_3_load_7 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 946 'load' 'C_8_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 947 [2/2] (3.25ns)   --->   "%C_8_4_load_7 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 947 'load' 'C_8_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 948 [2/2] (3.25ns)   --->   "%C_8_5_load_7 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 948 'load' 'C_8_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 949 [2/2] (3.25ns)   --->   "%C_8_6_load_7 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 949 'load' 'C_8_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 950 [2/2] (3.25ns)   --->   "%C_8_7_load_7 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 950 'load' 'C_8_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 951 [2/2] (3.25ns)   --->   "%C_8_8_load_7 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 951 'load' 'C_8_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 952 [2/2] (3.25ns)   --->   "%C_8_9_load_7 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 952 'load' 'C_8_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 953 [2/2] (3.25ns)   --->   "%C_8_10_load_7 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 953 'load' 'C_8_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 954 [2/2] (3.25ns)   --->   "%C_8_11_load_7 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 954 'load' 'C_8_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 955 [2/2] (3.25ns)   --->   "%C_9_0_load_7 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 955 'load' 'C_9_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 956 [2/2] (3.25ns)   --->   "%C_9_1_load_7 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 956 'load' 'C_9_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 957 [2/2] (3.25ns)   --->   "%C_9_2_load_7 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 957 'load' 'C_9_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 958 [2/2] (3.25ns)   --->   "%C_9_3_load_7 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 958 'load' 'C_9_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 959 [2/2] (3.25ns)   --->   "%C_9_4_load_7 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 959 'load' 'C_9_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 960 [2/2] (3.25ns)   --->   "%C_9_5_load_7 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 960 'load' 'C_9_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 961 [2/2] (3.25ns)   --->   "%C_9_6_load_7 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 961 'load' 'C_9_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 962 [2/2] (3.25ns)   --->   "%C_9_7_load_7 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 962 'load' 'C_9_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 963 [2/2] (3.25ns)   --->   "%C_9_8_load_7 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 963 'load' 'C_9_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 964 [2/2] (3.25ns)   --->   "%C_9_9_load_7 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 964 'load' 'C_9_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 965 [2/2] (3.25ns)   --->   "%C_9_10_load_7 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 965 'load' 'C_9_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 966 [2/2] (3.25ns)   --->   "%C_9_11_load_7 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 966 'load' 'C_9_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 967 [2/2] (3.25ns)   --->   "%C_10_0_load_7 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 967 'load' 'C_10_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 968 [2/2] (3.25ns)   --->   "%C_10_1_load_7 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 968 'load' 'C_10_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 969 [2/2] (3.25ns)   --->   "%C_10_2_load_7 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 969 'load' 'C_10_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 970 [2/2] (3.25ns)   --->   "%C_10_3_load_7 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 970 'load' 'C_10_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 971 [2/2] (3.25ns)   --->   "%C_10_4_load_7 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 971 'load' 'C_10_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 972 [2/2] (3.25ns)   --->   "%C_10_5_load_7 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 972 'load' 'C_10_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 973 [2/2] (3.25ns)   --->   "%C_10_6_load_7 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 973 'load' 'C_10_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 974 [2/2] (3.25ns)   --->   "%C_10_7_load_7 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 974 'load' 'C_10_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 975 [2/2] (3.25ns)   --->   "%C_10_8_load_7 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 975 'load' 'C_10_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 976 [2/2] (3.25ns)   --->   "%C_10_9_load_7 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 976 'load' 'C_10_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 977 [2/2] (3.25ns)   --->   "%C_10_10_load_7 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 977 'load' 'C_10_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 978 [2/2] (3.25ns)   --->   "%C_10_11_load_7 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 978 'load' 'C_10_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 979 [2/2] (3.25ns)   --->   "%C_11_0_load_7 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 979 'load' 'C_11_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 980 [2/2] (3.25ns)   --->   "%C_11_1_load_7 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 980 'load' 'C_11_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 981 [2/2] (3.25ns)   --->   "%C_11_2_load_7 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 981 'load' 'C_11_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 982 [2/2] (3.25ns)   --->   "%C_11_3_load_7 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 982 'load' 'C_11_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 983 [2/2] (3.25ns)   --->   "%C_11_4_load_7 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 983 'load' 'C_11_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 984 [2/2] (3.25ns)   --->   "%C_11_5_load_7 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 984 'load' 'C_11_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 985 [2/2] (3.25ns)   --->   "%C_11_6_load_7 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 985 'load' 'C_11_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 986 [2/2] (3.25ns)   --->   "%C_11_7_load_7 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 986 'load' 'C_11_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 987 [2/2] (3.25ns)   --->   "%C_11_8_load_7 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 987 'load' 'C_11_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 988 [2/2] (3.25ns)   --->   "%C_11_9_load_7 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 988 'load' 'C_11_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 989 [2/2] (3.25ns)   --->   "%C_11_10_load_7 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 989 'load' 'C_11_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 990 [2/2] (3.25ns)   --->   "%C_11_11_load_7 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 990 'load' 'C_11_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 991 [2/2] (3.25ns)   --->   "%C_1_0_load_6 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 991 'load' 'C_1_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 992 [2/2] (3.25ns)   --->   "%C_1_1_load_6 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 992 'load' 'C_1_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 993 [2/2] (3.25ns)   --->   "%C_1_2_load_6 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 993 'load' 'C_1_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 994 [2/2] (3.25ns)   --->   "%C_1_3_load_6 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 994 'load' 'C_1_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 995 [2/2] (3.25ns)   --->   "%C_1_4_load_6 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 995 'load' 'C_1_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 996 [2/2] (3.25ns)   --->   "%C_1_5_load_6 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 996 'load' 'C_1_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 997 [2/2] (3.25ns)   --->   "%C_1_6_load_6 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 997 'load' 'C_1_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 998 [2/2] (3.25ns)   --->   "%C_1_7_load_6 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 998 'load' 'C_1_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 999 [2/2] (3.25ns)   --->   "%C_1_8_load_6 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 999 'load' 'C_1_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1000 [2/2] (3.25ns)   --->   "%C_1_9_load_6 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1000 'load' 'C_1_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1001 [2/2] (3.25ns)   --->   "%C_1_10_load_6 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1001 'load' 'C_1_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1002 [2/2] (3.25ns)   --->   "%C_1_11_load_6 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1002 'load' 'C_1_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1003 [2/2] (3.25ns)   --->   "%C_2_0_load_6 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1003 'load' 'C_2_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1004 [2/2] (3.25ns)   --->   "%C_2_1_load_6 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1004 'load' 'C_2_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1005 [2/2] (3.25ns)   --->   "%C_2_2_load_6 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1005 'load' 'C_2_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1006 [2/2] (3.25ns)   --->   "%C_2_3_load_6 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1006 'load' 'C_2_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1007 [2/2] (3.25ns)   --->   "%C_2_4_load_6 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1007 'load' 'C_2_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1008 [2/2] (3.25ns)   --->   "%C_2_5_load_6 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1008 'load' 'C_2_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1009 [2/2] (3.25ns)   --->   "%C_2_6_load_6 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1009 'load' 'C_2_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1010 [2/2] (3.25ns)   --->   "%C_2_7_load_6 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1010 'load' 'C_2_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1011 [2/2] (3.25ns)   --->   "%C_2_8_load_6 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1011 'load' 'C_2_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1012 [2/2] (3.25ns)   --->   "%C_2_9_load_6 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1012 'load' 'C_2_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1013 [2/2] (3.25ns)   --->   "%C_2_10_load_6 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1013 'load' 'C_2_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1014 [2/2] (3.25ns)   --->   "%C_2_11_load_6 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1014 'load' 'C_2_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1015 [2/2] (3.25ns)   --->   "%C_3_0_load_6 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1015 'load' 'C_3_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1016 [2/2] (3.25ns)   --->   "%C_3_1_load_6 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1016 'load' 'C_3_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1017 [2/2] (3.25ns)   --->   "%C_3_2_load_6 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1017 'load' 'C_3_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1018 [2/2] (3.25ns)   --->   "%C_3_3_load_6 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1018 'load' 'C_3_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1019 [2/2] (3.25ns)   --->   "%C_3_4_load_6 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1019 'load' 'C_3_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1020 [2/2] (3.25ns)   --->   "%C_3_5_load_6 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1020 'load' 'C_3_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1021 [2/2] (3.25ns)   --->   "%C_3_6_load_6 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1021 'load' 'C_3_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1022 [2/2] (3.25ns)   --->   "%C_3_7_load_6 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1022 'load' 'C_3_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1023 [2/2] (3.25ns)   --->   "%C_3_8_load_6 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1023 'load' 'C_3_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1024 [2/2] (3.25ns)   --->   "%C_3_9_load_6 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1024 'load' 'C_3_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1025 [2/2] (3.25ns)   --->   "%C_3_10_load_6 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1025 'load' 'C_3_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1026 [2/2] (3.25ns)   --->   "%C_3_11_load_6 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1026 'load' 'C_3_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1027 [2/2] (3.25ns)   --->   "%C_4_0_load_6 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1027 'load' 'C_4_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1028 [2/2] (3.25ns)   --->   "%C_4_1_load_6 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1028 'load' 'C_4_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1029 [2/2] (3.25ns)   --->   "%C_4_2_load_6 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1029 'load' 'C_4_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1030 [2/2] (3.25ns)   --->   "%C_4_3_load_6 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1030 'load' 'C_4_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1031 [2/2] (3.25ns)   --->   "%C_4_4_load_6 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1031 'load' 'C_4_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1032 [2/2] (3.25ns)   --->   "%C_4_5_load_6 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1032 'load' 'C_4_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1033 [2/2] (3.25ns)   --->   "%C_4_6_load_6 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1033 'load' 'C_4_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1034 [2/2] (3.25ns)   --->   "%C_4_7_load_6 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1034 'load' 'C_4_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1035 [2/2] (3.25ns)   --->   "%C_4_8_load_6 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1035 'load' 'C_4_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1036 [2/2] (3.25ns)   --->   "%C_4_9_load_6 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1036 'load' 'C_4_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1037 [2/2] (3.25ns)   --->   "%C_4_10_load_6 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1037 'load' 'C_4_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1038 [2/2] (3.25ns)   --->   "%C_4_11_load_6 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1038 'load' 'C_4_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1039 [2/2] (3.25ns)   --->   "%C_5_0_load_6 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1039 'load' 'C_5_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1040 [2/2] (3.25ns)   --->   "%C_5_1_load_6 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1040 'load' 'C_5_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1041 [2/2] (3.25ns)   --->   "%C_5_2_load_6 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1041 'load' 'C_5_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1042 [2/2] (3.25ns)   --->   "%C_5_3_load_6 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1042 'load' 'C_5_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1043 [2/2] (3.25ns)   --->   "%C_5_4_load_6 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1043 'load' 'C_5_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1044 [2/2] (3.25ns)   --->   "%C_5_5_load_6 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1044 'load' 'C_5_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1045 [2/2] (3.25ns)   --->   "%C_5_6_load_6 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1045 'load' 'C_5_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1046 [2/2] (3.25ns)   --->   "%C_5_7_load_6 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1046 'load' 'C_5_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1047 [2/2] (3.25ns)   --->   "%C_5_8_load_6 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1047 'load' 'C_5_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1048 [2/2] (3.25ns)   --->   "%C_5_9_load_6 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1048 'load' 'C_5_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1049 [2/2] (3.25ns)   --->   "%C_5_10_load_6 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1049 'load' 'C_5_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1050 [2/2] (3.25ns)   --->   "%C_5_11_load_6 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1050 'load' 'C_5_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1051 [2/2] (3.25ns)   --->   "%C_6_0_load_6 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1051 'load' 'C_6_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1052 [2/2] (3.25ns)   --->   "%C_6_1_load_6 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1052 'load' 'C_6_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1053 [2/2] (3.25ns)   --->   "%C_6_2_load_6 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1053 'load' 'C_6_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1054 [2/2] (3.25ns)   --->   "%C_6_3_load_6 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1054 'load' 'C_6_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1055 [2/2] (3.25ns)   --->   "%C_6_4_load_6 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1055 'load' 'C_6_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1056 [2/2] (3.25ns)   --->   "%C_6_5_load_6 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1056 'load' 'C_6_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1057 [2/2] (3.25ns)   --->   "%C_6_6_load_6 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1057 'load' 'C_6_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1058 [2/2] (3.25ns)   --->   "%C_6_7_load_6 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1058 'load' 'C_6_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1059 [2/2] (3.25ns)   --->   "%C_6_8_load_6 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1059 'load' 'C_6_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1060 [2/2] (3.25ns)   --->   "%C_6_9_load_6 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1060 'load' 'C_6_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1061 [2/2] (3.25ns)   --->   "%C_6_10_load_6 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1061 'load' 'C_6_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1062 [2/2] (3.25ns)   --->   "%C_6_11_load_6 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1062 'load' 'C_6_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1063 [2/2] (3.25ns)   --->   "%C_7_0_load_6 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1063 'load' 'C_7_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1064 [2/2] (3.25ns)   --->   "%C_7_1_load_6 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1064 'load' 'C_7_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1065 [2/2] (3.25ns)   --->   "%C_7_2_load_6 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1065 'load' 'C_7_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1066 [2/2] (3.25ns)   --->   "%C_7_3_load_6 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1066 'load' 'C_7_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1067 [2/2] (3.25ns)   --->   "%C_7_4_load_6 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1067 'load' 'C_7_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1068 [2/2] (3.25ns)   --->   "%C_7_5_load_6 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1068 'load' 'C_7_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1069 [2/2] (3.25ns)   --->   "%C_7_6_load_6 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1069 'load' 'C_7_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1070 [2/2] (3.25ns)   --->   "%C_7_7_load_6 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1070 'load' 'C_7_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1071 [2/2] (3.25ns)   --->   "%C_7_8_load_6 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1071 'load' 'C_7_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1072 [2/2] (3.25ns)   --->   "%C_7_9_load_6 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1072 'load' 'C_7_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1073 [2/2] (3.25ns)   --->   "%C_7_10_load_6 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1073 'load' 'C_7_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1074 [2/2] (3.25ns)   --->   "%C_7_11_load_6 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1074 'load' 'C_7_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1075 [2/2] (3.25ns)   --->   "%C_8_0_load_6 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1075 'load' 'C_8_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1076 [2/2] (3.25ns)   --->   "%C_8_1_load_6 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1076 'load' 'C_8_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1077 [2/2] (3.25ns)   --->   "%C_8_2_load_6 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1077 'load' 'C_8_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1078 [2/2] (3.25ns)   --->   "%C_8_3_load_6 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1078 'load' 'C_8_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1079 [2/2] (3.25ns)   --->   "%C_8_4_load_6 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1079 'load' 'C_8_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1080 [2/2] (3.25ns)   --->   "%C_8_5_load_6 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1080 'load' 'C_8_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1081 [2/2] (3.25ns)   --->   "%C_8_6_load_6 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1081 'load' 'C_8_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1082 [2/2] (3.25ns)   --->   "%C_8_7_load_6 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1082 'load' 'C_8_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1083 [2/2] (3.25ns)   --->   "%C_8_8_load_6 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1083 'load' 'C_8_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1084 [2/2] (3.25ns)   --->   "%C_8_9_load_6 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1084 'load' 'C_8_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1085 [2/2] (3.25ns)   --->   "%C_8_10_load_6 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1085 'load' 'C_8_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1086 [2/2] (3.25ns)   --->   "%C_8_11_load_6 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1086 'load' 'C_8_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1087 [2/2] (3.25ns)   --->   "%C_9_0_load_6 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1087 'load' 'C_9_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1088 [2/2] (3.25ns)   --->   "%C_9_1_load_6 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1088 'load' 'C_9_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1089 [2/2] (3.25ns)   --->   "%C_9_2_load_6 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1089 'load' 'C_9_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1090 [2/2] (3.25ns)   --->   "%C_9_3_load_6 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1090 'load' 'C_9_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1091 [2/2] (3.25ns)   --->   "%C_9_4_load_6 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1091 'load' 'C_9_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1092 [2/2] (3.25ns)   --->   "%C_9_5_load_6 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1092 'load' 'C_9_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1093 [2/2] (3.25ns)   --->   "%C_9_6_load_6 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1093 'load' 'C_9_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1094 [2/2] (3.25ns)   --->   "%C_9_7_load_6 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1094 'load' 'C_9_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1095 [2/2] (3.25ns)   --->   "%C_9_8_load_6 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1095 'load' 'C_9_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1096 [2/2] (3.25ns)   --->   "%C_9_9_load_6 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1096 'load' 'C_9_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1097 [2/2] (3.25ns)   --->   "%C_9_10_load_6 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1097 'load' 'C_9_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1098 [2/2] (3.25ns)   --->   "%C_9_11_load_6 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1098 'load' 'C_9_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1099 [2/2] (3.25ns)   --->   "%C_10_0_load_6 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1099 'load' 'C_10_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1100 [2/2] (3.25ns)   --->   "%C_10_1_load_6 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1100 'load' 'C_10_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1101 [2/2] (3.25ns)   --->   "%C_10_2_load_6 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1101 'load' 'C_10_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1102 [2/2] (3.25ns)   --->   "%C_10_3_load_6 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1102 'load' 'C_10_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1103 [2/2] (3.25ns)   --->   "%C_10_4_load_6 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1103 'load' 'C_10_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1104 [2/2] (3.25ns)   --->   "%C_10_5_load_6 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1104 'load' 'C_10_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1105 [2/2] (3.25ns)   --->   "%C_10_6_load_6 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1105 'load' 'C_10_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1106 [2/2] (3.25ns)   --->   "%C_10_7_load_6 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1106 'load' 'C_10_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1107 [2/2] (3.25ns)   --->   "%C_10_8_load_6 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1107 'load' 'C_10_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1108 [2/2] (3.25ns)   --->   "%C_10_9_load_6 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1108 'load' 'C_10_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1109 [2/2] (3.25ns)   --->   "%C_10_10_load_6 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1109 'load' 'C_10_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1110 [2/2] (3.25ns)   --->   "%C_10_11_load_6 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1110 'load' 'C_10_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1111 [2/2] (3.25ns)   --->   "%C_11_0_load_6 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1111 'load' 'C_11_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1112 [2/2] (3.25ns)   --->   "%C_11_1_load_6 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1112 'load' 'C_11_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1113 [2/2] (3.25ns)   --->   "%C_11_2_load_6 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1113 'load' 'C_11_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1114 [2/2] (3.25ns)   --->   "%C_11_3_load_6 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1114 'load' 'C_11_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1115 [2/2] (3.25ns)   --->   "%C_11_4_load_6 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1115 'load' 'C_11_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1116 [2/2] (3.25ns)   --->   "%C_11_5_load_6 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1116 'load' 'C_11_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1117 [2/2] (3.25ns)   --->   "%C_11_6_load_6 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1117 'load' 'C_11_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1118 [2/2] (3.25ns)   --->   "%C_11_7_load_6 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1118 'load' 'C_11_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1119 [2/2] (3.25ns)   --->   "%C_11_8_load_6 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1119 'load' 'C_11_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1120 [2/2] (3.25ns)   --->   "%C_11_9_load_6 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1120 'load' 'C_11_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1121 [2/2] (3.25ns)   --->   "%C_11_10_load_6 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1121 'load' 'C_11_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1122 [2/2] (3.25ns)   --->   "%C_11_11_load_6 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1122 'load' 'C_11_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1123 [2/2] (3.25ns)   --->   "%C_1_0_load_5 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1123 'load' 'C_1_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1124 [2/2] (3.25ns)   --->   "%C_1_1_load_5 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1124 'load' 'C_1_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1125 [2/2] (3.25ns)   --->   "%C_1_2_load_5 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1125 'load' 'C_1_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1126 [2/2] (3.25ns)   --->   "%C_1_3_load_5 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1126 'load' 'C_1_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1127 [2/2] (3.25ns)   --->   "%C_1_4_load_5 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1127 'load' 'C_1_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1128 [2/2] (3.25ns)   --->   "%C_1_5_load_5 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1128 'load' 'C_1_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1129 [2/2] (3.25ns)   --->   "%C_1_6_load_5 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1129 'load' 'C_1_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1130 [2/2] (3.25ns)   --->   "%C_1_7_load_5 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1130 'load' 'C_1_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1131 [2/2] (3.25ns)   --->   "%C_1_8_load_5 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1131 'load' 'C_1_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1132 [2/2] (3.25ns)   --->   "%C_1_9_load_5 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1132 'load' 'C_1_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1133 [2/2] (3.25ns)   --->   "%C_1_10_load_5 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1133 'load' 'C_1_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1134 [2/2] (3.25ns)   --->   "%C_1_11_load_5 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1134 'load' 'C_1_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1135 [2/2] (3.25ns)   --->   "%C_2_0_load_5 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1135 'load' 'C_2_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1136 [2/2] (3.25ns)   --->   "%C_2_1_load_5 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1136 'load' 'C_2_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1137 [2/2] (3.25ns)   --->   "%C_2_2_load_5 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1137 'load' 'C_2_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1138 [2/2] (3.25ns)   --->   "%C_2_3_load_5 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1138 'load' 'C_2_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1139 [2/2] (3.25ns)   --->   "%C_2_4_load_5 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1139 'load' 'C_2_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1140 [2/2] (3.25ns)   --->   "%C_2_5_load_5 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1140 'load' 'C_2_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1141 [2/2] (3.25ns)   --->   "%C_2_6_load_5 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1141 'load' 'C_2_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1142 [2/2] (3.25ns)   --->   "%C_2_7_load_5 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1142 'load' 'C_2_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1143 [2/2] (3.25ns)   --->   "%C_2_8_load_5 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1143 'load' 'C_2_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1144 [2/2] (3.25ns)   --->   "%C_2_9_load_5 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1144 'load' 'C_2_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1145 [2/2] (3.25ns)   --->   "%C_2_10_load_5 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1145 'load' 'C_2_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1146 [2/2] (3.25ns)   --->   "%C_2_11_load_5 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1146 'load' 'C_2_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1147 [2/2] (3.25ns)   --->   "%C_3_0_load_5 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1147 'load' 'C_3_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1148 [2/2] (3.25ns)   --->   "%C_3_1_load_5 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1148 'load' 'C_3_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1149 [2/2] (3.25ns)   --->   "%C_3_2_load_5 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1149 'load' 'C_3_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1150 [2/2] (3.25ns)   --->   "%C_3_3_load_5 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1150 'load' 'C_3_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1151 [2/2] (3.25ns)   --->   "%C_3_4_load_5 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1151 'load' 'C_3_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1152 [2/2] (3.25ns)   --->   "%C_3_5_load_5 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1152 'load' 'C_3_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1153 [2/2] (3.25ns)   --->   "%C_3_6_load_5 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1153 'load' 'C_3_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1154 [2/2] (3.25ns)   --->   "%C_3_7_load_5 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1154 'load' 'C_3_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1155 [2/2] (3.25ns)   --->   "%C_3_8_load_5 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1155 'load' 'C_3_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1156 [2/2] (3.25ns)   --->   "%C_3_9_load_5 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1156 'load' 'C_3_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1157 [2/2] (3.25ns)   --->   "%C_3_10_load_5 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1157 'load' 'C_3_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1158 [2/2] (3.25ns)   --->   "%C_3_11_load_5 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1158 'load' 'C_3_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1159 [2/2] (3.25ns)   --->   "%C_4_0_load_5 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1159 'load' 'C_4_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1160 [2/2] (3.25ns)   --->   "%C_4_1_load_5 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1160 'load' 'C_4_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1161 [2/2] (3.25ns)   --->   "%C_4_2_load_5 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1161 'load' 'C_4_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1162 [2/2] (3.25ns)   --->   "%C_4_3_load_5 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1162 'load' 'C_4_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1163 [2/2] (3.25ns)   --->   "%C_4_4_load_5 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1163 'load' 'C_4_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1164 [2/2] (3.25ns)   --->   "%C_4_5_load_5 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1164 'load' 'C_4_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1165 [2/2] (3.25ns)   --->   "%C_4_6_load_5 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1165 'load' 'C_4_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1166 [2/2] (3.25ns)   --->   "%C_4_7_load_5 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1166 'load' 'C_4_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1167 [2/2] (3.25ns)   --->   "%C_4_8_load_5 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1167 'load' 'C_4_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1168 [2/2] (3.25ns)   --->   "%C_4_9_load_5 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1168 'load' 'C_4_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1169 [2/2] (3.25ns)   --->   "%C_4_10_load_5 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1169 'load' 'C_4_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1170 [2/2] (3.25ns)   --->   "%C_4_11_load_5 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1170 'load' 'C_4_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1171 [2/2] (3.25ns)   --->   "%C_5_0_load_5 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1171 'load' 'C_5_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1172 [2/2] (3.25ns)   --->   "%C_5_1_load_5 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1172 'load' 'C_5_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1173 [2/2] (3.25ns)   --->   "%C_5_2_load_5 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1173 'load' 'C_5_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1174 [2/2] (3.25ns)   --->   "%C_5_3_load_5 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1174 'load' 'C_5_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1175 [2/2] (3.25ns)   --->   "%C_5_4_load_5 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1175 'load' 'C_5_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1176 [2/2] (3.25ns)   --->   "%C_5_5_load_5 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1176 'load' 'C_5_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1177 [2/2] (3.25ns)   --->   "%C_5_6_load_5 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1177 'load' 'C_5_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1178 [2/2] (3.25ns)   --->   "%C_5_7_load_5 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1178 'load' 'C_5_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1179 [2/2] (3.25ns)   --->   "%C_5_8_load_5 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1179 'load' 'C_5_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1180 [2/2] (3.25ns)   --->   "%C_5_9_load_5 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1180 'load' 'C_5_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1181 [2/2] (3.25ns)   --->   "%C_5_10_load_5 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1181 'load' 'C_5_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1182 [2/2] (3.25ns)   --->   "%C_5_11_load_5 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1182 'load' 'C_5_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1183 [2/2] (3.25ns)   --->   "%C_6_0_load_5 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1183 'load' 'C_6_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1184 [2/2] (3.25ns)   --->   "%C_6_1_load_5 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1184 'load' 'C_6_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1185 [2/2] (3.25ns)   --->   "%C_6_2_load_5 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1185 'load' 'C_6_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1186 [2/2] (3.25ns)   --->   "%C_6_3_load_5 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1186 'load' 'C_6_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1187 [2/2] (3.25ns)   --->   "%C_6_4_load_5 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1187 'load' 'C_6_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1188 [2/2] (3.25ns)   --->   "%C_6_5_load_5 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1188 'load' 'C_6_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1189 [2/2] (3.25ns)   --->   "%C_6_6_load_5 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1189 'load' 'C_6_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1190 [2/2] (3.25ns)   --->   "%C_6_7_load_5 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1190 'load' 'C_6_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1191 [2/2] (3.25ns)   --->   "%C_6_8_load_5 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1191 'load' 'C_6_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1192 [2/2] (3.25ns)   --->   "%C_6_9_load_5 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1192 'load' 'C_6_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1193 [2/2] (3.25ns)   --->   "%C_6_10_load_5 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1193 'load' 'C_6_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1194 [2/2] (3.25ns)   --->   "%C_6_11_load_5 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1194 'load' 'C_6_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1195 [2/2] (3.25ns)   --->   "%C_7_0_load_5 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1195 'load' 'C_7_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1196 [2/2] (3.25ns)   --->   "%C_7_1_load_5 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1196 'load' 'C_7_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1197 [2/2] (3.25ns)   --->   "%C_7_2_load_5 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1197 'load' 'C_7_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1198 [2/2] (3.25ns)   --->   "%C_7_3_load_5 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1198 'load' 'C_7_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1199 [2/2] (3.25ns)   --->   "%C_7_4_load_5 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1199 'load' 'C_7_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1200 [2/2] (3.25ns)   --->   "%C_7_5_load_5 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1200 'load' 'C_7_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1201 [2/2] (3.25ns)   --->   "%C_7_6_load_5 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1201 'load' 'C_7_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1202 [2/2] (3.25ns)   --->   "%C_7_7_load_5 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1202 'load' 'C_7_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1203 [2/2] (3.25ns)   --->   "%C_7_8_load_5 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1203 'load' 'C_7_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1204 [2/2] (3.25ns)   --->   "%C_7_9_load_5 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1204 'load' 'C_7_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1205 [2/2] (3.25ns)   --->   "%C_7_10_load_5 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1205 'load' 'C_7_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1206 [2/2] (3.25ns)   --->   "%C_7_11_load_5 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1206 'load' 'C_7_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1207 [2/2] (3.25ns)   --->   "%C_8_0_load_5 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1207 'load' 'C_8_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1208 [2/2] (3.25ns)   --->   "%C_8_1_load_5 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1208 'load' 'C_8_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1209 [2/2] (3.25ns)   --->   "%C_8_2_load_5 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1209 'load' 'C_8_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1210 [2/2] (3.25ns)   --->   "%C_8_3_load_5 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1210 'load' 'C_8_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1211 [2/2] (3.25ns)   --->   "%C_8_4_load_5 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1211 'load' 'C_8_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1212 [2/2] (3.25ns)   --->   "%C_8_5_load_5 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1212 'load' 'C_8_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1213 [2/2] (3.25ns)   --->   "%C_8_6_load_5 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1213 'load' 'C_8_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1214 [2/2] (3.25ns)   --->   "%C_8_7_load_5 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1214 'load' 'C_8_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1215 [2/2] (3.25ns)   --->   "%C_8_8_load_5 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1215 'load' 'C_8_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1216 [2/2] (3.25ns)   --->   "%C_8_9_load_5 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1216 'load' 'C_8_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1217 [2/2] (3.25ns)   --->   "%C_8_10_load_5 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1217 'load' 'C_8_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1218 [2/2] (3.25ns)   --->   "%C_8_11_load_5 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1218 'load' 'C_8_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1219 [2/2] (3.25ns)   --->   "%C_9_0_load_5 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1219 'load' 'C_9_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1220 [2/2] (3.25ns)   --->   "%C_9_1_load_5 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1220 'load' 'C_9_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1221 [2/2] (3.25ns)   --->   "%C_9_2_load_5 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1221 'load' 'C_9_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1222 [2/2] (3.25ns)   --->   "%C_9_3_load_5 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1222 'load' 'C_9_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1223 [2/2] (3.25ns)   --->   "%C_9_4_load_5 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1223 'load' 'C_9_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1224 [2/2] (3.25ns)   --->   "%C_9_5_load_5 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1224 'load' 'C_9_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1225 [2/2] (3.25ns)   --->   "%C_9_6_load_5 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1225 'load' 'C_9_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1226 [2/2] (3.25ns)   --->   "%C_9_7_load_5 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1226 'load' 'C_9_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1227 [2/2] (3.25ns)   --->   "%C_9_8_load_5 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1227 'load' 'C_9_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1228 [2/2] (3.25ns)   --->   "%C_9_9_load_5 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1228 'load' 'C_9_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1229 [2/2] (3.25ns)   --->   "%C_9_10_load_5 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1229 'load' 'C_9_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1230 [2/2] (3.25ns)   --->   "%C_9_11_load_5 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1230 'load' 'C_9_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1231 [2/2] (3.25ns)   --->   "%C_10_0_load_5 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1231 'load' 'C_10_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1232 [2/2] (3.25ns)   --->   "%C_10_1_load_5 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1232 'load' 'C_10_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1233 [2/2] (3.25ns)   --->   "%C_10_2_load_5 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1233 'load' 'C_10_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1234 [2/2] (3.25ns)   --->   "%C_10_3_load_5 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1234 'load' 'C_10_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1235 [2/2] (3.25ns)   --->   "%C_10_4_load_5 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1235 'load' 'C_10_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1236 [2/2] (3.25ns)   --->   "%C_10_5_load_5 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1236 'load' 'C_10_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1237 [2/2] (3.25ns)   --->   "%C_10_6_load_5 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1237 'load' 'C_10_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1238 [2/2] (3.25ns)   --->   "%C_10_7_load_5 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1238 'load' 'C_10_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1239 [2/2] (3.25ns)   --->   "%C_10_8_load_5 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1239 'load' 'C_10_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1240 [2/2] (3.25ns)   --->   "%C_10_9_load_5 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1240 'load' 'C_10_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1241 [2/2] (3.25ns)   --->   "%C_10_10_load_5 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1241 'load' 'C_10_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1242 [2/2] (3.25ns)   --->   "%C_10_11_load_5 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1242 'load' 'C_10_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1243 [2/2] (3.25ns)   --->   "%C_11_0_load_5 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1243 'load' 'C_11_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1244 [2/2] (3.25ns)   --->   "%C_11_1_load_5 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1244 'load' 'C_11_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1245 [2/2] (3.25ns)   --->   "%C_11_2_load_5 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1245 'load' 'C_11_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1246 [2/2] (3.25ns)   --->   "%C_11_3_load_5 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1246 'load' 'C_11_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1247 [2/2] (3.25ns)   --->   "%C_11_4_load_5 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1247 'load' 'C_11_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1248 [2/2] (3.25ns)   --->   "%C_11_5_load_5 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1248 'load' 'C_11_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1249 [2/2] (3.25ns)   --->   "%C_11_6_load_5 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1249 'load' 'C_11_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1250 [2/2] (3.25ns)   --->   "%C_11_7_load_5 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1250 'load' 'C_11_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1251 [2/2] (3.25ns)   --->   "%C_11_8_load_5 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1251 'load' 'C_11_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1252 [2/2] (3.25ns)   --->   "%C_11_9_load_5 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1252 'load' 'C_11_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1253 [2/2] (3.25ns)   --->   "%C_11_10_load_5 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1253 'load' 'C_11_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1254 [2/2] (3.25ns)   --->   "%C_11_11_load_5 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1254 'load' 'C_11_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1255 [2/2] (3.25ns)   --->   "%C_1_0_load_4 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1255 'load' 'C_1_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1256 [2/2] (3.25ns)   --->   "%C_1_1_load_4 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1256 'load' 'C_1_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1257 [2/2] (3.25ns)   --->   "%C_1_2_load_4 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1257 'load' 'C_1_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1258 [2/2] (3.25ns)   --->   "%C_1_3_load_4 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1258 'load' 'C_1_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1259 [2/2] (3.25ns)   --->   "%C_1_4_load_4 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1259 'load' 'C_1_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1260 [2/2] (3.25ns)   --->   "%C_1_5_load_4 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1260 'load' 'C_1_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1261 [2/2] (3.25ns)   --->   "%C_1_6_load_4 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1261 'load' 'C_1_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1262 [2/2] (3.25ns)   --->   "%C_1_7_load_4 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1262 'load' 'C_1_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1263 [2/2] (3.25ns)   --->   "%C_1_8_load_4 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1263 'load' 'C_1_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1264 [2/2] (3.25ns)   --->   "%C_1_9_load_4 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1264 'load' 'C_1_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1265 [2/2] (3.25ns)   --->   "%C_1_10_load_4 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1265 'load' 'C_1_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1266 [2/2] (3.25ns)   --->   "%C_1_11_load_4 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1266 'load' 'C_1_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1267 [2/2] (3.25ns)   --->   "%C_2_0_load_4 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1267 'load' 'C_2_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1268 [2/2] (3.25ns)   --->   "%C_2_1_load_4 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1268 'load' 'C_2_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1269 [2/2] (3.25ns)   --->   "%C_2_2_load_4 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1269 'load' 'C_2_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1270 [2/2] (3.25ns)   --->   "%C_2_3_load_4 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1270 'load' 'C_2_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1271 [2/2] (3.25ns)   --->   "%C_2_4_load_4 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1271 'load' 'C_2_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1272 [2/2] (3.25ns)   --->   "%C_2_5_load_4 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1272 'load' 'C_2_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1273 [2/2] (3.25ns)   --->   "%C_2_6_load_4 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1273 'load' 'C_2_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1274 [2/2] (3.25ns)   --->   "%C_2_7_load_4 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1274 'load' 'C_2_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1275 [2/2] (3.25ns)   --->   "%C_2_8_load_4 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1275 'load' 'C_2_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1276 [2/2] (3.25ns)   --->   "%C_2_9_load_4 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1276 'load' 'C_2_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1277 [2/2] (3.25ns)   --->   "%C_2_10_load_4 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1277 'load' 'C_2_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1278 [2/2] (3.25ns)   --->   "%C_2_11_load_4 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1278 'load' 'C_2_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1279 [2/2] (3.25ns)   --->   "%C_3_0_load_4 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1279 'load' 'C_3_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1280 [2/2] (3.25ns)   --->   "%C_3_1_load_4 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1280 'load' 'C_3_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1281 [2/2] (3.25ns)   --->   "%C_3_2_load_4 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1281 'load' 'C_3_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1282 [2/2] (3.25ns)   --->   "%C_3_3_load_4 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1282 'load' 'C_3_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1283 [2/2] (3.25ns)   --->   "%C_3_4_load_4 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1283 'load' 'C_3_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1284 [2/2] (3.25ns)   --->   "%C_3_5_load_4 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1284 'load' 'C_3_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1285 [2/2] (3.25ns)   --->   "%C_3_6_load_4 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1285 'load' 'C_3_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1286 [2/2] (3.25ns)   --->   "%C_3_7_load_4 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1286 'load' 'C_3_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1287 [2/2] (3.25ns)   --->   "%C_3_8_load_4 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1287 'load' 'C_3_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1288 [2/2] (3.25ns)   --->   "%C_3_9_load_4 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1288 'load' 'C_3_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1289 [2/2] (3.25ns)   --->   "%C_3_10_load_4 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1289 'load' 'C_3_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1290 [2/2] (3.25ns)   --->   "%C_3_11_load_4 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1290 'load' 'C_3_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1291 [2/2] (3.25ns)   --->   "%C_4_0_load_4 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1291 'load' 'C_4_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1292 [2/2] (3.25ns)   --->   "%C_4_1_load_4 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1292 'load' 'C_4_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1293 [2/2] (3.25ns)   --->   "%C_4_2_load_4 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1293 'load' 'C_4_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1294 [2/2] (3.25ns)   --->   "%C_4_3_load_4 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1294 'load' 'C_4_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1295 [2/2] (3.25ns)   --->   "%C_4_4_load_4 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1295 'load' 'C_4_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1296 [2/2] (3.25ns)   --->   "%C_4_5_load_4 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1296 'load' 'C_4_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1297 [2/2] (3.25ns)   --->   "%C_4_6_load_4 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1297 'load' 'C_4_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1298 [2/2] (3.25ns)   --->   "%C_4_7_load_4 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1298 'load' 'C_4_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1299 [2/2] (3.25ns)   --->   "%C_4_8_load_4 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1299 'load' 'C_4_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1300 [2/2] (3.25ns)   --->   "%C_4_9_load_4 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1300 'load' 'C_4_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1301 [2/2] (3.25ns)   --->   "%C_4_10_load_4 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1301 'load' 'C_4_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1302 [2/2] (3.25ns)   --->   "%C_4_11_load_4 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1302 'load' 'C_4_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1303 [2/2] (3.25ns)   --->   "%C_5_0_load_4 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1303 'load' 'C_5_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1304 [2/2] (3.25ns)   --->   "%C_5_1_load_4 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1304 'load' 'C_5_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1305 [2/2] (3.25ns)   --->   "%C_5_2_load_4 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1305 'load' 'C_5_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1306 [2/2] (3.25ns)   --->   "%C_5_3_load_4 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1306 'load' 'C_5_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1307 [2/2] (3.25ns)   --->   "%C_5_4_load_4 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1307 'load' 'C_5_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1308 [2/2] (3.25ns)   --->   "%C_5_5_load_4 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1308 'load' 'C_5_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1309 [2/2] (3.25ns)   --->   "%C_5_6_load_4 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1309 'load' 'C_5_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1310 [2/2] (3.25ns)   --->   "%C_5_7_load_4 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1310 'load' 'C_5_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1311 [2/2] (3.25ns)   --->   "%C_5_8_load_4 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1311 'load' 'C_5_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1312 [2/2] (3.25ns)   --->   "%C_5_9_load_4 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1312 'load' 'C_5_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1313 [2/2] (3.25ns)   --->   "%C_5_10_load_4 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1313 'load' 'C_5_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1314 [2/2] (3.25ns)   --->   "%C_5_11_load_4 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1314 'load' 'C_5_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1315 [2/2] (3.25ns)   --->   "%C_6_0_load_4 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1315 'load' 'C_6_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1316 [2/2] (3.25ns)   --->   "%C_6_1_load_4 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1316 'load' 'C_6_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1317 [2/2] (3.25ns)   --->   "%C_6_2_load_4 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1317 'load' 'C_6_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1318 [2/2] (3.25ns)   --->   "%C_6_3_load_4 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1318 'load' 'C_6_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1319 [2/2] (3.25ns)   --->   "%C_6_4_load_4 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1319 'load' 'C_6_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1320 [2/2] (3.25ns)   --->   "%C_6_5_load_4 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1320 'load' 'C_6_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1321 [2/2] (3.25ns)   --->   "%C_6_6_load_4 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1321 'load' 'C_6_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1322 [2/2] (3.25ns)   --->   "%C_6_7_load_4 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1322 'load' 'C_6_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1323 [2/2] (3.25ns)   --->   "%C_6_8_load_4 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1323 'load' 'C_6_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1324 [2/2] (3.25ns)   --->   "%C_6_9_load_4 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1324 'load' 'C_6_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1325 [2/2] (3.25ns)   --->   "%C_6_10_load_4 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1325 'load' 'C_6_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1326 [2/2] (3.25ns)   --->   "%C_6_11_load_4 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1326 'load' 'C_6_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1327 [2/2] (3.25ns)   --->   "%C_7_0_load_4 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1327 'load' 'C_7_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1328 [2/2] (3.25ns)   --->   "%C_7_1_load_4 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1328 'load' 'C_7_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1329 [2/2] (3.25ns)   --->   "%C_7_2_load_4 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1329 'load' 'C_7_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1330 [2/2] (3.25ns)   --->   "%C_7_3_load_4 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1330 'load' 'C_7_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1331 [2/2] (3.25ns)   --->   "%C_7_4_load_4 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1331 'load' 'C_7_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1332 [2/2] (3.25ns)   --->   "%C_7_5_load_4 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1332 'load' 'C_7_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1333 [2/2] (3.25ns)   --->   "%C_7_6_load_4 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1333 'load' 'C_7_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1334 [2/2] (3.25ns)   --->   "%C_7_7_load_4 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1334 'load' 'C_7_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1335 [2/2] (3.25ns)   --->   "%C_7_8_load_4 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1335 'load' 'C_7_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1336 [2/2] (3.25ns)   --->   "%C_7_9_load_4 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1336 'load' 'C_7_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1337 [2/2] (3.25ns)   --->   "%C_7_10_load_4 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1337 'load' 'C_7_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1338 [2/2] (3.25ns)   --->   "%C_7_11_load_4 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1338 'load' 'C_7_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1339 [2/2] (3.25ns)   --->   "%C_8_0_load_4 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1339 'load' 'C_8_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1340 [2/2] (3.25ns)   --->   "%C_8_1_load_4 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1340 'load' 'C_8_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1341 [2/2] (3.25ns)   --->   "%C_8_2_load_4 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1341 'load' 'C_8_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1342 [2/2] (3.25ns)   --->   "%C_8_3_load_4 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1342 'load' 'C_8_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1343 [2/2] (3.25ns)   --->   "%C_8_4_load_4 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1343 'load' 'C_8_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1344 [2/2] (3.25ns)   --->   "%C_8_5_load_4 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1344 'load' 'C_8_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1345 [2/2] (3.25ns)   --->   "%C_8_6_load_4 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1345 'load' 'C_8_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1346 [2/2] (3.25ns)   --->   "%C_8_7_load_4 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1346 'load' 'C_8_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1347 [2/2] (3.25ns)   --->   "%C_8_8_load_4 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1347 'load' 'C_8_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1348 [2/2] (3.25ns)   --->   "%C_8_9_load_4 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1348 'load' 'C_8_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1349 [2/2] (3.25ns)   --->   "%C_8_10_load_4 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1349 'load' 'C_8_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1350 [2/2] (3.25ns)   --->   "%C_8_11_load_4 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1350 'load' 'C_8_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1351 [2/2] (3.25ns)   --->   "%C_9_0_load_4 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1351 'load' 'C_9_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1352 [2/2] (3.25ns)   --->   "%C_9_1_load_4 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1352 'load' 'C_9_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1353 [2/2] (3.25ns)   --->   "%C_9_2_load_4 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1353 'load' 'C_9_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1354 [2/2] (3.25ns)   --->   "%C_9_3_load_4 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1354 'load' 'C_9_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1355 [2/2] (3.25ns)   --->   "%C_9_4_load_4 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1355 'load' 'C_9_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1356 [2/2] (3.25ns)   --->   "%C_9_5_load_4 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1356 'load' 'C_9_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1357 [2/2] (3.25ns)   --->   "%C_9_6_load_4 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1357 'load' 'C_9_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1358 [2/2] (3.25ns)   --->   "%C_9_7_load_4 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1358 'load' 'C_9_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1359 [2/2] (3.25ns)   --->   "%C_9_8_load_4 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1359 'load' 'C_9_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1360 [2/2] (3.25ns)   --->   "%C_9_9_load_4 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1360 'load' 'C_9_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1361 [2/2] (3.25ns)   --->   "%C_9_10_load_4 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1361 'load' 'C_9_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1362 [2/2] (3.25ns)   --->   "%C_9_11_load_4 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1362 'load' 'C_9_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1363 [2/2] (3.25ns)   --->   "%C_10_0_load_4 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1363 'load' 'C_10_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1364 [2/2] (3.25ns)   --->   "%C_10_1_load_4 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1364 'load' 'C_10_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1365 [2/2] (3.25ns)   --->   "%C_10_2_load_4 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1365 'load' 'C_10_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1366 [2/2] (3.25ns)   --->   "%C_10_3_load_4 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1366 'load' 'C_10_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1367 [2/2] (3.25ns)   --->   "%C_10_4_load_4 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1367 'load' 'C_10_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1368 [2/2] (3.25ns)   --->   "%C_10_5_load_4 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1368 'load' 'C_10_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1369 [2/2] (3.25ns)   --->   "%C_10_6_load_4 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1369 'load' 'C_10_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1370 [2/2] (3.25ns)   --->   "%C_10_7_load_4 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1370 'load' 'C_10_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1371 [2/2] (3.25ns)   --->   "%C_10_8_load_4 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1371 'load' 'C_10_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1372 [2/2] (3.25ns)   --->   "%C_10_9_load_4 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1372 'load' 'C_10_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1373 [2/2] (3.25ns)   --->   "%C_10_10_load_4 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1373 'load' 'C_10_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1374 [2/2] (3.25ns)   --->   "%C_10_11_load_4 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1374 'load' 'C_10_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1375 [2/2] (3.25ns)   --->   "%C_11_0_load_4 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1375 'load' 'C_11_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1376 [2/2] (3.25ns)   --->   "%C_11_1_load_4 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1376 'load' 'C_11_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1377 [2/2] (3.25ns)   --->   "%C_11_2_load_4 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1377 'load' 'C_11_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1378 [2/2] (3.25ns)   --->   "%C_11_3_load_4 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1378 'load' 'C_11_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1379 [2/2] (3.25ns)   --->   "%C_11_4_load_4 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1379 'load' 'C_11_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1380 [2/2] (3.25ns)   --->   "%C_11_5_load_4 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1380 'load' 'C_11_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1381 [2/2] (3.25ns)   --->   "%C_11_6_load_4 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1381 'load' 'C_11_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1382 [2/2] (3.25ns)   --->   "%C_11_7_load_4 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1382 'load' 'C_11_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1383 [2/2] (3.25ns)   --->   "%C_11_8_load_4 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1383 'load' 'C_11_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1384 [2/2] (3.25ns)   --->   "%C_11_9_load_4 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1384 'load' 'C_11_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1385 [2/2] (3.25ns)   --->   "%C_11_10_load_4 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1385 'load' 'C_11_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1386 [2/2] (3.25ns)   --->   "%C_11_11_load_4 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1386 'load' 'C_11_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1387 [2/2] (3.25ns)   --->   "%C_1_0_load_3 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1387 'load' 'C_1_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1388 [2/2] (3.25ns)   --->   "%C_1_1_load_3 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1388 'load' 'C_1_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1389 [2/2] (3.25ns)   --->   "%C_1_2_load_3 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1389 'load' 'C_1_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1390 [2/2] (3.25ns)   --->   "%C_1_3_load_3 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1390 'load' 'C_1_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1391 [2/2] (3.25ns)   --->   "%C_1_4_load_3 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1391 'load' 'C_1_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1392 [2/2] (3.25ns)   --->   "%C_1_5_load_3 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1392 'load' 'C_1_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1393 [2/2] (3.25ns)   --->   "%C_1_6_load_3 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1393 'load' 'C_1_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1394 [2/2] (3.25ns)   --->   "%C_1_7_load_3 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1394 'load' 'C_1_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1395 [2/2] (3.25ns)   --->   "%C_1_8_load_3 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1395 'load' 'C_1_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1396 [2/2] (3.25ns)   --->   "%C_1_9_load_3 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1396 'load' 'C_1_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1397 [2/2] (3.25ns)   --->   "%C_1_10_load_3 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1397 'load' 'C_1_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1398 [2/2] (3.25ns)   --->   "%C_1_11_load_3 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1398 'load' 'C_1_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1399 [2/2] (3.25ns)   --->   "%C_2_0_load_3 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1399 'load' 'C_2_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1400 [2/2] (3.25ns)   --->   "%C_2_1_load_3 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1400 'load' 'C_2_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1401 [2/2] (3.25ns)   --->   "%C_2_2_load_3 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1401 'load' 'C_2_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1402 [2/2] (3.25ns)   --->   "%C_2_3_load_3 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1402 'load' 'C_2_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1403 [2/2] (3.25ns)   --->   "%C_2_4_load_3 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1403 'load' 'C_2_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1404 [2/2] (3.25ns)   --->   "%C_2_5_load_3 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1404 'load' 'C_2_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1405 [2/2] (3.25ns)   --->   "%C_2_6_load_3 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1405 'load' 'C_2_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1406 [2/2] (3.25ns)   --->   "%C_2_7_load_3 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1406 'load' 'C_2_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1407 [2/2] (3.25ns)   --->   "%C_2_8_load_3 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1407 'load' 'C_2_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1408 [2/2] (3.25ns)   --->   "%C_2_9_load_3 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1408 'load' 'C_2_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1409 [2/2] (3.25ns)   --->   "%C_2_10_load_3 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1409 'load' 'C_2_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1410 [2/2] (3.25ns)   --->   "%C_2_11_load_3 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1410 'load' 'C_2_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1411 [2/2] (3.25ns)   --->   "%C_3_0_load_3 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1411 'load' 'C_3_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1412 [2/2] (3.25ns)   --->   "%C_3_1_load_3 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1412 'load' 'C_3_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1413 [2/2] (3.25ns)   --->   "%C_3_2_load_3 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1413 'load' 'C_3_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1414 [2/2] (3.25ns)   --->   "%C_3_3_load_3 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1414 'load' 'C_3_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1415 [2/2] (3.25ns)   --->   "%C_3_4_load_3 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1415 'load' 'C_3_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1416 [2/2] (3.25ns)   --->   "%C_3_5_load_3 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1416 'load' 'C_3_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1417 [2/2] (3.25ns)   --->   "%C_3_6_load_3 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1417 'load' 'C_3_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1418 [2/2] (3.25ns)   --->   "%C_3_7_load_3 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1418 'load' 'C_3_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1419 [2/2] (3.25ns)   --->   "%C_3_8_load_3 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1419 'load' 'C_3_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1420 [2/2] (3.25ns)   --->   "%C_3_9_load_3 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1420 'load' 'C_3_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1421 [2/2] (3.25ns)   --->   "%C_3_10_load_3 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1421 'load' 'C_3_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1422 [2/2] (3.25ns)   --->   "%C_3_11_load_3 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1422 'load' 'C_3_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1423 [2/2] (3.25ns)   --->   "%C_4_0_load_3 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1423 'load' 'C_4_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1424 [2/2] (3.25ns)   --->   "%C_4_1_load_3 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1424 'load' 'C_4_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1425 [2/2] (3.25ns)   --->   "%C_4_2_load_3 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1425 'load' 'C_4_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1426 [2/2] (3.25ns)   --->   "%C_4_3_load_3 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1426 'load' 'C_4_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1427 [2/2] (3.25ns)   --->   "%C_4_4_load_3 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1427 'load' 'C_4_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1428 [2/2] (3.25ns)   --->   "%C_4_5_load_3 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1428 'load' 'C_4_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1429 [2/2] (3.25ns)   --->   "%C_4_6_load_3 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1429 'load' 'C_4_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1430 [2/2] (3.25ns)   --->   "%C_4_7_load_3 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1430 'load' 'C_4_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1431 [2/2] (3.25ns)   --->   "%C_4_8_load_3 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1431 'load' 'C_4_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1432 [2/2] (3.25ns)   --->   "%C_4_9_load_3 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1432 'load' 'C_4_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1433 [2/2] (3.25ns)   --->   "%C_4_10_load_3 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1433 'load' 'C_4_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1434 [2/2] (3.25ns)   --->   "%C_4_11_load_3 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1434 'load' 'C_4_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1435 [2/2] (3.25ns)   --->   "%C_5_0_load_3 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1435 'load' 'C_5_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1436 [2/2] (3.25ns)   --->   "%C_5_1_load_3 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1436 'load' 'C_5_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1437 [2/2] (3.25ns)   --->   "%C_5_2_load_3 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1437 'load' 'C_5_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1438 [2/2] (3.25ns)   --->   "%C_5_3_load_3 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1438 'load' 'C_5_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1439 [2/2] (3.25ns)   --->   "%C_5_4_load_3 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1439 'load' 'C_5_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1440 [2/2] (3.25ns)   --->   "%C_5_5_load_3 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1440 'load' 'C_5_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1441 [2/2] (3.25ns)   --->   "%C_5_6_load_3 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1441 'load' 'C_5_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1442 [2/2] (3.25ns)   --->   "%C_5_7_load_3 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1442 'load' 'C_5_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1443 [2/2] (3.25ns)   --->   "%C_5_8_load_3 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1443 'load' 'C_5_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1444 [2/2] (3.25ns)   --->   "%C_5_9_load_3 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1444 'load' 'C_5_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1445 [2/2] (3.25ns)   --->   "%C_5_10_load_3 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1445 'load' 'C_5_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1446 [2/2] (3.25ns)   --->   "%C_5_11_load_3 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1446 'load' 'C_5_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1447 [2/2] (3.25ns)   --->   "%C_6_0_load_3 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1447 'load' 'C_6_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1448 [2/2] (3.25ns)   --->   "%C_6_1_load_3 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1448 'load' 'C_6_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1449 [2/2] (3.25ns)   --->   "%C_6_2_load_3 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1449 'load' 'C_6_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1450 [2/2] (3.25ns)   --->   "%C_6_3_load_3 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1450 'load' 'C_6_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1451 [2/2] (3.25ns)   --->   "%C_6_4_load_3 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1451 'load' 'C_6_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1452 [2/2] (3.25ns)   --->   "%C_6_5_load_3 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1452 'load' 'C_6_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1453 [2/2] (3.25ns)   --->   "%C_6_6_load_3 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1453 'load' 'C_6_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1454 [2/2] (3.25ns)   --->   "%C_6_7_load_3 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1454 'load' 'C_6_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1455 [2/2] (3.25ns)   --->   "%C_6_8_load_3 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1455 'load' 'C_6_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1456 [2/2] (3.25ns)   --->   "%C_6_9_load_3 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1456 'load' 'C_6_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1457 [2/2] (3.25ns)   --->   "%C_6_10_load_3 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1457 'load' 'C_6_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1458 [2/2] (3.25ns)   --->   "%C_6_11_load_3 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1458 'load' 'C_6_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1459 [2/2] (3.25ns)   --->   "%C_7_0_load_3 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1459 'load' 'C_7_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1460 [2/2] (3.25ns)   --->   "%C_7_1_load_3 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1460 'load' 'C_7_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1461 [2/2] (3.25ns)   --->   "%C_7_2_load_3 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1461 'load' 'C_7_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1462 [2/2] (3.25ns)   --->   "%C_7_3_load_3 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1462 'load' 'C_7_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1463 [2/2] (3.25ns)   --->   "%C_7_4_load_3 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1463 'load' 'C_7_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1464 [2/2] (3.25ns)   --->   "%C_7_5_load_3 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1464 'load' 'C_7_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1465 [2/2] (3.25ns)   --->   "%C_7_6_load_3 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1465 'load' 'C_7_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1466 [2/2] (3.25ns)   --->   "%C_7_7_load_3 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1466 'load' 'C_7_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1467 [2/2] (3.25ns)   --->   "%C_7_8_load_3 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1467 'load' 'C_7_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1468 [2/2] (3.25ns)   --->   "%C_7_9_load_3 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1468 'load' 'C_7_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1469 [2/2] (3.25ns)   --->   "%C_7_10_load_3 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1469 'load' 'C_7_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1470 [2/2] (3.25ns)   --->   "%C_7_11_load_3 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1470 'load' 'C_7_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1471 [2/2] (3.25ns)   --->   "%C_8_0_load_3 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1471 'load' 'C_8_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1472 [2/2] (3.25ns)   --->   "%C_8_1_load_3 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1472 'load' 'C_8_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1473 [2/2] (3.25ns)   --->   "%C_8_2_load_3 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1473 'load' 'C_8_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1474 [2/2] (3.25ns)   --->   "%C_8_3_load_3 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1474 'load' 'C_8_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1475 [2/2] (3.25ns)   --->   "%C_8_4_load_3 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1475 'load' 'C_8_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1476 [2/2] (3.25ns)   --->   "%C_8_5_load_3 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1476 'load' 'C_8_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1477 [2/2] (3.25ns)   --->   "%C_8_6_load_3 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1477 'load' 'C_8_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1478 [2/2] (3.25ns)   --->   "%C_8_7_load_3 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1478 'load' 'C_8_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1479 [2/2] (3.25ns)   --->   "%C_8_8_load_3 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1479 'load' 'C_8_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1480 [2/2] (3.25ns)   --->   "%C_8_9_load_3 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1480 'load' 'C_8_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1481 [2/2] (3.25ns)   --->   "%C_8_10_load_3 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1481 'load' 'C_8_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1482 [2/2] (3.25ns)   --->   "%C_8_11_load_3 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1482 'load' 'C_8_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1483 [2/2] (3.25ns)   --->   "%C_9_0_load_3 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1483 'load' 'C_9_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1484 [2/2] (3.25ns)   --->   "%C_9_1_load_3 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1484 'load' 'C_9_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1485 [2/2] (3.25ns)   --->   "%C_9_2_load_3 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1485 'load' 'C_9_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1486 [2/2] (3.25ns)   --->   "%C_9_3_load_3 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1486 'load' 'C_9_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1487 [2/2] (3.25ns)   --->   "%C_9_4_load_3 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1487 'load' 'C_9_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1488 [2/2] (3.25ns)   --->   "%C_9_5_load_3 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1488 'load' 'C_9_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1489 [2/2] (3.25ns)   --->   "%C_9_6_load_3 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1489 'load' 'C_9_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1490 [2/2] (3.25ns)   --->   "%C_9_7_load_3 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1490 'load' 'C_9_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1491 [2/2] (3.25ns)   --->   "%C_9_8_load_3 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1491 'load' 'C_9_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1492 [2/2] (3.25ns)   --->   "%C_9_9_load_3 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1492 'load' 'C_9_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1493 [2/2] (3.25ns)   --->   "%C_9_10_load_3 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1493 'load' 'C_9_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1494 [2/2] (3.25ns)   --->   "%C_9_11_load_3 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1494 'load' 'C_9_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1495 [2/2] (3.25ns)   --->   "%C_10_0_load_3 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1495 'load' 'C_10_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1496 [2/2] (3.25ns)   --->   "%C_10_1_load_3 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1496 'load' 'C_10_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1497 [2/2] (3.25ns)   --->   "%C_10_2_load_3 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1497 'load' 'C_10_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1498 [2/2] (3.25ns)   --->   "%C_10_3_load_3 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1498 'load' 'C_10_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1499 [2/2] (3.25ns)   --->   "%C_10_4_load_3 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1499 'load' 'C_10_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1500 [2/2] (3.25ns)   --->   "%C_10_5_load_3 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1500 'load' 'C_10_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1501 [2/2] (3.25ns)   --->   "%C_10_6_load_3 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1501 'load' 'C_10_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1502 [2/2] (3.25ns)   --->   "%C_10_7_load_3 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1502 'load' 'C_10_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1503 [2/2] (3.25ns)   --->   "%C_10_8_load_3 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1503 'load' 'C_10_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1504 [2/2] (3.25ns)   --->   "%C_10_9_load_3 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1504 'load' 'C_10_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1505 [2/2] (3.25ns)   --->   "%C_10_10_load_3 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1505 'load' 'C_10_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1506 [2/2] (3.25ns)   --->   "%C_10_11_load_3 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1506 'load' 'C_10_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1507 [2/2] (3.25ns)   --->   "%C_11_0_load_3 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1507 'load' 'C_11_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1508 [2/2] (3.25ns)   --->   "%C_11_1_load_3 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1508 'load' 'C_11_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1509 [2/2] (3.25ns)   --->   "%C_11_2_load_3 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1509 'load' 'C_11_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1510 [2/2] (3.25ns)   --->   "%C_11_3_load_3 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1510 'load' 'C_11_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1511 [2/2] (3.25ns)   --->   "%C_11_4_load_3 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1511 'load' 'C_11_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1512 [2/2] (3.25ns)   --->   "%C_11_5_load_3 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1512 'load' 'C_11_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1513 [2/2] (3.25ns)   --->   "%C_11_6_load_3 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1513 'load' 'C_11_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1514 [2/2] (3.25ns)   --->   "%C_11_7_load_3 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1514 'load' 'C_11_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1515 [2/2] (3.25ns)   --->   "%C_11_8_load_3 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1515 'load' 'C_11_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1516 [2/2] (3.25ns)   --->   "%C_11_9_load_3 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1516 'load' 'C_11_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1517 [2/2] (3.25ns)   --->   "%C_11_10_load_3 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1517 'load' 'C_11_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1518 [2/2] (3.25ns)   --->   "%C_11_11_load_3 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1518 'load' 'C_11_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1519 [2/2] (3.25ns)   --->   "%C_1_0_load_2 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1519 'load' 'C_1_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1520 [2/2] (3.25ns)   --->   "%C_1_1_load_2 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1520 'load' 'C_1_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1521 [2/2] (3.25ns)   --->   "%C_1_2_load_2 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1521 'load' 'C_1_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1522 [2/2] (3.25ns)   --->   "%C_1_3_load_2 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1522 'load' 'C_1_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1523 [2/2] (3.25ns)   --->   "%C_1_4_load_2 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1523 'load' 'C_1_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1524 [2/2] (3.25ns)   --->   "%C_1_5_load_2 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1524 'load' 'C_1_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1525 [2/2] (3.25ns)   --->   "%C_1_6_load_2 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1525 'load' 'C_1_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1526 [2/2] (3.25ns)   --->   "%C_1_7_load_2 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1526 'load' 'C_1_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1527 [2/2] (3.25ns)   --->   "%C_1_8_load_2 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1527 'load' 'C_1_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1528 [2/2] (3.25ns)   --->   "%C_1_9_load_2 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1528 'load' 'C_1_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1529 [2/2] (3.25ns)   --->   "%C_1_10_load_2 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1529 'load' 'C_1_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1530 [2/2] (3.25ns)   --->   "%C_1_11_load_2 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1530 'load' 'C_1_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1531 [2/2] (3.25ns)   --->   "%C_2_0_load_2 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1531 'load' 'C_2_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1532 [2/2] (3.25ns)   --->   "%C_2_1_load_2 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1532 'load' 'C_2_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1533 [2/2] (3.25ns)   --->   "%C_2_2_load_2 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1533 'load' 'C_2_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1534 [2/2] (3.25ns)   --->   "%C_2_3_load_2 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1534 'load' 'C_2_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1535 [2/2] (3.25ns)   --->   "%C_2_4_load_2 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1535 'load' 'C_2_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1536 [2/2] (3.25ns)   --->   "%C_2_5_load_2 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1536 'load' 'C_2_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1537 [2/2] (3.25ns)   --->   "%C_2_6_load_2 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1537 'load' 'C_2_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1538 [2/2] (3.25ns)   --->   "%C_2_7_load_2 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1538 'load' 'C_2_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1539 [2/2] (3.25ns)   --->   "%C_2_8_load_2 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1539 'load' 'C_2_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1540 [2/2] (3.25ns)   --->   "%C_2_9_load_2 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1540 'load' 'C_2_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1541 [2/2] (3.25ns)   --->   "%C_2_10_load_2 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1541 'load' 'C_2_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1542 [2/2] (3.25ns)   --->   "%C_2_11_load_2 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1542 'load' 'C_2_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1543 [2/2] (3.25ns)   --->   "%C_3_0_load_2 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1543 'load' 'C_3_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1544 [2/2] (3.25ns)   --->   "%C_3_1_load_2 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1544 'load' 'C_3_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1545 [2/2] (3.25ns)   --->   "%C_3_2_load_2 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1545 'load' 'C_3_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1546 [2/2] (3.25ns)   --->   "%C_3_3_load_2 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1546 'load' 'C_3_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1547 [2/2] (3.25ns)   --->   "%C_3_4_load_2 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1547 'load' 'C_3_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1548 [2/2] (3.25ns)   --->   "%C_3_5_load_2 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1548 'load' 'C_3_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1549 [2/2] (3.25ns)   --->   "%C_3_6_load_2 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1549 'load' 'C_3_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1550 [2/2] (3.25ns)   --->   "%C_3_7_load_2 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1550 'load' 'C_3_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1551 [2/2] (3.25ns)   --->   "%C_3_8_load_2 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1551 'load' 'C_3_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1552 [2/2] (3.25ns)   --->   "%C_3_9_load_2 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1552 'load' 'C_3_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1553 [2/2] (3.25ns)   --->   "%C_3_10_load_2 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1553 'load' 'C_3_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1554 [2/2] (3.25ns)   --->   "%C_3_11_load_2 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1554 'load' 'C_3_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1555 [2/2] (3.25ns)   --->   "%C_4_0_load_2 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1555 'load' 'C_4_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1556 [2/2] (3.25ns)   --->   "%C_4_1_load_2 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1556 'load' 'C_4_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1557 [2/2] (3.25ns)   --->   "%C_4_2_load_2 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1557 'load' 'C_4_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1558 [2/2] (3.25ns)   --->   "%C_4_3_load_2 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1558 'load' 'C_4_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1559 [2/2] (3.25ns)   --->   "%C_4_4_load_2 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1559 'load' 'C_4_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1560 [2/2] (3.25ns)   --->   "%C_4_5_load_2 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1560 'load' 'C_4_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1561 [2/2] (3.25ns)   --->   "%C_4_6_load_2 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1561 'load' 'C_4_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1562 [2/2] (3.25ns)   --->   "%C_4_7_load_2 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1562 'load' 'C_4_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1563 [2/2] (3.25ns)   --->   "%C_4_8_load_2 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1563 'load' 'C_4_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1564 [2/2] (3.25ns)   --->   "%C_4_9_load_2 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1564 'load' 'C_4_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1565 [2/2] (3.25ns)   --->   "%C_4_10_load_2 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1565 'load' 'C_4_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1566 [2/2] (3.25ns)   --->   "%C_4_11_load_2 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1566 'load' 'C_4_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1567 [2/2] (3.25ns)   --->   "%C_5_0_load_2 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1567 'load' 'C_5_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1568 [2/2] (3.25ns)   --->   "%C_5_1_load_2 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1568 'load' 'C_5_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1569 [2/2] (3.25ns)   --->   "%C_5_2_load_2 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1569 'load' 'C_5_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1570 [2/2] (3.25ns)   --->   "%C_5_3_load_2 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1570 'load' 'C_5_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1571 [2/2] (3.25ns)   --->   "%C_5_4_load_2 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1571 'load' 'C_5_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1572 [2/2] (3.25ns)   --->   "%C_5_5_load_2 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1572 'load' 'C_5_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1573 [2/2] (3.25ns)   --->   "%C_5_6_load_2 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1573 'load' 'C_5_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1574 [2/2] (3.25ns)   --->   "%C_5_7_load_2 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1574 'load' 'C_5_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1575 [2/2] (3.25ns)   --->   "%C_5_8_load_2 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1575 'load' 'C_5_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1576 [2/2] (3.25ns)   --->   "%C_5_9_load_2 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1576 'load' 'C_5_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1577 [2/2] (3.25ns)   --->   "%C_5_10_load_2 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1577 'load' 'C_5_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1578 [2/2] (3.25ns)   --->   "%C_5_11_load_2 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1578 'load' 'C_5_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1579 [2/2] (3.25ns)   --->   "%C_6_0_load_2 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1579 'load' 'C_6_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1580 [2/2] (3.25ns)   --->   "%C_6_1_load_2 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1580 'load' 'C_6_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1581 [2/2] (3.25ns)   --->   "%C_6_2_load_2 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1581 'load' 'C_6_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1582 [2/2] (3.25ns)   --->   "%C_6_3_load_2 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1582 'load' 'C_6_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1583 [2/2] (3.25ns)   --->   "%C_6_4_load_2 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1583 'load' 'C_6_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1584 [2/2] (3.25ns)   --->   "%C_6_5_load_2 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1584 'load' 'C_6_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1585 [2/2] (3.25ns)   --->   "%C_6_6_load_2 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1585 'load' 'C_6_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1586 [2/2] (3.25ns)   --->   "%C_6_7_load_2 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1586 'load' 'C_6_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1587 [2/2] (3.25ns)   --->   "%C_6_8_load_2 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1587 'load' 'C_6_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1588 [2/2] (3.25ns)   --->   "%C_6_9_load_2 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1588 'load' 'C_6_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1589 [2/2] (3.25ns)   --->   "%C_6_10_load_2 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1589 'load' 'C_6_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1590 [2/2] (3.25ns)   --->   "%C_6_11_load_2 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1590 'load' 'C_6_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1591 [2/2] (3.25ns)   --->   "%C_7_0_load_2 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1591 'load' 'C_7_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1592 [2/2] (3.25ns)   --->   "%C_7_1_load_2 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1592 'load' 'C_7_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1593 [2/2] (3.25ns)   --->   "%C_7_2_load_2 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1593 'load' 'C_7_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1594 [2/2] (3.25ns)   --->   "%C_7_3_load_2 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1594 'load' 'C_7_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1595 [2/2] (3.25ns)   --->   "%C_7_4_load_2 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1595 'load' 'C_7_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1596 [2/2] (3.25ns)   --->   "%C_7_5_load_2 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1596 'load' 'C_7_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1597 [2/2] (3.25ns)   --->   "%C_7_6_load_2 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1597 'load' 'C_7_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1598 [2/2] (3.25ns)   --->   "%C_7_7_load_2 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1598 'load' 'C_7_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1599 [2/2] (3.25ns)   --->   "%C_7_8_load_2 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1599 'load' 'C_7_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1600 [2/2] (3.25ns)   --->   "%C_7_9_load_2 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1600 'load' 'C_7_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1601 [2/2] (3.25ns)   --->   "%C_7_10_load_2 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1601 'load' 'C_7_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1602 [2/2] (3.25ns)   --->   "%C_7_11_load_2 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1602 'load' 'C_7_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1603 [2/2] (3.25ns)   --->   "%C_8_0_load_2 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1603 'load' 'C_8_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1604 [2/2] (3.25ns)   --->   "%C_8_1_load_2 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1604 'load' 'C_8_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1605 [2/2] (3.25ns)   --->   "%C_8_2_load_2 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1605 'load' 'C_8_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1606 [2/2] (3.25ns)   --->   "%C_8_3_load_2 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1606 'load' 'C_8_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1607 [2/2] (3.25ns)   --->   "%C_8_4_load_2 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1607 'load' 'C_8_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1608 [2/2] (3.25ns)   --->   "%C_8_5_load_2 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1608 'load' 'C_8_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1609 [2/2] (3.25ns)   --->   "%C_8_6_load_2 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1609 'load' 'C_8_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1610 [2/2] (3.25ns)   --->   "%C_8_7_load_2 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1610 'load' 'C_8_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1611 [2/2] (3.25ns)   --->   "%C_8_8_load_2 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1611 'load' 'C_8_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1612 [2/2] (3.25ns)   --->   "%C_8_9_load_2 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1612 'load' 'C_8_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1613 [2/2] (3.25ns)   --->   "%C_8_10_load_2 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1613 'load' 'C_8_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1614 [2/2] (3.25ns)   --->   "%C_8_11_load_2 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1614 'load' 'C_8_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1615 [2/2] (3.25ns)   --->   "%C_9_0_load_2 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1615 'load' 'C_9_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1616 [2/2] (3.25ns)   --->   "%C_9_1_load_2 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1616 'load' 'C_9_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1617 [2/2] (3.25ns)   --->   "%C_9_2_load_2 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1617 'load' 'C_9_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1618 [2/2] (3.25ns)   --->   "%C_9_3_load_2 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1618 'load' 'C_9_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1619 [2/2] (3.25ns)   --->   "%C_9_4_load_2 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1619 'load' 'C_9_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1620 [2/2] (3.25ns)   --->   "%C_9_5_load_2 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1620 'load' 'C_9_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1621 [2/2] (3.25ns)   --->   "%C_9_6_load_2 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1621 'load' 'C_9_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1622 [2/2] (3.25ns)   --->   "%C_9_7_load_2 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1622 'load' 'C_9_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1623 [2/2] (3.25ns)   --->   "%C_9_8_load_2 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1623 'load' 'C_9_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1624 [2/2] (3.25ns)   --->   "%C_9_9_load_2 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1624 'load' 'C_9_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1625 [2/2] (3.25ns)   --->   "%C_9_10_load_2 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1625 'load' 'C_9_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1626 [2/2] (3.25ns)   --->   "%C_9_11_load_2 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1626 'load' 'C_9_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1627 [2/2] (3.25ns)   --->   "%C_10_0_load_2 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1627 'load' 'C_10_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1628 [2/2] (3.25ns)   --->   "%C_10_1_load_2 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1628 'load' 'C_10_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1629 [2/2] (3.25ns)   --->   "%C_10_2_load_2 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1629 'load' 'C_10_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1630 [2/2] (3.25ns)   --->   "%C_10_3_load_2 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1630 'load' 'C_10_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1631 [2/2] (3.25ns)   --->   "%C_10_4_load_2 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1631 'load' 'C_10_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1632 [2/2] (3.25ns)   --->   "%C_10_5_load_2 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1632 'load' 'C_10_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1633 [2/2] (3.25ns)   --->   "%C_10_6_load_2 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1633 'load' 'C_10_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1634 [2/2] (3.25ns)   --->   "%C_10_7_load_2 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1634 'load' 'C_10_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1635 [2/2] (3.25ns)   --->   "%C_10_8_load_2 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1635 'load' 'C_10_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1636 [2/2] (3.25ns)   --->   "%C_10_9_load_2 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1636 'load' 'C_10_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1637 [2/2] (3.25ns)   --->   "%C_10_10_load_2 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1637 'load' 'C_10_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1638 [2/2] (3.25ns)   --->   "%C_10_11_load_2 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1638 'load' 'C_10_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1639 [2/2] (3.25ns)   --->   "%C_11_0_load_2 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1639 'load' 'C_11_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1640 [2/2] (3.25ns)   --->   "%C_11_1_load_2 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1640 'load' 'C_11_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1641 [2/2] (3.25ns)   --->   "%C_11_2_load_2 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1641 'load' 'C_11_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1642 [2/2] (3.25ns)   --->   "%C_11_3_load_2 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1642 'load' 'C_11_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1643 [2/2] (3.25ns)   --->   "%C_11_4_load_2 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1643 'load' 'C_11_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1644 [2/2] (3.25ns)   --->   "%C_11_5_load_2 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1644 'load' 'C_11_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1645 [2/2] (3.25ns)   --->   "%C_11_6_load_2 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1645 'load' 'C_11_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1646 [2/2] (3.25ns)   --->   "%C_11_7_load_2 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1646 'load' 'C_11_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1647 [2/2] (3.25ns)   --->   "%C_11_8_load_2 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1647 'load' 'C_11_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1648 [2/2] (3.25ns)   --->   "%C_11_9_load_2 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1648 'load' 'C_11_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1649 [2/2] (3.25ns)   --->   "%C_11_10_load_2 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1649 'load' 'C_11_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1650 [2/2] (3.25ns)   --->   "%C_11_11_load_2 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1650 'load' 'C_11_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1651 [2/2] (3.25ns)   --->   "%C_1_0_load_1 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1651 'load' 'C_1_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1652 [2/2] (3.25ns)   --->   "%C_1_1_load_1 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1652 'load' 'C_1_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1653 [2/2] (3.25ns)   --->   "%C_1_2_load_1 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1653 'load' 'C_1_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1654 [2/2] (3.25ns)   --->   "%C_1_3_load_1 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1654 'load' 'C_1_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1655 [2/2] (3.25ns)   --->   "%C_1_4_load_1 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1655 'load' 'C_1_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1656 [2/2] (3.25ns)   --->   "%C_1_5_load_1 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1656 'load' 'C_1_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1657 [2/2] (3.25ns)   --->   "%C_1_6_load_1 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1657 'load' 'C_1_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1658 [2/2] (3.25ns)   --->   "%C_1_7_load_1 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1658 'load' 'C_1_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1659 [2/2] (3.25ns)   --->   "%C_1_8_load_1 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1659 'load' 'C_1_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1660 [2/2] (3.25ns)   --->   "%C_1_9_load_1 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1660 'load' 'C_1_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1661 [2/2] (3.25ns)   --->   "%C_1_10_load_1 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1661 'load' 'C_1_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1662 [2/2] (3.25ns)   --->   "%C_1_11_load_1 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1662 'load' 'C_1_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1663 [2/2] (3.25ns)   --->   "%C_2_0_load_1 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1663 'load' 'C_2_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1664 [2/2] (3.25ns)   --->   "%C_2_1_load_1 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1664 'load' 'C_2_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1665 [2/2] (3.25ns)   --->   "%C_2_2_load_1 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1665 'load' 'C_2_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1666 [2/2] (3.25ns)   --->   "%C_2_3_load_1 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1666 'load' 'C_2_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1667 [2/2] (3.25ns)   --->   "%C_2_4_load_1 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1667 'load' 'C_2_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1668 [2/2] (3.25ns)   --->   "%C_2_5_load_1 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1668 'load' 'C_2_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1669 [2/2] (3.25ns)   --->   "%C_2_6_load_1 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1669 'load' 'C_2_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1670 [2/2] (3.25ns)   --->   "%C_2_7_load_1 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1670 'load' 'C_2_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1671 [2/2] (3.25ns)   --->   "%C_2_8_load_1 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1671 'load' 'C_2_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1672 [2/2] (3.25ns)   --->   "%C_2_9_load_1 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1672 'load' 'C_2_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1673 [2/2] (3.25ns)   --->   "%C_2_10_load_1 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1673 'load' 'C_2_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1674 [2/2] (3.25ns)   --->   "%C_2_11_load_1 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1674 'load' 'C_2_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1675 [2/2] (3.25ns)   --->   "%C_3_0_load_1 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1675 'load' 'C_3_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1676 [2/2] (3.25ns)   --->   "%C_3_1_load_1 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1676 'load' 'C_3_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1677 [2/2] (3.25ns)   --->   "%C_3_2_load_1 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1677 'load' 'C_3_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1678 [2/2] (3.25ns)   --->   "%C_3_3_load_1 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1678 'load' 'C_3_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1679 [2/2] (3.25ns)   --->   "%C_3_4_load_1 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1679 'load' 'C_3_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1680 [2/2] (3.25ns)   --->   "%C_3_5_load_1 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1680 'load' 'C_3_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1681 [2/2] (3.25ns)   --->   "%C_3_6_load_1 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1681 'load' 'C_3_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1682 [2/2] (3.25ns)   --->   "%C_3_7_load_1 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1682 'load' 'C_3_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1683 [2/2] (3.25ns)   --->   "%C_3_8_load_1 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1683 'load' 'C_3_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1684 [2/2] (3.25ns)   --->   "%C_3_9_load_1 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1684 'load' 'C_3_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1685 [2/2] (3.25ns)   --->   "%C_3_10_load_1 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1685 'load' 'C_3_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1686 [2/2] (3.25ns)   --->   "%C_3_11_load_1 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1686 'load' 'C_3_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1687 [2/2] (3.25ns)   --->   "%C_4_0_load_1 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1687 'load' 'C_4_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1688 [2/2] (3.25ns)   --->   "%C_4_1_load_1 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1688 'load' 'C_4_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1689 [2/2] (3.25ns)   --->   "%C_4_2_load_1 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1689 'load' 'C_4_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1690 [2/2] (3.25ns)   --->   "%C_4_3_load_1 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1690 'load' 'C_4_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1691 [2/2] (3.25ns)   --->   "%C_4_4_load_1 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1691 'load' 'C_4_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1692 [2/2] (3.25ns)   --->   "%C_4_5_load_1 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1692 'load' 'C_4_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1693 [2/2] (3.25ns)   --->   "%C_4_6_load_1 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1693 'load' 'C_4_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1694 [2/2] (3.25ns)   --->   "%C_4_7_load_1 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1694 'load' 'C_4_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1695 [2/2] (3.25ns)   --->   "%C_4_8_load_1 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1695 'load' 'C_4_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1696 [2/2] (3.25ns)   --->   "%C_4_9_load_1 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1696 'load' 'C_4_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1697 [2/2] (3.25ns)   --->   "%C_4_10_load_1 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1697 'load' 'C_4_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1698 [2/2] (3.25ns)   --->   "%C_4_11_load_1 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1698 'load' 'C_4_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1699 [2/2] (3.25ns)   --->   "%C_5_0_load_1 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1699 'load' 'C_5_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1700 [2/2] (3.25ns)   --->   "%C_5_1_load_1 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1700 'load' 'C_5_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1701 [2/2] (3.25ns)   --->   "%C_5_2_load_1 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1701 'load' 'C_5_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1702 [2/2] (3.25ns)   --->   "%C_5_3_load_1 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1702 'load' 'C_5_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1703 [2/2] (3.25ns)   --->   "%C_5_4_load_1 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1703 'load' 'C_5_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1704 [2/2] (3.25ns)   --->   "%C_5_5_load_1 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1704 'load' 'C_5_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1705 [2/2] (3.25ns)   --->   "%C_5_6_load_1 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1705 'load' 'C_5_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1706 [2/2] (3.25ns)   --->   "%C_5_7_load_1 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1706 'load' 'C_5_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1707 [2/2] (3.25ns)   --->   "%C_5_8_load_1 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1707 'load' 'C_5_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1708 [2/2] (3.25ns)   --->   "%C_5_9_load_1 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1708 'load' 'C_5_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1709 [2/2] (3.25ns)   --->   "%C_5_10_load_1 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1709 'load' 'C_5_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1710 [2/2] (3.25ns)   --->   "%C_5_11_load_1 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1710 'load' 'C_5_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1711 [2/2] (3.25ns)   --->   "%C_6_0_load_1 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1711 'load' 'C_6_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1712 [2/2] (3.25ns)   --->   "%C_6_1_load_1 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1712 'load' 'C_6_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1713 [2/2] (3.25ns)   --->   "%C_6_2_load_1 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1713 'load' 'C_6_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1714 [2/2] (3.25ns)   --->   "%C_6_3_load_1 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1714 'load' 'C_6_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1715 [2/2] (3.25ns)   --->   "%C_6_4_load_1 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1715 'load' 'C_6_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1716 [2/2] (3.25ns)   --->   "%C_6_5_load_1 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1716 'load' 'C_6_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1717 [2/2] (3.25ns)   --->   "%C_6_6_load_1 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1717 'load' 'C_6_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1718 [2/2] (3.25ns)   --->   "%C_6_7_load_1 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1718 'load' 'C_6_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1719 [2/2] (3.25ns)   --->   "%C_6_8_load_1 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1719 'load' 'C_6_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1720 [2/2] (3.25ns)   --->   "%C_6_9_load_1 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1720 'load' 'C_6_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1721 [2/2] (3.25ns)   --->   "%C_6_10_load_1 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1721 'load' 'C_6_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1722 [2/2] (3.25ns)   --->   "%C_6_11_load_1 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1722 'load' 'C_6_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1723 [2/2] (3.25ns)   --->   "%C_7_0_load_1 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1723 'load' 'C_7_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1724 [2/2] (3.25ns)   --->   "%C_7_1_load_1 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1724 'load' 'C_7_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1725 [2/2] (3.25ns)   --->   "%C_7_2_load_1 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1725 'load' 'C_7_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1726 [2/2] (3.25ns)   --->   "%C_7_3_load_1 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1726 'load' 'C_7_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1727 [2/2] (3.25ns)   --->   "%C_7_4_load_1 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1727 'load' 'C_7_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1728 [2/2] (3.25ns)   --->   "%C_7_5_load_1 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1728 'load' 'C_7_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1729 [2/2] (3.25ns)   --->   "%C_7_6_load_1 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1729 'load' 'C_7_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1730 [2/2] (3.25ns)   --->   "%C_7_7_load_1 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1730 'load' 'C_7_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1731 [2/2] (3.25ns)   --->   "%C_7_8_load_1 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1731 'load' 'C_7_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1732 [2/2] (3.25ns)   --->   "%C_7_9_load_1 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1732 'load' 'C_7_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1733 [2/2] (3.25ns)   --->   "%C_7_10_load_1 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1733 'load' 'C_7_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1734 [2/2] (3.25ns)   --->   "%C_7_11_load_1 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1734 'load' 'C_7_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1735 [2/2] (3.25ns)   --->   "%C_8_0_load_1 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1735 'load' 'C_8_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1736 [2/2] (3.25ns)   --->   "%C_8_1_load_1 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1736 'load' 'C_8_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1737 [2/2] (3.25ns)   --->   "%C_8_2_load_1 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1737 'load' 'C_8_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1738 [2/2] (3.25ns)   --->   "%C_8_3_load_1 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1738 'load' 'C_8_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1739 [2/2] (3.25ns)   --->   "%C_8_4_load_1 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1739 'load' 'C_8_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1740 [2/2] (3.25ns)   --->   "%C_8_5_load_1 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1740 'load' 'C_8_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1741 [2/2] (3.25ns)   --->   "%C_8_6_load_1 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1741 'load' 'C_8_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1742 [2/2] (3.25ns)   --->   "%C_8_7_load_1 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1742 'load' 'C_8_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1743 [2/2] (3.25ns)   --->   "%C_8_8_load_1 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1743 'load' 'C_8_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1744 [2/2] (3.25ns)   --->   "%C_8_9_load_1 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1744 'load' 'C_8_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1745 [2/2] (3.25ns)   --->   "%C_8_10_load_1 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1745 'load' 'C_8_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1746 [2/2] (3.25ns)   --->   "%C_8_11_load_1 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1746 'load' 'C_8_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1747 [2/2] (3.25ns)   --->   "%C_9_0_load_1 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1747 'load' 'C_9_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1748 [2/2] (3.25ns)   --->   "%C_9_1_load_1 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1748 'load' 'C_9_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1749 [2/2] (3.25ns)   --->   "%C_9_2_load_1 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1749 'load' 'C_9_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1750 [2/2] (3.25ns)   --->   "%C_9_3_load_1 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1750 'load' 'C_9_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1751 [2/2] (3.25ns)   --->   "%C_9_4_load_1 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1751 'load' 'C_9_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1752 [2/2] (3.25ns)   --->   "%C_9_5_load_1 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1752 'load' 'C_9_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1753 [2/2] (3.25ns)   --->   "%C_9_6_load_1 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1753 'load' 'C_9_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1754 [2/2] (3.25ns)   --->   "%C_9_7_load_1 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1754 'load' 'C_9_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1755 [2/2] (3.25ns)   --->   "%C_9_8_load_1 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1755 'load' 'C_9_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1756 [2/2] (3.25ns)   --->   "%C_9_9_load_1 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1756 'load' 'C_9_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1757 [2/2] (3.25ns)   --->   "%C_9_10_load_1 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1757 'load' 'C_9_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1758 [2/2] (3.25ns)   --->   "%C_9_11_load_1 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1758 'load' 'C_9_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1759 [2/2] (3.25ns)   --->   "%C_10_0_load_1 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1759 'load' 'C_10_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1760 [2/2] (3.25ns)   --->   "%C_10_1_load_1 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1760 'load' 'C_10_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1761 [2/2] (3.25ns)   --->   "%C_10_2_load_1 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1761 'load' 'C_10_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1762 [2/2] (3.25ns)   --->   "%C_10_3_load_1 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1762 'load' 'C_10_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1763 [2/2] (3.25ns)   --->   "%C_10_4_load_1 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1763 'load' 'C_10_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1764 [2/2] (3.25ns)   --->   "%C_10_5_load_1 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1764 'load' 'C_10_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1765 [2/2] (3.25ns)   --->   "%C_10_6_load_1 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1765 'load' 'C_10_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1766 [2/2] (3.25ns)   --->   "%C_10_7_load_1 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1766 'load' 'C_10_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1767 [2/2] (3.25ns)   --->   "%C_10_8_load_1 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1767 'load' 'C_10_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1768 [2/2] (3.25ns)   --->   "%C_10_9_load_1 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1768 'load' 'C_10_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1769 [2/2] (3.25ns)   --->   "%C_10_10_load_1 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1769 'load' 'C_10_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1770 [2/2] (3.25ns)   --->   "%C_10_11_load_1 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1770 'load' 'C_10_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1771 [2/2] (3.25ns)   --->   "%C_11_0_load_1 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1771 'load' 'C_11_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1772 [2/2] (3.25ns)   --->   "%C_11_1_load_1 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1772 'load' 'C_11_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1773 [2/2] (3.25ns)   --->   "%C_11_2_load_1 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1773 'load' 'C_11_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1774 [2/2] (3.25ns)   --->   "%C_11_3_load_1 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1774 'load' 'C_11_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1775 [2/2] (3.25ns)   --->   "%C_11_4_load_1 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1775 'load' 'C_11_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1776 [2/2] (3.25ns)   --->   "%C_11_5_load_1 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1776 'load' 'C_11_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1777 [2/2] (3.25ns)   --->   "%C_11_6_load_1 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1777 'load' 'C_11_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1778 [2/2] (3.25ns)   --->   "%C_11_7_load_1 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1778 'load' 'C_11_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1779 [2/2] (3.25ns)   --->   "%C_11_8_load_1 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1779 'load' 'C_11_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1780 [2/2] (3.25ns)   --->   "%C_11_9_load_1 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1780 'load' 'C_11_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1781 [2/2] (3.25ns)   --->   "%C_11_10_load_1 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1781 'load' 'C_11_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1782 [2/2] (3.25ns)   --->   "%C_11_11_load_1 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1782 'load' 'C_11_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1783 [2/2] (3.25ns)   --->   "%C_1_0_load = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1783 'load' 'C_1_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1784 [2/2] (3.25ns)   --->   "%C_1_1_load = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1784 'load' 'C_1_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1785 [2/2] (3.25ns)   --->   "%C_1_2_load = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1785 'load' 'C_1_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1786 [2/2] (3.25ns)   --->   "%C_1_3_load = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1786 'load' 'C_1_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1787 [2/2] (3.25ns)   --->   "%C_1_4_load = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1787 'load' 'C_1_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1788 [2/2] (3.25ns)   --->   "%C_1_5_load = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1788 'load' 'C_1_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1789 [2/2] (3.25ns)   --->   "%C_1_6_load = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1789 'load' 'C_1_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1790 [2/2] (3.25ns)   --->   "%C_1_7_load = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1790 'load' 'C_1_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1791 [2/2] (3.25ns)   --->   "%C_1_8_load = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1791 'load' 'C_1_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1792 [2/2] (3.25ns)   --->   "%C_1_9_load = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1792 'load' 'C_1_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1793 [2/2] (3.25ns)   --->   "%C_1_10_load = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1793 'load' 'C_1_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1794 [2/2] (3.25ns)   --->   "%C_1_11_load = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1794 'load' 'C_1_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1795 [2/2] (3.25ns)   --->   "%C_2_0_load = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1795 'load' 'C_2_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1796 [2/2] (3.25ns)   --->   "%C_2_1_load = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1796 'load' 'C_2_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1797 [2/2] (3.25ns)   --->   "%C_2_2_load = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1797 'load' 'C_2_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1798 [2/2] (3.25ns)   --->   "%C_2_3_load = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1798 'load' 'C_2_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1799 [2/2] (3.25ns)   --->   "%C_2_4_load = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1799 'load' 'C_2_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1800 [2/2] (3.25ns)   --->   "%C_2_5_load = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1800 'load' 'C_2_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1801 [2/2] (3.25ns)   --->   "%C_2_6_load = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1801 'load' 'C_2_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1802 [2/2] (3.25ns)   --->   "%C_2_7_load = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1802 'load' 'C_2_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1803 [2/2] (3.25ns)   --->   "%C_2_8_load = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1803 'load' 'C_2_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1804 [2/2] (3.25ns)   --->   "%C_2_9_load = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1804 'load' 'C_2_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1805 [2/2] (3.25ns)   --->   "%C_2_10_load = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1805 'load' 'C_2_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1806 [2/2] (3.25ns)   --->   "%C_2_11_load = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1806 'load' 'C_2_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1807 [2/2] (3.25ns)   --->   "%C_3_0_load = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1807 'load' 'C_3_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1808 [2/2] (3.25ns)   --->   "%C_3_1_load = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1808 'load' 'C_3_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1809 [2/2] (3.25ns)   --->   "%C_3_2_load = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1809 'load' 'C_3_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1810 [2/2] (3.25ns)   --->   "%C_3_3_load = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1810 'load' 'C_3_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1811 [2/2] (3.25ns)   --->   "%C_3_4_load = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1811 'load' 'C_3_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1812 [2/2] (3.25ns)   --->   "%C_3_5_load = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1812 'load' 'C_3_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1813 [2/2] (3.25ns)   --->   "%C_3_6_load = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1813 'load' 'C_3_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1814 [2/2] (3.25ns)   --->   "%C_3_7_load = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1814 'load' 'C_3_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1815 [2/2] (3.25ns)   --->   "%C_3_8_load = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1815 'load' 'C_3_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1816 [2/2] (3.25ns)   --->   "%C_3_9_load = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1816 'load' 'C_3_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1817 [2/2] (3.25ns)   --->   "%C_3_10_load = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1817 'load' 'C_3_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1818 [2/2] (3.25ns)   --->   "%C_3_11_load = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1818 'load' 'C_3_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1819 [2/2] (3.25ns)   --->   "%C_4_0_load = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1819 'load' 'C_4_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1820 [2/2] (3.25ns)   --->   "%C_4_1_load = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1820 'load' 'C_4_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1821 [2/2] (3.25ns)   --->   "%C_4_2_load = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1821 'load' 'C_4_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1822 [2/2] (3.25ns)   --->   "%C_4_3_load = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1822 'load' 'C_4_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1823 [2/2] (3.25ns)   --->   "%C_4_4_load = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1823 'load' 'C_4_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1824 [2/2] (3.25ns)   --->   "%C_4_5_load = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1824 'load' 'C_4_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1825 [2/2] (3.25ns)   --->   "%C_4_6_load = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1825 'load' 'C_4_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1826 [2/2] (3.25ns)   --->   "%C_4_7_load = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1826 'load' 'C_4_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1827 [2/2] (3.25ns)   --->   "%C_4_8_load = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1827 'load' 'C_4_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1828 [2/2] (3.25ns)   --->   "%C_4_9_load = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1828 'load' 'C_4_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1829 [2/2] (3.25ns)   --->   "%C_4_10_load = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1829 'load' 'C_4_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1830 [2/2] (3.25ns)   --->   "%C_4_11_load = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1830 'load' 'C_4_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1831 [2/2] (3.25ns)   --->   "%C_5_0_load = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1831 'load' 'C_5_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1832 [2/2] (3.25ns)   --->   "%C_5_1_load = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1832 'load' 'C_5_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1833 [2/2] (3.25ns)   --->   "%C_5_2_load = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1833 'load' 'C_5_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1834 [2/2] (3.25ns)   --->   "%C_5_3_load = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1834 'load' 'C_5_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1835 [2/2] (3.25ns)   --->   "%C_5_4_load = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1835 'load' 'C_5_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1836 [2/2] (3.25ns)   --->   "%C_5_5_load = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1836 'load' 'C_5_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1837 [2/2] (3.25ns)   --->   "%C_5_6_load = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1837 'load' 'C_5_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1838 [2/2] (3.25ns)   --->   "%C_5_7_load = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1838 'load' 'C_5_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1839 [2/2] (3.25ns)   --->   "%C_5_8_load = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1839 'load' 'C_5_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1840 [2/2] (3.25ns)   --->   "%C_5_9_load = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1840 'load' 'C_5_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1841 [2/2] (3.25ns)   --->   "%C_5_10_load = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1841 'load' 'C_5_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1842 [2/2] (3.25ns)   --->   "%C_5_11_load = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1842 'load' 'C_5_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1843 [2/2] (3.25ns)   --->   "%C_6_0_load = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1843 'load' 'C_6_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1844 [2/2] (3.25ns)   --->   "%C_6_1_load = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1844 'load' 'C_6_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1845 [2/2] (3.25ns)   --->   "%C_6_2_load = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1845 'load' 'C_6_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1846 [2/2] (3.25ns)   --->   "%C_6_3_load = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1846 'load' 'C_6_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1847 [2/2] (3.25ns)   --->   "%C_6_4_load = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1847 'load' 'C_6_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1848 [2/2] (3.25ns)   --->   "%C_6_5_load = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1848 'load' 'C_6_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1849 [2/2] (3.25ns)   --->   "%C_6_6_load = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1849 'load' 'C_6_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1850 [2/2] (3.25ns)   --->   "%C_6_7_load = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1850 'load' 'C_6_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1851 [2/2] (3.25ns)   --->   "%C_6_8_load = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1851 'load' 'C_6_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1852 [2/2] (3.25ns)   --->   "%C_6_9_load = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1852 'load' 'C_6_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1853 [2/2] (3.25ns)   --->   "%C_6_10_load = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1853 'load' 'C_6_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1854 [2/2] (3.25ns)   --->   "%C_6_11_load = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1854 'load' 'C_6_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1855 [2/2] (3.25ns)   --->   "%C_7_0_load = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1855 'load' 'C_7_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1856 [2/2] (3.25ns)   --->   "%C_7_1_load = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1856 'load' 'C_7_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1857 [2/2] (3.25ns)   --->   "%C_7_2_load = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1857 'load' 'C_7_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1858 [2/2] (3.25ns)   --->   "%C_7_3_load = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1858 'load' 'C_7_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1859 [2/2] (3.25ns)   --->   "%C_7_4_load = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1859 'load' 'C_7_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1860 [2/2] (3.25ns)   --->   "%C_7_5_load = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1860 'load' 'C_7_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1861 [2/2] (3.25ns)   --->   "%C_7_6_load = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1861 'load' 'C_7_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1862 [2/2] (3.25ns)   --->   "%C_7_7_load = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1862 'load' 'C_7_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1863 [2/2] (3.25ns)   --->   "%C_7_8_load = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1863 'load' 'C_7_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1864 [2/2] (3.25ns)   --->   "%C_7_9_load = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1864 'load' 'C_7_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1865 [2/2] (3.25ns)   --->   "%C_7_10_load = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1865 'load' 'C_7_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1866 [2/2] (3.25ns)   --->   "%C_7_11_load = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1866 'load' 'C_7_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1867 [2/2] (3.25ns)   --->   "%C_8_0_load = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1867 'load' 'C_8_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1868 [2/2] (3.25ns)   --->   "%C_8_1_load = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1868 'load' 'C_8_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1869 [2/2] (3.25ns)   --->   "%C_8_2_load = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1869 'load' 'C_8_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1870 [2/2] (3.25ns)   --->   "%C_8_3_load = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1870 'load' 'C_8_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1871 [2/2] (3.25ns)   --->   "%C_8_4_load = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1871 'load' 'C_8_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1872 [2/2] (3.25ns)   --->   "%C_8_5_load = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1872 'load' 'C_8_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1873 [2/2] (3.25ns)   --->   "%C_8_6_load = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1873 'load' 'C_8_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1874 [2/2] (3.25ns)   --->   "%C_8_7_load = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1874 'load' 'C_8_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1875 [2/2] (3.25ns)   --->   "%C_8_8_load = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1875 'load' 'C_8_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1876 [2/2] (3.25ns)   --->   "%C_8_9_load = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1876 'load' 'C_8_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1877 [2/2] (3.25ns)   --->   "%C_8_10_load = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1877 'load' 'C_8_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1878 [2/2] (3.25ns)   --->   "%C_8_11_load = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1878 'load' 'C_8_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1879 [2/2] (3.25ns)   --->   "%C_9_0_load = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1879 'load' 'C_9_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1880 [2/2] (3.25ns)   --->   "%C_9_1_load = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1880 'load' 'C_9_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1881 [2/2] (3.25ns)   --->   "%C_9_2_load = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1881 'load' 'C_9_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1882 [2/2] (3.25ns)   --->   "%C_9_3_load = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1882 'load' 'C_9_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1883 [2/2] (3.25ns)   --->   "%C_9_4_load = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1883 'load' 'C_9_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1884 [2/2] (3.25ns)   --->   "%C_9_5_load = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1884 'load' 'C_9_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1885 [2/2] (3.25ns)   --->   "%C_9_6_load = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1885 'load' 'C_9_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1886 [2/2] (3.25ns)   --->   "%C_9_7_load = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1886 'load' 'C_9_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1887 [2/2] (3.25ns)   --->   "%C_9_8_load = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1887 'load' 'C_9_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1888 [2/2] (3.25ns)   --->   "%C_9_9_load = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1888 'load' 'C_9_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1889 [2/2] (3.25ns)   --->   "%C_9_10_load = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1889 'load' 'C_9_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1890 [2/2] (3.25ns)   --->   "%C_9_11_load = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1890 'load' 'C_9_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1891 [2/2] (3.25ns)   --->   "%C_10_0_load = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1891 'load' 'C_10_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1892 [2/2] (3.25ns)   --->   "%C_10_1_load = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1892 'load' 'C_10_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1893 [2/2] (3.25ns)   --->   "%C_10_2_load = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1893 'load' 'C_10_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1894 [2/2] (3.25ns)   --->   "%C_10_3_load = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1894 'load' 'C_10_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1895 [2/2] (3.25ns)   --->   "%C_10_4_load = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1895 'load' 'C_10_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1896 [2/2] (3.25ns)   --->   "%C_10_5_load = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1896 'load' 'C_10_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1897 [2/2] (3.25ns)   --->   "%C_10_6_load = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1897 'load' 'C_10_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1898 [2/2] (3.25ns)   --->   "%C_10_7_load = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1898 'load' 'C_10_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1899 [2/2] (3.25ns)   --->   "%C_10_8_load = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1899 'load' 'C_10_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1900 [2/2] (3.25ns)   --->   "%C_10_9_load = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1900 'load' 'C_10_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1901 [2/2] (3.25ns)   --->   "%C_10_10_load = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1901 'load' 'C_10_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1902 [2/2] (3.25ns)   --->   "%C_10_11_load = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1902 'load' 'C_10_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1903 [2/2] (3.25ns)   --->   "%C_11_0_load = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1903 'load' 'C_11_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1904 [2/2] (3.25ns)   --->   "%C_11_1_load = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1904 'load' 'C_11_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1905 [2/2] (3.25ns)   --->   "%C_11_2_load = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1905 'load' 'C_11_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1906 [2/2] (3.25ns)   --->   "%C_11_3_load = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1906 'load' 'C_11_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1907 [2/2] (3.25ns)   --->   "%C_11_4_load = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1907 'load' 'C_11_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1908 [2/2] (3.25ns)   --->   "%C_11_5_load = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1908 'load' 'C_11_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1909 [2/2] (3.25ns)   --->   "%C_11_6_load = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1909 'load' 'C_11_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1910 [2/2] (3.25ns)   --->   "%C_11_7_load = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1910 'load' 'C_11_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1911 [2/2] (3.25ns)   --->   "%C_11_8_load = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1911 'load' 'C_11_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1912 [2/2] (3.25ns)   --->   "%C_11_9_load = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1912 'load' 'C_11_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1913 [2/2] (3.25ns)   --->   "%C_11_10_load = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1913 'load' 'C_11_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 1914 [2/2] (3.25ns)   --->   "%C_11_11_load = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1914 'load' 'C_11_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 4732 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 4732 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 69 <SV = 68> <Delay = 13.2>
ST_69 : Operation 1915 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %block_C_drainer_025_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1915 'bitcast' 'tmp' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_69 : Operation 1916 [1/2] (3.25ns)   --->   "%C_0_0_load = load i6 %C_0_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1916 'load' 'C_0_0_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1917 [1/2] (3.25ns)   --->   "%C_0_1_load = load i6 %C_0_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1917 'load' 'C_0_1_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1918 [1/2] (3.25ns)   --->   "%C_0_2_load = load i6 %C_0_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1918 'load' 'C_0_2_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1919 [1/2] (3.25ns)   --->   "%C_0_3_load = load i6 %C_0_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1919 'load' 'C_0_3_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1920 [1/2] (3.25ns)   --->   "%C_0_4_load = load i6 %C_0_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1920 'load' 'C_0_4_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1921 [1/2] (3.25ns)   --->   "%C_0_5_load = load i6 %C_0_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1921 'load' 'C_0_5_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1922 [1/2] (3.25ns)   --->   "%C_0_6_load = load i6 %C_0_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1922 'load' 'C_0_6_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1923 [1/2] (3.25ns)   --->   "%C_0_7_load = load i6 %C_0_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1923 'load' 'C_0_7_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1924 [1/2] (3.25ns)   --->   "%C_0_8_load = load i6 %C_0_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1924 'load' 'C_0_8_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1925 [1/2] (3.25ns)   --->   "%C_0_9_load = load i6 %C_0_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1925 'load' 'C_0_9_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1926 [1/2] (3.25ns)   --->   "%C_0_10_load = load i6 %C_0_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1926 'load' 'C_0_10_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1927 [1/2] (3.25ns)   --->   "%C_0_11_load = load i6 %C_0_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1927 'load' 'C_0_11_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1928 [1/1] (2.78ns)   --->   "%tmp_64_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_0_0_load, i32 %C_0_1_load, i32 %C_0_2_load, i32 %C_0_3_load, i32 %C_0_4_load, i32 %C_0_5_load, i32 %C_0_6_load, i32 %C_0_7_load, i32 %C_0_8_load, i32 %C_0_9_load, i32 %C_0_10_load, i32 %C_0_11_load, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 1928 'mux' 'tmp_64_i_i' <Predicate = (!icmp_ln39)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1929 [5/5] (7.25ns)   --->   "%add73_i_i_i = fadd i32 %tmp_64_i_i, i32 %tmp" [gemm_systolic_array.cpp:42]   --->   Operation 1929 'fadd' 'add73_i_i_i' <Predicate = (!icmp_ln39)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1930 [1/1] (3.63ns)   --->   "%block_C_drainer_126_read_11 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_126" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1930 'read' 'block_C_drainer_126_read_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 1931 [1/1] (0.00ns)   --->   "%tmp_20 = bitcast i32 %block_C_drainer_126_read_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1931 'bitcast' 'tmp_20' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 0.00>
ST_69 : Operation 1932 [1/2] (3.25ns)   --->   "%C_1_0_load_11 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1932 'load' 'C_1_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1933 [1/2] (3.25ns)   --->   "%C_1_1_load_11 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1933 'load' 'C_1_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1934 [1/2] (3.25ns)   --->   "%C_1_2_load_11 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1934 'load' 'C_1_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1935 [1/2] (3.25ns)   --->   "%C_1_3_load_11 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1935 'load' 'C_1_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1936 [1/2] (3.25ns)   --->   "%C_1_4_load_11 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1936 'load' 'C_1_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1937 [1/2] (3.25ns)   --->   "%C_1_5_load_11 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1937 'load' 'C_1_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1938 [1/2] (3.25ns)   --->   "%C_1_6_load_11 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1938 'load' 'C_1_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1939 [1/2] (3.25ns)   --->   "%C_1_7_load_11 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1939 'load' 'C_1_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1940 [1/2] (3.25ns)   --->   "%C_1_8_load_11 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1940 'load' 'C_1_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1941 [1/2] (3.25ns)   --->   "%C_1_9_load_11 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1941 'load' 'C_1_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1942 [1/2] (3.25ns)   --->   "%C_1_10_load_11 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1942 'load' 'C_1_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1943 [1/2] (3.25ns)   --->   "%C_1_11_load_11 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1943 'load' 'C_1_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1944 [1/1] (2.78ns)   --->   "%tmp_186_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_1_0_load_11, i32 %C_1_1_load_11, i32 %C_1_2_load_11, i32 %C_1_3_load_11, i32 %C_1_4_load_11, i32 %C_1_5_load_11, i32 %C_1_6_load_11, i32 %C_1_7_load_11, i32 %C_1_8_load_11, i32 %C_1_9_load_11, i32 %C_1_10_load_11, i32 %C_1_11_load_11, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 1944 'mux' 'tmp_186_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1945 [5/5] (7.25ns)   --->   "%add73_1_i_i_i = fadd i32 %tmp_186_i_i, i32 %tmp_20" [gemm_systolic_array.cpp:42]   --->   Operation 1945 'fadd' 'add73_1_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1946 [1/1] (3.63ns)   --->   "%block_C_drainer_227_read_11 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_227" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1946 'read' 'block_C_drainer_227_read_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 1947 [1/1] (0.00ns)   --->   "%tmp_21 = bitcast i32 %block_C_drainer_227_read_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1947 'bitcast' 'tmp_21' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 0.00>
ST_69 : Operation 1948 [1/2] (3.25ns)   --->   "%C_2_0_load_11 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1948 'load' 'C_2_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1949 [1/2] (3.25ns)   --->   "%C_2_1_load_11 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1949 'load' 'C_2_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1950 [1/2] (3.25ns)   --->   "%C_2_2_load_11 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1950 'load' 'C_2_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1951 [1/2] (3.25ns)   --->   "%C_2_3_load_11 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1951 'load' 'C_2_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1952 [1/2] (3.25ns)   --->   "%C_2_4_load_11 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1952 'load' 'C_2_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1953 [1/2] (3.25ns)   --->   "%C_2_5_load_11 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1953 'load' 'C_2_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1954 [1/2] (3.25ns)   --->   "%C_2_6_load_11 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1954 'load' 'C_2_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1955 [1/2] (3.25ns)   --->   "%C_2_7_load_11 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1955 'load' 'C_2_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1956 [1/2] (3.25ns)   --->   "%C_2_8_load_11 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1956 'load' 'C_2_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1957 [1/2] (3.25ns)   --->   "%C_2_9_load_11 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1957 'load' 'C_2_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1958 [1/2] (3.25ns)   --->   "%C_2_10_load_11 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1958 'load' 'C_2_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1959 [1/2] (3.25ns)   --->   "%C_2_11_load_11 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1959 'load' 'C_2_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1960 [1/1] (2.78ns)   --->   "%tmp_187_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_2_0_load_11, i32 %C_2_1_load_11, i32 %C_2_2_load_11, i32 %C_2_3_load_11, i32 %C_2_4_load_11, i32 %C_2_5_load_11, i32 %C_2_6_load_11, i32 %C_2_7_load_11, i32 %C_2_8_load_11, i32 %C_2_9_load_11, i32 %C_2_10_load_11, i32 %C_2_11_load_11, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 1960 'mux' 'tmp_187_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1961 [5/5] (7.25ns)   --->   "%add73_2_i_i_i = fadd i32 %tmp_187_i_i, i32 %tmp_21" [gemm_systolic_array.cpp:42]   --->   Operation 1961 'fadd' 'add73_2_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1962 [1/1] (3.63ns)   --->   "%block_C_drainer_328_read_11 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_328" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1962 'read' 'block_C_drainer_328_read_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 1963 [1/1] (0.00ns)   --->   "%tmp_22 = bitcast i32 %block_C_drainer_328_read_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1963 'bitcast' 'tmp_22' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 0.00>
ST_69 : Operation 1964 [1/2] (3.25ns)   --->   "%C_3_0_load_11 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1964 'load' 'C_3_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1965 [1/2] (3.25ns)   --->   "%C_3_1_load_11 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1965 'load' 'C_3_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1966 [1/2] (3.25ns)   --->   "%C_3_2_load_11 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1966 'load' 'C_3_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1967 [1/2] (3.25ns)   --->   "%C_3_3_load_11 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1967 'load' 'C_3_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1968 [1/2] (3.25ns)   --->   "%C_3_4_load_11 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1968 'load' 'C_3_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1969 [1/2] (3.25ns)   --->   "%C_3_5_load_11 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1969 'load' 'C_3_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1970 [1/2] (3.25ns)   --->   "%C_3_6_load_11 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1970 'load' 'C_3_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1971 [1/2] (3.25ns)   --->   "%C_3_7_load_11 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1971 'load' 'C_3_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1972 [1/2] (3.25ns)   --->   "%C_3_8_load_11 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1972 'load' 'C_3_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1973 [1/2] (3.25ns)   --->   "%C_3_9_load_11 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1973 'load' 'C_3_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1974 [1/2] (3.25ns)   --->   "%C_3_10_load_11 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1974 'load' 'C_3_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1975 [1/2] (3.25ns)   --->   "%C_3_11_load_11 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1975 'load' 'C_3_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1976 [1/1] (2.78ns)   --->   "%tmp_188_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_3_0_load_11, i32 %C_3_1_load_11, i32 %C_3_2_load_11, i32 %C_3_3_load_11, i32 %C_3_4_load_11, i32 %C_3_5_load_11, i32 %C_3_6_load_11, i32 %C_3_7_load_11, i32 %C_3_8_load_11, i32 %C_3_9_load_11, i32 %C_3_10_load_11, i32 %C_3_11_load_11, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 1976 'mux' 'tmp_188_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1977 [5/5] (7.25ns)   --->   "%add73_3_i_i_i = fadd i32 %tmp_188_i_i, i32 %tmp_22" [gemm_systolic_array.cpp:42]   --->   Operation 1977 'fadd' 'add73_3_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1978 [1/1] (3.63ns)   --->   "%block_C_drainer_429_read_11 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_429" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1978 'read' 'block_C_drainer_429_read_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 1979 [1/1] (0.00ns)   --->   "%tmp_23 = bitcast i32 %block_C_drainer_429_read_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1979 'bitcast' 'tmp_23' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 0.00>
ST_69 : Operation 1980 [1/2] (3.25ns)   --->   "%C_4_0_load_11 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1980 'load' 'C_4_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1981 [1/2] (3.25ns)   --->   "%C_4_1_load_11 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1981 'load' 'C_4_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1982 [1/2] (3.25ns)   --->   "%C_4_2_load_11 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1982 'load' 'C_4_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1983 [1/2] (3.25ns)   --->   "%C_4_3_load_11 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1983 'load' 'C_4_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1984 [1/2] (3.25ns)   --->   "%C_4_4_load_11 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1984 'load' 'C_4_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1985 [1/2] (3.25ns)   --->   "%C_4_5_load_11 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1985 'load' 'C_4_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1986 [1/2] (3.25ns)   --->   "%C_4_6_load_11 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1986 'load' 'C_4_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1987 [1/2] (3.25ns)   --->   "%C_4_7_load_11 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1987 'load' 'C_4_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1988 [1/2] (3.25ns)   --->   "%C_4_8_load_11 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1988 'load' 'C_4_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1989 [1/2] (3.25ns)   --->   "%C_4_9_load_11 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1989 'load' 'C_4_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1990 [1/2] (3.25ns)   --->   "%C_4_10_load_11 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1990 'load' 'C_4_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1991 [1/2] (3.25ns)   --->   "%C_4_11_load_11 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1991 'load' 'C_4_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1992 [1/1] (2.78ns)   --->   "%tmp_189_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_4_0_load_11, i32 %C_4_1_load_11, i32 %C_4_2_load_11, i32 %C_4_3_load_11, i32 %C_4_4_load_11, i32 %C_4_5_load_11, i32 %C_4_6_load_11, i32 %C_4_7_load_11, i32 %C_4_8_load_11, i32 %C_4_9_load_11, i32 %C_4_10_load_11, i32 %C_4_11_load_11, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 1992 'mux' 'tmp_189_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1993 [5/5] (7.25ns)   --->   "%add73_4_i_i_i = fadd i32 %tmp_189_i_i, i32 %tmp_23" [gemm_systolic_array.cpp:42]   --->   Operation 1993 'fadd' 'add73_4_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1994 [1/1] (3.63ns)   --->   "%block_C_drainer_530_read_11 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_530" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1994 'read' 'block_C_drainer_530_read_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 1995 [1/1] (0.00ns)   --->   "%tmp_24 = bitcast i32 %block_C_drainer_530_read_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 1995 'bitcast' 'tmp_24' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 0.00>
ST_69 : Operation 1996 [1/2] (3.25ns)   --->   "%C_5_0_load_11 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1996 'load' 'C_5_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1997 [1/2] (3.25ns)   --->   "%C_5_1_load_11 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1997 'load' 'C_5_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1998 [1/2] (3.25ns)   --->   "%C_5_2_load_11 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1998 'load' 'C_5_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1999 [1/2] (3.25ns)   --->   "%C_5_3_load_11 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 1999 'load' 'C_5_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2000 [1/2] (3.25ns)   --->   "%C_5_4_load_11 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2000 'load' 'C_5_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2001 [1/2] (3.25ns)   --->   "%C_5_5_load_11 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2001 'load' 'C_5_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2002 [1/2] (3.25ns)   --->   "%C_5_6_load_11 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2002 'load' 'C_5_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2003 [1/2] (3.25ns)   --->   "%C_5_7_load_11 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2003 'load' 'C_5_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2004 [1/2] (3.25ns)   --->   "%C_5_8_load_11 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2004 'load' 'C_5_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2005 [1/2] (3.25ns)   --->   "%C_5_9_load_11 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2005 'load' 'C_5_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2006 [1/2] (3.25ns)   --->   "%C_5_10_load_11 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2006 'load' 'C_5_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2007 [1/2] (3.25ns)   --->   "%C_5_11_load_11 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2007 'load' 'C_5_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2008 [1/1] (2.78ns)   --->   "%tmp_190_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_5_0_load_11, i32 %C_5_1_load_11, i32 %C_5_2_load_11, i32 %C_5_3_load_11, i32 %C_5_4_load_11, i32 %C_5_5_load_11, i32 %C_5_6_load_11, i32 %C_5_7_load_11, i32 %C_5_8_load_11, i32 %C_5_9_load_11, i32 %C_5_10_load_11, i32 %C_5_11_load_11, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2008 'mux' 'tmp_190_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2009 [5/5] (7.25ns)   --->   "%add73_5_i_i_i = fadd i32 %tmp_190_i_i, i32 %tmp_24" [gemm_systolic_array.cpp:42]   --->   Operation 2009 'fadd' 'add73_5_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2010 [1/1] (3.63ns)   --->   "%block_C_drainer_631_read_11 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_631" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2010 'read' 'block_C_drainer_631_read_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2011 [1/1] (0.00ns)   --->   "%tmp_25 = bitcast i32 %block_C_drainer_631_read_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2011 'bitcast' 'tmp_25' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 0.00>
ST_69 : Operation 2012 [1/2] (3.25ns)   --->   "%C_6_0_load_11 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2012 'load' 'C_6_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2013 [1/2] (3.25ns)   --->   "%C_6_1_load_11 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2013 'load' 'C_6_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2014 [1/2] (3.25ns)   --->   "%C_6_2_load_11 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2014 'load' 'C_6_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2015 [1/2] (3.25ns)   --->   "%C_6_3_load_11 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2015 'load' 'C_6_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2016 [1/2] (3.25ns)   --->   "%C_6_4_load_11 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2016 'load' 'C_6_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2017 [1/2] (3.25ns)   --->   "%C_6_5_load_11 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2017 'load' 'C_6_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2018 [1/2] (3.25ns)   --->   "%C_6_6_load_11 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2018 'load' 'C_6_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2019 [1/2] (3.25ns)   --->   "%C_6_7_load_11 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2019 'load' 'C_6_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2020 [1/2] (3.25ns)   --->   "%C_6_8_load_11 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2020 'load' 'C_6_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2021 [1/2] (3.25ns)   --->   "%C_6_9_load_11 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2021 'load' 'C_6_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2022 [1/2] (3.25ns)   --->   "%C_6_10_load_11 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2022 'load' 'C_6_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2023 [1/2] (3.25ns)   --->   "%C_6_11_load_11 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2023 'load' 'C_6_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2024 [1/1] (2.78ns)   --->   "%tmp_191_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_6_0_load_11, i32 %C_6_1_load_11, i32 %C_6_2_load_11, i32 %C_6_3_load_11, i32 %C_6_4_load_11, i32 %C_6_5_load_11, i32 %C_6_6_load_11, i32 %C_6_7_load_11, i32 %C_6_8_load_11, i32 %C_6_9_load_11, i32 %C_6_10_load_11, i32 %C_6_11_load_11, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2024 'mux' 'tmp_191_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2025 [5/5] (7.25ns)   --->   "%add73_6_i_i_i = fadd i32 %tmp_191_i_i, i32 %tmp_25" [gemm_systolic_array.cpp:42]   --->   Operation 2025 'fadd' 'add73_6_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2026 [1/1] (3.63ns)   --->   "%block_C_drainer_732_read_11 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_732" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2026 'read' 'block_C_drainer_732_read_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2027 [1/1] (0.00ns)   --->   "%tmp_26 = bitcast i32 %block_C_drainer_732_read_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2027 'bitcast' 'tmp_26' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 0.00>
ST_69 : Operation 2028 [1/2] (3.25ns)   --->   "%C_7_0_load_11 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2028 'load' 'C_7_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2029 [1/2] (3.25ns)   --->   "%C_7_1_load_11 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2029 'load' 'C_7_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2030 [1/2] (3.25ns)   --->   "%C_7_2_load_11 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2030 'load' 'C_7_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2031 [1/2] (3.25ns)   --->   "%C_7_3_load_11 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2031 'load' 'C_7_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2032 [1/2] (3.25ns)   --->   "%C_7_4_load_11 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2032 'load' 'C_7_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2033 [1/2] (3.25ns)   --->   "%C_7_5_load_11 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2033 'load' 'C_7_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2034 [1/2] (3.25ns)   --->   "%C_7_6_load_11 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2034 'load' 'C_7_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2035 [1/2] (3.25ns)   --->   "%C_7_7_load_11 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2035 'load' 'C_7_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2036 [1/2] (3.25ns)   --->   "%C_7_8_load_11 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2036 'load' 'C_7_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2037 [1/2] (3.25ns)   --->   "%C_7_9_load_11 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2037 'load' 'C_7_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2038 [1/2] (3.25ns)   --->   "%C_7_10_load_11 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2038 'load' 'C_7_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2039 [1/2] (3.25ns)   --->   "%C_7_11_load_11 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2039 'load' 'C_7_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2040 [1/1] (2.78ns)   --->   "%tmp_192_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_7_0_load_11, i32 %C_7_1_load_11, i32 %C_7_2_load_11, i32 %C_7_3_load_11, i32 %C_7_4_load_11, i32 %C_7_5_load_11, i32 %C_7_6_load_11, i32 %C_7_7_load_11, i32 %C_7_8_load_11, i32 %C_7_9_load_11, i32 %C_7_10_load_11, i32 %C_7_11_load_11, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2040 'mux' 'tmp_192_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2041 [5/5] (7.25ns)   --->   "%add73_7_i_i_i = fadd i32 %tmp_192_i_i, i32 %tmp_26" [gemm_systolic_array.cpp:42]   --->   Operation 2041 'fadd' 'add73_7_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2042 [1/1] (3.63ns)   --->   "%block_C_drainer_833_read_11 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_833" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2042 'read' 'block_C_drainer_833_read_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2043 [1/1] (0.00ns)   --->   "%tmp_27 = bitcast i32 %block_C_drainer_833_read_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2043 'bitcast' 'tmp_27' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 0.00>
ST_69 : Operation 2044 [1/2] (3.25ns)   --->   "%C_8_0_load_11 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2044 'load' 'C_8_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2045 [1/2] (3.25ns)   --->   "%C_8_1_load_11 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2045 'load' 'C_8_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2046 [1/2] (3.25ns)   --->   "%C_8_2_load_11 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2046 'load' 'C_8_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2047 [1/2] (3.25ns)   --->   "%C_8_3_load_11 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2047 'load' 'C_8_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2048 [1/2] (3.25ns)   --->   "%C_8_4_load_11 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2048 'load' 'C_8_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2049 [1/2] (3.25ns)   --->   "%C_8_5_load_11 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2049 'load' 'C_8_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2050 [1/2] (3.25ns)   --->   "%C_8_6_load_11 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2050 'load' 'C_8_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2051 [1/2] (3.25ns)   --->   "%C_8_7_load_11 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2051 'load' 'C_8_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2052 [1/2] (3.25ns)   --->   "%C_8_8_load_11 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2052 'load' 'C_8_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2053 [1/2] (3.25ns)   --->   "%C_8_9_load_11 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2053 'load' 'C_8_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2054 [1/2] (3.25ns)   --->   "%C_8_10_load_11 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2054 'load' 'C_8_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2055 [1/2] (3.25ns)   --->   "%C_8_11_load_11 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2055 'load' 'C_8_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2056 [1/1] (2.78ns)   --->   "%tmp_193_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_8_0_load_11, i32 %C_8_1_load_11, i32 %C_8_2_load_11, i32 %C_8_3_load_11, i32 %C_8_4_load_11, i32 %C_8_5_load_11, i32 %C_8_6_load_11, i32 %C_8_7_load_11, i32 %C_8_8_load_11, i32 %C_8_9_load_11, i32 %C_8_10_load_11, i32 %C_8_11_load_11, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2056 'mux' 'tmp_193_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2057 [5/5] (7.25ns)   --->   "%add73_8_i_i_i = fadd i32 %tmp_193_i_i, i32 %tmp_27" [gemm_systolic_array.cpp:42]   --->   Operation 2057 'fadd' 'add73_8_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2058 [1/1] (3.63ns)   --->   "%block_C_drainer_934_read_11 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_934" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2058 'read' 'block_C_drainer_934_read_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2059 [1/1] (0.00ns)   --->   "%tmp_28 = bitcast i32 %block_C_drainer_934_read_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2059 'bitcast' 'tmp_28' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 0.00>
ST_69 : Operation 2060 [1/2] (3.25ns)   --->   "%C_9_0_load_11 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2060 'load' 'C_9_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2061 [1/2] (3.25ns)   --->   "%C_9_1_load_11 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2061 'load' 'C_9_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2062 [1/2] (3.25ns)   --->   "%C_9_2_load_11 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2062 'load' 'C_9_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2063 [1/2] (3.25ns)   --->   "%C_9_3_load_11 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2063 'load' 'C_9_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2064 [1/2] (3.25ns)   --->   "%C_9_4_load_11 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2064 'load' 'C_9_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2065 [1/2] (3.25ns)   --->   "%C_9_5_load_11 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2065 'load' 'C_9_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2066 [1/2] (3.25ns)   --->   "%C_9_6_load_11 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2066 'load' 'C_9_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2067 [1/2] (3.25ns)   --->   "%C_9_7_load_11 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2067 'load' 'C_9_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2068 [1/2] (3.25ns)   --->   "%C_9_8_load_11 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2068 'load' 'C_9_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2069 [1/2] (3.25ns)   --->   "%C_9_9_load_11 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2069 'load' 'C_9_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2070 [1/2] (3.25ns)   --->   "%C_9_10_load_11 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2070 'load' 'C_9_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2071 [1/2] (3.25ns)   --->   "%C_9_11_load_11 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2071 'load' 'C_9_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2072 [1/1] (2.78ns)   --->   "%tmp_194_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_9_0_load_11, i32 %C_9_1_load_11, i32 %C_9_2_load_11, i32 %C_9_3_load_11, i32 %C_9_4_load_11, i32 %C_9_5_load_11, i32 %C_9_6_load_11, i32 %C_9_7_load_11, i32 %C_9_8_load_11, i32 %C_9_9_load_11, i32 %C_9_10_load_11, i32 %C_9_11_load_11, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2072 'mux' 'tmp_194_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2073 [5/5] (7.25ns)   --->   "%add73_9_i_i_i = fadd i32 %tmp_194_i_i, i32 %tmp_28" [gemm_systolic_array.cpp:42]   --->   Operation 2073 'fadd' 'add73_9_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2074 [1/1] (3.63ns)   --->   "%block_C_drainer_1035_read_11 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1035" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2074 'read' 'block_C_drainer_1035_read_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2075 [1/1] (0.00ns)   --->   "%tmp_29 = bitcast i32 %block_C_drainer_1035_read_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2075 'bitcast' 'tmp_29' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 0.00>
ST_69 : Operation 2076 [1/2] (3.25ns)   --->   "%C_10_0_load_11 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2076 'load' 'C_10_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2077 [1/2] (3.25ns)   --->   "%C_10_1_load_11 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2077 'load' 'C_10_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2078 [1/2] (3.25ns)   --->   "%C_10_2_load_11 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2078 'load' 'C_10_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2079 [1/2] (3.25ns)   --->   "%C_10_3_load_11 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2079 'load' 'C_10_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2080 [1/2] (3.25ns)   --->   "%C_10_4_load_11 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2080 'load' 'C_10_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2081 [1/2] (3.25ns)   --->   "%C_10_5_load_11 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2081 'load' 'C_10_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2082 [1/2] (3.25ns)   --->   "%C_10_6_load_11 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2082 'load' 'C_10_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2083 [1/2] (3.25ns)   --->   "%C_10_7_load_11 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2083 'load' 'C_10_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2084 [1/2] (3.25ns)   --->   "%C_10_8_load_11 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2084 'load' 'C_10_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2085 [1/2] (3.25ns)   --->   "%C_10_9_load_11 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2085 'load' 'C_10_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2086 [1/2] (3.25ns)   --->   "%C_10_10_load_11 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2086 'load' 'C_10_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2087 [1/2] (3.25ns)   --->   "%C_10_11_load_11 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2087 'load' 'C_10_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2088 [1/1] (2.78ns)   --->   "%tmp_195_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_10_0_load_11, i32 %C_10_1_load_11, i32 %C_10_2_load_11, i32 %C_10_3_load_11, i32 %C_10_4_load_11, i32 %C_10_5_load_11, i32 %C_10_6_load_11, i32 %C_10_7_load_11, i32 %C_10_8_load_11, i32 %C_10_9_load_11, i32 %C_10_10_load_11, i32 %C_10_11_load_11, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2088 'mux' 'tmp_195_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2089 [5/5] (7.25ns)   --->   "%add73_10_i_i_i = fadd i32 %tmp_195_i_i, i32 %tmp_29" [gemm_systolic_array.cpp:42]   --->   Operation 2089 'fadd' 'add73_10_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2090 [1/1] (3.63ns)   --->   "%block_C_drainer_1136_read_11 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1136" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2090 'read' 'block_C_drainer_1136_read_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2091 [1/1] (0.00ns)   --->   "%tmp_30 = bitcast i32 %block_C_drainer_1136_read_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2091 'bitcast' 'tmp_30' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 0.00>
ST_69 : Operation 2092 [1/2] (3.25ns)   --->   "%C_11_0_load_11 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2092 'load' 'C_11_0_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2093 [1/2] (3.25ns)   --->   "%C_11_1_load_11 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2093 'load' 'C_11_1_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2094 [1/2] (3.25ns)   --->   "%C_11_2_load_11 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2094 'load' 'C_11_2_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2095 [1/2] (3.25ns)   --->   "%C_11_3_load_11 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2095 'load' 'C_11_3_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2096 [1/2] (3.25ns)   --->   "%C_11_4_load_11 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2096 'load' 'C_11_4_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2097 [1/2] (3.25ns)   --->   "%C_11_5_load_11 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2097 'load' 'C_11_5_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2098 [1/2] (3.25ns)   --->   "%C_11_6_load_11 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2098 'load' 'C_11_6_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2099 [1/2] (3.25ns)   --->   "%C_11_7_load_11 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2099 'load' 'C_11_7_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2100 [1/2] (3.25ns)   --->   "%C_11_8_load_11 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2100 'load' 'C_11_8_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2101 [1/2] (3.25ns)   --->   "%C_11_9_load_11 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2101 'load' 'C_11_9_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2102 [1/2] (3.25ns)   --->   "%C_11_10_load_11 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2102 'load' 'C_11_10_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2103 [1/2] (3.25ns)   --->   "%C_11_11_load_11 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2103 'load' 'C_11_11_load_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2104 [1/1] (2.78ns)   --->   "%tmp_196_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_11_0_load_11, i32 %C_11_1_load_11, i32 %C_11_2_load_11, i32 %C_11_3_load_11, i32 %C_11_4_load_11, i32 %C_11_5_load_11, i32 %C_11_6_load_11, i32 %C_11_7_load_11, i32 %C_11_8_load_11, i32 %C_11_9_load_11, i32 %C_11_10_load_11, i32 %C_11_11_load_11, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2104 'mux' 'tmp_196_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2105 [5/5] (7.25ns)   --->   "%add73_11_i_i_i = fadd i32 %tmp_196_i_i, i32 %tmp_30" [gemm_systolic_array.cpp:42]   --->   Operation 2105 'fadd' 'add73_11_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2106 [1/1] (3.63ns)   --->   "%block_C_drainer_126_read_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_126" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2106 'read' 'block_C_drainer_126_read_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2107 [1/1] (0.00ns)   --->   "%bitcast_ln145_110 = bitcast i32 %block_C_drainer_126_read_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2107 'bitcast' 'bitcast_ln145_110' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 0.00>
ST_69 : Operation 2108 [1/2] (3.25ns)   --->   "%C_1_0_load_10 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2108 'load' 'C_1_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2109 [1/2] (3.25ns)   --->   "%C_1_1_load_10 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2109 'load' 'C_1_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2110 [1/2] (3.25ns)   --->   "%C_1_2_load_10 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2110 'load' 'C_1_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2111 [1/2] (3.25ns)   --->   "%C_1_3_load_10 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2111 'load' 'C_1_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2112 [1/2] (3.25ns)   --->   "%C_1_4_load_10 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2112 'load' 'C_1_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2113 [1/2] (3.25ns)   --->   "%C_1_5_load_10 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2113 'load' 'C_1_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2114 [1/2] (3.25ns)   --->   "%C_1_6_load_10 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2114 'load' 'C_1_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2115 [1/2] (3.25ns)   --->   "%C_1_7_load_10 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2115 'load' 'C_1_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2116 [1/2] (3.25ns)   --->   "%C_1_8_load_10 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2116 'load' 'C_1_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2117 [1/2] (3.25ns)   --->   "%C_1_9_load_10 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2117 'load' 'C_1_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2118 [1/2] (3.25ns)   --->   "%C_1_10_load_10 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2118 'load' 'C_1_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2119 [1/2] (3.25ns)   --->   "%C_1_11_load_10 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2119 'load' 'C_1_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2120 [1/1] (2.78ns)   --->   "%tmp_175_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_1_0_load_10, i32 %C_1_1_load_10, i32 %C_1_2_load_10, i32 %C_1_3_load_10, i32 %C_1_4_load_10, i32 %C_1_5_load_10, i32 %C_1_6_load_10, i32 %C_1_7_load_10, i32 %C_1_8_load_10, i32 %C_1_9_load_10, i32 %C_1_10_load_10, i32 %C_1_11_load_10, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2120 'mux' 'tmp_175_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2121 [5/5] (7.25ns)   --->   "%add73_1305_i_i_i = fadd i32 %tmp_175_i_i, i32 %bitcast_ln145_110" [gemm_systolic_array.cpp:42]   --->   Operation 2121 'fadd' 'add73_1305_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2122 [1/1] (3.63ns)   --->   "%block_C_drainer_227_read_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_227" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2122 'read' 'block_C_drainer_227_read_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2123 [1/1] (0.00ns)   --->   "%bitcast_ln145_111 = bitcast i32 %block_C_drainer_227_read_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2123 'bitcast' 'bitcast_ln145_111' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 0.00>
ST_69 : Operation 2124 [1/2] (3.25ns)   --->   "%C_2_0_load_10 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2124 'load' 'C_2_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2125 [1/2] (3.25ns)   --->   "%C_2_1_load_10 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2125 'load' 'C_2_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2126 [1/2] (3.25ns)   --->   "%C_2_2_load_10 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2126 'load' 'C_2_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2127 [1/2] (3.25ns)   --->   "%C_2_3_load_10 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2127 'load' 'C_2_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2128 [1/2] (3.25ns)   --->   "%C_2_4_load_10 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2128 'load' 'C_2_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2129 [1/2] (3.25ns)   --->   "%C_2_5_load_10 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2129 'load' 'C_2_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2130 [1/2] (3.25ns)   --->   "%C_2_6_load_10 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2130 'load' 'C_2_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2131 [1/2] (3.25ns)   --->   "%C_2_7_load_10 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2131 'load' 'C_2_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2132 [1/2] (3.25ns)   --->   "%C_2_8_load_10 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2132 'load' 'C_2_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2133 [1/2] (3.25ns)   --->   "%C_2_9_load_10 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2133 'load' 'C_2_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2134 [1/2] (3.25ns)   --->   "%C_2_10_load_10 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2134 'load' 'C_2_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2135 [1/2] (3.25ns)   --->   "%C_2_11_load_10 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2135 'load' 'C_2_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2136 [1/1] (2.78ns)   --->   "%tmp_176_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_2_0_load_10, i32 %C_2_1_load_10, i32 %C_2_2_load_10, i32 %C_2_3_load_10, i32 %C_2_4_load_10, i32 %C_2_5_load_10, i32 %C_2_6_load_10, i32 %C_2_7_load_10, i32 %C_2_8_load_10, i32 %C_2_9_load_10, i32 %C_2_10_load_10, i32 %C_2_11_load_10, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2136 'mux' 'tmp_176_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2137 [5/5] (7.25ns)   --->   "%add73_2612_i_i_i = fadd i32 %tmp_176_i_i, i32 %bitcast_ln145_111" [gemm_systolic_array.cpp:42]   --->   Operation 2137 'fadd' 'add73_2612_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2138 [1/1] (3.63ns)   --->   "%block_C_drainer_328_read_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_328" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2138 'read' 'block_C_drainer_328_read_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2139 [1/1] (0.00ns)   --->   "%bitcast_ln145_112 = bitcast i32 %block_C_drainer_328_read_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2139 'bitcast' 'bitcast_ln145_112' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 0.00>
ST_69 : Operation 2140 [1/2] (3.25ns)   --->   "%C_3_0_load_10 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2140 'load' 'C_3_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2141 [1/2] (3.25ns)   --->   "%C_3_1_load_10 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2141 'load' 'C_3_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2142 [1/2] (3.25ns)   --->   "%C_3_2_load_10 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2142 'load' 'C_3_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2143 [1/2] (3.25ns)   --->   "%C_3_3_load_10 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2143 'load' 'C_3_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2144 [1/2] (3.25ns)   --->   "%C_3_4_load_10 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2144 'load' 'C_3_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2145 [1/2] (3.25ns)   --->   "%C_3_5_load_10 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2145 'load' 'C_3_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2146 [1/2] (3.25ns)   --->   "%C_3_6_load_10 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2146 'load' 'C_3_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2147 [1/2] (3.25ns)   --->   "%C_3_7_load_10 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2147 'load' 'C_3_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2148 [1/2] (3.25ns)   --->   "%C_3_8_load_10 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2148 'load' 'C_3_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2149 [1/2] (3.25ns)   --->   "%C_3_9_load_10 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2149 'load' 'C_3_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2150 [1/2] (3.25ns)   --->   "%C_3_10_load_10 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2150 'load' 'C_3_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2151 [1/2] (3.25ns)   --->   "%C_3_11_load_10 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2151 'load' 'C_3_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2152 [1/1] (2.78ns)   --->   "%tmp_177_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_3_0_load_10, i32 %C_3_1_load_10, i32 %C_3_2_load_10, i32 %C_3_3_load_10, i32 %C_3_4_load_10, i32 %C_3_5_load_10, i32 %C_3_6_load_10, i32 %C_3_7_load_10, i32 %C_3_8_load_10, i32 %C_3_9_load_10, i32 %C_3_10_load_10, i32 %C_3_11_load_10, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2152 'mux' 'tmp_177_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2153 [5/5] (7.25ns)   --->   "%add73_3919_i_i_i = fadd i32 %tmp_177_i_i, i32 %bitcast_ln145_112" [gemm_systolic_array.cpp:42]   --->   Operation 2153 'fadd' 'add73_3919_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2154 [1/1] (3.63ns)   --->   "%block_C_drainer_429_read_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_429" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2154 'read' 'block_C_drainer_429_read_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2155 [1/1] (0.00ns)   --->   "%bitcast_ln145_113 = bitcast i32 %block_C_drainer_429_read_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2155 'bitcast' 'bitcast_ln145_113' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 0.00>
ST_69 : Operation 2156 [1/2] (3.25ns)   --->   "%C_4_0_load_10 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2156 'load' 'C_4_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2157 [1/2] (3.25ns)   --->   "%C_4_1_load_10 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2157 'load' 'C_4_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2158 [1/2] (3.25ns)   --->   "%C_4_2_load_10 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2158 'load' 'C_4_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2159 [1/2] (3.25ns)   --->   "%C_4_3_load_10 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2159 'load' 'C_4_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2160 [1/2] (3.25ns)   --->   "%C_4_4_load_10 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2160 'load' 'C_4_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2161 [1/2] (3.25ns)   --->   "%C_4_5_load_10 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2161 'load' 'C_4_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2162 [1/2] (3.25ns)   --->   "%C_4_6_load_10 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2162 'load' 'C_4_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2163 [1/2] (3.25ns)   --->   "%C_4_7_load_10 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2163 'load' 'C_4_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2164 [1/2] (3.25ns)   --->   "%C_4_8_load_10 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2164 'load' 'C_4_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2165 [1/2] (3.25ns)   --->   "%C_4_9_load_10 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2165 'load' 'C_4_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2166 [1/2] (3.25ns)   --->   "%C_4_10_load_10 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2166 'load' 'C_4_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2167 [1/2] (3.25ns)   --->   "%C_4_11_load_10 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2167 'load' 'C_4_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2168 [1/1] (2.78ns)   --->   "%tmp_178_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_4_0_load_10, i32 %C_4_1_load_10, i32 %C_4_2_load_10, i32 %C_4_3_load_10, i32 %C_4_4_load_10, i32 %C_4_5_load_10, i32 %C_4_6_load_10, i32 %C_4_7_load_10, i32 %C_4_8_load_10, i32 %C_4_9_load_10, i32 %C_4_10_load_10, i32 %C_4_11_load_10, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2168 'mux' 'tmp_178_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2169 [5/5] (7.25ns)   --->   "%add73_41226_i_i_i = fadd i32 %tmp_178_i_i, i32 %bitcast_ln145_113" [gemm_systolic_array.cpp:42]   --->   Operation 2169 'fadd' 'add73_41226_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2170 [1/1] (3.63ns)   --->   "%block_C_drainer_530_read_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_530" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2170 'read' 'block_C_drainer_530_read_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2171 [1/1] (0.00ns)   --->   "%bitcast_ln145_114 = bitcast i32 %block_C_drainer_530_read_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2171 'bitcast' 'bitcast_ln145_114' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 0.00>
ST_69 : Operation 2172 [1/2] (3.25ns)   --->   "%C_5_0_load_10 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2172 'load' 'C_5_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2173 [1/2] (3.25ns)   --->   "%C_5_1_load_10 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2173 'load' 'C_5_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2174 [1/2] (3.25ns)   --->   "%C_5_2_load_10 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2174 'load' 'C_5_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2175 [1/2] (3.25ns)   --->   "%C_5_3_load_10 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2175 'load' 'C_5_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2176 [1/2] (3.25ns)   --->   "%C_5_4_load_10 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2176 'load' 'C_5_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2177 [1/2] (3.25ns)   --->   "%C_5_5_load_10 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2177 'load' 'C_5_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2178 [1/2] (3.25ns)   --->   "%C_5_6_load_10 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2178 'load' 'C_5_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2179 [1/2] (3.25ns)   --->   "%C_5_7_load_10 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2179 'load' 'C_5_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2180 [1/2] (3.25ns)   --->   "%C_5_8_load_10 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2180 'load' 'C_5_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2181 [1/2] (3.25ns)   --->   "%C_5_9_load_10 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2181 'load' 'C_5_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2182 [1/2] (3.25ns)   --->   "%C_5_10_load_10 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2182 'load' 'C_5_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2183 [1/2] (3.25ns)   --->   "%C_5_11_load_10 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2183 'load' 'C_5_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2184 [1/1] (2.78ns)   --->   "%tmp_179_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_5_0_load_10, i32 %C_5_1_load_10, i32 %C_5_2_load_10, i32 %C_5_3_load_10, i32 %C_5_4_load_10, i32 %C_5_5_load_10, i32 %C_5_6_load_10, i32 %C_5_7_load_10, i32 %C_5_8_load_10, i32 %C_5_9_load_10, i32 %C_5_10_load_10, i32 %C_5_11_load_10, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2184 'mux' 'tmp_179_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2185 [5/5] (7.25ns)   --->   "%add73_51533_i_i_i = fadd i32 %tmp_179_i_i, i32 %bitcast_ln145_114" [gemm_systolic_array.cpp:42]   --->   Operation 2185 'fadd' 'add73_51533_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2186 [1/1] (3.63ns)   --->   "%block_C_drainer_631_read_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_631" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2186 'read' 'block_C_drainer_631_read_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2187 [1/1] (0.00ns)   --->   "%bitcast_ln145_115 = bitcast i32 %block_C_drainer_631_read_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2187 'bitcast' 'bitcast_ln145_115' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 0.00>
ST_69 : Operation 2188 [1/2] (3.25ns)   --->   "%C_6_0_load_10 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2188 'load' 'C_6_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2189 [1/2] (3.25ns)   --->   "%C_6_1_load_10 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2189 'load' 'C_6_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2190 [1/2] (3.25ns)   --->   "%C_6_2_load_10 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2190 'load' 'C_6_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2191 [1/2] (3.25ns)   --->   "%C_6_3_load_10 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2191 'load' 'C_6_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2192 [1/2] (3.25ns)   --->   "%C_6_4_load_10 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2192 'load' 'C_6_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2193 [1/2] (3.25ns)   --->   "%C_6_5_load_10 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2193 'load' 'C_6_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2194 [1/2] (3.25ns)   --->   "%C_6_6_load_10 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2194 'load' 'C_6_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2195 [1/2] (3.25ns)   --->   "%C_6_7_load_10 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2195 'load' 'C_6_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2196 [1/2] (3.25ns)   --->   "%C_6_8_load_10 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2196 'load' 'C_6_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2197 [1/2] (3.25ns)   --->   "%C_6_9_load_10 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2197 'load' 'C_6_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2198 [1/2] (3.25ns)   --->   "%C_6_10_load_10 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2198 'load' 'C_6_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2199 [1/2] (3.25ns)   --->   "%C_6_11_load_10 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2199 'load' 'C_6_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2200 [1/1] (2.78ns)   --->   "%tmp_180_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_6_0_load_10, i32 %C_6_1_load_10, i32 %C_6_2_load_10, i32 %C_6_3_load_10, i32 %C_6_4_load_10, i32 %C_6_5_load_10, i32 %C_6_6_load_10, i32 %C_6_7_load_10, i32 %C_6_8_load_10, i32 %C_6_9_load_10, i32 %C_6_10_load_10, i32 %C_6_11_load_10, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2200 'mux' 'tmp_180_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2201 [5/5] (7.25ns)   --->   "%add73_61840_i_i_i = fadd i32 %tmp_180_i_i, i32 %bitcast_ln145_115" [gemm_systolic_array.cpp:42]   --->   Operation 2201 'fadd' 'add73_61840_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2202 [1/1] (3.63ns)   --->   "%block_C_drainer_732_read_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_732" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2202 'read' 'block_C_drainer_732_read_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2203 [1/1] (0.00ns)   --->   "%bitcast_ln145_116 = bitcast i32 %block_C_drainer_732_read_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2203 'bitcast' 'bitcast_ln145_116' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 0.00>
ST_69 : Operation 2204 [1/2] (3.25ns)   --->   "%C_7_0_load_10 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2204 'load' 'C_7_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2205 [1/2] (3.25ns)   --->   "%C_7_1_load_10 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2205 'load' 'C_7_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2206 [1/2] (3.25ns)   --->   "%C_7_2_load_10 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2206 'load' 'C_7_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2207 [1/2] (3.25ns)   --->   "%C_7_3_load_10 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2207 'load' 'C_7_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2208 [1/2] (3.25ns)   --->   "%C_7_4_load_10 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2208 'load' 'C_7_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2209 [1/2] (3.25ns)   --->   "%C_7_5_load_10 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2209 'load' 'C_7_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2210 [1/2] (3.25ns)   --->   "%C_7_6_load_10 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2210 'load' 'C_7_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2211 [1/2] (3.25ns)   --->   "%C_7_7_load_10 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2211 'load' 'C_7_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2212 [1/2] (3.25ns)   --->   "%C_7_8_load_10 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2212 'load' 'C_7_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2213 [1/2] (3.25ns)   --->   "%C_7_9_load_10 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2213 'load' 'C_7_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2214 [1/2] (3.25ns)   --->   "%C_7_10_load_10 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2214 'load' 'C_7_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2215 [1/2] (3.25ns)   --->   "%C_7_11_load_10 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2215 'load' 'C_7_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2216 [1/1] (2.78ns)   --->   "%tmp_181_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_7_0_load_10, i32 %C_7_1_load_10, i32 %C_7_2_load_10, i32 %C_7_3_load_10, i32 %C_7_4_load_10, i32 %C_7_5_load_10, i32 %C_7_6_load_10, i32 %C_7_7_load_10, i32 %C_7_8_load_10, i32 %C_7_9_load_10, i32 %C_7_10_load_10, i32 %C_7_11_load_10, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2216 'mux' 'tmp_181_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2217 [5/5] (7.25ns)   --->   "%add73_72147_i_i_i = fadd i32 %tmp_181_i_i, i32 %bitcast_ln145_116" [gemm_systolic_array.cpp:42]   --->   Operation 2217 'fadd' 'add73_72147_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2218 [1/1] (3.63ns)   --->   "%block_C_drainer_833_read_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_833" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2218 'read' 'block_C_drainer_833_read_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2219 [1/1] (0.00ns)   --->   "%bitcast_ln145_117 = bitcast i32 %block_C_drainer_833_read_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2219 'bitcast' 'bitcast_ln145_117' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 0.00>
ST_69 : Operation 2220 [1/2] (3.25ns)   --->   "%C_8_0_load_10 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2220 'load' 'C_8_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2221 [1/2] (3.25ns)   --->   "%C_8_1_load_10 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2221 'load' 'C_8_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2222 [1/2] (3.25ns)   --->   "%C_8_2_load_10 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2222 'load' 'C_8_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2223 [1/2] (3.25ns)   --->   "%C_8_3_load_10 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2223 'load' 'C_8_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2224 [1/2] (3.25ns)   --->   "%C_8_4_load_10 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2224 'load' 'C_8_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2225 [1/2] (3.25ns)   --->   "%C_8_5_load_10 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2225 'load' 'C_8_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2226 [1/2] (3.25ns)   --->   "%C_8_6_load_10 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2226 'load' 'C_8_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2227 [1/2] (3.25ns)   --->   "%C_8_7_load_10 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2227 'load' 'C_8_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2228 [1/2] (3.25ns)   --->   "%C_8_8_load_10 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2228 'load' 'C_8_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2229 [1/2] (3.25ns)   --->   "%C_8_9_load_10 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2229 'load' 'C_8_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2230 [1/2] (3.25ns)   --->   "%C_8_10_load_10 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2230 'load' 'C_8_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2231 [1/2] (3.25ns)   --->   "%C_8_11_load_10 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2231 'load' 'C_8_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2232 [1/1] (2.78ns)   --->   "%tmp_182_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_8_0_load_10, i32 %C_8_1_load_10, i32 %C_8_2_load_10, i32 %C_8_3_load_10, i32 %C_8_4_load_10, i32 %C_8_5_load_10, i32 %C_8_6_load_10, i32 %C_8_7_load_10, i32 %C_8_8_load_10, i32 %C_8_9_load_10, i32 %C_8_10_load_10, i32 %C_8_11_load_10, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2232 'mux' 'tmp_182_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2233 [5/5] (7.25ns)   --->   "%add73_82454_i_i_i = fadd i32 %tmp_182_i_i, i32 %bitcast_ln145_117" [gemm_systolic_array.cpp:42]   --->   Operation 2233 'fadd' 'add73_82454_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2234 [1/1] (3.63ns)   --->   "%block_C_drainer_934_read_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_934" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2234 'read' 'block_C_drainer_934_read_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2235 [1/1] (0.00ns)   --->   "%bitcast_ln145_118 = bitcast i32 %block_C_drainer_934_read_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2235 'bitcast' 'bitcast_ln145_118' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 0.00>
ST_69 : Operation 2236 [1/2] (3.25ns)   --->   "%C_9_0_load_10 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2236 'load' 'C_9_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2237 [1/2] (3.25ns)   --->   "%C_9_1_load_10 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2237 'load' 'C_9_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2238 [1/2] (3.25ns)   --->   "%C_9_2_load_10 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2238 'load' 'C_9_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2239 [1/2] (3.25ns)   --->   "%C_9_3_load_10 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2239 'load' 'C_9_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2240 [1/2] (3.25ns)   --->   "%C_9_4_load_10 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2240 'load' 'C_9_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2241 [1/2] (3.25ns)   --->   "%C_9_5_load_10 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2241 'load' 'C_9_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2242 [1/2] (3.25ns)   --->   "%C_9_6_load_10 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2242 'load' 'C_9_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2243 [1/2] (3.25ns)   --->   "%C_9_7_load_10 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2243 'load' 'C_9_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2244 [1/2] (3.25ns)   --->   "%C_9_8_load_10 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2244 'load' 'C_9_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2245 [1/2] (3.25ns)   --->   "%C_9_9_load_10 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2245 'load' 'C_9_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2246 [1/2] (3.25ns)   --->   "%C_9_10_load_10 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2246 'load' 'C_9_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2247 [1/2] (3.25ns)   --->   "%C_9_11_load_10 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2247 'load' 'C_9_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2248 [1/1] (2.78ns)   --->   "%tmp_183_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_9_0_load_10, i32 %C_9_1_load_10, i32 %C_9_2_load_10, i32 %C_9_3_load_10, i32 %C_9_4_load_10, i32 %C_9_5_load_10, i32 %C_9_6_load_10, i32 %C_9_7_load_10, i32 %C_9_8_load_10, i32 %C_9_9_load_10, i32 %C_9_10_load_10, i32 %C_9_11_load_10, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2248 'mux' 'tmp_183_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2249 [5/5] (7.25ns)   --->   "%add73_92761_i_i_i = fadd i32 %tmp_183_i_i, i32 %bitcast_ln145_118" [gemm_systolic_array.cpp:42]   --->   Operation 2249 'fadd' 'add73_92761_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2250 [1/1] (3.63ns)   --->   "%block_C_drainer_1035_read_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1035" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2250 'read' 'block_C_drainer_1035_read_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2251 [1/1] (0.00ns)   --->   "%bitcast_ln145_119 = bitcast i32 %block_C_drainer_1035_read_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2251 'bitcast' 'bitcast_ln145_119' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 0.00>
ST_69 : Operation 2252 [1/2] (3.25ns)   --->   "%C_10_0_load_10 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2252 'load' 'C_10_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2253 [1/2] (3.25ns)   --->   "%C_10_1_load_10 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2253 'load' 'C_10_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2254 [1/2] (3.25ns)   --->   "%C_10_2_load_10 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2254 'load' 'C_10_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2255 [1/2] (3.25ns)   --->   "%C_10_3_load_10 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2255 'load' 'C_10_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2256 [1/2] (3.25ns)   --->   "%C_10_4_load_10 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2256 'load' 'C_10_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2257 [1/2] (3.25ns)   --->   "%C_10_5_load_10 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2257 'load' 'C_10_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2258 [1/2] (3.25ns)   --->   "%C_10_6_load_10 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2258 'load' 'C_10_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2259 [1/2] (3.25ns)   --->   "%C_10_7_load_10 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2259 'load' 'C_10_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2260 [1/2] (3.25ns)   --->   "%C_10_8_load_10 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2260 'load' 'C_10_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2261 [1/2] (3.25ns)   --->   "%C_10_9_load_10 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2261 'load' 'C_10_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2262 [1/2] (3.25ns)   --->   "%C_10_10_load_10 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2262 'load' 'C_10_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2263 [1/2] (3.25ns)   --->   "%C_10_11_load_10 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2263 'load' 'C_10_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2264 [1/1] (2.78ns)   --->   "%tmp_184_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_10_0_load_10, i32 %C_10_1_load_10, i32 %C_10_2_load_10, i32 %C_10_3_load_10, i32 %C_10_4_load_10, i32 %C_10_5_load_10, i32 %C_10_6_load_10, i32 %C_10_7_load_10, i32 %C_10_8_load_10, i32 %C_10_9_load_10, i32 %C_10_10_load_10, i32 %C_10_11_load_10, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2264 'mux' 'tmp_184_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2265 [5/5] (7.25ns)   --->   "%add73_103068_i_i_i = fadd i32 %tmp_184_i_i, i32 %bitcast_ln145_119" [gemm_systolic_array.cpp:42]   --->   Operation 2265 'fadd' 'add73_103068_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2266 [1/1] (3.63ns)   --->   "%block_C_drainer_1136_read_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1136" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2266 'read' 'block_C_drainer_1136_read_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2267 [1/1] (0.00ns)   --->   "%bitcast_ln145_120 = bitcast i32 %block_C_drainer_1136_read_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2267 'bitcast' 'bitcast_ln145_120' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 0.00>
ST_69 : Operation 2268 [1/2] (3.25ns)   --->   "%C_11_0_load_10 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2268 'load' 'C_11_0_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2269 [1/2] (3.25ns)   --->   "%C_11_1_load_10 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2269 'load' 'C_11_1_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2270 [1/2] (3.25ns)   --->   "%C_11_2_load_10 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2270 'load' 'C_11_2_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2271 [1/2] (3.25ns)   --->   "%C_11_3_load_10 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2271 'load' 'C_11_3_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2272 [1/2] (3.25ns)   --->   "%C_11_4_load_10 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2272 'load' 'C_11_4_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2273 [1/2] (3.25ns)   --->   "%C_11_5_load_10 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2273 'load' 'C_11_5_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2274 [1/2] (3.25ns)   --->   "%C_11_6_load_10 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2274 'load' 'C_11_6_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2275 [1/2] (3.25ns)   --->   "%C_11_7_load_10 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2275 'load' 'C_11_7_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2276 [1/2] (3.25ns)   --->   "%C_11_8_load_10 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2276 'load' 'C_11_8_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2277 [1/2] (3.25ns)   --->   "%C_11_9_load_10 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2277 'load' 'C_11_9_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2278 [1/2] (3.25ns)   --->   "%C_11_10_load_10 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2278 'load' 'C_11_10_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2279 [1/2] (3.25ns)   --->   "%C_11_11_load_10 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2279 'load' 'C_11_11_load_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2280 [1/1] (2.78ns)   --->   "%tmp_185_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_11_0_load_10, i32 %C_11_1_load_10, i32 %C_11_2_load_10, i32 %C_11_3_load_10, i32 %C_11_4_load_10, i32 %C_11_5_load_10, i32 %C_11_6_load_10, i32 %C_11_7_load_10, i32 %C_11_8_load_10, i32 %C_11_9_load_10, i32 %C_11_10_load_10, i32 %C_11_11_load_10, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2280 'mux' 'tmp_185_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2281 [5/5] (7.25ns)   --->   "%add73_113375_i_i_i = fadd i32 %tmp_185_i_i, i32 %bitcast_ln145_120" [gemm_systolic_array.cpp:42]   --->   Operation 2281 'fadd' 'add73_113375_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2282 [1/1] (3.63ns)   --->   "%block_C_drainer_126_read_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_126" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2282 'read' 'block_C_drainer_126_read_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2283 [1/1] (0.00ns)   --->   "%bitcast_ln145_99 = bitcast i32 %block_C_drainer_126_read_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2283 'bitcast' 'bitcast_ln145_99' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 0.00>
ST_69 : Operation 2284 [1/2] (3.25ns)   --->   "%C_1_0_load_9 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2284 'load' 'C_1_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2285 [1/2] (3.25ns)   --->   "%C_1_1_load_9 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2285 'load' 'C_1_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2286 [1/2] (3.25ns)   --->   "%C_1_2_load_9 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2286 'load' 'C_1_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2287 [1/2] (3.25ns)   --->   "%C_1_3_load_9 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2287 'load' 'C_1_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2288 [1/2] (3.25ns)   --->   "%C_1_4_load_9 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2288 'load' 'C_1_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2289 [1/2] (3.25ns)   --->   "%C_1_5_load_9 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2289 'load' 'C_1_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2290 [1/2] (3.25ns)   --->   "%C_1_6_load_9 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2290 'load' 'C_1_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2291 [1/2] (3.25ns)   --->   "%C_1_7_load_9 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2291 'load' 'C_1_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2292 [1/2] (3.25ns)   --->   "%C_1_8_load_9 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2292 'load' 'C_1_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2293 [1/2] (3.25ns)   --->   "%C_1_9_load_9 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2293 'load' 'C_1_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2294 [1/2] (3.25ns)   --->   "%C_1_10_load_9 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2294 'load' 'C_1_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2295 [1/2] (3.25ns)   --->   "%C_1_11_load_9 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2295 'load' 'C_1_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2296 [1/1] (2.78ns)   --->   "%tmp_164_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_1_0_load_9, i32 %C_1_1_load_9, i32 %C_1_2_load_9, i32 %C_1_3_load_9, i32 %C_1_4_load_9, i32 %C_1_5_load_9, i32 %C_1_6_load_9, i32 %C_1_7_load_9, i32 %C_1_8_load_9, i32 %C_1_9_load_9, i32 %C_1_10_load_9, i32 %C_1_11_load_9, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2296 'mux' 'tmp_164_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2297 [5/5] (7.25ns)   --->   "%add73_1277_i_i_i = fadd i32 %tmp_164_i_i, i32 %bitcast_ln145_99" [gemm_systolic_array.cpp:42]   --->   Operation 2297 'fadd' 'add73_1277_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2298 [1/1] (3.63ns)   --->   "%block_C_drainer_227_read_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_227" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2298 'read' 'block_C_drainer_227_read_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2299 [1/1] (0.00ns)   --->   "%bitcast_ln145_100 = bitcast i32 %block_C_drainer_227_read_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2299 'bitcast' 'bitcast_ln145_100' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 0.00>
ST_69 : Operation 2300 [1/2] (3.25ns)   --->   "%C_2_0_load_9 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2300 'load' 'C_2_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2301 [1/2] (3.25ns)   --->   "%C_2_1_load_9 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2301 'load' 'C_2_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2302 [1/2] (3.25ns)   --->   "%C_2_2_load_9 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2302 'load' 'C_2_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2303 [1/2] (3.25ns)   --->   "%C_2_3_load_9 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2303 'load' 'C_2_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2304 [1/2] (3.25ns)   --->   "%C_2_4_load_9 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2304 'load' 'C_2_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2305 [1/2] (3.25ns)   --->   "%C_2_5_load_9 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2305 'load' 'C_2_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2306 [1/2] (3.25ns)   --->   "%C_2_6_load_9 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2306 'load' 'C_2_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2307 [1/2] (3.25ns)   --->   "%C_2_7_load_9 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2307 'load' 'C_2_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2308 [1/2] (3.25ns)   --->   "%C_2_8_load_9 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2308 'load' 'C_2_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2309 [1/2] (3.25ns)   --->   "%C_2_9_load_9 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2309 'load' 'C_2_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2310 [1/2] (3.25ns)   --->   "%C_2_10_load_9 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2310 'load' 'C_2_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2311 [1/2] (3.25ns)   --->   "%C_2_11_load_9 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2311 'load' 'C_2_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2312 [1/1] (2.78ns)   --->   "%tmp_165_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_2_0_load_9, i32 %C_2_1_load_9, i32 %C_2_2_load_9, i32 %C_2_3_load_9, i32 %C_2_4_load_9, i32 %C_2_5_load_9, i32 %C_2_6_load_9, i32 %C_2_7_load_9, i32 %C_2_8_load_9, i32 %C_2_9_load_9, i32 %C_2_10_load_9, i32 %C_2_11_load_9, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2312 'mux' 'tmp_165_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2313 [5/5] (7.25ns)   --->   "%add73_2584_i_i_i = fadd i32 %tmp_165_i_i, i32 %bitcast_ln145_100" [gemm_systolic_array.cpp:42]   --->   Operation 2313 'fadd' 'add73_2584_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2314 [1/1] (3.63ns)   --->   "%block_C_drainer_328_read_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_328" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2314 'read' 'block_C_drainer_328_read_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2315 [1/1] (0.00ns)   --->   "%bitcast_ln145_101 = bitcast i32 %block_C_drainer_328_read_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2315 'bitcast' 'bitcast_ln145_101' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 0.00>
ST_69 : Operation 2316 [1/2] (3.25ns)   --->   "%C_3_0_load_9 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2316 'load' 'C_3_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2317 [1/2] (3.25ns)   --->   "%C_3_1_load_9 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2317 'load' 'C_3_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2318 [1/2] (3.25ns)   --->   "%C_3_2_load_9 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2318 'load' 'C_3_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2319 [1/2] (3.25ns)   --->   "%C_3_3_load_9 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2319 'load' 'C_3_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2320 [1/2] (3.25ns)   --->   "%C_3_4_load_9 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2320 'load' 'C_3_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2321 [1/2] (3.25ns)   --->   "%C_3_5_load_9 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2321 'load' 'C_3_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2322 [1/2] (3.25ns)   --->   "%C_3_6_load_9 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2322 'load' 'C_3_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2323 [1/2] (3.25ns)   --->   "%C_3_7_load_9 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2323 'load' 'C_3_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2324 [1/2] (3.25ns)   --->   "%C_3_8_load_9 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2324 'load' 'C_3_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2325 [1/2] (3.25ns)   --->   "%C_3_9_load_9 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2325 'load' 'C_3_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2326 [1/2] (3.25ns)   --->   "%C_3_10_load_9 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2326 'load' 'C_3_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2327 [1/2] (3.25ns)   --->   "%C_3_11_load_9 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2327 'load' 'C_3_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2328 [1/1] (2.78ns)   --->   "%tmp_166_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_3_0_load_9, i32 %C_3_1_load_9, i32 %C_3_2_load_9, i32 %C_3_3_load_9, i32 %C_3_4_load_9, i32 %C_3_5_load_9, i32 %C_3_6_load_9, i32 %C_3_7_load_9, i32 %C_3_8_load_9, i32 %C_3_9_load_9, i32 %C_3_10_load_9, i32 %C_3_11_load_9, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2328 'mux' 'tmp_166_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2329 [5/5] (7.25ns)   --->   "%add73_3891_i_i_i = fadd i32 %tmp_166_i_i, i32 %bitcast_ln145_101" [gemm_systolic_array.cpp:42]   --->   Operation 2329 'fadd' 'add73_3891_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2330 [1/1] (3.63ns)   --->   "%block_C_drainer_429_read_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_429" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2330 'read' 'block_C_drainer_429_read_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2331 [1/1] (0.00ns)   --->   "%bitcast_ln145_102 = bitcast i32 %block_C_drainer_429_read_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2331 'bitcast' 'bitcast_ln145_102' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 0.00>
ST_69 : Operation 2332 [1/2] (3.25ns)   --->   "%C_4_0_load_9 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2332 'load' 'C_4_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2333 [1/2] (3.25ns)   --->   "%C_4_1_load_9 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2333 'load' 'C_4_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2334 [1/2] (3.25ns)   --->   "%C_4_2_load_9 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2334 'load' 'C_4_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2335 [1/2] (3.25ns)   --->   "%C_4_3_load_9 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2335 'load' 'C_4_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2336 [1/2] (3.25ns)   --->   "%C_4_4_load_9 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2336 'load' 'C_4_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2337 [1/2] (3.25ns)   --->   "%C_4_5_load_9 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2337 'load' 'C_4_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2338 [1/2] (3.25ns)   --->   "%C_4_6_load_9 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2338 'load' 'C_4_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2339 [1/2] (3.25ns)   --->   "%C_4_7_load_9 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2339 'load' 'C_4_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2340 [1/2] (3.25ns)   --->   "%C_4_8_load_9 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2340 'load' 'C_4_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2341 [1/2] (3.25ns)   --->   "%C_4_9_load_9 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2341 'load' 'C_4_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2342 [1/2] (3.25ns)   --->   "%C_4_10_load_9 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2342 'load' 'C_4_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2343 [1/2] (3.25ns)   --->   "%C_4_11_load_9 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2343 'load' 'C_4_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2344 [1/1] (2.78ns)   --->   "%tmp_167_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_4_0_load_9, i32 %C_4_1_load_9, i32 %C_4_2_load_9, i32 %C_4_3_load_9, i32 %C_4_4_load_9, i32 %C_4_5_load_9, i32 %C_4_6_load_9, i32 %C_4_7_load_9, i32 %C_4_8_load_9, i32 %C_4_9_load_9, i32 %C_4_10_load_9, i32 %C_4_11_load_9, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2344 'mux' 'tmp_167_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2345 [5/5] (7.25ns)   --->   "%add73_41198_i_i_i = fadd i32 %tmp_167_i_i, i32 %bitcast_ln145_102" [gemm_systolic_array.cpp:42]   --->   Operation 2345 'fadd' 'add73_41198_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2346 [1/1] (3.63ns)   --->   "%block_C_drainer_530_read_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_530" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2346 'read' 'block_C_drainer_530_read_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2347 [1/1] (0.00ns)   --->   "%bitcast_ln145_103 = bitcast i32 %block_C_drainer_530_read_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2347 'bitcast' 'bitcast_ln145_103' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 0.00>
ST_69 : Operation 2348 [1/2] (3.25ns)   --->   "%C_5_0_load_9 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2348 'load' 'C_5_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2349 [1/2] (3.25ns)   --->   "%C_5_1_load_9 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2349 'load' 'C_5_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2350 [1/2] (3.25ns)   --->   "%C_5_2_load_9 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2350 'load' 'C_5_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2351 [1/2] (3.25ns)   --->   "%C_5_3_load_9 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2351 'load' 'C_5_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2352 [1/2] (3.25ns)   --->   "%C_5_4_load_9 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2352 'load' 'C_5_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2353 [1/2] (3.25ns)   --->   "%C_5_5_load_9 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2353 'load' 'C_5_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2354 [1/2] (3.25ns)   --->   "%C_5_6_load_9 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2354 'load' 'C_5_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2355 [1/2] (3.25ns)   --->   "%C_5_7_load_9 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2355 'load' 'C_5_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2356 [1/2] (3.25ns)   --->   "%C_5_8_load_9 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2356 'load' 'C_5_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2357 [1/2] (3.25ns)   --->   "%C_5_9_load_9 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2357 'load' 'C_5_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2358 [1/2] (3.25ns)   --->   "%C_5_10_load_9 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2358 'load' 'C_5_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2359 [1/2] (3.25ns)   --->   "%C_5_11_load_9 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2359 'load' 'C_5_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2360 [1/1] (2.78ns)   --->   "%tmp_168_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_5_0_load_9, i32 %C_5_1_load_9, i32 %C_5_2_load_9, i32 %C_5_3_load_9, i32 %C_5_4_load_9, i32 %C_5_5_load_9, i32 %C_5_6_load_9, i32 %C_5_7_load_9, i32 %C_5_8_load_9, i32 %C_5_9_load_9, i32 %C_5_10_load_9, i32 %C_5_11_load_9, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2360 'mux' 'tmp_168_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2361 [5/5] (7.25ns)   --->   "%add73_51505_i_i_i = fadd i32 %tmp_168_i_i, i32 %bitcast_ln145_103" [gemm_systolic_array.cpp:42]   --->   Operation 2361 'fadd' 'add73_51505_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2362 [1/1] (3.63ns)   --->   "%block_C_drainer_631_read_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_631" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2362 'read' 'block_C_drainer_631_read_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2363 [1/1] (0.00ns)   --->   "%bitcast_ln145_104 = bitcast i32 %block_C_drainer_631_read_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2363 'bitcast' 'bitcast_ln145_104' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 0.00>
ST_69 : Operation 2364 [1/2] (3.25ns)   --->   "%C_6_0_load_9 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2364 'load' 'C_6_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2365 [1/2] (3.25ns)   --->   "%C_6_1_load_9 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2365 'load' 'C_6_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2366 [1/2] (3.25ns)   --->   "%C_6_2_load_9 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2366 'load' 'C_6_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2367 [1/2] (3.25ns)   --->   "%C_6_3_load_9 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2367 'load' 'C_6_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2368 [1/2] (3.25ns)   --->   "%C_6_4_load_9 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2368 'load' 'C_6_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2369 [1/2] (3.25ns)   --->   "%C_6_5_load_9 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2369 'load' 'C_6_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2370 [1/2] (3.25ns)   --->   "%C_6_6_load_9 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2370 'load' 'C_6_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2371 [1/2] (3.25ns)   --->   "%C_6_7_load_9 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2371 'load' 'C_6_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2372 [1/2] (3.25ns)   --->   "%C_6_8_load_9 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2372 'load' 'C_6_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2373 [1/2] (3.25ns)   --->   "%C_6_9_load_9 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2373 'load' 'C_6_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2374 [1/2] (3.25ns)   --->   "%C_6_10_load_9 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2374 'load' 'C_6_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2375 [1/2] (3.25ns)   --->   "%C_6_11_load_9 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2375 'load' 'C_6_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2376 [1/1] (2.78ns)   --->   "%tmp_169_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_6_0_load_9, i32 %C_6_1_load_9, i32 %C_6_2_load_9, i32 %C_6_3_load_9, i32 %C_6_4_load_9, i32 %C_6_5_load_9, i32 %C_6_6_load_9, i32 %C_6_7_load_9, i32 %C_6_8_load_9, i32 %C_6_9_load_9, i32 %C_6_10_load_9, i32 %C_6_11_load_9, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2376 'mux' 'tmp_169_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2377 [5/5] (7.25ns)   --->   "%add73_61812_i_i_i = fadd i32 %tmp_169_i_i, i32 %bitcast_ln145_104" [gemm_systolic_array.cpp:42]   --->   Operation 2377 'fadd' 'add73_61812_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2378 [1/1] (3.63ns)   --->   "%block_C_drainer_732_read_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_732" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2378 'read' 'block_C_drainer_732_read_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2379 [1/1] (0.00ns)   --->   "%bitcast_ln145_105 = bitcast i32 %block_C_drainer_732_read_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2379 'bitcast' 'bitcast_ln145_105' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 0.00>
ST_69 : Operation 2380 [1/2] (3.25ns)   --->   "%C_7_0_load_9 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2380 'load' 'C_7_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2381 [1/2] (3.25ns)   --->   "%C_7_1_load_9 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2381 'load' 'C_7_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2382 [1/2] (3.25ns)   --->   "%C_7_2_load_9 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2382 'load' 'C_7_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2383 [1/2] (3.25ns)   --->   "%C_7_3_load_9 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2383 'load' 'C_7_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2384 [1/2] (3.25ns)   --->   "%C_7_4_load_9 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2384 'load' 'C_7_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2385 [1/2] (3.25ns)   --->   "%C_7_5_load_9 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2385 'load' 'C_7_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2386 [1/2] (3.25ns)   --->   "%C_7_6_load_9 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2386 'load' 'C_7_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2387 [1/2] (3.25ns)   --->   "%C_7_7_load_9 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2387 'load' 'C_7_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2388 [1/2] (3.25ns)   --->   "%C_7_8_load_9 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2388 'load' 'C_7_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2389 [1/2] (3.25ns)   --->   "%C_7_9_load_9 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2389 'load' 'C_7_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2390 [1/2] (3.25ns)   --->   "%C_7_10_load_9 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2390 'load' 'C_7_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2391 [1/2] (3.25ns)   --->   "%C_7_11_load_9 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2391 'load' 'C_7_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2392 [1/1] (2.78ns)   --->   "%tmp_170_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_7_0_load_9, i32 %C_7_1_load_9, i32 %C_7_2_load_9, i32 %C_7_3_load_9, i32 %C_7_4_load_9, i32 %C_7_5_load_9, i32 %C_7_6_load_9, i32 %C_7_7_load_9, i32 %C_7_8_load_9, i32 %C_7_9_load_9, i32 %C_7_10_load_9, i32 %C_7_11_load_9, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2392 'mux' 'tmp_170_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2393 [5/5] (7.25ns)   --->   "%add73_72119_i_i_i = fadd i32 %tmp_170_i_i, i32 %bitcast_ln145_105" [gemm_systolic_array.cpp:42]   --->   Operation 2393 'fadd' 'add73_72119_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2394 [1/1] (3.63ns)   --->   "%block_C_drainer_833_read_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_833" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2394 'read' 'block_C_drainer_833_read_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2395 [1/1] (0.00ns)   --->   "%bitcast_ln145_106 = bitcast i32 %block_C_drainer_833_read_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2395 'bitcast' 'bitcast_ln145_106' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 0.00>
ST_69 : Operation 2396 [1/2] (3.25ns)   --->   "%C_8_0_load_9 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2396 'load' 'C_8_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2397 [1/2] (3.25ns)   --->   "%C_8_1_load_9 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2397 'load' 'C_8_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2398 [1/2] (3.25ns)   --->   "%C_8_2_load_9 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2398 'load' 'C_8_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2399 [1/2] (3.25ns)   --->   "%C_8_3_load_9 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2399 'load' 'C_8_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2400 [1/2] (3.25ns)   --->   "%C_8_4_load_9 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2400 'load' 'C_8_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2401 [1/2] (3.25ns)   --->   "%C_8_5_load_9 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2401 'load' 'C_8_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2402 [1/2] (3.25ns)   --->   "%C_8_6_load_9 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2402 'load' 'C_8_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2403 [1/2] (3.25ns)   --->   "%C_8_7_load_9 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2403 'load' 'C_8_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2404 [1/2] (3.25ns)   --->   "%C_8_8_load_9 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2404 'load' 'C_8_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2405 [1/2] (3.25ns)   --->   "%C_8_9_load_9 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2405 'load' 'C_8_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2406 [1/2] (3.25ns)   --->   "%C_8_10_load_9 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2406 'load' 'C_8_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2407 [1/2] (3.25ns)   --->   "%C_8_11_load_9 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2407 'load' 'C_8_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2408 [1/1] (2.78ns)   --->   "%tmp_171_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_8_0_load_9, i32 %C_8_1_load_9, i32 %C_8_2_load_9, i32 %C_8_3_load_9, i32 %C_8_4_load_9, i32 %C_8_5_load_9, i32 %C_8_6_load_9, i32 %C_8_7_load_9, i32 %C_8_8_load_9, i32 %C_8_9_load_9, i32 %C_8_10_load_9, i32 %C_8_11_load_9, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2408 'mux' 'tmp_171_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2409 [5/5] (7.25ns)   --->   "%add73_82426_i_i_i = fadd i32 %tmp_171_i_i, i32 %bitcast_ln145_106" [gemm_systolic_array.cpp:42]   --->   Operation 2409 'fadd' 'add73_82426_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2410 [1/1] (3.63ns)   --->   "%block_C_drainer_934_read_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_934" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2410 'read' 'block_C_drainer_934_read_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2411 [1/1] (0.00ns)   --->   "%bitcast_ln145_107 = bitcast i32 %block_C_drainer_934_read_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2411 'bitcast' 'bitcast_ln145_107' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 0.00>
ST_69 : Operation 2412 [1/2] (3.25ns)   --->   "%C_9_0_load_9 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2412 'load' 'C_9_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2413 [1/2] (3.25ns)   --->   "%C_9_1_load_9 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2413 'load' 'C_9_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2414 [1/2] (3.25ns)   --->   "%C_9_2_load_9 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2414 'load' 'C_9_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2415 [1/2] (3.25ns)   --->   "%C_9_3_load_9 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2415 'load' 'C_9_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2416 [1/2] (3.25ns)   --->   "%C_9_4_load_9 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2416 'load' 'C_9_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2417 [1/2] (3.25ns)   --->   "%C_9_5_load_9 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2417 'load' 'C_9_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2418 [1/2] (3.25ns)   --->   "%C_9_6_load_9 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2418 'load' 'C_9_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2419 [1/2] (3.25ns)   --->   "%C_9_7_load_9 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2419 'load' 'C_9_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2420 [1/2] (3.25ns)   --->   "%C_9_8_load_9 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2420 'load' 'C_9_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2421 [1/2] (3.25ns)   --->   "%C_9_9_load_9 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2421 'load' 'C_9_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2422 [1/2] (3.25ns)   --->   "%C_9_10_load_9 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2422 'load' 'C_9_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2423 [1/2] (3.25ns)   --->   "%C_9_11_load_9 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2423 'load' 'C_9_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2424 [1/1] (2.78ns)   --->   "%tmp_172_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_9_0_load_9, i32 %C_9_1_load_9, i32 %C_9_2_load_9, i32 %C_9_3_load_9, i32 %C_9_4_load_9, i32 %C_9_5_load_9, i32 %C_9_6_load_9, i32 %C_9_7_load_9, i32 %C_9_8_load_9, i32 %C_9_9_load_9, i32 %C_9_10_load_9, i32 %C_9_11_load_9, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2424 'mux' 'tmp_172_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2425 [5/5] (7.25ns)   --->   "%add73_92733_i_i_i = fadd i32 %tmp_172_i_i, i32 %bitcast_ln145_107" [gemm_systolic_array.cpp:42]   --->   Operation 2425 'fadd' 'add73_92733_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2426 [1/1] (3.63ns)   --->   "%block_C_drainer_1035_read_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1035" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2426 'read' 'block_C_drainer_1035_read_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2427 [1/1] (0.00ns)   --->   "%bitcast_ln145_108 = bitcast i32 %block_C_drainer_1035_read_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2427 'bitcast' 'bitcast_ln145_108' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 0.00>
ST_69 : Operation 2428 [1/2] (3.25ns)   --->   "%C_10_0_load_9 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2428 'load' 'C_10_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2429 [1/2] (3.25ns)   --->   "%C_10_1_load_9 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2429 'load' 'C_10_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2430 [1/2] (3.25ns)   --->   "%C_10_2_load_9 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2430 'load' 'C_10_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2431 [1/2] (3.25ns)   --->   "%C_10_3_load_9 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2431 'load' 'C_10_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2432 [1/2] (3.25ns)   --->   "%C_10_4_load_9 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2432 'load' 'C_10_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2433 [1/2] (3.25ns)   --->   "%C_10_5_load_9 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2433 'load' 'C_10_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2434 [1/2] (3.25ns)   --->   "%C_10_6_load_9 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2434 'load' 'C_10_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2435 [1/2] (3.25ns)   --->   "%C_10_7_load_9 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2435 'load' 'C_10_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2436 [1/2] (3.25ns)   --->   "%C_10_8_load_9 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2436 'load' 'C_10_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2437 [1/2] (3.25ns)   --->   "%C_10_9_load_9 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2437 'load' 'C_10_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2438 [1/2] (3.25ns)   --->   "%C_10_10_load_9 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2438 'load' 'C_10_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2439 [1/2] (3.25ns)   --->   "%C_10_11_load_9 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2439 'load' 'C_10_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2440 [1/1] (2.78ns)   --->   "%tmp_173_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_10_0_load_9, i32 %C_10_1_load_9, i32 %C_10_2_load_9, i32 %C_10_3_load_9, i32 %C_10_4_load_9, i32 %C_10_5_load_9, i32 %C_10_6_load_9, i32 %C_10_7_load_9, i32 %C_10_8_load_9, i32 %C_10_9_load_9, i32 %C_10_10_load_9, i32 %C_10_11_load_9, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2440 'mux' 'tmp_173_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2441 [5/5] (7.25ns)   --->   "%add73_103040_i_i_i = fadd i32 %tmp_173_i_i, i32 %bitcast_ln145_108" [gemm_systolic_array.cpp:42]   --->   Operation 2441 'fadd' 'add73_103040_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2442 [1/1] (3.63ns)   --->   "%block_C_drainer_1136_read_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1136" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2442 'read' 'block_C_drainer_1136_read_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2443 [1/1] (0.00ns)   --->   "%bitcast_ln145_109 = bitcast i32 %block_C_drainer_1136_read_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2443 'bitcast' 'bitcast_ln145_109' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 0.00>
ST_69 : Operation 2444 [1/2] (3.25ns)   --->   "%C_11_0_load_9 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2444 'load' 'C_11_0_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2445 [1/2] (3.25ns)   --->   "%C_11_1_load_9 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2445 'load' 'C_11_1_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2446 [1/2] (3.25ns)   --->   "%C_11_2_load_9 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2446 'load' 'C_11_2_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2447 [1/2] (3.25ns)   --->   "%C_11_3_load_9 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2447 'load' 'C_11_3_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2448 [1/2] (3.25ns)   --->   "%C_11_4_load_9 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2448 'load' 'C_11_4_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2449 [1/2] (3.25ns)   --->   "%C_11_5_load_9 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2449 'load' 'C_11_5_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2450 [1/2] (3.25ns)   --->   "%C_11_6_load_9 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2450 'load' 'C_11_6_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2451 [1/2] (3.25ns)   --->   "%C_11_7_load_9 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2451 'load' 'C_11_7_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2452 [1/2] (3.25ns)   --->   "%C_11_8_load_9 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2452 'load' 'C_11_8_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2453 [1/2] (3.25ns)   --->   "%C_11_9_load_9 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2453 'load' 'C_11_9_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2454 [1/2] (3.25ns)   --->   "%C_11_10_load_9 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2454 'load' 'C_11_10_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2455 [1/2] (3.25ns)   --->   "%C_11_11_load_9 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2455 'load' 'C_11_11_load_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2456 [1/1] (2.78ns)   --->   "%tmp_174_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_11_0_load_9, i32 %C_11_1_load_9, i32 %C_11_2_load_9, i32 %C_11_3_load_9, i32 %C_11_4_load_9, i32 %C_11_5_load_9, i32 %C_11_6_load_9, i32 %C_11_7_load_9, i32 %C_11_8_load_9, i32 %C_11_9_load_9, i32 %C_11_10_load_9, i32 %C_11_11_load_9, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2456 'mux' 'tmp_174_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2457 [5/5] (7.25ns)   --->   "%add73_113347_i_i_i = fadd i32 %tmp_174_i_i, i32 %bitcast_ln145_109" [gemm_systolic_array.cpp:42]   --->   Operation 2457 'fadd' 'add73_113347_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2458 [1/1] (3.63ns)   --->   "%block_C_drainer_126_read_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_126" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2458 'read' 'block_C_drainer_126_read_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2459 [1/1] (0.00ns)   --->   "%bitcast_ln145_88 = bitcast i32 %block_C_drainer_126_read_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2459 'bitcast' 'bitcast_ln145_88' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 0.00>
ST_69 : Operation 2460 [1/2] (3.25ns)   --->   "%C_1_0_load_8 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2460 'load' 'C_1_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2461 [1/2] (3.25ns)   --->   "%C_1_1_load_8 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2461 'load' 'C_1_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2462 [1/2] (3.25ns)   --->   "%C_1_2_load_8 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2462 'load' 'C_1_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2463 [1/2] (3.25ns)   --->   "%C_1_3_load_8 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2463 'load' 'C_1_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2464 [1/2] (3.25ns)   --->   "%C_1_4_load_8 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2464 'load' 'C_1_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2465 [1/2] (3.25ns)   --->   "%C_1_5_load_8 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2465 'load' 'C_1_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2466 [1/2] (3.25ns)   --->   "%C_1_6_load_8 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2466 'load' 'C_1_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2467 [1/2] (3.25ns)   --->   "%C_1_7_load_8 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2467 'load' 'C_1_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2468 [1/2] (3.25ns)   --->   "%C_1_8_load_8 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2468 'load' 'C_1_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2469 [1/2] (3.25ns)   --->   "%C_1_9_load_8 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2469 'load' 'C_1_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2470 [1/2] (3.25ns)   --->   "%C_1_10_load_8 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2470 'load' 'C_1_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2471 [1/2] (3.25ns)   --->   "%C_1_11_load_8 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2471 'load' 'C_1_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2472 [1/1] (2.78ns)   --->   "%tmp_153_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_1_0_load_8, i32 %C_1_1_load_8, i32 %C_1_2_load_8, i32 %C_1_3_load_8, i32 %C_1_4_load_8, i32 %C_1_5_load_8, i32 %C_1_6_load_8, i32 %C_1_7_load_8, i32 %C_1_8_load_8, i32 %C_1_9_load_8, i32 %C_1_10_load_8, i32 %C_1_11_load_8, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2472 'mux' 'tmp_153_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2473 [5/5] (7.25ns)   --->   "%add73_1249_i_i_i = fadd i32 %tmp_153_i_i, i32 %bitcast_ln145_88" [gemm_systolic_array.cpp:42]   --->   Operation 2473 'fadd' 'add73_1249_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2474 [1/1] (3.63ns)   --->   "%block_C_drainer_227_read_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_227" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2474 'read' 'block_C_drainer_227_read_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2475 [1/1] (0.00ns)   --->   "%bitcast_ln145_89 = bitcast i32 %block_C_drainer_227_read_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2475 'bitcast' 'bitcast_ln145_89' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 0.00>
ST_69 : Operation 2476 [1/2] (3.25ns)   --->   "%C_2_0_load_8 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2476 'load' 'C_2_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2477 [1/2] (3.25ns)   --->   "%C_2_1_load_8 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2477 'load' 'C_2_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2478 [1/2] (3.25ns)   --->   "%C_2_2_load_8 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2478 'load' 'C_2_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2479 [1/2] (3.25ns)   --->   "%C_2_3_load_8 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2479 'load' 'C_2_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2480 [1/2] (3.25ns)   --->   "%C_2_4_load_8 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2480 'load' 'C_2_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2481 [1/2] (3.25ns)   --->   "%C_2_5_load_8 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2481 'load' 'C_2_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2482 [1/2] (3.25ns)   --->   "%C_2_6_load_8 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2482 'load' 'C_2_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2483 [1/2] (3.25ns)   --->   "%C_2_7_load_8 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2483 'load' 'C_2_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2484 [1/2] (3.25ns)   --->   "%C_2_8_load_8 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2484 'load' 'C_2_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2485 [1/2] (3.25ns)   --->   "%C_2_9_load_8 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2485 'load' 'C_2_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2486 [1/2] (3.25ns)   --->   "%C_2_10_load_8 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2486 'load' 'C_2_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2487 [1/2] (3.25ns)   --->   "%C_2_11_load_8 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2487 'load' 'C_2_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2488 [1/1] (2.78ns)   --->   "%tmp_154_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_2_0_load_8, i32 %C_2_1_load_8, i32 %C_2_2_load_8, i32 %C_2_3_load_8, i32 %C_2_4_load_8, i32 %C_2_5_load_8, i32 %C_2_6_load_8, i32 %C_2_7_load_8, i32 %C_2_8_load_8, i32 %C_2_9_load_8, i32 %C_2_10_load_8, i32 %C_2_11_load_8, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2488 'mux' 'tmp_154_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2489 [5/5] (7.25ns)   --->   "%add73_2556_i_i_i = fadd i32 %tmp_154_i_i, i32 %bitcast_ln145_89" [gemm_systolic_array.cpp:42]   --->   Operation 2489 'fadd' 'add73_2556_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2490 [1/1] (3.63ns)   --->   "%block_C_drainer_328_read_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_328" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2490 'read' 'block_C_drainer_328_read_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2491 [1/1] (0.00ns)   --->   "%bitcast_ln145_90 = bitcast i32 %block_C_drainer_328_read_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2491 'bitcast' 'bitcast_ln145_90' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 0.00>
ST_69 : Operation 2492 [1/2] (3.25ns)   --->   "%C_3_0_load_8 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2492 'load' 'C_3_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2493 [1/2] (3.25ns)   --->   "%C_3_1_load_8 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2493 'load' 'C_3_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2494 [1/2] (3.25ns)   --->   "%C_3_2_load_8 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2494 'load' 'C_3_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2495 [1/2] (3.25ns)   --->   "%C_3_3_load_8 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2495 'load' 'C_3_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2496 [1/2] (3.25ns)   --->   "%C_3_4_load_8 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2496 'load' 'C_3_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2497 [1/2] (3.25ns)   --->   "%C_3_5_load_8 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2497 'load' 'C_3_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2498 [1/2] (3.25ns)   --->   "%C_3_6_load_8 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2498 'load' 'C_3_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2499 [1/2] (3.25ns)   --->   "%C_3_7_load_8 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2499 'load' 'C_3_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2500 [1/2] (3.25ns)   --->   "%C_3_8_load_8 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2500 'load' 'C_3_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2501 [1/2] (3.25ns)   --->   "%C_3_9_load_8 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2501 'load' 'C_3_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2502 [1/2] (3.25ns)   --->   "%C_3_10_load_8 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2502 'load' 'C_3_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2503 [1/2] (3.25ns)   --->   "%C_3_11_load_8 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2503 'load' 'C_3_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2504 [1/1] (2.78ns)   --->   "%tmp_155_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_3_0_load_8, i32 %C_3_1_load_8, i32 %C_3_2_load_8, i32 %C_3_3_load_8, i32 %C_3_4_load_8, i32 %C_3_5_load_8, i32 %C_3_6_load_8, i32 %C_3_7_load_8, i32 %C_3_8_load_8, i32 %C_3_9_load_8, i32 %C_3_10_load_8, i32 %C_3_11_load_8, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2504 'mux' 'tmp_155_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2505 [5/5] (7.25ns)   --->   "%add73_3863_i_i_i = fadd i32 %tmp_155_i_i, i32 %bitcast_ln145_90" [gemm_systolic_array.cpp:42]   --->   Operation 2505 'fadd' 'add73_3863_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2506 [1/1] (3.63ns)   --->   "%block_C_drainer_429_read_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_429" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2506 'read' 'block_C_drainer_429_read_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2507 [1/1] (0.00ns)   --->   "%bitcast_ln145_91 = bitcast i32 %block_C_drainer_429_read_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2507 'bitcast' 'bitcast_ln145_91' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 0.00>
ST_69 : Operation 2508 [1/2] (3.25ns)   --->   "%C_4_0_load_8 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2508 'load' 'C_4_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2509 [1/2] (3.25ns)   --->   "%C_4_1_load_8 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2509 'load' 'C_4_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2510 [1/2] (3.25ns)   --->   "%C_4_2_load_8 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2510 'load' 'C_4_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2511 [1/2] (3.25ns)   --->   "%C_4_3_load_8 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2511 'load' 'C_4_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2512 [1/2] (3.25ns)   --->   "%C_4_4_load_8 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2512 'load' 'C_4_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2513 [1/2] (3.25ns)   --->   "%C_4_5_load_8 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2513 'load' 'C_4_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2514 [1/2] (3.25ns)   --->   "%C_4_6_load_8 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2514 'load' 'C_4_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2515 [1/2] (3.25ns)   --->   "%C_4_7_load_8 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2515 'load' 'C_4_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2516 [1/2] (3.25ns)   --->   "%C_4_8_load_8 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2516 'load' 'C_4_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2517 [1/2] (3.25ns)   --->   "%C_4_9_load_8 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2517 'load' 'C_4_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2518 [1/2] (3.25ns)   --->   "%C_4_10_load_8 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2518 'load' 'C_4_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2519 [1/2] (3.25ns)   --->   "%C_4_11_load_8 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2519 'load' 'C_4_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2520 [1/1] (2.78ns)   --->   "%tmp_156_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_4_0_load_8, i32 %C_4_1_load_8, i32 %C_4_2_load_8, i32 %C_4_3_load_8, i32 %C_4_4_load_8, i32 %C_4_5_load_8, i32 %C_4_6_load_8, i32 %C_4_7_load_8, i32 %C_4_8_load_8, i32 %C_4_9_load_8, i32 %C_4_10_load_8, i32 %C_4_11_load_8, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2520 'mux' 'tmp_156_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2521 [5/5] (7.25ns)   --->   "%add73_41170_i_i_i = fadd i32 %tmp_156_i_i, i32 %bitcast_ln145_91" [gemm_systolic_array.cpp:42]   --->   Operation 2521 'fadd' 'add73_41170_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2522 [1/1] (3.63ns)   --->   "%block_C_drainer_530_read_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_530" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2522 'read' 'block_C_drainer_530_read_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2523 [1/1] (0.00ns)   --->   "%bitcast_ln145_92 = bitcast i32 %block_C_drainer_530_read_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2523 'bitcast' 'bitcast_ln145_92' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 0.00>
ST_69 : Operation 2524 [1/2] (3.25ns)   --->   "%C_5_0_load_8 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2524 'load' 'C_5_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2525 [1/2] (3.25ns)   --->   "%C_5_1_load_8 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2525 'load' 'C_5_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2526 [1/2] (3.25ns)   --->   "%C_5_2_load_8 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2526 'load' 'C_5_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2527 [1/2] (3.25ns)   --->   "%C_5_3_load_8 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2527 'load' 'C_5_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2528 [1/2] (3.25ns)   --->   "%C_5_4_load_8 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2528 'load' 'C_5_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2529 [1/2] (3.25ns)   --->   "%C_5_5_load_8 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2529 'load' 'C_5_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2530 [1/2] (3.25ns)   --->   "%C_5_6_load_8 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2530 'load' 'C_5_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2531 [1/2] (3.25ns)   --->   "%C_5_7_load_8 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2531 'load' 'C_5_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2532 [1/2] (3.25ns)   --->   "%C_5_8_load_8 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2532 'load' 'C_5_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2533 [1/2] (3.25ns)   --->   "%C_5_9_load_8 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2533 'load' 'C_5_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2534 [1/2] (3.25ns)   --->   "%C_5_10_load_8 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2534 'load' 'C_5_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2535 [1/2] (3.25ns)   --->   "%C_5_11_load_8 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2535 'load' 'C_5_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2536 [1/1] (2.78ns)   --->   "%tmp_157_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_5_0_load_8, i32 %C_5_1_load_8, i32 %C_5_2_load_8, i32 %C_5_3_load_8, i32 %C_5_4_load_8, i32 %C_5_5_load_8, i32 %C_5_6_load_8, i32 %C_5_7_load_8, i32 %C_5_8_load_8, i32 %C_5_9_load_8, i32 %C_5_10_load_8, i32 %C_5_11_load_8, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2536 'mux' 'tmp_157_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2537 [5/5] (7.25ns)   --->   "%add73_51477_i_i_i = fadd i32 %tmp_157_i_i, i32 %bitcast_ln145_92" [gemm_systolic_array.cpp:42]   --->   Operation 2537 'fadd' 'add73_51477_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2538 [1/1] (3.63ns)   --->   "%block_C_drainer_631_read_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_631" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2538 'read' 'block_C_drainer_631_read_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2539 [1/1] (0.00ns)   --->   "%bitcast_ln145_93 = bitcast i32 %block_C_drainer_631_read_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2539 'bitcast' 'bitcast_ln145_93' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 0.00>
ST_69 : Operation 2540 [1/2] (3.25ns)   --->   "%C_6_0_load_8 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2540 'load' 'C_6_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2541 [1/2] (3.25ns)   --->   "%C_6_1_load_8 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2541 'load' 'C_6_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2542 [1/2] (3.25ns)   --->   "%C_6_2_load_8 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2542 'load' 'C_6_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2543 [1/2] (3.25ns)   --->   "%C_6_3_load_8 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2543 'load' 'C_6_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2544 [1/2] (3.25ns)   --->   "%C_6_4_load_8 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2544 'load' 'C_6_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2545 [1/2] (3.25ns)   --->   "%C_6_5_load_8 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2545 'load' 'C_6_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2546 [1/2] (3.25ns)   --->   "%C_6_6_load_8 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2546 'load' 'C_6_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2547 [1/2] (3.25ns)   --->   "%C_6_7_load_8 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2547 'load' 'C_6_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2548 [1/2] (3.25ns)   --->   "%C_6_8_load_8 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2548 'load' 'C_6_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2549 [1/2] (3.25ns)   --->   "%C_6_9_load_8 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2549 'load' 'C_6_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2550 [1/2] (3.25ns)   --->   "%C_6_10_load_8 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2550 'load' 'C_6_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2551 [1/2] (3.25ns)   --->   "%C_6_11_load_8 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2551 'load' 'C_6_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2552 [1/1] (2.78ns)   --->   "%tmp_158_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_6_0_load_8, i32 %C_6_1_load_8, i32 %C_6_2_load_8, i32 %C_6_3_load_8, i32 %C_6_4_load_8, i32 %C_6_5_load_8, i32 %C_6_6_load_8, i32 %C_6_7_load_8, i32 %C_6_8_load_8, i32 %C_6_9_load_8, i32 %C_6_10_load_8, i32 %C_6_11_load_8, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2552 'mux' 'tmp_158_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2553 [5/5] (7.25ns)   --->   "%add73_61784_i_i_i = fadd i32 %tmp_158_i_i, i32 %bitcast_ln145_93" [gemm_systolic_array.cpp:42]   --->   Operation 2553 'fadd' 'add73_61784_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2554 [1/1] (3.63ns)   --->   "%block_C_drainer_732_read_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_732" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2554 'read' 'block_C_drainer_732_read_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2555 [1/1] (0.00ns)   --->   "%bitcast_ln145_94 = bitcast i32 %block_C_drainer_732_read_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2555 'bitcast' 'bitcast_ln145_94' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 0.00>
ST_69 : Operation 2556 [1/2] (3.25ns)   --->   "%C_7_0_load_8 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2556 'load' 'C_7_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2557 [1/2] (3.25ns)   --->   "%C_7_1_load_8 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2557 'load' 'C_7_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2558 [1/2] (3.25ns)   --->   "%C_7_2_load_8 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2558 'load' 'C_7_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2559 [1/2] (3.25ns)   --->   "%C_7_3_load_8 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2559 'load' 'C_7_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2560 [1/2] (3.25ns)   --->   "%C_7_4_load_8 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2560 'load' 'C_7_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2561 [1/2] (3.25ns)   --->   "%C_7_5_load_8 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2561 'load' 'C_7_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2562 [1/2] (3.25ns)   --->   "%C_7_6_load_8 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2562 'load' 'C_7_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2563 [1/2] (3.25ns)   --->   "%C_7_7_load_8 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2563 'load' 'C_7_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2564 [1/2] (3.25ns)   --->   "%C_7_8_load_8 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2564 'load' 'C_7_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2565 [1/2] (3.25ns)   --->   "%C_7_9_load_8 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2565 'load' 'C_7_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2566 [1/2] (3.25ns)   --->   "%C_7_10_load_8 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2566 'load' 'C_7_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2567 [1/2] (3.25ns)   --->   "%C_7_11_load_8 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2567 'load' 'C_7_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2568 [1/1] (2.78ns)   --->   "%tmp_159_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_7_0_load_8, i32 %C_7_1_load_8, i32 %C_7_2_load_8, i32 %C_7_3_load_8, i32 %C_7_4_load_8, i32 %C_7_5_load_8, i32 %C_7_6_load_8, i32 %C_7_7_load_8, i32 %C_7_8_load_8, i32 %C_7_9_load_8, i32 %C_7_10_load_8, i32 %C_7_11_load_8, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2568 'mux' 'tmp_159_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2569 [5/5] (7.25ns)   --->   "%add73_72091_i_i_i = fadd i32 %tmp_159_i_i, i32 %bitcast_ln145_94" [gemm_systolic_array.cpp:42]   --->   Operation 2569 'fadd' 'add73_72091_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2570 [1/1] (3.63ns)   --->   "%block_C_drainer_833_read_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_833" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2570 'read' 'block_C_drainer_833_read_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2571 [1/1] (0.00ns)   --->   "%bitcast_ln145_95 = bitcast i32 %block_C_drainer_833_read_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2571 'bitcast' 'bitcast_ln145_95' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 0.00>
ST_69 : Operation 2572 [1/2] (3.25ns)   --->   "%C_8_0_load_8 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2572 'load' 'C_8_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2573 [1/2] (3.25ns)   --->   "%C_8_1_load_8 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2573 'load' 'C_8_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2574 [1/2] (3.25ns)   --->   "%C_8_2_load_8 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2574 'load' 'C_8_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2575 [1/2] (3.25ns)   --->   "%C_8_3_load_8 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2575 'load' 'C_8_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2576 [1/2] (3.25ns)   --->   "%C_8_4_load_8 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2576 'load' 'C_8_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2577 [1/2] (3.25ns)   --->   "%C_8_5_load_8 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2577 'load' 'C_8_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2578 [1/2] (3.25ns)   --->   "%C_8_6_load_8 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2578 'load' 'C_8_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2579 [1/2] (3.25ns)   --->   "%C_8_7_load_8 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2579 'load' 'C_8_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2580 [1/2] (3.25ns)   --->   "%C_8_8_load_8 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2580 'load' 'C_8_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2581 [1/2] (3.25ns)   --->   "%C_8_9_load_8 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2581 'load' 'C_8_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2582 [1/2] (3.25ns)   --->   "%C_8_10_load_8 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2582 'load' 'C_8_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2583 [1/2] (3.25ns)   --->   "%C_8_11_load_8 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2583 'load' 'C_8_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2584 [1/1] (2.78ns)   --->   "%tmp_160_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_8_0_load_8, i32 %C_8_1_load_8, i32 %C_8_2_load_8, i32 %C_8_3_load_8, i32 %C_8_4_load_8, i32 %C_8_5_load_8, i32 %C_8_6_load_8, i32 %C_8_7_load_8, i32 %C_8_8_load_8, i32 %C_8_9_load_8, i32 %C_8_10_load_8, i32 %C_8_11_load_8, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2584 'mux' 'tmp_160_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2585 [5/5] (7.25ns)   --->   "%add73_82398_i_i_i = fadd i32 %tmp_160_i_i, i32 %bitcast_ln145_95" [gemm_systolic_array.cpp:42]   --->   Operation 2585 'fadd' 'add73_82398_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2586 [1/1] (3.63ns)   --->   "%block_C_drainer_934_read_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_934" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2586 'read' 'block_C_drainer_934_read_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2587 [1/1] (0.00ns)   --->   "%bitcast_ln145_96 = bitcast i32 %block_C_drainer_934_read_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2587 'bitcast' 'bitcast_ln145_96' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 0.00>
ST_69 : Operation 2588 [1/2] (3.25ns)   --->   "%C_9_0_load_8 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2588 'load' 'C_9_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2589 [1/2] (3.25ns)   --->   "%C_9_1_load_8 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2589 'load' 'C_9_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2590 [1/2] (3.25ns)   --->   "%C_9_2_load_8 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2590 'load' 'C_9_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2591 [1/2] (3.25ns)   --->   "%C_9_3_load_8 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2591 'load' 'C_9_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2592 [1/2] (3.25ns)   --->   "%C_9_4_load_8 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2592 'load' 'C_9_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2593 [1/2] (3.25ns)   --->   "%C_9_5_load_8 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2593 'load' 'C_9_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2594 [1/2] (3.25ns)   --->   "%C_9_6_load_8 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2594 'load' 'C_9_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2595 [1/2] (3.25ns)   --->   "%C_9_7_load_8 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2595 'load' 'C_9_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2596 [1/2] (3.25ns)   --->   "%C_9_8_load_8 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2596 'load' 'C_9_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2597 [1/2] (3.25ns)   --->   "%C_9_9_load_8 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2597 'load' 'C_9_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2598 [1/2] (3.25ns)   --->   "%C_9_10_load_8 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2598 'load' 'C_9_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2599 [1/2] (3.25ns)   --->   "%C_9_11_load_8 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2599 'load' 'C_9_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2600 [1/1] (2.78ns)   --->   "%tmp_161_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_9_0_load_8, i32 %C_9_1_load_8, i32 %C_9_2_load_8, i32 %C_9_3_load_8, i32 %C_9_4_load_8, i32 %C_9_5_load_8, i32 %C_9_6_load_8, i32 %C_9_7_load_8, i32 %C_9_8_load_8, i32 %C_9_9_load_8, i32 %C_9_10_load_8, i32 %C_9_11_load_8, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2600 'mux' 'tmp_161_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2601 [5/5] (7.25ns)   --->   "%add73_92705_i_i_i = fadd i32 %tmp_161_i_i, i32 %bitcast_ln145_96" [gemm_systolic_array.cpp:42]   --->   Operation 2601 'fadd' 'add73_92705_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2602 [1/1] (3.63ns)   --->   "%block_C_drainer_1035_read_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1035" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2602 'read' 'block_C_drainer_1035_read_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2603 [1/1] (0.00ns)   --->   "%bitcast_ln145_97 = bitcast i32 %block_C_drainer_1035_read_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2603 'bitcast' 'bitcast_ln145_97' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 0.00>
ST_69 : Operation 2604 [1/2] (3.25ns)   --->   "%C_10_0_load_8 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2604 'load' 'C_10_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2605 [1/2] (3.25ns)   --->   "%C_10_1_load_8 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2605 'load' 'C_10_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2606 [1/2] (3.25ns)   --->   "%C_10_2_load_8 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2606 'load' 'C_10_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2607 [1/2] (3.25ns)   --->   "%C_10_3_load_8 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2607 'load' 'C_10_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2608 [1/2] (3.25ns)   --->   "%C_10_4_load_8 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2608 'load' 'C_10_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2609 [1/2] (3.25ns)   --->   "%C_10_5_load_8 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2609 'load' 'C_10_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2610 [1/2] (3.25ns)   --->   "%C_10_6_load_8 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2610 'load' 'C_10_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2611 [1/2] (3.25ns)   --->   "%C_10_7_load_8 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2611 'load' 'C_10_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2612 [1/2] (3.25ns)   --->   "%C_10_8_load_8 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2612 'load' 'C_10_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2613 [1/2] (3.25ns)   --->   "%C_10_9_load_8 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2613 'load' 'C_10_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2614 [1/2] (3.25ns)   --->   "%C_10_10_load_8 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2614 'load' 'C_10_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2615 [1/2] (3.25ns)   --->   "%C_10_11_load_8 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2615 'load' 'C_10_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2616 [1/1] (2.78ns)   --->   "%tmp_162_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_10_0_load_8, i32 %C_10_1_load_8, i32 %C_10_2_load_8, i32 %C_10_3_load_8, i32 %C_10_4_load_8, i32 %C_10_5_load_8, i32 %C_10_6_load_8, i32 %C_10_7_load_8, i32 %C_10_8_load_8, i32 %C_10_9_load_8, i32 %C_10_10_load_8, i32 %C_10_11_load_8, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2616 'mux' 'tmp_162_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2617 [5/5] (7.25ns)   --->   "%add73_103012_i_i_i = fadd i32 %tmp_162_i_i, i32 %bitcast_ln145_97" [gemm_systolic_array.cpp:42]   --->   Operation 2617 'fadd' 'add73_103012_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2618 [1/1] (3.63ns)   --->   "%block_C_drainer_1136_read_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1136" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2618 'read' 'block_C_drainer_1136_read_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2619 [1/1] (0.00ns)   --->   "%bitcast_ln145_98 = bitcast i32 %block_C_drainer_1136_read_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2619 'bitcast' 'bitcast_ln145_98' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 0.00>
ST_69 : Operation 2620 [1/2] (3.25ns)   --->   "%C_11_0_load_8 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2620 'load' 'C_11_0_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2621 [1/2] (3.25ns)   --->   "%C_11_1_load_8 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2621 'load' 'C_11_1_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2622 [1/2] (3.25ns)   --->   "%C_11_2_load_8 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2622 'load' 'C_11_2_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2623 [1/2] (3.25ns)   --->   "%C_11_3_load_8 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2623 'load' 'C_11_3_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2624 [1/2] (3.25ns)   --->   "%C_11_4_load_8 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2624 'load' 'C_11_4_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2625 [1/2] (3.25ns)   --->   "%C_11_5_load_8 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2625 'load' 'C_11_5_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2626 [1/2] (3.25ns)   --->   "%C_11_6_load_8 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2626 'load' 'C_11_6_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2627 [1/2] (3.25ns)   --->   "%C_11_7_load_8 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2627 'load' 'C_11_7_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2628 [1/2] (3.25ns)   --->   "%C_11_8_load_8 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2628 'load' 'C_11_8_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2629 [1/2] (3.25ns)   --->   "%C_11_9_load_8 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2629 'load' 'C_11_9_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2630 [1/2] (3.25ns)   --->   "%C_11_10_load_8 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2630 'load' 'C_11_10_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2631 [1/2] (3.25ns)   --->   "%C_11_11_load_8 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2631 'load' 'C_11_11_load_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2632 [1/1] (2.78ns)   --->   "%tmp_163_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_11_0_load_8, i32 %C_11_1_load_8, i32 %C_11_2_load_8, i32 %C_11_3_load_8, i32 %C_11_4_load_8, i32 %C_11_5_load_8, i32 %C_11_6_load_8, i32 %C_11_7_load_8, i32 %C_11_8_load_8, i32 %C_11_9_load_8, i32 %C_11_10_load_8, i32 %C_11_11_load_8, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2632 'mux' 'tmp_163_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2633 [5/5] (7.25ns)   --->   "%add73_113319_i_i_i = fadd i32 %tmp_163_i_i, i32 %bitcast_ln145_98" [gemm_systolic_array.cpp:42]   --->   Operation 2633 'fadd' 'add73_113319_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2634 [1/1] (3.63ns)   --->   "%block_C_drainer_126_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_126" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2634 'read' 'block_C_drainer_126_read_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2635 [1/1] (0.00ns)   --->   "%bitcast_ln145_77 = bitcast i32 %block_C_drainer_126_read_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2635 'bitcast' 'bitcast_ln145_77' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 0.00>
ST_69 : Operation 2636 [1/2] (3.25ns)   --->   "%C_1_0_load_7 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2636 'load' 'C_1_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2637 [1/2] (3.25ns)   --->   "%C_1_1_load_7 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2637 'load' 'C_1_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2638 [1/2] (3.25ns)   --->   "%C_1_2_load_7 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2638 'load' 'C_1_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2639 [1/2] (3.25ns)   --->   "%C_1_3_load_7 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2639 'load' 'C_1_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2640 [1/2] (3.25ns)   --->   "%C_1_4_load_7 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2640 'load' 'C_1_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2641 [1/2] (3.25ns)   --->   "%C_1_5_load_7 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2641 'load' 'C_1_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2642 [1/2] (3.25ns)   --->   "%C_1_6_load_7 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2642 'load' 'C_1_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2643 [1/2] (3.25ns)   --->   "%C_1_7_load_7 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2643 'load' 'C_1_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2644 [1/2] (3.25ns)   --->   "%C_1_8_load_7 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2644 'load' 'C_1_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2645 [1/2] (3.25ns)   --->   "%C_1_9_load_7 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2645 'load' 'C_1_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2646 [1/2] (3.25ns)   --->   "%C_1_10_load_7 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2646 'load' 'C_1_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2647 [1/2] (3.25ns)   --->   "%C_1_11_load_7 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2647 'load' 'C_1_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2648 [1/1] (2.78ns)   --->   "%tmp_142_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_1_0_load_7, i32 %C_1_1_load_7, i32 %C_1_2_load_7, i32 %C_1_3_load_7, i32 %C_1_4_load_7, i32 %C_1_5_load_7, i32 %C_1_6_load_7, i32 %C_1_7_load_7, i32 %C_1_8_load_7, i32 %C_1_9_load_7, i32 %C_1_10_load_7, i32 %C_1_11_load_7, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2648 'mux' 'tmp_142_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2649 [5/5] (7.25ns)   --->   "%add73_1221_i_i_i = fadd i32 %tmp_142_i_i, i32 %bitcast_ln145_77" [gemm_systolic_array.cpp:42]   --->   Operation 2649 'fadd' 'add73_1221_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2650 [1/1] (3.63ns)   --->   "%block_C_drainer_227_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_227" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2650 'read' 'block_C_drainer_227_read_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2651 [1/1] (0.00ns)   --->   "%bitcast_ln145_78 = bitcast i32 %block_C_drainer_227_read_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2651 'bitcast' 'bitcast_ln145_78' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 0.00>
ST_69 : Operation 2652 [1/2] (3.25ns)   --->   "%C_2_0_load_7 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2652 'load' 'C_2_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2653 [1/2] (3.25ns)   --->   "%C_2_1_load_7 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2653 'load' 'C_2_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2654 [1/2] (3.25ns)   --->   "%C_2_2_load_7 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2654 'load' 'C_2_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2655 [1/2] (3.25ns)   --->   "%C_2_3_load_7 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2655 'load' 'C_2_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2656 [1/2] (3.25ns)   --->   "%C_2_4_load_7 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2656 'load' 'C_2_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2657 [1/2] (3.25ns)   --->   "%C_2_5_load_7 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2657 'load' 'C_2_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2658 [1/2] (3.25ns)   --->   "%C_2_6_load_7 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2658 'load' 'C_2_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2659 [1/2] (3.25ns)   --->   "%C_2_7_load_7 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2659 'load' 'C_2_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2660 [1/2] (3.25ns)   --->   "%C_2_8_load_7 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2660 'load' 'C_2_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2661 [1/2] (3.25ns)   --->   "%C_2_9_load_7 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2661 'load' 'C_2_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2662 [1/2] (3.25ns)   --->   "%C_2_10_load_7 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2662 'load' 'C_2_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2663 [1/2] (3.25ns)   --->   "%C_2_11_load_7 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2663 'load' 'C_2_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2664 [1/1] (2.78ns)   --->   "%tmp_143_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_2_0_load_7, i32 %C_2_1_load_7, i32 %C_2_2_load_7, i32 %C_2_3_load_7, i32 %C_2_4_load_7, i32 %C_2_5_load_7, i32 %C_2_6_load_7, i32 %C_2_7_load_7, i32 %C_2_8_load_7, i32 %C_2_9_load_7, i32 %C_2_10_load_7, i32 %C_2_11_load_7, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2664 'mux' 'tmp_143_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2665 [5/5] (7.25ns)   --->   "%add73_2528_i_i_i = fadd i32 %tmp_143_i_i, i32 %bitcast_ln145_78" [gemm_systolic_array.cpp:42]   --->   Operation 2665 'fadd' 'add73_2528_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2666 [1/1] (3.63ns)   --->   "%block_C_drainer_328_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_328" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2666 'read' 'block_C_drainer_328_read_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2667 [1/1] (0.00ns)   --->   "%bitcast_ln145_79 = bitcast i32 %block_C_drainer_328_read_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2667 'bitcast' 'bitcast_ln145_79' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 0.00>
ST_69 : Operation 2668 [1/2] (3.25ns)   --->   "%C_3_0_load_7 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2668 'load' 'C_3_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2669 [1/2] (3.25ns)   --->   "%C_3_1_load_7 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2669 'load' 'C_3_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2670 [1/2] (3.25ns)   --->   "%C_3_2_load_7 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2670 'load' 'C_3_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2671 [1/2] (3.25ns)   --->   "%C_3_3_load_7 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2671 'load' 'C_3_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2672 [1/2] (3.25ns)   --->   "%C_3_4_load_7 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2672 'load' 'C_3_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2673 [1/2] (3.25ns)   --->   "%C_3_5_load_7 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2673 'load' 'C_3_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2674 [1/2] (3.25ns)   --->   "%C_3_6_load_7 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2674 'load' 'C_3_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2675 [1/2] (3.25ns)   --->   "%C_3_7_load_7 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2675 'load' 'C_3_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2676 [1/2] (3.25ns)   --->   "%C_3_8_load_7 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2676 'load' 'C_3_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2677 [1/2] (3.25ns)   --->   "%C_3_9_load_7 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2677 'load' 'C_3_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2678 [1/2] (3.25ns)   --->   "%C_3_10_load_7 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2678 'load' 'C_3_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2679 [1/2] (3.25ns)   --->   "%C_3_11_load_7 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2679 'load' 'C_3_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2680 [1/1] (2.78ns)   --->   "%tmp_144_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_3_0_load_7, i32 %C_3_1_load_7, i32 %C_3_2_load_7, i32 %C_3_3_load_7, i32 %C_3_4_load_7, i32 %C_3_5_load_7, i32 %C_3_6_load_7, i32 %C_3_7_load_7, i32 %C_3_8_load_7, i32 %C_3_9_load_7, i32 %C_3_10_load_7, i32 %C_3_11_load_7, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2680 'mux' 'tmp_144_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2681 [5/5] (7.25ns)   --->   "%add73_3835_i_i_i = fadd i32 %tmp_144_i_i, i32 %bitcast_ln145_79" [gemm_systolic_array.cpp:42]   --->   Operation 2681 'fadd' 'add73_3835_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2682 [1/1] (3.63ns)   --->   "%block_C_drainer_429_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_429" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2682 'read' 'block_C_drainer_429_read_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2683 [1/1] (0.00ns)   --->   "%bitcast_ln145_80 = bitcast i32 %block_C_drainer_429_read_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2683 'bitcast' 'bitcast_ln145_80' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 0.00>
ST_69 : Operation 2684 [1/2] (3.25ns)   --->   "%C_4_0_load_7 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2684 'load' 'C_4_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2685 [1/2] (3.25ns)   --->   "%C_4_1_load_7 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2685 'load' 'C_4_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2686 [1/2] (3.25ns)   --->   "%C_4_2_load_7 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2686 'load' 'C_4_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2687 [1/2] (3.25ns)   --->   "%C_4_3_load_7 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2687 'load' 'C_4_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2688 [1/2] (3.25ns)   --->   "%C_4_4_load_7 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2688 'load' 'C_4_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2689 [1/2] (3.25ns)   --->   "%C_4_5_load_7 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2689 'load' 'C_4_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2690 [1/2] (3.25ns)   --->   "%C_4_6_load_7 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2690 'load' 'C_4_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2691 [1/2] (3.25ns)   --->   "%C_4_7_load_7 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2691 'load' 'C_4_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2692 [1/2] (3.25ns)   --->   "%C_4_8_load_7 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2692 'load' 'C_4_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2693 [1/2] (3.25ns)   --->   "%C_4_9_load_7 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2693 'load' 'C_4_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2694 [1/2] (3.25ns)   --->   "%C_4_10_load_7 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2694 'load' 'C_4_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2695 [1/2] (3.25ns)   --->   "%C_4_11_load_7 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2695 'load' 'C_4_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2696 [1/1] (2.78ns)   --->   "%tmp_145_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_4_0_load_7, i32 %C_4_1_load_7, i32 %C_4_2_load_7, i32 %C_4_3_load_7, i32 %C_4_4_load_7, i32 %C_4_5_load_7, i32 %C_4_6_load_7, i32 %C_4_7_load_7, i32 %C_4_8_load_7, i32 %C_4_9_load_7, i32 %C_4_10_load_7, i32 %C_4_11_load_7, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2696 'mux' 'tmp_145_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2697 [5/5] (7.25ns)   --->   "%add73_41142_i_i_i = fadd i32 %tmp_145_i_i, i32 %bitcast_ln145_80" [gemm_systolic_array.cpp:42]   --->   Operation 2697 'fadd' 'add73_41142_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2698 [1/1] (3.63ns)   --->   "%block_C_drainer_530_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_530" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2698 'read' 'block_C_drainer_530_read_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2699 [1/1] (0.00ns)   --->   "%bitcast_ln145_81 = bitcast i32 %block_C_drainer_530_read_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2699 'bitcast' 'bitcast_ln145_81' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 0.00>
ST_69 : Operation 2700 [1/2] (3.25ns)   --->   "%C_5_0_load_7 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2700 'load' 'C_5_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2701 [1/2] (3.25ns)   --->   "%C_5_1_load_7 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2701 'load' 'C_5_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2702 [1/2] (3.25ns)   --->   "%C_5_2_load_7 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2702 'load' 'C_5_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2703 [1/2] (3.25ns)   --->   "%C_5_3_load_7 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2703 'load' 'C_5_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2704 [1/2] (3.25ns)   --->   "%C_5_4_load_7 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2704 'load' 'C_5_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2705 [1/2] (3.25ns)   --->   "%C_5_5_load_7 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2705 'load' 'C_5_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2706 [1/2] (3.25ns)   --->   "%C_5_6_load_7 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2706 'load' 'C_5_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2707 [1/2] (3.25ns)   --->   "%C_5_7_load_7 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2707 'load' 'C_5_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2708 [1/2] (3.25ns)   --->   "%C_5_8_load_7 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2708 'load' 'C_5_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2709 [1/2] (3.25ns)   --->   "%C_5_9_load_7 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2709 'load' 'C_5_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2710 [1/2] (3.25ns)   --->   "%C_5_10_load_7 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2710 'load' 'C_5_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2711 [1/2] (3.25ns)   --->   "%C_5_11_load_7 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2711 'load' 'C_5_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2712 [1/1] (2.78ns)   --->   "%tmp_146_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_5_0_load_7, i32 %C_5_1_load_7, i32 %C_5_2_load_7, i32 %C_5_3_load_7, i32 %C_5_4_load_7, i32 %C_5_5_load_7, i32 %C_5_6_load_7, i32 %C_5_7_load_7, i32 %C_5_8_load_7, i32 %C_5_9_load_7, i32 %C_5_10_load_7, i32 %C_5_11_load_7, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2712 'mux' 'tmp_146_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2713 [5/5] (7.25ns)   --->   "%add73_51449_i_i_i = fadd i32 %tmp_146_i_i, i32 %bitcast_ln145_81" [gemm_systolic_array.cpp:42]   --->   Operation 2713 'fadd' 'add73_51449_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2714 [1/1] (3.63ns)   --->   "%block_C_drainer_631_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_631" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2714 'read' 'block_C_drainer_631_read_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2715 [1/1] (0.00ns)   --->   "%bitcast_ln145_82 = bitcast i32 %block_C_drainer_631_read_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2715 'bitcast' 'bitcast_ln145_82' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 0.00>
ST_69 : Operation 2716 [1/2] (3.25ns)   --->   "%C_6_0_load_7 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2716 'load' 'C_6_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2717 [1/2] (3.25ns)   --->   "%C_6_1_load_7 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2717 'load' 'C_6_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2718 [1/2] (3.25ns)   --->   "%C_6_2_load_7 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2718 'load' 'C_6_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2719 [1/2] (3.25ns)   --->   "%C_6_3_load_7 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2719 'load' 'C_6_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2720 [1/2] (3.25ns)   --->   "%C_6_4_load_7 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2720 'load' 'C_6_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2721 [1/2] (3.25ns)   --->   "%C_6_5_load_7 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2721 'load' 'C_6_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2722 [1/2] (3.25ns)   --->   "%C_6_6_load_7 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2722 'load' 'C_6_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2723 [1/2] (3.25ns)   --->   "%C_6_7_load_7 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2723 'load' 'C_6_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2724 [1/2] (3.25ns)   --->   "%C_6_8_load_7 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2724 'load' 'C_6_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2725 [1/2] (3.25ns)   --->   "%C_6_9_load_7 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2725 'load' 'C_6_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2726 [1/2] (3.25ns)   --->   "%C_6_10_load_7 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2726 'load' 'C_6_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2727 [1/2] (3.25ns)   --->   "%C_6_11_load_7 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2727 'load' 'C_6_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2728 [1/1] (2.78ns)   --->   "%tmp_147_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_6_0_load_7, i32 %C_6_1_load_7, i32 %C_6_2_load_7, i32 %C_6_3_load_7, i32 %C_6_4_load_7, i32 %C_6_5_load_7, i32 %C_6_6_load_7, i32 %C_6_7_load_7, i32 %C_6_8_load_7, i32 %C_6_9_load_7, i32 %C_6_10_load_7, i32 %C_6_11_load_7, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2728 'mux' 'tmp_147_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2729 [5/5] (7.25ns)   --->   "%add73_61756_i_i_i = fadd i32 %tmp_147_i_i, i32 %bitcast_ln145_82" [gemm_systolic_array.cpp:42]   --->   Operation 2729 'fadd' 'add73_61756_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2730 [1/1] (3.63ns)   --->   "%block_C_drainer_732_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_732" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2730 'read' 'block_C_drainer_732_read_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2731 [1/1] (0.00ns)   --->   "%bitcast_ln145_83 = bitcast i32 %block_C_drainer_732_read_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2731 'bitcast' 'bitcast_ln145_83' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 0.00>
ST_69 : Operation 2732 [1/2] (3.25ns)   --->   "%C_7_0_load_7 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2732 'load' 'C_7_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2733 [1/2] (3.25ns)   --->   "%C_7_1_load_7 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2733 'load' 'C_7_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2734 [1/2] (3.25ns)   --->   "%C_7_2_load_7 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2734 'load' 'C_7_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2735 [1/2] (3.25ns)   --->   "%C_7_3_load_7 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2735 'load' 'C_7_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2736 [1/2] (3.25ns)   --->   "%C_7_4_load_7 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2736 'load' 'C_7_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2737 [1/2] (3.25ns)   --->   "%C_7_5_load_7 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2737 'load' 'C_7_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2738 [1/2] (3.25ns)   --->   "%C_7_6_load_7 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2738 'load' 'C_7_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2739 [1/2] (3.25ns)   --->   "%C_7_7_load_7 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2739 'load' 'C_7_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2740 [1/2] (3.25ns)   --->   "%C_7_8_load_7 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2740 'load' 'C_7_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2741 [1/2] (3.25ns)   --->   "%C_7_9_load_7 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2741 'load' 'C_7_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2742 [1/2] (3.25ns)   --->   "%C_7_10_load_7 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2742 'load' 'C_7_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2743 [1/2] (3.25ns)   --->   "%C_7_11_load_7 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2743 'load' 'C_7_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2744 [1/1] (2.78ns)   --->   "%tmp_148_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_7_0_load_7, i32 %C_7_1_load_7, i32 %C_7_2_load_7, i32 %C_7_3_load_7, i32 %C_7_4_load_7, i32 %C_7_5_load_7, i32 %C_7_6_load_7, i32 %C_7_7_load_7, i32 %C_7_8_load_7, i32 %C_7_9_load_7, i32 %C_7_10_load_7, i32 %C_7_11_load_7, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2744 'mux' 'tmp_148_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2745 [5/5] (7.25ns)   --->   "%add73_72063_i_i_i = fadd i32 %tmp_148_i_i, i32 %bitcast_ln145_83" [gemm_systolic_array.cpp:42]   --->   Operation 2745 'fadd' 'add73_72063_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2746 [1/1] (3.63ns)   --->   "%block_C_drainer_833_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_833" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2746 'read' 'block_C_drainer_833_read_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2747 [1/1] (0.00ns)   --->   "%bitcast_ln145_84 = bitcast i32 %block_C_drainer_833_read_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2747 'bitcast' 'bitcast_ln145_84' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 0.00>
ST_69 : Operation 2748 [1/2] (3.25ns)   --->   "%C_8_0_load_7 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2748 'load' 'C_8_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2749 [1/2] (3.25ns)   --->   "%C_8_1_load_7 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2749 'load' 'C_8_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2750 [1/2] (3.25ns)   --->   "%C_8_2_load_7 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2750 'load' 'C_8_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2751 [1/2] (3.25ns)   --->   "%C_8_3_load_7 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2751 'load' 'C_8_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2752 [1/2] (3.25ns)   --->   "%C_8_4_load_7 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2752 'load' 'C_8_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2753 [1/2] (3.25ns)   --->   "%C_8_5_load_7 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2753 'load' 'C_8_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2754 [1/2] (3.25ns)   --->   "%C_8_6_load_7 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2754 'load' 'C_8_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2755 [1/2] (3.25ns)   --->   "%C_8_7_load_7 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2755 'load' 'C_8_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2756 [1/2] (3.25ns)   --->   "%C_8_8_load_7 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2756 'load' 'C_8_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2757 [1/2] (3.25ns)   --->   "%C_8_9_load_7 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2757 'load' 'C_8_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2758 [1/2] (3.25ns)   --->   "%C_8_10_load_7 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2758 'load' 'C_8_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2759 [1/2] (3.25ns)   --->   "%C_8_11_load_7 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2759 'load' 'C_8_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2760 [1/1] (2.78ns)   --->   "%tmp_149_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_8_0_load_7, i32 %C_8_1_load_7, i32 %C_8_2_load_7, i32 %C_8_3_load_7, i32 %C_8_4_load_7, i32 %C_8_5_load_7, i32 %C_8_6_load_7, i32 %C_8_7_load_7, i32 %C_8_8_load_7, i32 %C_8_9_load_7, i32 %C_8_10_load_7, i32 %C_8_11_load_7, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2760 'mux' 'tmp_149_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2761 [5/5] (7.25ns)   --->   "%add73_82370_i_i_i = fadd i32 %tmp_149_i_i, i32 %bitcast_ln145_84" [gemm_systolic_array.cpp:42]   --->   Operation 2761 'fadd' 'add73_82370_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2762 [1/1] (3.63ns)   --->   "%block_C_drainer_934_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_934" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2762 'read' 'block_C_drainer_934_read_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2763 [1/1] (0.00ns)   --->   "%bitcast_ln145_85 = bitcast i32 %block_C_drainer_934_read_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2763 'bitcast' 'bitcast_ln145_85' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 0.00>
ST_69 : Operation 2764 [1/2] (3.25ns)   --->   "%C_9_0_load_7 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2764 'load' 'C_9_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2765 [1/2] (3.25ns)   --->   "%C_9_1_load_7 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2765 'load' 'C_9_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2766 [1/2] (3.25ns)   --->   "%C_9_2_load_7 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2766 'load' 'C_9_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2767 [1/2] (3.25ns)   --->   "%C_9_3_load_7 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2767 'load' 'C_9_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2768 [1/2] (3.25ns)   --->   "%C_9_4_load_7 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2768 'load' 'C_9_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2769 [1/2] (3.25ns)   --->   "%C_9_5_load_7 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2769 'load' 'C_9_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2770 [1/2] (3.25ns)   --->   "%C_9_6_load_7 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2770 'load' 'C_9_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2771 [1/2] (3.25ns)   --->   "%C_9_7_load_7 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2771 'load' 'C_9_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2772 [1/2] (3.25ns)   --->   "%C_9_8_load_7 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2772 'load' 'C_9_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2773 [1/2] (3.25ns)   --->   "%C_9_9_load_7 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2773 'load' 'C_9_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2774 [1/2] (3.25ns)   --->   "%C_9_10_load_7 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2774 'load' 'C_9_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2775 [1/2] (3.25ns)   --->   "%C_9_11_load_7 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2775 'load' 'C_9_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2776 [1/1] (2.78ns)   --->   "%tmp_150_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_9_0_load_7, i32 %C_9_1_load_7, i32 %C_9_2_load_7, i32 %C_9_3_load_7, i32 %C_9_4_load_7, i32 %C_9_5_load_7, i32 %C_9_6_load_7, i32 %C_9_7_load_7, i32 %C_9_8_load_7, i32 %C_9_9_load_7, i32 %C_9_10_load_7, i32 %C_9_11_load_7, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2776 'mux' 'tmp_150_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2777 [5/5] (7.25ns)   --->   "%add73_92677_i_i_i = fadd i32 %tmp_150_i_i, i32 %bitcast_ln145_85" [gemm_systolic_array.cpp:42]   --->   Operation 2777 'fadd' 'add73_92677_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2778 [1/1] (3.63ns)   --->   "%block_C_drainer_1035_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1035" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2778 'read' 'block_C_drainer_1035_read_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2779 [1/1] (0.00ns)   --->   "%bitcast_ln145_86 = bitcast i32 %block_C_drainer_1035_read_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2779 'bitcast' 'bitcast_ln145_86' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 0.00>
ST_69 : Operation 2780 [1/2] (3.25ns)   --->   "%C_10_0_load_7 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2780 'load' 'C_10_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2781 [1/2] (3.25ns)   --->   "%C_10_1_load_7 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2781 'load' 'C_10_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2782 [1/2] (3.25ns)   --->   "%C_10_2_load_7 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2782 'load' 'C_10_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2783 [1/2] (3.25ns)   --->   "%C_10_3_load_7 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2783 'load' 'C_10_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2784 [1/2] (3.25ns)   --->   "%C_10_4_load_7 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2784 'load' 'C_10_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2785 [1/2] (3.25ns)   --->   "%C_10_5_load_7 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2785 'load' 'C_10_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2786 [1/2] (3.25ns)   --->   "%C_10_6_load_7 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2786 'load' 'C_10_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2787 [1/2] (3.25ns)   --->   "%C_10_7_load_7 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2787 'load' 'C_10_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2788 [1/2] (3.25ns)   --->   "%C_10_8_load_7 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2788 'load' 'C_10_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2789 [1/2] (3.25ns)   --->   "%C_10_9_load_7 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2789 'load' 'C_10_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2790 [1/2] (3.25ns)   --->   "%C_10_10_load_7 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2790 'load' 'C_10_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2791 [1/2] (3.25ns)   --->   "%C_10_11_load_7 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2791 'load' 'C_10_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2792 [1/1] (2.78ns)   --->   "%tmp_151_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_10_0_load_7, i32 %C_10_1_load_7, i32 %C_10_2_load_7, i32 %C_10_3_load_7, i32 %C_10_4_load_7, i32 %C_10_5_load_7, i32 %C_10_6_load_7, i32 %C_10_7_load_7, i32 %C_10_8_load_7, i32 %C_10_9_load_7, i32 %C_10_10_load_7, i32 %C_10_11_load_7, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2792 'mux' 'tmp_151_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2793 [5/5] (7.25ns)   --->   "%add73_102984_i_i_i = fadd i32 %tmp_151_i_i, i32 %bitcast_ln145_86" [gemm_systolic_array.cpp:42]   --->   Operation 2793 'fadd' 'add73_102984_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2794 [1/1] (3.63ns)   --->   "%block_C_drainer_1136_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1136" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2794 'read' 'block_C_drainer_1136_read_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2795 [1/1] (0.00ns)   --->   "%bitcast_ln145_87 = bitcast i32 %block_C_drainer_1136_read_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2795 'bitcast' 'bitcast_ln145_87' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 0.00>
ST_69 : Operation 2796 [1/2] (3.25ns)   --->   "%C_11_0_load_7 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2796 'load' 'C_11_0_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2797 [1/2] (3.25ns)   --->   "%C_11_1_load_7 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2797 'load' 'C_11_1_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2798 [1/2] (3.25ns)   --->   "%C_11_2_load_7 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2798 'load' 'C_11_2_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2799 [1/2] (3.25ns)   --->   "%C_11_3_load_7 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2799 'load' 'C_11_3_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2800 [1/2] (3.25ns)   --->   "%C_11_4_load_7 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2800 'load' 'C_11_4_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2801 [1/2] (3.25ns)   --->   "%C_11_5_load_7 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2801 'load' 'C_11_5_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2802 [1/2] (3.25ns)   --->   "%C_11_6_load_7 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2802 'load' 'C_11_6_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2803 [1/2] (3.25ns)   --->   "%C_11_7_load_7 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2803 'load' 'C_11_7_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2804 [1/2] (3.25ns)   --->   "%C_11_8_load_7 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2804 'load' 'C_11_8_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2805 [1/2] (3.25ns)   --->   "%C_11_9_load_7 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2805 'load' 'C_11_9_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2806 [1/2] (3.25ns)   --->   "%C_11_10_load_7 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2806 'load' 'C_11_10_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2807 [1/2] (3.25ns)   --->   "%C_11_11_load_7 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2807 'load' 'C_11_11_load_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2808 [1/1] (2.78ns)   --->   "%tmp_152_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_11_0_load_7, i32 %C_11_1_load_7, i32 %C_11_2_load_7, i32 %C_11_3_load_7, i32 %C_11_4_load_7, i32 %C_11_5_load_7, i32 %C_11_6_load_7, i32 %C_11_7_load_7, i32 %C_11_8_load_7, i32 %C_11_9_load_7, i32 %C_11_10_load_7, i32 %C_11_11_load_7, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2808 'mux' 'tmp_152_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2809 [5/5] (7.25ns)   --->   "%add73_113291_i_i_i = fadd i32 %tmp_152_i_i, i32 %bitcast_ln145_87" [gemm_systolic_array.cpp:42]   --->   Operation 2809 'fadd' 'add73_113291_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2810 [1/1] (3.63ns)   --->   "%block_C_drainer_126_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_126" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2810 'read' 'block_C_drainer_126_read_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2811 [1/1] (0.00ns)   --->   "%bitcast_ln145_66 = bitcast i32 %block_C_drainer_126_read_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2811 'bitcast' 'bitcast_ln145_66' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 0.00>
ST_69 : Operation 2812 [1/2] (3.25ns)   --->   "%C_1_0_load_6 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2812 'load' 'C_1_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2813 [1/2] (3.25ns)   --->   "%C_1_1_load_6 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2813 'load' 'C_1_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2814 [1/2] (3.25ns)   --->   "%C_1_2_load_6 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2814 'load' 'C_1_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2815 [1/2] (3.25ns)   --->   "%C_1_3_load_6 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2815 'load' 'C_1_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2816 [1/2] (3.25ns)   --->   "%C_1_4_load_6 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2816 'load' 'C_1_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2817 [1/2] (3.25ns)   --->   "%C_1_5_load_6 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2817 'load' 'C_1_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2818 [1/2] (3.25ns)   --->   "%C_1_6_load_6 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2818 'load' 'C_1_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2819 [1/2] (3.25ns)   --->   "%C_1_7_load_6 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2819 'load' 'C_1_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2820 [1/2] (3.25ns)   --->   "%C_1_8_load_6 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2820 'load' 'C_1_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2821 [1/2] (3.25ns)   --->   "%C_1_9_load_6 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2821 'load' 'C_1_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2822 [1/2] (3.25ns)   --->   "%C_1_10_load_6 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2822 'load' 'C_1_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2823 [1/2] (3.25ns)   --->   "%C_1_11_load_6 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2823 'load' 'C_1_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2824 [1/1] (2.78ns)   --->   "%tmp_131_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_1_0_load_6, i32 %C_1_1_load_6, i32 %C_1_2_load_6, i32 %C_1_3_load_6, i32 %C_1_4_load_6, i32 %C_1_5_load_6, i32 %C_1_6_load_6, i32 %C_1_7_load_6, i32 %C_1_8_load_6, i32 %C_1_9_load_6, i32 %C_1_10_load_6, i32 %C_1_11_load_6, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2824 'mux' 'tmp_131_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2825 [5/5] (7.25ns)   --->   "%add73_1193_i_i_i = fadd i32 %tmp_131_i_i, i32 %bitcast_ln145_66" [gemm_systolic_array.cpp:42]   --->   Operation 2825 'fadd' 'add73_1193_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2826 [1/1] (3.63ns)   --->   "%block_C_drainer_227_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_227" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2826 'read' 'block_C_drainer_227_read_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2827 [1/1] (0.00ns)   --->   "%bitcast_ln145_67 = bitcast i32 %block_C_drainer_227_read_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2827 'bitcast' 'bitcast_ln145_67' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 0.00>
ST_69 : Operation 2828 [1/2] (3.25ns)   --->   "%C_2_0_load_6 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2828 'load' 'C_2_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2829 [1/2] (3.25ns)   --->   "%C_2_1_load_6 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2829 'load' 'C_2_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2830 [1/2] (3.25ns)   --->   "%C_2_2_load_6 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2830 'load' 'C_2_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2831 [1/2] (3.25ns)   --->   "%C_2_3_load_6 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2831 'load' 'C_2_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2832 [1/2] (3.25ns)   --->   "%C_2_4_load_6 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2832 'load' 'C_2_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2833 [1/2] (3.25ns)   --->   "%C_2_5_load_6 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2833 'load' 'C_2_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2834 [1/2] (3.25ns)   --->   "%C_2_6_load_6 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2834 'load' 'C_2_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2835 [1/2] (3.25ns)   --->   "%C_2_7_load_6 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2835 'load' 'C_2_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2836 [1/2] (3.25ns)   --->   "%C_2_8_load_6 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2836 'load' 'C_2_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2837 [1/2] (3.25ns)   --->   "%C_2_9_load_6 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2837 'load' 'C_2_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2838 [1/2] (3.25ns)   --->   "%C_2_10_load_6 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2838 'load' 'C_2_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2839 [1/2] (3.25ns)   --->   "%C_2_11_load_6 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2839 'load' 'C_2_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2840 [1/1] (2.78ns)   --->   "%tmp_132_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_2_0_load_6, i32 %C_2_1_load_6, i32 %C_2_2_load_6, i32 %C_2_3_load_6, i32 %C_2_4_load_6, i32 %C_2_5_load_6, i32 %C_2_6_load_6, i32 %C_2_7_load_6, i32 %C_2_8_load_6, i32 %C_2_9_load_6, i32 %C_2_10_load_6, i32 %C_2_11_load_6, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2840 'mux' 'tmp_132_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2841 [5/5] (7.25ns)   --->   "%add73_2500_i_i_i = fadd i32 %tmp_132_i_i, i32 %bitcast_ln145_67" [gemm_systolic_array.cpp:42]   --->   Operation 2841 'fadd' 'add73_2500_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2842 [1/1] (3.63ns)   --->   "%block_C_drainer_328_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_328" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2842 'read' 'block_C_drainer_328_read_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2843 [1/1] (0.00ns)   --->   "%bitcast_ln145_68 = bitcast i32 %block_C_drainer_328_read_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2843 'bitcast' 'bitcast_ln145_68' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 0.00>
ST_69 : Operation 2844 [1/2] (3.25ns)   --->   "%C_3_0_load_6 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2844 'load' 'C_3_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2845 [1/2] (3.25ns)   --->   "%C_3_1_load_6 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2845 'load' 'C_3_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2846 [1/2] (3.25ns)   --->   "%C_3_2_load_6 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2846 'load' 'C_3_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2847 [1/2] (3.25ns)   --->   "%C_3_3_load_6 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2847 'load' 'C_3_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2848 [1/2] (3.25ns)   --->   "%C_3_4_load_6 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2848 'load' 'C_3_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2849 [1/2] (3.25ns)   --->   "%C_3_5_load_6 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2849 'load' 'C_3_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2850 [1/2] (3.25ns)   --->   "%C_3_6_load_6 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2850 'load' 'C_3_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2851 [1/2] (3.25ns)   --->   "%C_3_7_load_6 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2851 'load' 'C_3_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2852 [1/2] (3.25ns)   --->   "%C_3_8_load_6 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2852 'load' 'C_3_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2853 [1/2] (3.25ns)   --->   "%C_3_9_load_6 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2853 'load' 'C_3_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2854 [1/2] (3.25ns)   --->   "%C_3_10_load_6 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2854 'load' 'C_3_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2855 [1/2] (3.25ns)   --->   "%C_3_11_load_6 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2855 'load' 'C_3_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2856 [1/1] (2.78ns)   --->   "%tmp_133_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_3_0_load_6, i32 %C_3_1_load_6, i32 %C_3_2_load_6, i32 %C_3_3_load_6, i32 %C_3_4_load_6, i32 %C_3_5_load_6, i32 %C_3_6_load_6, i32 %C_3_7_load_6, i32 %C_3_8_load_6, i32 %C_3_9_load_6, i32 %C_3_10_load_6, i32 %C_3_11_load_6, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2856 'mux' 'tmp_133_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2857 [5/5] (7.25ns)   --->   "%add73_3807_i_i_i = fadd i32 %tmp_133_i_i, i32 %bitcast_ln145_68" [gemm_systolic_array.cpp:42]   --->   Operation 2857 'fadd' 'add73_3807_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2858 [1/1] (3.63ns)   --->   "%block_C_drainer_429_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_429" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2858 'read' 'block_C_drainer_429_read_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2859 [1/1] (0.00ns)   --->   "%bitcast_ln145_69 = bitcast i32 %block_C_drainer_429_read_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2859 'bitcast' 'bitcast_ln145_69' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 0.00>
ST_69 : Operation 2860 [1/2] (3.25ns)   --->   "%C_4_0_load_6 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2860 'load' 'C_4_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2861 [1/2] (3.25ns)   --->   "%C_4_1_load_6 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2861 'load' 'C_4_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2862 [1/2] (3.25ns)   --->   "%C_4_2_load_6 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2862 'load' 'C_4_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2863 [1/2] (3.25ns)   --->   "%C_4_3_load_6 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2863 'load' 'C_4_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2864 [1/2] (3.25ns)   --->   "%C_4_4_load_6 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2864 'load' 'C_4_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2865 [1/2] (3.25ns)   --->   "%C_4_5_load_6 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2865 'load' 'C_4_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2866 [1/2] (3.25ns)   --->   "%C_4_6_load_6 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2866 'load' 'C_4_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2867 [1/2] (3.25ns)   --->   "%C_4_7_load_6 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2867 'load' 'C_4_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2868 [1/2] (3.25ns)   --->   "%C_4_8_load_6 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2868 'load' 'C_4_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2869 [1/2] (3.25ns)   --->   "%C_4_9_load_6 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2869 'load' 'C_4_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2870 [1/2] (3.25ns)   --->   "%C_4_10_load_6 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2870 'load' 'C_4_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2871 [1/2] (3.25ns)   --->   "%C_4_11_load_6 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2871 'load' 'C_4_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2872 [1/1] (2.78ns)   --->   "%tmp_134_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_4_0_load_6, i32 %C_4_1_load_6, i32 %C_4_2_load_6, i32 %C_4_3_load_6, i32 %C_4_4_load_6, i32 %C_4_5_load_6, i32 %C_4_6_load_6, i32 %C_4_7_load_6, i32 %C_4_8_load_6, i32 %C_4_9_load_6, i32 %C_4_10_load_6, i32 %C_4_11_load_6, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2872 'mux' 'tmp_134_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2873 [5/5] (7.25ns)   --->   "%add73_41114_i_i_i = fadd i32 %tmp_134_i_i, i32 %bitcast_ln145_69" [gemm_systolic_array.cpp:42]   --->   Operation 2873 'fadd' 'add73_41114_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2874 [1/1] (3.63ns)   --->   "%block_C_drainer_530_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_530" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2874 'read' 'block_C_drainer_530_read_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2875 [1/1] (0.00ns)   --->   "%bitcast_ln145_70 = bitcast i32 %block_C_drainer_530_read_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2875 'bitcast' 'bitcast_ln145_70' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 0.00>
ST_69 : Operation 2876 [1/2] (3.25ns)   --->   "%C_5_0_load_6 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2876 'load' 'C_5_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2877 [1/2] (3.25ns)   --->   "%C_5_1_load_6 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2877 'load' 'C_5_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2878 [1/2] (3.25ns)   --->   "%C_5_2_load_6 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2878 'load' 'C_5_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2879 [1/2] (3.25ns)   --->   "%C_5_3_load_6 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2879 'load' 'C_5_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2880 [1/2] (3.25ns)   --->   "%C_5_4_load_6 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2880 'load' 'C_5_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2881 [1/2] (3.25ns)   --->   "%C_5_5_load_6 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2881 'load' 'C_5_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2882 [1/2] (3.25ns)   --->   "%C_5_6_load_6 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2882 'load' 'C_5_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2883 [1/2] (3.25ns)   --->   "%C_5_7_load_6 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2883 'load' 'C_5_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2884 [1/2] (3.25ns)   --->   "%C_5_8_load_6 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2884 'load' 'C_5_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2885 [1/2] (3.25ns)   --->   "%C_5_9_load_6 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2885 'load' 'C_5_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2886 [1/2] (3.25ns)   --->   "%C_5_10_load_6 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2886 'load' 'C_5_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2887 [1/2] (3.25ns)   --->   "%C_5_11_load_6 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2887 'load' 'C_5_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2888 [1/1] (2.78ns)   --->   "%tmp_135_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_5_0_load_6, i32 %C_5_1_load_6, i32 %C_5_2_load_6, i32 %C_5_3_load_6, i32 %C_5_4_load_6, i32 %C_5_5_load_6, i32 %C_5_6_load_6, i32 %C_5_7_load_6, i32 %C_5_8_load_6, i32 %C_5_9_load_6, i32 %C_5_10_load_6, i32 %C_5_11_load_6, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2888 'mux' 'tmp_135_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2889 [5/5] (7.25ns)   --->   "%add73_51421_i_i_i = fadd i32 %tmp_135_i_i, i32 %bitcast_ln145_70" [gemm_systolic_array.cpp:42]   --->   Operation 2889 'fadd' 'add73_51421_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2890 [1/1] (3.63ns)   --->   "%block_C_drainer_631_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_631" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2890 'read' 'block_C_drainer_631_read_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2891 [1/1] (0.00ns)   --->   "%bitcast_ln145_71 = bitcast i32 %block_C_drainer_631_read_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2891 'bitcast' 'bitcast_ln145_71' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 0.00>
ST_69 : Operation 2892 [1/2] (3.25ns)   --->   "%C_6_0_load_6 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2892 'load' 'C_6_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2893 [1/2] (3.25ns)   --->   "%C_6_1_load_6 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2893 'load' 'C_6_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2894 [1/2] (3.25ns)   --->   "%C_6_2_load_6 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2894 'load' 'C_6_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2895 [1/2] (3.25ns)   --->   "%C_6_3_load_6 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2895 'load' 'C_6_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2896 [1/2] (3.25ns)   --->   "%C_6_4_load_6 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2896 'load' 'C_6_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2897 [1/2] (3.25ns)   --->   "%C_6_5_load_6 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2897 'load' 'C_6_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2898 [1/2] (3.25ns)   --->   "%C_6_6_load_6 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2898 'load' 'C_6_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2899 [1/2] (3.25ns)   --->   "%C_6_7_load_6 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2899 'load' 'C_6_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2900 [1/2] (3.25ns)   --->   "%C_6_8_load_6 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2900 'load' 'C_6_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2901 [1/2] (3.25ns)   --->   "%C_6_9_load_6 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2901 'load' 'C_6_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2902 [1/2] (3.25ns)   --->   "%C_6_10_load_6 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2902 'load' 'C_6_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2903 [1/2] (3.25ns)   --->   "%C_6_11_load_6 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2903 'load' 'C_6_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2904 [1/1] (2.78ns)   --->   "%tmp_136_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_6_0_load_6, i32 %C_6_1_load_6, i32 %C_6_2_load_6, i32 %C_6_3_load_6, i32 %C_6_4_load_6, i32 %C_6_5_load_6, i32 %C_6_6_load_6, i32 %C_6_7_load_6, i32 %C_6_8_load_6, i32 %C_6_9_load_6, i32 %C_6_10_load_6, i32 %C_6_11_load_6, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2904 'mux' 'tmp_136_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2905 [5/5] (7.25ns)   --->   "%add73_61728_i_i_i = fadd i32 %tmp_136_i_i, i32 %bitcast_ln145_71" [gemm_systolic_array.cpp:42]   --->   Operation 2905 'fadd' 'add73_61728_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2906 [1/1] (3.63ns)   --->   "%block_C_drainer_732_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_732" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2906 'read' 'block_C_drainer_732_read_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2907 [1/1] (0.00ns)   --->   "%bitcast_ln145_72 = bitcast i32 %block_C_drainer_732_read_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2907 'bitcast' 'bitcast_ln145_72' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 0.00>
ST_69 : Operation 2908 [1/2] (3.25ns)   --->   "%C_7_0_load_6 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2908 'load' 'C_7_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2909 [1/2] (3.25ns)   --->   "%C_7_1_load_6 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2909 'load' 'C_7_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2910 [1/2] (3.25ns)   --->   "%C_7_2_load_6 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2910 'load' 'C_7_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2911 [1/2] (3.25ns)   --->   "%C_7_3_load_6 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2911 'load' 'C_7_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2912 [1/2] (3.25ns)   --->   "%C_7_4_load_6 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2912 'load' 'C_7_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2913 [1/2] (3.25ns)   --->   "%C_7_5_load_6 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2913 'load' 'C_7_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2914 [1/2] (3.25ns)   --->   "%C_7_6_load_6 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2914 'load' 'C_7_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2915 [1/2] (3.25ns)   --->   "%C_7_7_load_6 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2915 'load' 'C_7_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2916 [1/2] (3.25ns)   --->   "%C_7_8_load_6 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2916 'load' 'C_7_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2917 [1/2] (3.25ns)   --->   "%C_7_9_load_6 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2917 'load' 'C_7_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2918 [1/2] (3.25ns)   --->   "%C_7_10_load_6 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2918 'load' 'C_7_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2919 [1/2] (3.25ns)   --->   "%C_7_11_load_6 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2919 'load' 'C_7_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2920 [1/1] (2.78ns)   --->   "%tmp_137_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_7_0_load_6, i32 %C_7_1_load_6, i32 %C_7_2_load_6, i32 %C_7_3_load_6, i32 %C_7_4_load_6, i32 %C_7_5_load_6, i32 %C_7_6_load_6, i32 %C_7_7_load_6, i32 %C_7_8_load_6, i32 %C_7_9_load_6, i32 %C_7_10_load_6, i32 %C_7_11_load_6, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2920 'mux' 'tmp_137_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2921 [5/5] (7.25ns)   --->   "%add73_72035_i_i_i = fadd i32 %tmp_137_i_i, i32 %bitcast_ln145_72" [gemm_systolic_array.cpp:42]   --->   Operation 2921 'fadd' 'add73_72035_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2922 [1/1] (3.63ns)   --->   "%block_C_drainer_833_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_833" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2922 'read' 'block_C_drainer_833_read_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2923 [1/1] (0.00ns)   --->   "%bitcast_ln145_73 = bitcast i32 %block_C_drainer_833_read_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2923 'bitcast' 'bitcast_ln145_73' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 0.00>
ST_69 : Operation 2924 [1/2] (3.25ns)   --->   "%C_8_0_load_6 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2924 'load' 'C_8_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2925 [1/2] (3.25ns)   --->   "%C_8_1_load_6 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2925 'load' 'C_8_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2926 [1/2] (3.25ns)   --->   "%C_8_2_load_6 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2926 'load' 'C_8_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2927 [1/2] (3.25ns)   --->   "%C_8_3_load_6 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2927 'load' 'C_8_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2928 [1/2] (3.25ns)   --->   "%C_8_4_load_6 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2928 'load' 'C_8_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2929 [1/2] (3.25ns)   --->   "%C_8_5_load_6 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2929 'load' 'C_8_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2930 [1/2] (3.25ns)   --->   "%C_8_6_load_6 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2930 'load' 'C_8_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2931 [1/2] (3.25ns)   --->   "%C_8_7_load_6 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2931 'load' 'C_8_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2932 [1/2] (3.25ns)   --->   "%C_8_8_load_6 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2932 'load' 'C_8_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2933 [1/2] (3.25ns)   --->   "%C_8_9_load_6 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2933 'load' 'C_8_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2934 [1/2] (3.25ns)   --->   "%C_8_10_load_6 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2934 'load' 'C_8_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2935 [1/2] (3.25ns)   --->   "%C_8_11_load_6 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2935 'load' 'C_8_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2936 [1/1] (2.78ns)   --->   "%tmp_138_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_8_0_load_6, i32 %C_8_1_load_6, i32 %C_8_2_load_6, i32 %C_8_3_load_6, i32 %C_8_4_load_6, i32 %C_8_5_load_6, i32 %C_8_6_load_6, i32 %C_8_7_load_6, i32 %C_8_8_load_6, i32 %C_8_9_load_6, i32 %C_8_10_load_6, i32 %C_8_11_load_6, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2936 'mux' 'tmp_138_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2937 [5/5] (7.25ns)   --->   "%add73_82342_i_i_i = fadd i32 %tmp_138_i_i, i32 %bitcast_ln145_73" [gemm_systolic_array.cpp:42]   --->   Operation 2937 'fadd' 'add73_82342_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2938 [1/1] (3.63ns)   --->   "%block_C_drainer_934_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_934" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2938 'read' 'block_C_drainer_934_read_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2939 [1/1] (0.00ns)   --->   "%bitcast_ln145_74 = bitcast i32 %block_C_drainer_934_read_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2939 'bitcast' 'bitcast_ln145_74' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 0.00>
ST_69 : Operation 2940 [1/2] (3.25ns)   --->   "%C_9_0_load_6 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2940 'load' 'C_9_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2941 [1/2] (3.25ns)   --->   "%C_9_1_load_6 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2941 'load' 'C_9_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2942 [1/2] (3.25ns)   --->   "%C_9_2_load_6 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2942 'load' 'C_9_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2943 [1/2] (3.25ns)   --->   "%C_9_3_load_6 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2943 'load' 'C_9_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2944 [1/2] (3.25ns)   --->   "%C_9_4_load_6 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2944 'load' 'C_9_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2945 [1/2] (3.25ns)   --->   "%C_9_5_load_6 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2945 'load' 'C_9_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2946 [1/2] (3.25ns)   --->   "%C_9_6_load_6 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2946 'load' 'C_9_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2947 [1/2] (3.25ns)   --->   "%C_9_7_load_6 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2947 'load' 'C_9_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2948 [1/2] (3.25ns)   --->   "%C_9_8_load_6 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2948 'load' 'C_9_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2949 [1/2] (3.25ns)   --->   "%C_9_9_load_6 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2949 'load' 'C_9_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2950 [1/2] (3.25ns)   --->   "%C_9_10_load_6 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2950 'load' 'C_9_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2951 [1/2] (3.25ns)   --->   "%C_9_11_load_6 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2951 'load' 'C_9_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2952 [1/1] (2.78ns)   --->   "%tmp_139_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_9_0_load_6, i32 %C_9_1_load_6, i32 %C_9_2_load_6, i32 %C_9_3_load_6, i32 %C_9_4_load_6, i32 %C_9_5_load_6, i32 %C_9_6_load_6, i32 %C_9_7_load_6, i32 %C_9_8_load_6, i32 %C_9_9_load_6, i32 %C_9_10_load_6, i32 %C_9_11_load_6, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2952 'mux' 'tmp_139_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2953 [5/5] (7.25ns)   --->   "%add73_92649_i_i_i = fadd i32 %tmp_139_i_i, i32 %bitcast_ln145_74" [gemm_systolic_array.cpp:42]   --->   Operation 2953 'fadd' 'add73_92649_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2954 [1/1] (3.63ns)   --->   "%block_C_drainer_1035_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1035" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2954 'read' 'block_C_drainer_1035_read_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2955 [1/1] (0.00ns)   --->   "%bitcast_ln145_75 = bitcast i32 %block_C_drainer_1035_read_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2955 'bitcast' 'bitcast_ln145_75' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 0.00>
ST_69 : Operation 2956 [1/2] (3.25ns)   --->   "%C_10_0_load_6 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2956 'load' 'C_10_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2957 [1/2] (3.25ns)   --->   "%C_10_1_load_6 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2957 'load' 'C_10_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2958 [1/2] (3.25ns)   --->   "%C_10_2_load_6 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2958 'load' 'C_10_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2959 [1/2] (3.25ns)   --->   "%C_10_3_load_6 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2959 'load' 'C_10_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2960 [1/2] (3.25ns)   --->   "%C_10_4_load_6 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2960 'load' 'C_10_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2961 [1/2] (3.25ns)   --->   "%C_10_5_load_6 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2961 'load' 'C_10_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2962 [1/2] (3.25ns)   --->   "%C_10_6_load_6 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2962 'load' 'C_10_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2963 [1/2] (3.25ns)   --->   "%C_10_7_load_6 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2963 'load' 'C_10_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2964 [1/2] (3.25ns)   --->   "%C_10_8_load_6 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2964 'load' 'C_10_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2965 [1/2] (3.25ns)   --->   "%C_10_9_load_6 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2965 'load' 'C_10_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2966 [1/2] (3.25ns)   --->   "%C_10_10_load_6 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2966 'load' 'C_10_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2967 [1/2] (3.25ns)   --->   "%C_10_11_load_6 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2967 'load' 'C_10_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2968 [1/1] (2.78ns)   --->   "%tmp_140_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_10_0_load_6, i32 %C_10_1_load_6, i32 %C_10_2_load_6, i32 %C_10_3_load_6, i32 %C_10_4_load_6, i32 %C_10_5_load_6, i32 %C_10_6_load_6, i32 %C_10_7_load_6, i32 %C_10_8_load_6, i32 %C_10_9_load_6, i32 %C_10_10_load_6, i32 %C_10_11_load_6, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2968 'mux' 'tmp_140_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2969 [5/5] (7.25ns)   --->   "%add73_102956_i_i_i = fadd i32 %tmp_140_i_i, i32 %bitcast_ln145_75" [gemm_systolic_array.cpp:42]   --->   Operation 2969 'fadd' 'add73_102956_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2970 [1/1] (3.63ns)   --->   "%block_C_drainer_1136_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1136" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2970 'read' 'block_C_drainer_1136_read_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2971 [1/1] (0.00ns)   --->   "%bitcast_ln145_76 = bitcast i32 %block_C_drainer_1136_read_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2971 'bitcast' 'bitcast_ln145_76' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 0.00>
ST_69 : Operation 2972 [1/2] (3.25ns)   --->   "%C_11_0_load_6 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2972 'load' 'C_11_0_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2973 [1/2] (3.25ns)   --->   "%C_11_1_load_6 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2973 'load' 'C_11_1_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2974 [1/2] (3.25ns)   --->   "%C_11_2_load_6 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2974 'load' 'C_11_2_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2975 [1/2] (3.25ns)   --->   "%C_11_3_load_6 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2975 'load' 'C_11_3_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2976 [1/2] (3.25ns)   --->   "%C_11_4_load_6 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2976 'load' 'C_11_4_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2977 [1/2] (3.25ns)   --->   "%C_11_5_load_6 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2977 'load' 'C_11_5_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2978 [1/2] (3.25ns)   --->   "%C_11_6_load_6 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2978 'load' 'C_11_6_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2979 [1/2] (3.25ns)   --->   "%C_11_7_load_6 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2979 'load' 'C_11_7_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2980 [1/2] (3.25ns)   --->   "%C_11_8_load_6 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2980 'load' 'C_11_8_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2981 [1/2] (3.25ns)   --->   "%C_11_9_load_6 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2981 'load' 'C_11_9_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2982 [1/2] (3.25ns)   --->   "%C_11_10_load_6 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2982 'load' 'C_11_10_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2983 [1/2] (3.25ns)   --->   "%C_11_11_load_6 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2983 'load' 'C_11_11_load_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2984 [1/1] (2.78ns)   --->   "%tmp_141_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_11_0_load_6, i32 %C_11_1_load_6, i32 %C_11_2_load_6, i32 %C_11_3_load_6, i32 %C_11_4_load_6, i32 %C_11_5_load_6, i32 %C_11_6_load_6, i32 %C_11_7_load_6, i32 %C_11_8_load_6, i32 %C_11_9_load_6, i32 %C_11_10_load_6, i32 %C_11_11_load_6, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 2984 'mux' 'tmp_141_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2985 [5/5] (7.25ns)   --->   "%add73_113263_i_i_i = fadd i32 %tmp_141_i_i, i32 %bitcast_ln145_76" [gemm_systolic_array.cpp:42]   --->   Operation 2985 'fadd' 'add73_113263_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2986 [1/1] (3.63ns)   --->   "%block_C_drainer_126_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_126" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2986 'read' 'block_C_drainer_126_read_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 2987 [1/1] (0.00ns)   --->   "%bitcast_ln145_55 = bitcast i32 %block_C_drainer_126_read_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 2987 'bitcast' 'bitcast_ln145_55' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 0.00>
ST_69 : Operation 2988 [1/2] (3.25ns)   --->   "%C_1_0_load_5 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2988 'load' 'C_1_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2989 [1/2] (3.25ns)   --->   "%C_1_1_load_5 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2989 'load' 'C_1_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2990 [1/2] (3.25ns)   --->   "%C_1_2_load_5 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2990 'load' 'C_1_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2991 [1/2] (3.25ns)   --->   "%C_1_3_load_5 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2991 'load' 'C_1_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2992 [1/2] (3.25ns)   --->   "%C_1_4_load_5 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2992 'load' 'C_1_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2993 [1/2] (3.25ns)   --->   "%C_1_5_load_5 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2993 'load' 'C_1_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2994 [1/2] (3.25ns)   --->   "%C_1_6_load_5 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2994 'load' 'C_1_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2995 [1/2] (3.25ns)   --->   "%C_1_7_load_5 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2995 'load' 'C_1_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2996 [1/2] (3.25ns)   --->   "%C_1_8_load_5 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2996 'load' 'C_1_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2997 [1/2] (3.25ns)   --->   "%C_1_9_load_5 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2997 'load' 'C_1_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2998 [1/2] (3.25ns)   --->   "%C_1_10_load_5 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2998 'load' 'C_1_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2999 [1/2] (3.25ns)   --->   "%C_1_11_load_5 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 2999 'load' 'C_1_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3000 [1/1] (2.78ns)   --->   "%tmp_120_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_1_0_load_5, i32 %C_1_1_load_5, i32 %C_1_2_load_5, i32 %C_1_3_load_5, i32 %C_1_4_load_5, i32 %C_1_5_load_5, i32 %C_1_6_load_5, i32 %C_1_7_load_5, i32 %C_1_8_load_5, i32 %C_1_9_load_5, i32 %C_1_10_load_5, i32 %C_1_11_load_5, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3000 'mux' 'tmp_120_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3001 [5/5] (7.25ns)   --->   "%add73_1165_i_i_i = fadd i32 %tmp_120_i_i, i32 %bitcast_ln145_55" [gemm_systolic_array.cpp:42]   --->   Operation 3001 'fadd' 'add73_1165_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3002 [1/1] (3.63ns)   --->   "%block_C_drainer_227_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_227" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3002 'read' 'block_C_drainer_227_read_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3003 [1/1] (0.00ns)   --->   "%bitcast_ln145_56 = bitcast i32 %block_C_drainer_227_read_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3003 'bitcast' 'bitcast_ln145_56' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 0.00>
ST_69 : Operation 3004 [1/2] (3.25ns)   --->   "%C_2_0_load_5 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3004 'load' 'C_2_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3005 [1/2] (3.25ns)   --->   "%C_2_1_load_5 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3005 'load' 'C_2_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3006 [1/2] (3.25ns)   --->   "%C_2_2_load_5 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3006 'load' 'C_2_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3007 [1/2] (3.25ns)   --->   "%C_2_3_load_5 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3007 'load' 'C_2_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3008 [1/2] (3.25ns)   --->   "%C_2_4_load_5 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3008 'load' 'C_2_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3009 [1/2] (3.25ns)   --->   "%C_2_5_load_5 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3009 'load' 'C_2_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3010 [1/2] (3.25ns)   --->   "%C_2_6_load_5 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3010 'load' 'C_2_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3011 [1/2] (3.25ns)   --->   "%C_2_7_load_5 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3011 'load' 'C_2_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3012 [1/2] (3.25ns)   --->   "%C_2_8_load_5 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3012 'load' 'C_2_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3013 [1/2] (3.25ns)   --->   "%C_2_9_load_5 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3013 'load' 'C_2_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3014 [1/2] (3.25ns)   --->   "%C_2_10_load_5 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3014 'load' 'C_2_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3015 [1/2] (3.25ns)   --->   "%C_2_11_load_5 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3015 'load' 'C_2_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3016 [1/1] (2.78ns)   --->   "%tmp_121_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_2_0_load_5, i32 %C_2_1_load_5, i32 %C_2_2_load_5, i32 %C_2_3_load_5, i32 %C_2_4_load_5, i32 %C_2_5_load_5, i32 %C_2_6_load_5, i32 %C_2_7_load_5, i32 %C_2_8_load_5, i32 %C_2_9_load_5, i32 %C_2_10_load_5, i32 %C_2_11_load_5, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3016 'mux' 'tmp_121_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3017 [5/5] (7.25ns)   --->   "%add73_2472_i_i_i = fadd i32 %tmp_121_i_i, i32 %bitcast_ln145_56" [gemm_systolic_array.cpp:42]   --->   Operation 3017 'fadd' 'add73_2472_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3018 [1/1] (3.63ns)   --->   "%block_C_drainer_328_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_328" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3018 'read' 'block_C_drainer_328_read_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3019 [1/1] (0.00ns)   --->   "%bitcast_ln145_57 = bitcast i32 %block_C_drainer_328_read_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3019 'bitcast' 'bitcast_ln145_57' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 0.00>
ST_69 : Operation 3020 [1/2] (3.25ns)   --->   "%C_3_0_load_5 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3020 'load' 'C_3_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3021 [1/2] (3.25ns)   --->   "%C_3_1_load_5 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3021 'load' 'C_3_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3022 [1/2] (3.25ns)   --->   "%C_3_2_load_5 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3022 'load' 'C_3_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3023 [1/2] (3.25ns)   --->   "%C_3_3_load_5 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3023 'load' 'C_3_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3024 [1/2] (3.25ns)   --->   "%C_3_4_load_5 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3024 'load' 'C_3_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3025 [1/2] (3.25ns)   --->   "%C_3_5_load_5 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3025 'load' 'C_3_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3026 [1/2] (3.25ns)   --->   "%C_3_6_load_5 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3026 'load' 'C_3_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3027 [1/2] (3.25ns)   --->   "%C_3_7_load_5 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3027 'load' 'C_3_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3028 [1/2] (3.25ns)   --->   "%C_3_8_load_5 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3028 'load' 'C_3_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3029 [1/2] (3.25ns)   --->   "%C_3_9_load_5 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3029 'load' 'C_3_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3030 [1/2] (3.25ns)   --->   "%C_3_10_load_5 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3030 'load' 'C_3_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3031 [1/2] (3.25ns)   --->   "%C_3_11_load_5 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3031 'load' 'C_3_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3032 [1/1] (2.78ns)   --->   "%tmp_122_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_3_0_load_5, i32 %C_3_1_load_5, i32 %C_3_2_load_5, i32 %C_3_3_load_5, i32 %C_3_4_load_5, i32 %C_3_5_load_5, i32 %C_3_6_load_5, i32 %C_3_7_load_5, i32 %C_3_8_load_5, i32 %C_3_9_load_5, i32 %C_3_10_load_5, i32 %C_3_11_load_5, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3032 'mux' 'tmp_122_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3033 [5/5] (7.25ns)   --->   "%add73_3779_i_i_i = fadd i32 %tmp_122_i_i, i32 %bitcast_ln145_57" [gemm_systolic_array.cpp:42]   --->   Operation 3033 'fadd' 'add73_3779_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3034 [1/1] (3.63ns)   --->   "%block_C_drainer_429_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_429" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3034 'read' 'block_C_drainer_429_read_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3035 [1/1] (0.00ns)   --->   "%bitcast_ln145_58 = bitcast i32 %block_C_drainer_429_read_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3035 'bitcast' 'bitcast_ln145_58' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 0.00>
ST_69 : Operation 3036 [1/2] (3.25ns)   --->   "%C_4_0_load_5 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3036 'load' 'C_4_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3037 [1/2] (3.25ns)   --->   "%C_4_1_load_5 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3037 'load' 'C_4_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3038 [1/2] (3.25ns)   --->   "%C_4_2_load_5 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3038 'load' 'C_4_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3039 [1/2] (3.25ns)   --->   "%C_4_3_load_5 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3039 'load' 'C_4_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3040 [1/2] (3.25ns)   --->   "%C_4_4_load_5 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3040 'load' 'C_4_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3041 [1/2] (3.25ns)   --->   "%C_4_5_load_5 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3041 'load' 'C_4_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3042 [1/2] (3.25ns)   --->   "%C_4_6_load_5 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3042 'load' 'C_4_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3043 [1/2] (3.25ns)   --->   "%C_4_7_load_5 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3043 'load' 'C_4_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3044 [1/2] (3.25ns)   --->   "%C_4_8_load_5 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3044 'load' 'C_4_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3045 [1/2] (3.25ns)   --->   "%C_4_9_load_5 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3045 'load' 'C_4_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3046 [1/2] (3.25ns)   --->   "%C_4_10_load_5 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3046 'load' 'C_4_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3047 [1/2] (3.25ns)   --->   "%C_4_11_load_5 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3047 'load' 'C_4_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3048 [1/1] (2.78ns)   --->   "%tmp_123_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_4_0_load_5, i32 %C_4_1_load_5, i32 %C_4_2_load_5, i32 %C_4_3_load_5, i32 %C_4_4_load_5, i32 %C_4_5_load_5, i32 %C_4_6_load_5, i32 %C_4_7_load_5, i32 %C_4_8_load_5, i32 %C_4_9_load_5, i32 %C_4_10_load_5, i32 %C_4_11_load_5, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3048 'mux' 'tmp_123_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3049 [5/5] (7.25ns)   --->   "%add73_41086_i_i_i = fadd i32 %tmp_123_i_i, i32 %bitcast_ln145_58" [gemm_systolic_array.cpp:42]   --->   Operation 3049 'fadd' 'add73_41086_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3050 [1/1] (3.63ns)   --->   "%block_C_drainer_530_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_530" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3050 'read' 'block_C_drainer_530_read_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3051 [1/1] (0.00ns)   --->   "%bitcast_ln145_59 = bitcast i32 %block_C_drainer_530_read_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3051 'bitcast' 'bitcast_ln145_59' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 0.00>
ST_69 : Operation 3052 [1/2] (3.25ns)   --->   "%C_5_0_load_5 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3052 'load' 'C_5_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3053 [1/2] (3.25ns)   --->   "%C_5_1_load_5 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3053 'load' 'C_5_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3054 [1/2] (3.25ns)   --->   "%C_5_2_load_5 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3054 'load' 'C_5_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3055 [1/2] (3.25ns)   --->   "%C_5_3_load_5 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3055 'load' 'C_5_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3056 [1/2] (3.25ns)   --->   "%C_5_4_load_5 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3056 'load' 'C_5_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3057 [1/2] (3.25ns)   --->   "%C_5_5_load_5 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3057 'load' 'C_5_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3058 [1/2] (3.25ns)   --->   "%C_5_6_load_5 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3058 'load' 'C_5_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3059 [1/2] (3.25ns)   --->   "%C_5_7_load_5 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3059 'load' 'C_5_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3060 [1/2] (3.25ns)   --->   "%C_5_8_load_5 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3060 'load' 'C_5_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3061 [1/2] (3.25ns)   --->   "%C_5_9_load_5 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3061 'load' 'C_5_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3062 [1/2] (3.25ns)   --->   "%C_5_10_load_5 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3062 'load' 'C_5_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3063 [1/2] (3.25ns)   --->   "%C_5_11_load_5 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3063 'load' 'C_5_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3064 [1/1] (2.78ns)   --->   "%tmp_124_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_5_0_load_5, i32 %C_5_1_load_5, i32 %C_5_2_load_5, i32 %C_5_3_load_5, i32 %C_5_4_load_5, i32 %C_5_5_load_5, i32 %C_5_6_load_5, i32 %C_5_7_load_5, i32 %C_5_8_load_5, i32 %C_5_9_load_5, i32 %C_5_10_load_5, i32 %C_5_11_load_5, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3064 'mux' 'tmp_124_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3065 [5/5] (7.25ns)   --->   "%add73_51393_i_i_i = fadd i32 %tmp_124_i_i, i32 %bitcast_ln145_59" [gemm_systolic_array.cpp:42]   --->   Operation 3065 'fadd' 'add73_51393_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3066 [1/1] (3.63ns)   --->   "%block_C_drainer_631_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_631" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3066 'read' 'block_C_drainer_631_read_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3067 [1/1] (0.00ns)   --->   "%bitcast_ln145_60 = bitcast i32 %block_C_drainer_631_read_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3067 'bitcast' 'bitcast_ln145_60' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 0.00>
ST_69 : Operation 3068 [1/2] (3.25ns)   --->   "%C_6_0_load_5 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3068 'load' 'C_6_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3069 [1/2] (3.25ns)   --->   "%C_6_1_load_5 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3069 'load' 'C_6_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3070 [1/2] (3.25ns)   --->   "%C_6_2_load_5 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3070 'load' 'C_6_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3071 [1/2] (3.25ns)   --->   "%C_6_3_load_5 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3071 'load' 'C_6_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3072 [1/2] (3.25ns)   --->   "%C_6_4_load_5 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3072 'load' 'C_6_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3073 [1/2] (3.25ns)   --->   "%C_6_5_load_5 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3073 'load' 'C_6_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3074 [1/2] (3.25ns)   --->   "%C_6_6_load_5 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3074 'load' 'C_6_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3075 [1/2] (3.25ns)   --->   "%C_6_7_load_5 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3075 'load' 'C_6_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3076 [1/2] (3.25ns)   --->   "%C_6_8_load_5 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3076 'load' 'C_6_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3077 [1/2] (3.25ns)   --->   "%C_6_9_load_5 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3077 'load' 'C_6_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3078 [1/2] (3.25ns)   --->   "%C_6_10_load_5 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3078 'load' 'C_6_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3079 [1/2] (3.25ns)   --->   "%C_6_11_load_5 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3079 'load' 'C_6_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3080 [1/1] (2.78ns)   --->   "%tmp_125_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_6_0_load_5, i32 %C_6_1_load_5, i32 %C_6_2_load_5, i32 %C_6_3_load_5, i32 %C_6_4_load_5, i32 %C_6_5_load_5, i32 %C_6_6_load_5, i32 %C_6_7_load_5, i32 %C_6_8_load_5, i32 %C_6_9_load_5, i32 %C_6_10_load_5, i32 %C_6_11_load_5, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3080 'mux' 'tmp_125_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3081 [5/5] (7.25ns)   --->   "%add73_61700_i_i_i = fadd i32 %tmp_125_i_i, i32 %bitcast_ln145_60" [gemm_systolic_array.cpp:42]   --->   Operation 3081 'fadd' 'add73_61700_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3082 [1/1] (3.63ns)   --->   "%block_C_drainer_732_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_732" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3082 'read' 'block_C_drainer_732_read_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3083 [1/1] (0.00ns)   --->   "%bitcast_ln145_61 = bitcast i32 %block_C_drainer_732_read_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3083 'bitcast' 'bitcast_ln145_61' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 0.00>
ST_69 : Operation 3084 [1/2] (3.25ns)   --->   "%C_7_0_load_5 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3084 'load' 'C_7_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3085 [1/2] (3.25ns)   --->   "%C_7_1_load_5 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3085 'load' 'C_7_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3086 [1/2] (3.25ns)   --->   "%C_7_2_load_5 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3086 'load' 'C_7_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3087 [1/2] (3.25ns)   --->   "%C_7_3_load_5 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3087 'load' 'C_7_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3088 [1/2] (3.25ns)   --->   "%C_7_4_load_5 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3088 'load' 'C_7_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3089 [1/2] (3.25ns)   --->   "%C_7_5_load_5 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3089 'load' 'C_7_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3090 [1/2] (3.25ns)   --->   "%C_7_6_load_5 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3090 'load' 'C_7_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3091 [1/2] (3.25ns)   --->   "%C_7_7_load_5 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3091 'load' 'C_7_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3092 [1/2] (3.25ns)   --->   "%C_7_8_load_5 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3092 'load' 'C_7_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3093 [1/2] (3.25ns)   --->   "%C_7_9_load_5 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3093 'load' 'C_7_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3094 [1/2] (3.25ns)   --->   "%C_7_10_load_5 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3094 'load' 'C_7_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3095 [1/2] (3.25ns)   --->   "%C_7_11_load_5 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3095 'load' 'C_7_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3096 [1/1] (2.78ns)   --->   "%tmp_126_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_7_0_load_5, i32 %C_7_1_load_5, i32 %C_7_2_load_5, i32 %C_7_3_load_5, i32 %C_7_4_load_5, i32 %C_7_5_load_5, i32 %C_7_6_load_5, i32 %C_7_7_load_5, i32 %C_7_8_load_5, i32 %C_7_9_load_5, i32 %C_7_10_load_5, i32 %C_7_11_load_5, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3096 'mux' 'tmp_126_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3097 [5/5] (7.25ns)   --->   "%add73_72007_i_i_i = fadd i32 %tmp_126_i_i, i32 %bitcast_ln145_61" [gemm_systolic_array.cpp:42]   --->   Operation 3097 'fadd' 'add73_72007_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3098 [1/1] (3.63ns)   --->   "%block_C_drainer_833_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_833" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3098 'read' 'block_C_drainer_833_read_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3099 [1/1] (0.00ns)   --->   "%bitcast_ln145_62 = bitcast i32 %block_C_drainer_833_read_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3099 'bitcast' 'bitcast_ln145_62' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 0.00>
ST_69 : Operation 3100 [1/2] (3.25ns)   --->   "%C_8_0_load_5 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3100 'load' 'C_8_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3101 [1/2] (3.25ns)   --->   "%C_8_1_load_5 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3101 'load' 'C_8_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3102 [1/2] (3.25ns)   --->   "%C_8_2_load_5 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3102 'load' 'C_8_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3103 [1/2] (3.25ns)   --->   "%C_8_3_load_5 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3103 'load' 'C_8_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3104 [1/2] (3.25ns)   --->   "%C_8_4_load_5 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3104 'load' 'C_8_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3105 [1/2] (3.25ns)   --->   "%C_8_5_load_5 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3105 'load' 'C_8_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3106 [1/2] (3.25ns)   --->   "%C_8_6_load_5 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3106 'load' 'C_8_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3107 [1/2] (3.25ns)   --->   "%C_8_7_load_5 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3107 'load' 'C_8_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3108 [1/2] (3.25ns)   --->   "%C_8_8_load_5 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3108 'load' 'C_8_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3109 [1/2] (3.25ns)   --->   "%C_8_9_load_5 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3109 'load' 'C_8_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3110 [1/2] (3.25ns)   --->   "%C_8_10_load_5 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3110 'load' 'C_8_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3111 [1/2] (3.25ns)   --->   "%C_8_11_load_5 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3111 'load' 'C_8_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3112 [1/1] (2.78ns)   --->   "%tmp_127_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_8_0_load_5, i32 %C_8_1_load_5, i32 %C_8_2_load_5, i32 %C_8_3_load_5, i32 %C_8_4_load_5, i32 %C_8_5_load_5, i32 %C_8_6_load_5, i32 %C_8_7_load_5, i32 %C_8_8_load_5, i32 %C_8_9_load_5, i32 %C_8_10_load_5, i32 %C_8_11_load_5, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3112 'mux' 'tmp_127_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3113 [5/5] (7.25ns)   --->   "%add73_82314_i_i_i = fadd i32 %tmp_127_i_i, i32 %bitcast_ln145_62" [gemm_systolic_array.cpp:42]   --->   Operation 3113 'fadd' 'add73_82314_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3114 [1/1] (3.63ns)   --->   "%block_C_drainer_934_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_934" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3114 'read' 'block_C_drainer_934_read_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3115 [1/1] (0.00ns)   --->   "%bitcast_ln145_63 = bitcast i32 %block_C_drainer_934_read_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3115 'bitcast' 'bitcast_ln145_63' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 0.00>
ST_69 : Operation 3116 [1/2] (3.25ns)   --->   "%C_9_0_load_5 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3116 'load' 'C_9_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3117 [1/2] (3.25ns)   --->   "%C_9_1_load_5 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3117 'load' 'C_9_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3118 [1/2] (3.25ns)   --->   "%C_9_2_load_5 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3118 'load' 'C_9_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3119 [1/2] (3.25ns)   --->   "%C_9_3_load_5 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3119 'load' 'C_9_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3120 [1/2] (3.25ns)   --->   "%C_9_4_load_5 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3120 'load' 'C_9_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3121 [1/2] (3.25ns)   --->   "%C_9_5_load_5 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3121 'load' 'C_9_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3122 [1/2] (3.25ns)   --->   "%C_9_6_load_5 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3122 'load' 'C_9_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3123 [1/2] (3.25ns)   --->   "%C_9_7_load_5 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3123 'load' 'C_9_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3124 [1/2] (3.25ns)   --->   "%C_9_8_load_5 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3124 'load' 'C_9_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3125 [1/2] (3.25ns)   --->   "%C_9_9_load_5 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3125 'load' 'C_9_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3126 [1/2] (3.25ns)   --->   "%C_9_10_load_5 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3126 'load' 'C_9_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3127 [1/2] (3.25ns)   --->   "%C_9_11_load_5 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3127 'load' 'C_9_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3128 [1/1] (2.78ns)   --->   "%tmp_128_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_9_0_load_5, i32 %C_9_1_load_5, i32 %C_9_2_load_5, i32 %C_9_3_load_5, i32 %C_9_4_load_5, i32 %C_9_5_load_5, i32 %C_9_6_load_5, i32 %C_9_7_load_5, i32 %C_9_8_load_5, i32 %C_9_9_load_5, i32 %C_9_10_load_5, i32 %C_9_11_load_5, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3128 'mux' 'tmp_128_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3129 [5/5] (7.25ns)   --->   "%add73_92621_i_i_i = fadd i32 %tmp_128_i_i, i32 %bitcast_ln145_63" [gemm_systolic_array.cpp:42]   --->   Operation 3129 'fadd' 'add73_92621_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3130 [1/1] (3.63ns)   --->   "%block_C_drainer_1035_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1035" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3130 'read' 'block_C_drainer_1035_read_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3131 [1/1] (0.00ns)   --->   "%bitcast_ln145_64 = bitcast i32 %block_C_drainer_1035_read_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3131 'bitcast' 'bitcast_ln145_64' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 0.00>
ST_69 : Operation 3132 [1/2] (3.25ns)   --->   "%C_10_0_load_5 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3132 'load' 'C_10_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3133 [1/2] (3.25ns)   --->   "%C_10_1_load_5 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3133 'load' 'C_10_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3134 [1/2] (3.25ns)   --->   "%C_10_2_load_5 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3134 'load' 'C_10_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3135 [1/2] (3.25ns)   --->   "%C_10_3_load_5 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3135 'load' 'C_10_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3136 [1/2] (3.25ns)   --->   "%C_10_4_load_5 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3136 'load' 'C_10_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3137 [1/2] (3.25ns)   --->   "%C_10_5_load_5 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3137 'load' 'C_10_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3138 [1/2] (3.25ns)   --->   "%C_10_6_load_5 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3138 'load' 'C_10_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3139 [1/2] (3.25ns)   --->   "%C_10_7_load_5 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3139 'load' 'C_10_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3140 [1/2] (3.25ns)   --->   "%C_10_8_load_5 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3140 'load' 'C_10_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3141 [1/2] (3.25ns)   --->   "%C_10_9_load_5 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3141 'load' 'C_10_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3142 [1/2] (3.25ns)   --->   "%C_10_10_load_5 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3142 'load' 'C_10_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3143 [1/2] (3.25ns)   --->   "%C_10_11_load_5 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3143 'load' 'C_10_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3144 [1/1] (2.78ns)   --->   "%tmp_129_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_10_0_load_5, i32 %C_10_1_load_5, i32 %C_10_2_load_5, i32 %C_10_3_load_5, i32 %C_10_4_load_5, i32 %C_10_5_load_5, i32 %C_10_6_load_5, i32 %C_10_7_load_5, i32 %C_10_8_load_5, i32 %C_10_9_load_5, i32 %C_10_10_load_5, i32 %C_10_11_load_5, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3144 'mux' 'tmp_129_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3145 [5/5] (7.25ns)   --->   "%add73_102928_i_i_i = fadd i32 %tmp_129_i_i, i32 %bitcast_ln145_64" [gemm_systolic_array.cpp:42]   --->   Operation 3145 'fadd' 'add73_102928_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3146 [1/1] (3.63ns)   --->   "%block_C_drainer_1136_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1136" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3146 'read' 'block_C_drainer_1136_read_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3147 [1/1] (0.00ns)   --->   "%bitcast_ln145_65 = bitcast i32 %block_C_drainer_1136_read_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3147 'bitcast' 'bitcast_ln145_65' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 0.00>
ST_69 : Operation 3148 [1/2] (3.25ns)   --->   "%C_11_0_load_5 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3148 'load' 'C_11_0_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3149 [1/2] (3.25ns)   --->   "%C_11_1_load_5 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3149 'load' 'C_11_1_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3150 [1/2] (3.25ns)   --->   "%C_11_2_load_5 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3150 'load' 'C_11_2_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3151 [1/2] (3.25ns)   --->   "%C_11_3_load_5 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3151 'load' 'C_11_3_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3152 [1/2] (3.25ns)   --->   "%C_11_4_load_5 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3152 'load' 'C_11_4_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3153 [1/2] (3.25ns)   --->   "%C_11_5_load_5 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3153 'load' 'C_11_5_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3154 [1/2] (3.25ns)   --->   "%C_11_6_load_5 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3154 'load' 'C_11_6_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3155 [1/2] (3.25ns)   --->   "%C_11_7_load_5 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3155 'load' 'C_11_7_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3156 [1/2] (3.25ns)   --->   "%C_11_8_load_5 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3156 'load' 'C_11_8_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3157 [1/2] (3.25ns)   --->   "%C_11_9_load_5 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3157 'load' 'C_11_9_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3158 [1/2] (3.25ns)   --->   "%C_11_10_load_5 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3158 'load' 'C_11_10_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3159 [1/2] (3.25ns)   --->   "%C_11_11_load_5 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3159 'load' 'C_11_11_load_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3160 [1/1] (2.78ns)   --->   "%tmp_130_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_11_0_load_5, i32 %C_11_1_load_5, i32 %C_11_2_load_5, i32 %C_11_3_load_5, i32 %C_11_4_load_5, i32 %C_11_5_load_5, i32 %C_11_6_load_5, i32 %C_11_7_load_5, i32 %C_11_8_load_5, i32 %C_11_9_load_5, i32 %C_11_10_load_5, i32 %C_11_11_load_5, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3160 'mux' 'tmp_130_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3161 [5/5] (7.25ns)   --->   "%add73_113235_i_i_i = fadd i32 %tmp_130_i_i, i32 %bitcast_ln145_65" [gemm_systolic_array.cpp:42]   --->   Operation 3161 'fadd' 'add73_113235_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3162 [1/1] (3.63ns)   --->   "%block_C_drainer_126_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_126" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3162 'read' 'block_C_drainer_126_read_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3163 [1/1] (0.00ns)   --->   "%bitcast_ln145_44 = bitcast i32 %block_C_drainer_126_read_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3163 'bitcast' 'bitcast_ln145_44' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 0.00>
ST_69 : Operation 3164 [1/2] (3.25ns)   --->   "%C_1_0_load_4 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3164 'load' 'C_1_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3165 [1/2] (3.25ns)   --->   "%C_1_1_load_4 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3165 'load' 'C_1_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3166 [1/2] (3.25ns)   --->   "%C_1_2_load_4 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3166 'load' 'C_1_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3167 [1/2] (3.25ns)   --->   "%C_1_3_load_4 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3167 'load' 'C_1_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3168 [1/2] (3.25ns)   --->   "%C_1_4_load_4 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3168 'load' 'C_1_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3169 [1/2] (3.25ns)   --->   "%C_1_5_load_4 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3169 'load' 'C_1_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3170 [1/2] (3.25ns)   --->   "%C_1_6_load_4 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3170 'load' 'C_1_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3171 [1/2] (3.25ns)   --->   "%C_1_7_load_4 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3171 'load' 'C_1_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3172 [1/2] (3.25ns)   --->   "%C_1_8_load_4 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3172 'load' 'C_1_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3173 [1/2] (3.25ns)   --->   "%C_1_9_load_4 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3173 'load' 'C_1_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3174 [1/2] (3.25ns)   --->   "%C_1_10_load_4 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3174 'load' 'C_1_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3175 [1/2] (3.25ns)   --->   "%C_1_11_load_4 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3175 'load' 'C_1_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3176 [1/1] (2.78ns)   --->   "%tmp_109_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_1_0_load_4, i32 %C_1_1_load_4, i32 %C_1_2_load_4, i32 %C_1_3_load_4, i32 %C_1_4_load_4, i32 %C_1_5_load_4, i32 %C_1_6_load_4, i32 %C_1_7_load_4, i32 %C_1_8_load_4, i32 %C_1_9_load_4, i32 %C_1_10_load_4, i32 %C_1_11_load_4, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3176 'mux' 'tmp_109_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3177 [5/5] (7.25ns)   --->   "%add73_1137_i_i_i = fadd i32 %tmp_109_i_i, i32 %bitcast_ln145_44" [gemm_systolic_array.cpp:42]   --->   Operation 3177 'fadd' 'add73_1137_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3178 [1/1] (3.63ns)   --->   "%block_C_drainer_227_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_227" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3178 'read' 'block_C_drainer_227_read_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3179 [1/1] (0.00ns)   --->   "%bitcast_ln145_45 = bitcast i32 %block_C_drainer_227_read_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3179 'bitcast' 'bitcast_ln145_45' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 0.00>
ST_69 : Operation 3180 [1/2] (3.25ns)   --->   "%C_2_0_load_4 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3180 'load' 'C_2_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3181 [1/2] (3.25ns)   --->   "%C_2_1_load_4 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3181 'load' 'C_2_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3182 [1/2] (3.25ns)   --->   "%C_2_2_load_4 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3182 'load' 'C_2_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3183 [1/2] (3.25ns)   --->   "%C_2_3_load_4 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3183 'load' 'C_2_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3184 [1/2] (3.25ns)   --->   "%C_2_4_load_4 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3184 'load' 'C_2_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3185 [1/2] (3.25ns)   --->   "%C_2_5_load_4 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3185 'load' 'C_2_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3186 [1/2] (3.25ns)   --->   "%C_2_6_load_4 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3186 'load' 'C_2_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3187 [1/2] (3.25ns)   --->   "%C_2_7_load_4 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3187 'load' 'C_2_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3188 [1/2] (3.25ns)   --->   "%C_2_8_load_4 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3188 'load' 'C_2_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3189 [1/2] (3.25ns)   --->   "%C_2_9_load_4 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3189 'load' 'C_2_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3190 [1/2] (3.25ns)   --->   "%C_2_10_load_4 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3190 'load' 'C_2_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3191 [1/2] (3.25ns)   --->   "%C_2_11_load_4 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3191 'load' 'C_2_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3192 [1/1] (2.78ns)   --->   "%tmp_110_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_2_0_load_4, i32 %C_2_1_load_4, i32 %C_2_2_load_4, i32 %C_2_3_load_4, i32 %C_2_4_load_4, i32 %C_2_5_load_4, i32 %C_2_6_load_4, i32 %C_2_7_load_4, i32 %C_2_8_load_4, i32 %C_2_9_load_4, i32 %C_2_10_load_4, i32 %C_2_11_load_4, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3192 'mux' 'tmp_110_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3193 [5/5] (7.25ns)   --->   "%add73_2444_i_i_i = fadd i32 %tmp_110_i_i, i32 %bitcast_ln145_45" [gemm_systolic_array.cpp:42]   --->   Operation 3193 'fadd' 'add73_2444_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3194 [1/1] (3.63ns)   --->   "%block_C_drainer_328_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_328" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3194 'read' 'block_C_drainer_328_read_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3195 [1/1] (0.00ns)   --->   "%bitcast_ln145_46 = bitcast i32 %block_C_drainer_328_read_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3195 'bitcast' 'bitcast_ln145_46' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 0.00>
ST_69 : Operation 3196 [1/2] (3.25ns)   --->   "%C_3_0_load_4 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3196 'load' 'C_3_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3197 [1/2] (3.25ns)   --->   "%C_3_1_load_4 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3197 'load' 'C_3_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3198 [1/2] (3.25ns)   --->   "%C_3_2_load_4 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3198 'load' 'C_3_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3199 [1/2] (3.25ns)   --->   "%C_3_3_load_4 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3199 'load' 'C_3_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3200 [1/2] (3.25ns)   --->   "%C_3_4_load_4 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3200 'load' 'C_3_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3201 [1/2] (3.25ns)   --->   "%C_3_5_load_4 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3201 'load' 'C_3_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3202 [1/2] (3.25ns)   --->   "%C_3_6_load_4 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3202 'load' 'C_3_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3203 [1/2] (3.25ns)   --->   "%C_3_7_load_4 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3203 'load' 'C_3_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3204 [1/2] (3.25ns)   --->   "%C_3_8_load_4 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3204 'load' 'C_3_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3205 [1/2] (3.25ns)   --->   "%C_3_9_load_4 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3205 'load' 'C_3_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3206 [1/2] (3.25ns)   --->   "%C_3_10_load_4 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3206 'load' 'C_3_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3207 [1/2] (3.25ns)   --->   "%C_3_11_load_4 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3207 'load' 'C_3_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3208 [1/1] (2.78ns)   --->   "%tmp_111_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_3_0_load_4, i32 %C_3_1_load_4, i32 %C_3_2_load_4, i32 %C_3_3_load_4, i32 %C_3_4_load_4, i32 %C_3_5_load_4, i32 %C_3_6_load_4, i32 %C_3_7_load_4, i32 %C_3_8_load_4, i32 %C_3_9_load_4, i32 %C_3_10_load_4, i32 %C_3_11_load_4, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3208 'mux' 'tmp_111_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3209 [5/5] (7.25ns)   --->   "%add73_3751_i_i_i = fadd i32 %tmp_111_i_i, i32 %bitcast_ln145_46" [gemm_systolic_array.cpp:42]   --->   Operation 3209 'fadd' 'add73_3751_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3210 [1/1] (3.63ns)   --->   "%block_C_drainer_429_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_429" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3210 'read' 'block_C_drainer_429_read_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3211 [1/1] (0.00ns)   --->   "%bitcast_ln145_47 = bitcast i32 %block_C_drainer_429_read_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3211 'bitcast' 'bitcast_ln145_47' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 0.00>
ST_69 : Operation 3212 [1/2] (3.25ns)   --->   "%C_4_0_load_4 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3212 'load' 'C_4_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3213 [1/2] (3.25ns)   --->   "%C_4_1_load_4 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3213 'load' 'C_4_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3214 [1/2] (3.25ns)   --->   "%C_4_2_load_4 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3214 'load' 'C_4_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3215 [1/2] (3.25ns)   --->   "%C_4_3_load_4 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3215 'load' 'C_4_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3216 [1/2] (3.25ns)   --->   "%C_4_4_load_4 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3216 'load' 'C_4_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3217 [1/2] (3.25ns)   --->   "%C_4_5_load_4 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3217 'load' 'C_4_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3218 [1/2] (3.25ns)   --->   "%C_4_6_load_4 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3218 'load' 'C_4_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3219 [1/2] (3.25ns)   --->   "%C_4_7_load_4 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3219 'load' 'C_4_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3220 [1/2] (3.25ns)   --->   "%C_4_8_load_4 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3220 'load' 'C_4_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3221 [1/2] (3.25ns)   --->   "%C_4_9_load_4 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3221 'load' 'C_4_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3222 [1/2] (3.25ns)   --->   "%C_4_10_load_4 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3222 'load' 'C_4_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3223 [1/2] (3.25ns)   --->   "%C_4_11_load_4 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3223 'load' 'C_4_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3224 [1/1] (2.78ns)   --->   "%tmp_112_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_4_0_load_4, i32 %C_4_1_load_4, i32 %C_4_2_load_4, i32 %C_4_3_load_4, i32 %C_4_4_load_4, i32 %C_4_5_load_4, i32 %C_4_6_load_4, i32 %C_4_7_load_4, i32 %C_4_8_load_4, i32 %C_4_9_load_4, i32 %C_4_10_load_4, i32 %C_4_11_load_4, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3224 'mux' 'tmp_112_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3225 [5/5] (7.25ns)   --->   "%add73_41058_i_i_i = fadd i32 %tmp_112_i_i, i32 %bitcast_ln145_47" [gemm_systolic_array.cpp:42]   --->   Operation 3225 'fadd' 'add73_41058_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3226 [1/1] (3.63ns)   --->   "%block_C_drainer_530_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_530" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3226 'read' 'block_C_drainer_530_read_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3227 [1/1] (0.00ns)   --->   "%bitcast_ln145_48 = bitcast i32 %block_C_drainer_530_read_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3227 'bitcast' 'bitcast_ln145_48' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 0.00>
ST_69 : Operation 3228 [1/2] (3.25ns)   --->   "%C_5_0_load_4 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3228 'load' 'C_5_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3229 [1/2] (3.25ns)   --->   "%C_5_1_load_4 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3229 'load' 'C_5_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3230 [1/2] (3.25ns)   --->   "%C_5_2_load_4 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3230 'load' 'C_5_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3231 [1/2] (3.25ns)   --->   "%C_5_3_load_4 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3231 'load' 'C_5_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3232 [1/2] (3.25ns)   --->   "%C_5_4_load_4 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3232 'load' 'C_5_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3233 [1/2] (3.25ns)   --->   "%C_5_5_load_4 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3233 'load' 'C_5_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3234 [1/2] (3.25ns)   --->   "%C_5_6_load_4 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3234 'load' 'C_5_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3235 [1/2] (3.25ns)   --->   "%C_5_7_load_4 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3235 'load' 'C_5_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3236 [1/2] (3.25ns)   --->   "%C_5_8_load_4 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3236 'load' 'C_5_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3237 [1/2] (3.25ns)   --->   "%C_5_9_load_4 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3237 'load' 'C_5_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3238 [1/2] (3.25ns)   --->   "%C_5_10_load_4 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3238 'load' 'C_5_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3239 [1/2] (3.25ns)   --->   "%C_5_11_load_4 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3239 'load' 'C_5_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3240 [1/1] (2.78ns)   --->   "%tmp_113_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_5_0_load_4, i32 %C_5_1_load_4, i32 %C_5_2_load_4, i32 %C_5_3_load_4, i32 %C_5_4_load_4, i32 %C_5_5_load_4, i32 %C_5_6_load_4, i32 %C_5_7_load_4, i32 %C_5_8_load_4, i32 %C_5_9_load_4, i32 %C_5_10_load_4, i32 %C_5_11_load_4, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3240 'mux' 'tmp_113_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3241 [5/5] (7.25ns)   --->   "%add73_51365_i_i_i = fadd i32 %tmp_113_i_i, i32 %bitcast_ln145_48" [gemm_systolic_array.cpp:42]   --->   Operation 3241 'fadd' 'add73_51365_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3242 [1/1] (3.63ns)   --->   "%block_C_drainer_631_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_631" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3242 'read' 'block_C_drainer_631_read_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3243 [1/1] (0.00ns)   --->   "%bitcast_ln145_49 = bitcast i32 %block_C_drainer_631_read_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3243 'bitcast' 'bitcast_ln145_49' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 0.00>
ST_69 : Operation 3244 [1/2] (3.25ns)   --->   "%C_6_0_load_4 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3244 'load' 'C_6_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3245 [1/2] (3.25ns)   --->   "%C_6_1_load_4 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3245 'load' 'C_6_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3246 [1/2] (3.25ns)   --->   "%C_6_2_load_4 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3246 'load' 'C_6_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3247 [1/2] (3.25ns)   --->   "%C_6_3_load_4 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3247 'load' 'C_6_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3248 [1/2] (3.25ns)   --->   "%C_6_4_load_4 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3248 'load' 'C_6_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3249 [1/2] (3.25ns)   --->   "%C_6_5_load_4 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3249 'load' 'C_6_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3250 [1/2] (3.25ns)   --->   "%C_6_6_load_4 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3250 'load' 'C_6_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3251 [1/2] (3.25ns)   --->   "%C_6_7_load_4 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3251 'load' 'C_6_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3252 [1/2] (3.25ns)   --->   "%C_6_8_load_4 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3252 'load' 'C_6_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3253 [1/2] (3.25ns)   --->   "%C_6_9_load_4 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3253 'load' 'C_6_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3254 [1/2] (3.25ns)   --->   "%C_6_10_load_4 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3254 'load' 'C_6_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3255 [1/2] (3.25ns)   --->   "%C_6_11_load_4 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3255 'load' 'C_6_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3256 [1/1] (2.78ns)   --->   "%tmp_114_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_6_0_load_4, i32 %C_6_1_load_4, i32 %C_6_2_load_4, i32 %C_6_3_load_4, i32 %C_6_4_load_4, i32 %C_6_5_load_4, i32 %C_6_6_load_4, i32 %C_6_7_load_4, i32 %C_6_8_load_4, i32 %C_6_9_load_4, i32 %C_6_10_load_4, i32 %C_6_11_load_4, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3256 'mux' 'tmp_114_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3257 [5/5] (7.25ns)   --->   "%add73_61672_i_i_i = fadd i32 %tmp_114_i_i, i32 %bitcast_ln145_49" [gemm_systolic_array.cpp:42]   --->   Operation 3257 'fadd' 'add73_61672_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3258 [1/1] (3.63ns)   --->   "%block_C_drainer_732_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_732" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3258 'read' 'block_C_drainer_732_read_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3259 [1/1] (0.00ns)   --->   "%bitcast_ln145_50 = bitcast i32 %block_C_drainer_732_read_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3259 'bitcast' 'bitcast_ln145_50' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 0.00>
ST_69 : Operation 3260 [1/2] (3.25ns)   --->   "%C_7_0_load_4 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3260 'load' 'C_7_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3261 [1/2] (3.25ns)   --->   "%C_7_1_load_4 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3261 'load' 'C_7_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3262 [1/2] (3.25ns)   --->   "%C_7_2_load_4 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3262 'load' 'C_7_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3263 [1/2] (3.25ns)   --->   "%C_7_3_load_4 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3263 'load' 'C_7_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3264 [1/2] (3.25ns)   --->   "%C_7_4_load_4 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3264 'load' 'C_7_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3265 [1/2] (3.25ns)   --->   "%C_7_5_load_4 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3265 'load' 'C_7_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3266 [1/2] (3.25ns)   --->   "%C_7_6_load_4 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3266 'load' 'C_7_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3267 [1/2] (3.25ns)   --->   "%C_7_7_load_4 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3267 'load' 'C_7_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3268 [1/2] (3.25ns)   --->   "%C_7_8_load_4 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3268 'load' 'C_7_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3269 [1/2] (3.25ns)   --->   "%C_7_9_load_4 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3269 'load' 'C_7_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3270 [1/2] (3.25ns)   --->   "%C_7_10_load_4 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3270 'load' 'C_7_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3271 [1/2] (3.25ns)   --->   "%C_7_11_load_4 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3271 'load' 'C_7_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3272 [1/1] (2.78ns)   --->   "%tmp_115_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_7_0_load_4, i32 %C_7_1_load_4, i32 %C_7_2_load_4, i32 %C_7_3_load_4, i32 %C_7_4_load_4, i32 %C_7_5_load_4, i32 %C_7_6_load_4, i32 %C_7_7_load_4, i32 %C_7_8_load_4, i32 %C_7_9_load_4, i32 %C_7_10_load_4, i32 %C_7_11_load_4, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3272 'mux' 'tmp_115_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3273 [5/5] (7.25ns)   --->   "%add73_71979_i_i_i = fadd i32 %tmp_115_i_i, i32 %bitcast_ln145_50" [gemm_systolic_array.cpp:42]   --->   Operation 3273 'fadd' 'add73_71979_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3274 [1/1] (3.63ns)   --->   "%block_C_drainer_833_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_833" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3274 'read' 'block_C_drainer_833_read_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3275 [1/1] (0.00ns)   --->   "%bitcast_ln145_51 = bitcast i32 %block_C_drainer_833_read_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3275 'bitcast' 'bitcast_ln145_51' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 0.00>
ST_69 : Operation 3276 [1/2] (3.25ns)   --->   "%C_8_0_load_4 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3276 'load' 'C_8_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3277 [1/2] (3.25ns)   --->   "%C_8_1_load_4 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3277 'load' 'C_8_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3278 [1/2] (3.25ns)   --->   "%C_8_2_load_4 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3278 'load' 'C_8_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3279 [1/2] (3.25ns)   --->   "%C_8_3_load_4 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3279 'load' 'C_8_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3280 [1/2] (3.25ns)   --->   "%C_8_4_load_4 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3280 'load' 'C_8_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3281 [1/2] (3.25ns)   --->   "%C_8_5_load_4 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3281 'load' 'C_8_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3282 [1/2] (3.25ns)   --->   "%C_8_6_load_4 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3282 'load' 'C_8_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3283 [1/2] (3.25ns)   --->   "%C_8_7_load_4 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3283 'load' 'C_8_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3284 [1/2] (3.25ns)   --->   "%C_8_8_load_4 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3284 'load' 'C_8_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3285 [1/2] (3.25ns)   --->   "%C_8_9_load_4 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3285 'load' 'C_8_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3286 [1/2] (3.25ns)   --->   "%C_8_10_load_4 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3286 'load' 'C_8_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3287 [1/2] (3.25ns)   --->   "%C_8_11_load_4 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3287 'load' 'C_8_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3288 [1/1] (2.78ns)   --->   "%tmp_116_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_8_0_load_4, i32 %C_8_1_load_4, i32 %C_8_2_load_4, i32 %C_8_3_load_4, i32 %C_8_4_load_4, i32 %C_8_5_load_4, i32 %C_8_6_load_4, i32 %C_8_7_load_4, i32 %C_8_8_load_4, i32 %C_8_9_load_4, i32 %C_8_10_load_4, i32 %C_8_11_load_4, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3288 'mux' 'tmp_116_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3289 [5/5] (7.25ns)   --->   "%add73_82286_i_i_i = fadd i32 %tmp_116_i_i, i32 %bitcast_ln145_51" [gemm_systolic_array.cpp:42]   --->   Operation 3289 'fadd' 'add73_82286_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3290 [1/1] (3.63ns)   --->   "%block_C_drainer_934_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_934" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3290 'read' 'block_C_drainer_934_read_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3291 [1/1] (0.00ns)   --->   "%bitcast_ln145_52 = bitcast i32 %block_C_drainer_934_read_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3291 'bitcast' 'bitcast_ln145_52' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 0.00>
ST_69 : Operation 3292 [1/2] (3.25ns)   --->   "%C_9_0_load_4 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3292 'load' 'C_9_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3293 [1/2] (3.25ns)   --->   "%C_9_1_load_4 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3293 'load' 'C_9_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3294 [1/2] (3.25ns)   --->   "%C_9_2_load_4 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3294 'load' 'C_9_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3295 [1/2] (3.25ns)   --->   "%C_9_3_load_4 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3295 'load' 'C_9_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3296 [1/2] (3.25ns)   --->   "%C_9_4_load_4 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3296 'load' 'C_9_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3297 [1/2] (3.25ns)   --->   "%C_9_5_load_4 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3297 'load' 'C_9_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3298 [1/2] (3.25ns)   --->   "%C_9_6_load_4 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3298 'load' 'C_9_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3299 [1/2] (3.25ns)   --->   "%C_9_7_load_4 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3299 'load' 'C_9_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3300 [1/2] (3.25ns)   --->   "%C_9_8_load_4 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3300 'load' 'C_9_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3301 [1/2] (3.25ns)   --->   "%C_9_9_load_4 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3301 'load' 'C_9_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3302 [1/2] (3.25ns)   --->   "%C_9_10_load_4 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3302 'load' 'C_9_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3303 [1/2] (3.25ns)   --->   "%C_9_11_load_4 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3303 'load' 'C_9_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3304 [1/1] (2.78ns)   --->   "%tmp_117_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_9_0_load_4, i32 %C_9_1_load_4, i32 %C_9_2_load_4, i32 %C_9_3_load_4, i32 %C_9_4_load_4, i32 %C_9_5_load_4, i32 %C_9_6_load_4, i32 %C_9_7_load_4, i32 %C_9_8_load_4, i32 %C_9_9_load_4, i32 %C_9_10_load_4, i32 %C_9_11_load_4, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3304 'mux' 'tmp_117_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3305 [5/5] (7.25ns)   --->   "%add73_92593_i_i_i = fadd i32 %tmp_117_i_i, i32 %bitcast_ln145_52" [gemm_systolic_array.cpp:42]   --->   Operation 3305 'fadd' 'add73_92593_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3306 [1/1] (3.63ns)   --->   "%block_C_drainer_1035_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1035" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3306 'read' 'block_C_drainer_1035_read_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3307 [1/1] (0.00ns)   --->   "%bitcast_ln145_53 = bitcast i32 %block_C_drainer_1035_read_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3307 'bitcast' 'bitcast_ln145_53' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 0.00>
ST_69 : Operation 3308 [1/2] (3.25ns)   --->   "%C_10_0_load_4 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3308 'load' 'C_10_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3309 [1/2] (3.25ns)   --->   "%C_10_1_load_4 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3309 'load' 'C_10_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3310 [1/2] (3.25ns)   --->   "%C_10_2_load_4 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3310 'load' 'C_10_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3311 [1/2] (3.25ns)   --->   "%C_10_3_load_4 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3311 'load' 'C_10_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3312 [1/2] (3.25ns)   --->   "%C_10_4_load_4 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3312 'load' 'C_10_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3313 [1/2] (3.25ns)   --->   "%C_10_5_load_4 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3313 'load' 'C_10_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3314 [1/2] (3.25ns)   --->   "%C_10_6_load_4 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3314 'load' 'C_10_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3315 [1/2] (3.25ns)   --->   "%C_10_7_load_4 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3315 'load' 'C_10_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3316 [1/2] (3.25ns)   --->   "%C_10_8_load_4 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3316 'load' 'C_10_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3317 [1/2] (3.25ns)   --->   "%C_10_9_load_4 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3317 'load' 'C_10_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3318 [1/2] (3.25ns)   --->   "%C_10_10_load_4 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3318 'load' 'C_10_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3319 [1/2] (3.25ns)   --->   "%C_10_11_load_4 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3319 'load' 'C_10_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3320 [1/1] (2.78ns)   --->   "%tmp_118_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_10_0_load_4, i32 %C_10_1_load_4, i32 %C_10_2_load_4, i32 %C_10_3_load_4, i32 %C_10_4_load_4, i32 %C_10_5_load_4, i32 %C_10_6_load_4, i32 %C_10_7_load_4, i32 %C_10_8_load_4, i32 %C_10_9_load_4, i32 %C_10_10_load_4, i32 %C_10_11_load_4, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3320 'mux' 'tmp_118_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3321 [5/5] (7.25ns)   --->   "%add73_102900_i_i_i = fadd i32 %tmp_118_i_i, i32 %bitcast_ln145_53" [gemm_systolic_array.cpp:42]   --->   Operation 3321 'fadd' 'add73_102900_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3322 [1/1] (3.63ns)   --->   "%block_C_drainer_1136_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1136" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3322 'read' 'block_C_drainer_1136_read_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3323 [1/1] (0.00ns)   --->   "%bitcast_ln145_54 = bitcast i32 %block_C_drainer_1136_read_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3323 'bitcast' 'bitcast_ln145_54' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 0.00>
ST_69 : Operation 3324 [1/2] (3.25ns)   --->   "%C_11_0_load_4 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3324 'load' 'C_11_0_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3325 [1/2] (3.25ns)   --->   "%C_11_1_load_4 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3325 'load' 'C_11_1_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3326 [1/2] (3.25ns)   --->   "%C_11_2_load_4 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3326 'load' 'C_11_2_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3327 [1/2] (3.25ns)   --->   "%C_11_3_load_4 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3327 'load' 'C_11_3_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3328 [1/2] (3.25ns)   --->   "%C_11_4_load_4 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3328 'load' 'C_11_4_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3329 [1/2] (3.25ns)   --->   "%C_11_5_load_4 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3329 'load' 'C_11_5_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3330 [1/2] (3.25ns)   --->   "%C_11_6_load_4 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3330 'load' 'C_11_6_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3331 [1/2] (3.25ns)   --->   "%C_11_7_load_4 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3331 'load' 'C_11_7_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3332 [1/2] (3.25ns)   --->   "%C_11_8_load_4 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3332 'load' 'C_11_8_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3333 [1/2] (3.25ns)   --->   "%C_11_9_load_4 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3333 'load' 'C_11_9_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3334 [1/2] (3.25ns)   --->   "%C_11_10_load_4 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3334 'load' 'C_11_10_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3335 [1/2] (3.25ns)   --->   "%C_11_11_load_4 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3335 'load' 'C_11_11_load_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3336 [1/1] (2.78ns)   --->   "%tmp_119_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_11_0_load_4, i32 %C_11_1_load_4, i32 %C_11_2_load_4, i32 %C_11_3_load_4, i32 %C_11_4_load_4, i32 %C_11_5_load_4, i32 %C_11_6_load_4, i32 %C_11_7_load_4, i32 %C_11_8_load_4, i32 %C_11_9_load_4, i32 %C_11_10_load_4, i32 %C_11_11_load_4, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3336 'mux' 'tmp_119_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3337 [5/5] (7.25ns)   --->   "%add73_113207_i_i_i = fadd i32 %tmp_119_i_i, i32 %bitcast_ln145_54" [gemm_systolic_array.cpp:42]   --->   Operation 3337 'fadd' 'add73_113207_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3338 [1/1] (3.63ns)   --->   "%block_C_drainer_126_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_126" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3338 'read' 'block_C_drainer_126_read_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3339 [1/1] (0.00ns)   --->   "%bitcast_ln145_33 = bitcast i32 %block_C_drainer_126_read_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3339 'bitcast' 'bitcast_ln145_33' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 0.00>
ST_69 : Operation 3340 [1/2] (3.25ns)   --->   "%C_1_0_load_3 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3340 'load' 'C_1_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3341 [1/2] (3.25ns)   --->   "%C_1_1_load_3 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3341 'load' 'C_1_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3342 [1/2] (3.25ns)   --->   "%C_1_2_load_3 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3342 'load' 'C_1_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3343 [1/2] (3.25ns)   --->   "%C_1_3_load_3 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3343 'load' 'C_1_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3344 [1/2] (3.25ns)   --->   "%C_1_4_load_3 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3344 'load' 'C_1_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3345 [1/2] (3.25ns)   --->   "%C_1_5_load_3 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3345 'load' 'C_1_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3346 [1/2] (3.25ns)   --->   "%C_1_6_load_3 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3346 'load' 'C_1_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3347 [1/2] (3.25ns)   --->   "%C_1_7_load_3 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3347 'load' 'C_1_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3348 [1/2] (3.25ns)   --->   "%C_1_8_load_3 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3348 'load' 'C_1_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3349 [1/2] (3.25ns)   --->   "%C_1_9_load_3 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3349 'load' 'C_1_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3350 [1/2] (3.25ns)   --->   "%C_1_10_load_3 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3350 'load' 'C_1_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3351 [1/2] (3.25ns)   --->   "%C_1_11_load_3 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3351 'load' 'C_1_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3352 [1/1] (2.78ns)   --->   "%tmp_98_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_1_0_load_3, i32 %C_1_1_load_3, i32 %C_1_2_load_3, i32 %C_1_3_load_3, i32 %C_1_4_load_3, i32 %C_1_5_load_3, i32 %C_1_6_load_3, i32 %C_1_7_load_3, i32 %C_1_8_load_3, i32 %C_1_9_load_3, i32 %C_1_10_load_3, i32 %C_1_11_load_3, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3352 'mux' 'tmp_98_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3353 [5/5] (7.25ns)   --->   "%add73_1109_i_i_i = fadd i32 %tmp_98_i_i, i32 %bitcast_ln145_33" [gemm_systolic_array.cpp:42]   --->   Operation 3353 'fadd' 'add73_1109_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3354 [1/1] (3.63ns)   --->   "%block_C_drainer_227_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_227" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3354 'read' 'block_C_drainer_227_read_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3355 [1/1] (0.00ns)   --->   "%bitcast_ln145_34 = bitcast i32 %block_C_drainer_227_read_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3355 'bitcast' 'bitcast_ln145_34' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 0.00>
ST_69 : Operation 3356 [1/2] (3.25ns)   --->   "%C_2_0_load_3 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3356 'load' 'C_2_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3357 [1/2] (3.25ns)   --->   "%C_2_1_load_3 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3357 'load' 'C_2_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3358 [1/2] (3.25ns)   --->   "%C_2_2_load_3 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3358 'load' 'C_2_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3359 [1/2] (3.25ns)   --->   "%C_2_3_load_3 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3359 'load' 'C_2_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3360 [1/2] (3.25ns)   --->   "%C_2_4_load_3 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3360 'load' 'C_2_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3361 [1/2] (3.25ns)   --->   "%C_2_5_load_3 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3361 'load' 'C_2_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3362 [1/2] (3.25ns)   --->   "%C_2_6_load_3 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3362 'load' 'C_2_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3363 [1/2] (3.25ns)   --->   "%C_2_7_load_3 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3363 'load' 'C_2_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3364 [1/2] (3.25ns)   --->   "%C_2_8_load_3 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3364 'load' 'C_2_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3365 [1/2] (3.25ns)   --->   "%C_2_9_load_3 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3365 'load' 'C_2_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3366 [1/2] (3.25ns)   --->   "%C_2_10_load_3 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3366 'load' 'C_2_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3367 [1/2] (3.25ns)   --->   "%C_2_11_load_3 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3367 'load' 'C_2_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3368 [1/1] (2.78ns)   --->   "%tmp_99_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_2_0_load_3, i32 %C_2_1_load_3, i32 %C_2_2_load_3, i32 %C_2_3_load_3, i32 %C_2_4_load_3, i32 %C_2_5_load_3, i32 %C_2_6_load_3, i32 %C_2_7_load_3, i32 %C_2_8_load_3, i32 %C_2_9_load_3, i32 %C_2_10_load_3, i32 %C_2_11_load_3, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3368 'mux' 'tmp_99_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3369 [5/5] (7.25ns)   --->   "%add73_2416_i_i_i = fadd i32 %tmp_99_i_i, i32 %bitcast_ln145_34" [gemm_systolic_array.cpp:42]   --->   Operation 3369 'fadd' 'add73_2416_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3370 [1/1] (3.63ns)   --->   "%block_C_drainer_328_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_328" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3370 'read' 'block_C_drainer_328_read_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3371 [1/1] (0.00ns)   --->   "%bitcast_ln145_35 = bitcast i32 %block_C_drainer_328_read_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3371 'bitcast' 'bitcast_ln145_35' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 0.00>
ST_69 : Operation 3372 [1/2] (3.25ns)   --->   "%C_3_0_load_3 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3372 'load' 'C_3_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3373 [1/2] (3.25ns)   --->   "%C_3_1_load_3 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3373 'load' 'C_3_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3374 [1/2] (3.25ns)   --->   "%C_3_2_load_3 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3374 'load' 'C_3_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3375 [1/2] (3.25ns)   --->   "%C_3_3_load_3 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3375 'load' 'C_3_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3376 [1/2] (3.25ns)   --->   "%C_3_4_load_3 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3376 'load' 'C_3_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3377 [1/2] (3.25ns)   --->   "%C_3_5_load_3 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3377 'load' 'C_3_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3378 [1/2] (3.25ns)   --->   "%C_3_6_load_3 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3378 'load' 'C_3_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3379 [1/2] (3.25ns)   --->   "%C_3_7_load_3 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3379 'load' 'C_3_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3380 [1/2] (3.25ns)   --->   "%C_3_8_load_3 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3380 'load' 'C_3_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3381 [1/2] (3.25ns)   --->   "%C_3_9_load_3 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3381 'load' 'C_3_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3382 [1/2] (3.25ns)   --->   "%C_3_10_load_3 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3382 'load' 'C_3_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3383 [1/2] (3.25ns)   --->   "%C_3_11_load_3 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3383 'load' 'C_3_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3384 [1/1] (2.78ns)   --->   "%tmp_100_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_3_0_load_3, i32 %C_3_1_load_3, i32 %C_3_2_load_3, i32 %C_3_3_load_3, i32 %C_3_4_load_3, i32 %C_3_5_load_3, i32 %C_3_6_load_3, i32 %C_3_7_load_3, i32 %C_3_8_load_3, i32 %C_3_9_load_3, i32 %C_3_10_load_3, i32 %C_3_11_load_3, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3384 'mux' 'tmp_100_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3385 [5/5] (7.25ns)   --->   "%add73_3723_i_i_i = fadd i32 %tmp_100_i_i, i32 %bitcast_ln145_35" [gemm_systolic_array.cpp:42]   --->   Operation 3385 'fadd' 'add73_3723_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3386 [1/1] (3.63ns)   --->   "%block_C_drainer_429_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_429" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3386 'read' 'block_C_drainer_429_read_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3387 [1/1] (0.00ns)   --->   "%bitcast_ln145_36 = bitcast i32 %block_C_drainer_429_read_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3387 'bitcast' 'bitcast_ln145_36' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 0.00>
ST_69 : Operation 3388 [1/2] (3.25ns)   --->   "%C_4_0_load_3 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3388 'load' 'C_4_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3389 [1/2] (3.25ns)   --->   "%C_4_1_load_3 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3389 'load' 'C_4_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3390 [1/2] (3.25ns)   --->   "%C_4_2_load_3 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3390 'load' 'C_4_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3391 [1/2] (3.25ns)   --->   "%C_4_3_load_3 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3391 'load' 'C_4_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3392 [1/2] (3.25ns)   --->   "%C_4_4_load_3 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3392 'load' 'C_4_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3393 [1/2] (3.25ns)   --->   "%C_4_5_load_3 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3393 'load' 'C_4_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3394 [1/2] (3.25ns)   --->   "%C_4_6_load_3 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3394 'load' 'C_4_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3395 [1/2] (3.25ns)   --->   "%C_4_7_load_3 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3395 'load' 'C_4_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3396 [1/2] (3.25ns)   --->   "%C_4_8_load_3 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3396 'load' 'C_4_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3397 [1/2] (3.25ns)   --->   "%C_4_9_load_3 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3397 'load' 'C_4_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3398 [1/2] (3.25ns)   --->   "%C_4_10_load_3 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3398 'load' 'C_4_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3399 [1/2] (3.25ns)   --->   "%C_4_11_load_3 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3399 'load' 'C_4_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3400 [1/1] (2.78ns)   --->   "%tmp_101_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_4_0_load_3, i32 %C_4_1_load_3, i32 %C_4_2_load_3, i32 %C_4_3_load_3, i32 %C_4_4_load_3, i32 %C_4_5_load_3, i32 %C_4_6_load_3, i32 %C_4_7_load_3, i32 %C_4_8_load_3, i32 %C_4_9_load_3, i32 %C_4_10_load_3, i32 %C_4_11_load_3, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3400 'mux' 'tmp_101_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3401 [5/5] (7.25ns)   --->   "%add73_41030_i_i_i = fadd i32 %tmp_101_i_i, i32 %bitcast_ln145_36" [gemm_systolic_array.cpp:42]   --->   Operation 3401 'fadd' 'add73_41030_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3402 [1/1] (3.63ns)   --->   "%block_C_drainer_530_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_530" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3402 'read' 'block_C_drainer_530_read_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3403 [1/1] (0.00ns)   --->   "%bitcast_ln145_37 = bitcast i32 %block_C_drainer_530_read_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3403 'bitcast' 'bitcast_ln145_37' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 0.00>
ST_69 : Operation 3404 [1/2] (3.25ns)   --->   "%C_5_0_load_3 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3404 'load' 'C_5_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3405 [1/2] (3.25ns)   --->   "%C_5_1_load_3 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3405 'load' 'C_5_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3406 [1/2] (3.25ns)   --->   "%C_5_2_load_3 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3406 'load' 'C_5_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3407 [1/2] (3.25ns)   --->   "%C_5_3_load_3 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3407 'load' 'C_5_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3408 [1/2] (3.25ns)   --->   "%C_5_4_load_3 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3408 'load' 'C_5_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3409 [1/2] (3.25ns)   --->   "%C_5_5_load_3 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3409 'load' 'C_5_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3410 [1/2] (3.25ns)   --->   "%C_5_6_load_3 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3410 'load' 'C_5_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3411 [1/2] (3.25ns)   --->   "%C_5_7_load_3 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3411 'load' 'C_5_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3412 [1/2] (3.25ns)   --->   "%C_5_8_load_3 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3412 'load' 'C_5_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3413 [1/2] (3.25ns)   --->   "%C_5_9_load_3 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3413 'load' 'C_5_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3414 [1/2] (3.25ns)   --->   "%C_5_10_load_3 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3414 'load' 'C_5_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3415 [1/2] (3.25ns)   --->   "%C_5_11_load_3 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3415 'load' 'C_5_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3416 [1/1] (2.78ns)   --->   "%tmp_102_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_5_0_load_3, i32 %C_5_1_load_3, i32 %C_5_2_load_3, i32 %C_5_3_load_3, i32 %C_5_4_load_3, i32 %C_5_5_load_3, i32 %C_5_6_load_3, i32 %C_5_7_load_3, i32 %C_5_8_load_3, i32 %C_5_9_load_3, i32 %C_5_10_load_3, i32 %C_5_11_load_3, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3416 'mux' 'tmp_102_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3417 [5/5] (7.25ns)   --->   "%add73_51337_i_i_i = fadd i32 %tmp_102_i_i, i32 %bitcast_ln145_37" [gemm_systolic_array.cpp:42]   --->   Operation 3417 'fadd' 'add73_51337_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3418 [1/1] (3.63ns)   --->   "%block_C_drainer_631_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_631" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3418 'read' 'block_C_drainer_631_read_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3419 [1/1] (0.00ns)   --->   "%bitcast_ln145_38 = bitcast i32 %block_C_drainer_631_read_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3419 'bitcast' 'bitcast_ln145_38' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 0.00>
ST_69 : Operation 3420 [1/2] (3.25ns)   --->   "%C_6_0_load_3 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3420 'load' 'C_6_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3421 [1/2] (3.25ns)   --->   "%C_6_1_load_3 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3421 'load' 'C_6_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3422 [1/2] (3.25ns)   --->   "%C_6_2_load_3 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3422 'load' 'C_6_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3423 [1/2] (3.25ns)   --->   "%C_6_3_load_3 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3423 'load' 'C_6_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3424 [1/2] (3.25ns)   --->   "%C_6_4_load_3 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3424 'load' 'C_6_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3425 [1/2] (3.25ns)   --->   "%C_6_5_load_3 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3425 'load' 'C_6_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3426 [1/2] (3.25ns)   --->   "%C_6_6_load_3 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3426 'load' 'C_6_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3427 [1/2] (3.25ns)   --->   "%C_6_7_load_3 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3427 'load' 'C_6_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3428 [1/2] (3.25ns)   --->   "%C_6_8_load_3 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3428 'load' 'C_6_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3429 [1/2] (3.25ns)   --->   "%C_6_9_load_3 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3429 'load' 'C_6_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3430 [1/2] (3.25ns)   --->   "%C_6_10_load_3 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3430 'load' 'C_6_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3431 [1/2] (3.25ns)   --->   "%C_6_11_load_3 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3431 'load' 'C_6_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3432 [1/1] (2.78ns)   --->   "%tmp_103_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_6_0_load_3, i32 %C_6_1_load_3, i32 %C_6_2_load_3, i32 %C_6_3_load_3, i32 %C_6_4_load_3, i32 %C_6_5_load_3, i32 %C_6_6_load_3, i32 %C_6_7_load_3, i32 %C_6_8_load_3, i32 %C_6_9_load_3, i32 %C_6_10_load_3, i32 %C_6_11_load_3, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3432 'mux' 'tmp_103_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3433 [5/5] (7.25ns)   --->   "%add73_61644_i_i_i = fadd i32 %tmp_103_i_i, i32 %bitcast_ln145_38" [gemm_systolic_array.cpp:42]   --->   Operation 3433 'fadd' 'add73_61644_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3434 [1/1] (3.63ns)   --->   "%block_C_drainer_732_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_732" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3434 'read' 'block_C_drainer_732_read_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3435 [1/1] (0.00ns)   --->   "%bitcast_ln145_39 = bitcast i32 %block_C_drainer_732_read_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3435 'bitcast' 'bitcast_ln145_39' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 0.00>
ST_69 : Operation 3436 [1/2] (3.25ns)   --->   "%C_7_0_load_3 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3436 'load' 'C_7_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3437 [1/2] (3.25ns)   --->   "%C_7_1_load_3 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3437 'load' 'C_7_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3438 [1/2] (3.25ns)   --->   "%C_7_2_load_3 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3438 'load' 'C_7_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3439 [1/2] (3.25ns)   --->   "%C_7_3_load_3 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3439 'load' 'C_7_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3440 [1/2] (3.25ns)   --->   "%C_7_4_load_3 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3440 'load' 'C_7_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3441 [1/2] (3.25ns)   --->   "%C_7_5_load_3 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3441 'load' 'C_7_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3442 [1/2] (3.25ns)   --->   "%C_7_6_load_3 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3442 'load' 'C_7_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3443 [1/2] (3.25ns)   --->   "%C_7_7_load_3 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3443 'load' 'C_7_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3444 [1/2] (3.25ns)   --->   "%C_7_8_load_3 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3444 'load' 'C_7_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3445 [1/2] (3.25ns)   --->   "%C_7_9_load_3 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3445 'load' 'C_7_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3446 [1/2] (3.25ns)   --->   "%C_7_10_load_3 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3446 'load' 'C_7_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3447 [1/2] (3.25ns)   --->   "%C_7_11_load_3 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3447 'load' 'C_7_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3448 [1/1] (2.78ns)   --->   "%tmp_104_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_7_0_load_3, i32 %C_7_1_load_3, i32 %C_7_2_load_3, i32 %C_7_3_load_3, i32 %C_7_4_load_3, i32 %C_7_5_load_3, i32 %C_7_6_load_3, i32 %C_7_7_load_3, i32 %C_7_8_load_3, i32 %C_7_9_load_3, i32 %C_7_10_load_3, i32 %C_7_11_load_3, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3448 'mux' 'tmp_104_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3449 [5/5] (7.25ns)   --->   "%add73_71951_i_i_i = fadd i32 %tmp_104_i_i, i32 %bitcast_ln145_39" [gemm_systolic_array.cpp:42]   --->   Operation 3449 'fadd' 'add73_71951_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3450 [1/1] (3.63ns)   --->   "%block_C_drainer_833_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_833" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3450 'read' 'block_C_drainer_833_read_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3451 [1/1] (0.00ns)   --->   "%bitcast_ln145_40 = bitcast i32 %block_C_drainer_833_read_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3451 'bitcast' 'bitcast_ln145_40' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 0.00>
ST_69 : Operation 3452 [1/2] (3.25ns)   --->   "%C_8_0_load_3 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3452 'load' 'C_8_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3453 [1/2] (3.25ns)   --->   "%C_8_1_load_3 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3453 'load' 'C_8_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3454 [1/2] (3.25ns)   --->   "%C_8_2_load_3 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3454 'load' 'C_8_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3455 [1/2] (3.25ns)   --->   "%C_8_3_load_3 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3455 'load' 'C_8_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3456 [1/2] (3.25ns)   --->   "%C_8_4_load_3 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3456 'load' 'C_8_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3457 [1/2] (3.25ns)   --->   "%C_8_5_load_3 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3457 'load' 'C_8_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3458 [1/2] (3.25ns)   --->   "%C_8_6_load_3 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3458 'load' 'C_8_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3459 [1/2] (3.25ns)   --->   "%C_8_7_load_3 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3459 'load' 'C_8_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3460 [1/2] (3.25ns)   --->   "%C_8_8_load_3 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3460 'load' 'C_8_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3461 [1/2] (3.25ns)   --->   "%C_8_9_load_3 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3461 'load' 'C_8_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3462 [1/2] (3.25ns)   --->   "%C_8_10_load_3 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3462 'load' 'C_8_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3463 [1/2] (3.25ns)   --->   "%C_8_11_load_3 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3463 'load' 'C_8_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3464 [1/1] (2.78ns)   --->   "%tmp_105_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_8_0_load_3, i32 %C_8_1_load_3, i32 %C_8_2_load_3, i32 %C_8_3_load_3, i32 %C_8_4_load_3, i32 %C_8_5_load_3, i32 %C_8_6_load_3, i32 %C_8_7_load_3, i32 %C_8_8_load_3, i32 %C_8_9_load_3, i32 %C_8_10_load_3, i32 %C_8_11_load_3, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3464 'mux' 'tmp_105_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3465 [5/5] (7.25ns)   --->   "%add73_82258_i_i_i = fadd i32 %tmp_105_i_i, i32 %bitcast_ln145_40" [gemm_systolic_array.cpp:42]   --->   Operation 3465 'fadd' 'add73_82258_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3466 [1/1] (3.63ns)   --->   "%block_C_drainer_934_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_934" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3466 'read' 'block_C_drainer_934_read_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3467 [1/1] (0.00ns)   --->   "%bitcast_ln145_41 = bitcast i32 %block_C_drainer_934_read_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3467 'bitcast' 'bitcast_ln145_41' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 0.00>
ST_69 : Operation 3468 [1/2] (3.25ns)   --->   "%C_9_0_load_3 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3468 'load' 'C_9_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3469 [1/2] (3.25ns)   --->   "%C_9_1_load_3 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3469 'load' 'C_9_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3470 [1/2] (3.25ns)   --->   "%C_9_2_load_3 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3470 'load' 'C_9_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3471 [1/2] (3.25ns)   --->   "%C_9_3_load_3 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3471 'load' 'C_9_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3472 [1/2] (3.25ns)   --->   "%C_9_4_load_3 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3472 'load' 'C_9_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3473 [1/2] (3.25ns)   --->   "%C_9_5_load_3 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3473 'load' 'C_9_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3474 [1/2] (3.25ns)   --->   "%C_9_6_load_3 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3474 'load' 'C_9_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3475 [1/2] (3.25ns)   --->   "%C_9_7_load_3 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3475 'load' 'C_9_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3476 [1/2] (3.25ns)   --->   "%C_9_8_load_3 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3476 'load' 'C_9_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3477 [1/2] (3.25ns)   --->   "%C_9_9_load_3 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3477 'load' 'C_9_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3478 [1/2] (3.25ns)   --->   "%C_9_10_load_3 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3478 'load' 'C_9_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3479 [1/2] (3.25ns)   --->   "%C_9_11_load_3 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3479 'load' 'C_9_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3480 [1/1] (2.78ns)   --->   "%tmp_106_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_9_0_load_3, i32 %C_9_1_load_3, i32 %C_9_2_load_3, i32 %C_9_3_load_3, i32 %C_9_4_load_3, i32 %C_9_5_load_3, i32 %C_9_6_load_3, i32 %C_9_7_load_3, i32 %C_9_8_load_3, i32 %C_9_9_load_3, i32 %C_9_10_load_3, i32 %C_9_11_load_3, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3480 'mux' 'tmp_106_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3481 [5/5] (7.25ns)   --->   "%add73_92565_i_i_i = fadd i32 %tmp_106_i_i, i32 %bitcast_ln145_41" [gemm_systolic_array.cpp:42]   --->   Operation 3481 'fadd' 'add73_92565_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3482 [1/1] (3.63ns)   --->   "%block_C_drainer_1035_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1035" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3482 'read' 'block_C_drainer_1035_read_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3483 [1/1] (0.00ns)   --->   "%bitcast_ln145_42 = bitcast i32 %block_C_drainer_1035_read_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3483 'bitcast' 'bitcast_ln145_42' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 0.00>
ST_69 : Operation 3484 [1/2] (3.25ns)   --->   "%C_10_0_load_3 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3484 'load' 'C_10_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3485 [1/2] (3.25ns)   --->   "%C_10_1_load_3 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3485 'load' 'C_10_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3486 [1/2] (3.25ns)   --->   "%C_10_2_load_3 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3486 'load' 'C_10_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3487 [1/2] (3.25ns)   --->   "%C_10_3_load_3 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3487 'load' 'C_10_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3488 [1/2] (3.25ns)   --->   "%C_10_4_load_3 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3488 'load' 'C_10_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3489 [1/2] (3.25ns)   --->   "%C_10_5_load_3 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3489 'load' 'C_10_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3490 [1/2] (3.25ns)   --->   "%C_10_6_load_3 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3490 'load' 'C_10_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3491 [1/2] (3.25ns)   --->   "%C_10_7_load_3 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3491 'load' 'C_10_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3492 [1/2] (3.25ns)   --->   "%C_10_8_load_3 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3492 'load' 'C_10_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3493 [1/2] (3.25ns)   --->   "%C_10_9_load_3 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3493 'load' 'C_10_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3494 [1/2] (3.25ns)   --->   "%C_10_10_load_3 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3494 'load' 'C_10_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3495 [1/2] (3.25ns)   --->   "%C_10_11_load_3 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3495 'load' 'C_10_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3496 [1/1] (2.78ns)   --->   "%tmp_107_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_10_0_load_3, i32 %C_10_1_load_3, i32 %C_10_2_load_3, i32 %C_10_3_load_3, i32 %C_10_4_load_3, i32 %C_10_5_load_3, i32 %C_10_6_load_3, i32 %C_10_7_load_3, i32 %C_10_8_load_3, i32 %C_10_9_load_3, i32 %C_10_10_load_3, i32 %C_10_11_load_3, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3496 'mux' 'tmp_107_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3497 [5/5] (7.25ns)   --->   "%add73_102872_i_i_i = fadd i32 %tmp_107_i_i, i32 %bitcast_ln145_42" [gemm_systolic_array.cpp:42]   --->   Operation 3497 'fadd' 'add73_102872_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3498 [1/1] (3.63ns)   --->   "%block_C_drainer_1136_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1136" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3498 'read' 'block_C_drainer_1136_read_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3499 [1/1] (0.00ns)   --->   "%bitcast_ln145_43 = bitcast i32 %block_C_drainer_1136_read_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3499 'bitcast' 'bitcast_ln145_43' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 0.00>
ST_69 : Operation 3500 [1/2] (3.25ns)   --->   "%C_11_0_load_3 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3500 'load' 'C_11_0_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3501 [1/2] (3.25ns)   --->   "%C_11_1_load_3 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3501 'load' 'C_11_1_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3502 [1/2] (3.25ns)   --->   "%C_11_2_load_3 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3502 'load' 'C_11_2_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3503 [1/2] (3.25ns)   --->   "%C_11_3_load_3 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3503 'load' 'C_11_3_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3504 [1/2] (3.25ns)   --->   "%C_11_4_load_3 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3504 'load' 'C_11_4_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3505 [1/2] (3.25ns)   --->   "%C_11_5_load_3 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3505 'load' 'C_11_5_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3506 [1/2] (3.25ns)   --->   "%C_11_6_load_3 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3506 'load' 'C_11_6_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3507 [1/2] (3.25ns)   --->   "%C_11_7_load_3 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3507 'load' 'C_11_7_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3508 [1/2] (3.25ns)   --->   "%C_11_8_load_3 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3508 'load' 'C_11_8_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3509 [1/2] (3.25ns)   --->   "%C_11_9_load_3 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3509 'load' 'C_11_9_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3510 [1/2] (3.25ns)   --->   "%C_11_10_load_3 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3510 'load' 'C_11_10_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3511 [1/2] (3.25ns)   --->   "%C_11_11_load_3 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3511 'load' 'C_11_11_load_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3512 [1/1] (2.78ns)   --->   "%tmp_108_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_11_0_load_3, i32 %C_11_1_load_3, i32 %C_11_2_load_3, i32 %C_11_3_load_3, i32 %C_11_4_load_3, i32 %C_11_5_load_3, i32 %C_11_6_load_3, i32 %C_11_7_load_3, i32 %C_11_8_load_3, i32 %C_11_9_load_3, i32 %C_11_10_load_3, i32 %C_11_11_load_3, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3512 'mux' 'tmp_108_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3513 [5/5] (7.25ns)   --->   "%add73_113179_i_i_i = fadd i32 %tmp_108_i_i, i32 %bitcast_ln145_43" [gemm_systolic_array.cpp:42]   --->   Operation 3513 'fadd' 'add73_113179_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3514 [1/1] (3.63ns)   --->   "%block_C_drainer_126_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_126" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3514 'read' 'block_C_drainer_126_read_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3515 [1/1] (0.00ns)   --->   "%bitcast_ln145_22 = bitcast i32 %block_C_drainer_126_read_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3515 'bitcast' 'bitcast_ln145_22' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 0.00>
ST_69 : Operation 3516 [1/2] (3.25ns)   --->   "%C_1_0_load_2 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3516 'load' 'C_1_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3517 [1/2] (3.25ns)   --->   "%C_1_1_load_2 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3517 'load' 'C_1_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3518 [1/2] (3.25ns)   --->   "%C_1_2_load_2 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3518 'load' 'C_1_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3519 [1/2] (3.25ns)   --->   "%C_1_3_load_2 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3519 'load' 'C_1_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3520 [1/2] (3.25ns)   --->   "%C_1_4_load_2 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3520 'load' 'C_1_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3521 [1/2] (3.25ns)   --->   "%C_1_5_load_2 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3521 'load' 'C_1_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3522 [1/2] (3.25ns)   --->   "%C_1_6_load_2 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3522 'load' 'C_1_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3523 [1/2] (3.25ns)   --->   "%C_1_7_load_2 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3523 'load' 'C_1_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3524 [1/2] (3.25ns)   --->   "%C_1_8_load_2 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3524 'load' 'C_1_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3525 [1/2] (3.25ns)   --->   "%C_1_9_load_2 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3525 'load' 'C_1_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3526 [1/2] (3.25ns)   --->   "%C_1_10_load_2 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3526 'load' 'C_1_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3527 [1/2] (3.25ns)   --->   "%C_1_11_load_2 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3527 'load' 'C_1_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3528 [1/1] (2.78ns)   --->   "%tmp_87_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_1_0_load_2, i32 %C_1_1_load_2, i32 %C_1_2_load_2, i32 %C_1_3_load_2, i32 %C_1_4_load_2, i32 %C_1_5_load_2, i32 %C_1_6_load_2, i32 %C_1_7_load_2, i32 %C_1_8_load_2, i32 %C_1_9_load_2, i32 %C_1_10_load_2, i32 %C_1_11_load_2, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3528 'mux' 'tmp_87_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3529 [5/5] (7.25ns)   --->   "%add73_181_i_i_i = fadd i32 %tmp_87_i_i, i32 %bitcast_ln145_22" [gemm_systolic_array.cpp:42]   --->   Operation 3529 'fadd' 'add73_181_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3530 [1/1] (3.63ns)   --->   "%block_C_drainer_227_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_227" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3530 'read' 'block_C_drainer_227_read_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3531 [1/1] (0.00ns)   --->   "%bitcast_ln145_23 = bitcast i32 %block_C_drainer_227_read_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3531 'bitcast' 'bitcast_ln145_23' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 0.00>
ST_69 : Operation 3532 [1/2] (3.25ns)   --->   "%C_2_0_load_2 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3532 'load' 'C_2_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3533 [1/2] (3.25ns)   --->   "%C_2_1_load_2 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3533 'load' 'C_2_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3534 [1/2] (3.25ns)   --->   "%C_2_2_load_2 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3534 'load' 'C_2_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3535 [1/2] (3.25ns)   --->   "%C_2_3_load_2 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3535 'load' 'C_2_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3536 [1/2] (3.25ns)   --->   "%C_2_4_load_2 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3536 'load' 'C_2_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3537 [1/2] (3.25ns)   --->   "%C_2_5_load_2 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3537 'load' 'C_2_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3538 [1/2] (3.25ns)   --->   "%C_2_6_load_2 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3538 'load' 'C_2_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3539 [1/2] (3.25ns)   --->   "%C_2_7_load_2 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3539 'load' 'C_2_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3540 [1/2] (3.25ns)   --->   "%C_2_8_load_2 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3540 'load' 'C_2_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3541 [1/2] (3.25ns)   --->   "%C_2_9_load_2 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3541 'load' 'C_2_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3542 [1/2] (3.25ns)   --->   "%C_2_10_load_2 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3542 'load' 'C_2_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3543 [1/2] (3.25ns)   --->   "%C_2_11_load_2 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3543 'load' 'C_2_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3544 [1/1] (2.78ns)   --->   "%tmp_88_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_2_0_load_2, i32 %C_2_1_load_2, i32 %C_2_2_load_2, i32 %C_2_3_load_2, i32 %C_2_4_load_2, i32 %C_2_5_load_2, i32 %C_2_6_load_2, i32 %C_2_7_load_2, i32 %C_2_8_load_2, i32 %C_2_9_load_2, i32 %C_2_10_load_2, i32 %C_2_11_load_2, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3544 'mux' 'tmp_88_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3545 [5/5] (7.25ns)   --->   "%add73_2388_i_i_i = fadd i32 %tmp_88_i_i, i32 %bitcast_ln145_23" [gemm_systolic_array.cpp:42]   --->   Operation 3545 'fadd' 'add73_2388_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3546 [1/1] (3.63ns)   --->   "%block_C_drainer_328_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_328" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3546 'read' 'block_C_drainer_328_read_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3547 [1/1] (0.00ns)   --->   "%bitcast_ln145_24 = bitcast i32 %block_C_drainer_328_read_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3547 'bitcast' 'bitcast_ln145_24' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 0.00>
ST_69 : Operation 3548 [1/2] (3.25ns)   --->   "%C_3_0_load_2 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3548 'load' 'C_3_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3549 [1/2] (3.25ns)   --->   "%C_3_1_load_2 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3549 'load' 'C_3_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3550 [1/2] (3.25ns)   --->   "%C_3_2_load_2 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3550 'load' 'C_3_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3551 [1/2] (3.25ns)   --->   "%C_3_3_load_2 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3551 'load' 'C_3_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3552 [1/2] (3.25ns)   --->   "%C_3_4_load_2 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3552 'load' 'C_3_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3553 [1/2] (3.25ns)   --->   "%C_3_5_load_2 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3553 'load' 'C_3_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3554 [1/2] (3.25ns)   --->   "%C_3_6_load_2 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3554 'load' 'C_3_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3555 [1/2] (3.25ns)   --->   "%C_3_7_load_2 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3555 'load' 'C_3_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3556 [1/2] (3.25ns)   --->   "%C_3_8_load_2 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3556 'load' 'C_3_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3557 [1/2] (3.25ns)   --->   "%C_3_9_load_2 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3557 'load' 'C_3_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3558 [1/2] (3.25ns)   --->   "%C_3_10_load_2 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3558 'load' 'C_3_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3559 [1/2] (3.25ns)   --->   "%C_3_11_load_2 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3559 'load' 'C_3_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3560 [1/1] (2.78ns)   --->   "%tmp_89_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_3_0_load_2, i32 %C_3_1_load_2, i32 %C_3_2_load_2, i32 %C_3_3_load_2, i32 %C_3_4_load_2, i32 %C_3_5_load_2, i32 %C_3_6_load_2, i32 %C_3_7_load_2, i32 %C_3_8_load_2, i32 %C_3_9_load_2, i32 %C_3_10_load_2, i32 %C_3_11_load_2, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3560 'mux' 'tmp_89_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3561 [5/5] (7.25ns)   --->   "%add73_3695_i_i_i = fadd i32 %tmp_89_i_i, i32 %bitcast_ln145_24" [gemm_systolic_array.cpp:42]   --->   Operation 3561 'fadd' 'add73_3695_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3562 [1/1] (3.63ns)   --->   "%block_C_drainer_429_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_429" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3562 'read' 'block_C_drainer_429_read_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3563 [1/1] (0.00ns)   --->   "%bitcast_ln145_25 = bitcast i32 %block_C_drainer_429_read_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3563 'bitcast' 'bitcast_ln145_25' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 0.00>
ST_69 : Operation 3564 [1/2] (3.25ns)   --->   "%C_4_0_load_2 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3564 'load' 'C_4_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3565 [1/2] (3.25ns)   --->   "%C_4_1_load_2 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3565 'load' 'C_4_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3566 [1/2] (3.25ns)   --->   "%C_4_2_load_2 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3566 'load' 'C_4_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3567 [1/2] (3.25ns)   --->   "%C_4_3_load_2 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3567 'load' 'C_4_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3568 [1/2] (3.25ns)   --->   "%C_4_4_load_2 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3568 'load' 'C_4_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3569 [1/2] (3.25ns)   --->   "%C_4_5_load_2 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3569 'load' 'C_4_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3570 [1/2] (3.25ns)   --->   "%C_4_6_load_2 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3570 'load' 'C_4_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3571 [1/2] (3.25ns)   --->   "%C_4_7_load_2 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3571 'load' 'C_4_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3572 [1/2] (3.25ns)   --->   "%C_4_8_load_2 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3572 'load' 'C_4_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3573 [1/2] (3.25ns)   --->   "%C_4_9_load_2 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3573 'load' 'C_4_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3574 [1/2] (3.25ns)   --->   "%C_4_10_load_2 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3574 'load' 'C_4_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3575 [1/2] (3.25ns)   --->   "%C_4_11_load_2 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3575 'load' 'C_4_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3576 [1/1] (2.78ns)   --->   "%tmp_90_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_4_0_load_2, i32 %C_4_1_load_2, i32 %C_4_2_load_2, i32 %C_4_3_load_2, i32 %C_4_4_load_2, i32 %C_4_5_load_2, i32 %C_4_6_load_2, i32 %C_4_7_load_2, i32 %C_4_8_load_2, i32 %C_4_9_load_2, i32 %C_4_10_load_2, i32 %C_4_11_load_2, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3576 'mux' 'tmp_90_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3577 [5/5] (7.25ns)   --->   "%add73_41002_i_i_i = fadd i32 %tmp_90_i_i, i32 %bitcast_ln145_25" [gemm_systolic_array.cpp:42]   --->   Operation 3577 'fadd' 'add73_41002_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3578 [1/1] (3.63ns)   --->   "%block_C_drainer_530_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_530" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3578 'read' 'block_C_drainer_530_read_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3579 [1/1] (0.00ns)   --->   "%bitcast_ln145_26 = bitcast i32 %block_C_drainer_530_read_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3579 'bitcast' 'bitcast_ln145_26' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 0.00>
ST_69 : Operation 3580 [1/2] (3.25ns)   --->   "%C_5_0_load_2 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3580 'load' 'C_5_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3581 [1/2] (3.25ns)   --->   "%C_5_1_load_2 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3581 'load' 'C_5_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3582 [1/2] (3.25ns)   --->   "%C_5_2_load_2 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3582 'load' 'C_5_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3583 [1/2] (3.25ns)   --->   "%C_5_3_load_2 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3583 'load' 'C_5_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3584 [1/2] (3.25ns)   --->   "%C_5_4_load_2 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3584 'load' 'C_5_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3585 [1/2] (3.25ns)   --->   "%C_5_5_load_2 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3585 'load' 'C_5_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3586 [1/2] (3.25ns)   --->   "%C_5_6_load_2 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3586 'load' 'C_5_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3587 [1/2] (3.25ns)   --->   "%C_5_7_load_2 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3587 'load' 'C_5_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3588 [1/2] (3.25ns)   --->   "%C_5_8_load_2 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3588 'load' 'C_5_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3589 [1/2] (3.25ns)   --->   "%C_5_9_load_2 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3589 'load' 'C_5_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3590 [1/2] (3.25ns)   --->   "%C_5_10_load_2 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3590 'load' 'C_5_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3591 [1/2] (3.25ns)   --->   "%C_5_11_load_2 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3591 'load' 'C_5_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3592 [1/1] (2.78ns)   --->   "%tmp_91_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_5_0_load_2, i32 %C_5_1_load_2, i32 %C_5_2_load_2, i32 %C_5_3_load_2, i32 %C_5_4_load_2, i32 %C_5_5_load_2, i32 %C_5_6_load_2, i32 %C_5_7_load_2, i32 %C_5_8_load_2, i32 %C_5_9_load_2, i32 %C_5_10_load_2, i32 %C_5_11_load_2, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3592 'mux' 'tmp_91_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3593 [5/5] (7.25ns)   --->   "%add73_51309_i_i_i = fadd i32 %tmp_91_i_i, i32 %bitcast_ln145_26" [gemm_systolic_array.cpp:42]   --->   Operation 3593 'fadd' 'add73_51309_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3594 [1/1] (3.63ns)   --->   "%block_C_drainer_631_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_631" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3594 'read' 'block_C_drainer_631_read_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3595 [1/1] (0.00ns)   --->   "%bitcast_ln145_27 = bitcast i32 %block_C_drainer_631_read_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3595 'bitcast' 'bitcast_ln145_27' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 0.00>
ST_69 : Operation 3596 [1/2] (3.25ns)   --->   "%C_6_0_load_2 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3596 'load' 'C_6_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3597 [1/2] (3.25ns)   --->   "%C_6_1_load_2 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3597 'load' 'C_6_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3598 [1/2] (3.25ns)   --->   "%C_6_2_load_2 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3598 'load' 'C_6_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3599 [1/2] (3.25ns)   --->   "%C_6_3_load_2 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3599 'load' 'C_6_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3600 [1/2] (3.25ns)   --->   "%C_6_4_load_2 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3600 'load' 'C_6_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3601 [1/2] (3.25ns)   --->   "%C_6_5_load_2 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3601 'load' 'C_6_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3602 [1/2] (3.25ns)   --->   "%C_6_6_load_2 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3602 'load' 'C_6_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3603 [1/2] (3.25ns)   --->   "%C_6_7_load_2 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3603 'load' 'C_6_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3604 [1/2] (3.25ns)   --->   "%C_6_8_load_2 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3604 'load' 'C_6_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3605 [1/2] (3.25ns)   --->   "%C_6_9_load_2 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3605 'load' 'C_6_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3606 [1/2] (3.25ns)   --->   "%C_6_10_load_2 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3606 'load' 'C_6_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3607 [1/2] (3.25ns)   --->   "%C_6_11_load_2 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3607 'load' 'C_6_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3608 [1/1] (2.78ns)   --->   "%tmp_92_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_6_0_load_2, i32 %C_6_1_load_2, i32 %C_6_2_load_2, i32 %C_6_3_load_2, i32 %C_6_4_load_2, i32 %C_6_5_load_2, i32 %C_6_6_load_2, i32 %C_6_7_load_2, i32 %C_6_8_load_2, i32 %C_6_9_load_2, i32 %C_6_10_load_2, i32 %C_6_11_load_2, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3608 'mux' 'tmp_92_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3609 [5/5] (7.25ns)   --->   "%add73_61616_i_i_i = fadd i32 %tmp_92_i_i, i32 %bitcast_ln145_27" [gemm_systolic_array.cpp:42]   --->   Operation 3609 'fadd' 'add73_61616_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3610 [1/1] (3.63ns)   --->   "%block_C_drainer_732_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_732" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3610 'read' 'block_C_drainer_732_read_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3611 [1/1] (0.00ns)   --->   "%bitcast_ln145_28 = bitcast i32 %block_C_drainer_732_read_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3611 'bitcast' 'bitcast_ln145_28' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 0.00>
ST_69 : Operation 3612 [1/2] (3.25ns)   --->   "%C_7_0_load_2 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3612 'load' 'C_7_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3613 [1/2] (3.25ns)   --->   "%C_7_1_load_2 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3613 'load' 'C_7_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3614 [1/2] (3.25ns)   --->   "%C_7_2_load_2 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3614 'load' 'C_7_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3615 [1/2] (3.25ns)   --->   "%C_7_3_load_2 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3615 'load' 'C_7_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3616 [1/2] (3.25ns)   --->   "%C_7_4_load_2 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3616 'load' 'C_7_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3617 [1/2] (3.25ns)   --->   "%C_7_5_load_2 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3617 'load' 'C_7_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3618 [1/2] (3.25ns)   --->   "%C_7_6_load_2 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3618 'load' 'C_7_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3619 [1/2] (3.25ns)   --->   "%C_7_7_load_2 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3619 'load' 'C_7_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3620 [1/2] (3.25ns)   --->   "%C_7_8_load_2 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3620 'load' 'C_7_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3621 [1/2] (3.25ns)   --->   "%C_7_9_load_2 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3621 'load' 'C_7_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3622 [1/2] (3.25ns)   --->   "%C_7_10_load_2 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3622 'load' 'C_7_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3623 [1/2] (3.25ns)   --->   "%C_7_11_load_2 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3623 'load' 'C_7_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3624 [1/1] (2.78ns)   --->   "%tmp_93_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_7_0_load_2, i32 %C_7_1_load_2, i32 %C_7_2_load_2, i32 %C_7_3_load_2, i32 %C_7_4_load_2, i32 %C_7_5_load_2, i32 %C_7_6_load_2, i32 %C_7_7_load_2, i32 %C_7_8_load_2, i32 %C_7_9_load_2, i32 %C_7_10_load_2, i32 %C_7_11_load_2, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3624 'mux' 'tmp_93_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3625 [5/5] (7.25ns)   --->   "%add73_71923_i_i_i = fadd i32 %tmp_93_i_i, i32 %bitcast_ln145_28" [gemm_systolic_array.cpp:42]   --->   Operation 3625 'fadd' 'add73_71923_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3626 [1/1] (3.63ns)   --->   "%block_C_drainer_833_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_833" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3626 'read' 'block_C_drainer_833_read_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3627 [1/1] (0.00ns)   --->   "%bitcast_ln145_29 = bitcast i32 %block_C_drainer_833_read_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3627 'bitcast' 'bitcast_ln145_29' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 0.00>
ST_69 : Operation 3628 [1/2] (3.25ns)   --->   "%C_8_0_load_2 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3628 'load' 'C_8_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3629 [1/2] (3.25ns)   --->   "%C_8_1_load_2 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3629 'load' 'C_8_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3630 [1/2] (3.25ns)   --->   "%C_8_2_load_2 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3630 'load' 'C_8_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3631 [1/2] (3.25ns)   --->   "%C_8_3_load_2 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3631 'load' 'C_8_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3632 [1/2] (3.25ns)   --->   "%C_8_4_load_2 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3632 'load' 'C_8_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3633 [1/2] (3.25ns)   --->   "%C_8_5_load_2 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3633 'load' 'C_8_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3634 [1/2] (3.25ns)   --->   "%C_8_6_load_2 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3634 'load' 'C_8_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3635 [1/2] (3.25ns)   --->   "%C_8_7_load_2 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3635 'load' 'C_8_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3636 [1/2] (3.25ns)   --->   "%C_8_8_load_2 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3636 'load' 'C_8_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3637 [1/2] (3.25ns)   --->   "%C_8_9_load_2 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3637 'load' 'C_8_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3638 [1/2] (3.25ns)   --->   "%C_8_10_load_2 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3638 'load' 'C_8_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3639 [1/2] (3.25ns)   --->   "%C_8_11_load_2 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3639 'load' 'C_8_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3640 [1/1] (2.78ns)   --->   "%tmp_94_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_8_0_load_2, i32 %C_8_1_load_2, i32 %C_8_2_load_2, i32 %C_8_3_load_2, i32 %C_8_4_load_2, i32 %C_8_5_load_2, i32 %C_8_6_load_2, i32 %C_8_7_load_2, i32 %C_8_8_load_2, i32 %C_8_9_load_2, i32 %C_8_10_load_2, i32 %C_8_11_load_2, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3640 'mux' 'tmp_94_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3641 [5/5] (7.25ns)   --->   "%add73_82230_i_i_i = fadd i32 %tmp_94_i_i, i32 %bitcast_ln145_29" [gemm_systolic_array.cpp:42]   --->   Operation 3641 'fadd' 'add73_82230_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3642 [1/1] (3.63ns)   --->   "%block_C_drainer_934_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_934" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3642 'read' 'block_C_drainer_934_read_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3643 [1/1] (0.00ns)   --->   "%bitcast_ln145_30 = bitcast i32 %block_C_drainer_934_read_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3643 'bitcast' 'bitcast_ln145_30' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 0.00>
ST_69 : Operation 3644 [1/2] (3.25ns)   --->   "%C_9_0_load_2 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3644 'load' 'C_9_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3645 [1/2] (3.25ns)   --->   "%C_9_1_load_2 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3645 'load' 'C_9_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3646 [1/2] (3.25ns)   --->   "%C_9_2_load_2 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3646 'load' 'C_9_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3647 [1/2] (3.25ns)   --->   "%C_9_3_load_2 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3647 'load' 'C_9_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3648 [1/2] (3.25ns)   --->   "%C_9_4_load_2 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3648 'load' 'C_9_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3649 [1/2] (3.25ns)   --->   "%C_9_5_load_2 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3649 'load' 'C_9_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3650 [1/2] (3.25ns)   --->   "%C_9_6_load_2 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3650 'load' 'C_9_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3651 [1/2] (3.25ns)   --->   "%C_9_7_load_2 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3651 'load' 'C_9_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3652 [1/2] (3.25ns)   --->   "%C_9_8_load_2 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3652 'load' 'C_9_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3653 [1/2] (3.25ns)   --->   "%C_9_9_load_2 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3653 'load' 'C_9_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3654 [1/2] (3.25ns)   --->   "%C_9_10_load_2 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3654 'load' 'C_9_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3655 [1/2] (3.25ns)   --->   "%C_9_11_load_2 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3655 'load' 'C_9_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3656 [1/1] (2.78ns)   --->   "%tmp_95_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_9_0_load_2, i32 %C_9_1_load_2, i32 %C_9_2_load_2, i32 %C_9_3_load_2, i32 %C_9_4_load_2, i32 %C_9_5_load_2, i32 %C_9_6_load_2, i32 %C_9_7_load_2, i32 %C_9_8_load_2, i32 %C_9_9_load_2, i32 %C_9_10_load_2, i32 %C_9_11_load_2, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3656 'mux' 'tmp_95_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3657 [5/5] (7.25ns)   --->   "%add73_92537_i_i_i = fadd i32 %tmp_95_i_i, i32 %bitcast_ln145_30" [gemm_systolic_array.cpp:42]   --->   Operation 3657 'fadd' 'add73_92537_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3658 [1/1] (3.63ns)   --->   "%block_C_drainer_1035_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1035" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3658 'read' 'block_C_drainer_1035_read_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3659 [1/1] (0.00ns)   --->   "%bitcast_ln145_31 = bitcast i32 %block_C_drainer_1035_read_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3659 'bitcast' 'bitcast_ln145_31' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 0.00>
ST_69 : Operation 3660 [1/2] (3.25ns)   --->   "%C_10_0_load_2 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3660 'load' 'C_10_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3661 [1/2] (3.25ns)   --->   "%C_10_1_load_2 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3661 'load' 'C_10_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3662 [1/2] (3.25ns)   --->   "%C_10_2_load_2 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3662 'load' 'C_10_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3663 [1/2] (3.25ns)   --->   "%C_10_3_load_2 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3663 'load' 'C_10_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3664 [1/2] (3.25ns)   --->   "%C_10_4_load_2 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3664 'load' 'C_10_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3665 [1/2] (3.25ns)   --->   "%C_10_5_load_2 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3665 'load' 'C_10_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3666 [1/2] (3.25ns)   --->   "%C_10_6_load_2 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3666 'load' 'C_10_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3667 [1/2] (3.25ns)   --->   "%C_10_7_load_2 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3667 'load' 'C_10_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3668 [1/2] (3.25ns)   --->   "%C_10_8_load_2 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3668 'load' 'C_10_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3669 [1/2] (3.25ns)   --->   "%C_10_9_load_2 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3669 'load' 'C_10_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3670 [1/2] (3.25ns)   --->   "%C_10_10_load_2 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3670 'load' 'C_10_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3671 [1/2] (3.25ns)   --->   "%C_10_11_load_2 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3671 'load' 'C_10_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3672 [1/1] (2.78ns)   --->   "%tmp_96_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_10_0_load_2, i32 %C_10_1_load_2, i32 %C_10_2_load_2, i32 %C_10_3_load_2, i32 %C_10_4_load_2, i32 %C_10_5_load_2, i32 %C_10_6_load_2, i32 %C_10_7_load_2, i32 %C_10_8_load_2, i32 %C_10_9_load_2, i32 %C_10_10_load_2, i32 %C_10_11_load_2, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3672 'mux' 'tmp_96_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3673 [5/5] (7.25ns)   --->   "%add73_102844_i_i_i = fadd i32 %tmp_96_i_i, i32 %bitcast_ln145_31" [gemm_systolic_array.cpp:42]   --->   Operation 3673 'fadd' 'add73_102844_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3674 [1/1] (3.63ns)   --->   "%block_C_drainer_1136_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1136" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3674 'read' 'block_C_drainer_1136_read_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3675 [1/1] (0.00ns)   --->   "%bitcast_ln145_32 = bitcast i32 %block_C_drainer_1136_read_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3675 'bitcast' 'bitcast_ln145_32' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 0.00>
ST_69 : Operation 3676 [1/2] (3.25ns)   --->   "%C_11_0_load_2 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3676 'load' 'C_11_0_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3677 [1/2] (3.25ns)   --->   "%C_11_1_load_2 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3677 'load' 'C_11_1_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3678 [1/2] (3.25ns)   --->   "%C_11_2_load_2 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3678 'load' 'C_11_2_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3679 [1/2] (3.25ns)   --->   "%C_11_3_load_2 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3679 'load' 'C_11_3_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3680 [1/2] (3.25ns)   --->   "%C_11_4_load_2 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3680 'load' 'C_11_4_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3681 [1/2] (3.25ns)   --->   "%C_11_5_load_2 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3681 'load' 'C_11_5_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3682 [1/2] (3.25ns)   --->   "%C_11_6_load_2 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3682 'load' 'C_11_6_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3683 [1/2] (3.25ns)   --->   "%C_11_7_load_2 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3683 'load' 'C_11_7_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3684 [1/2] (3.25ns)   --->   "%C_11_8_load_2 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3684 'load' 'C_11_8_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3685 [1/2] (3.25ns)   --->   "%C_11_9_load_2 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3685 'load' 'C_11_9_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3686 [1/2] (3.25ns)   --->   "%C_11_10_load_2 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3686 'load' 'C_11_10_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3687 [1/2] (3.25ns)   --->   "%C_11_11_load_2 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3687 'load' 'C_11_11_load_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3688 [1/1] (2.78ns)   --->   "%tmp_97_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_11_0_load_2, i32 %C_11_1_load_2, i32 %C_11_2_load_2, i32 %C_11_3_load_2, i32 %C_11_4_load_2, i32 %C_11_5_load_2, i32 %C_11_6_load_2, i32 %C_11_7_load_2, i32 %C_11_8_load_2, i32 %C_11_9_load_2, i32 %C_11_10_load_2, i32 %C_11_11_load_2, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3688 'mux' 'tmp_97_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3689 [5/5] (7.25ns)   --->   "%add73_113151_i_i_i = fadd i32 %tmp_97_i_i, i32 %bitcast_ln145_32" [gemm_systolic_array.cpp:42]   --->   Operation 3689 'fadd' 'add73_113151_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3690 [1/1] (3.63ns)   --->   "%block_C_drainer_126_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_126" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3690 'read' 'block_C_drainer_126_read_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3691 [1/1] (0.00ns)   --->   "%bitcast_ln145_11 = bitcast i32 %block_C_drainer_126_read_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3691 'bitcast' 'bitcast_ln145_11' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 0.00>
ST_69 : Operation 3692 [1/2] (3.25ns)   --->   "%C_1_0_load_1 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3692 'load' 'C_1_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3693 [1/2] (3.25ns)   --->   "%C_1_1_load_1 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3693 'load' 'C_1_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3694 [1/2] (3.25ns)   --->   "%C_1_2_load_1 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3694 'load' 'C_1_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3695 [1/2] (3.25ns)   --->   "%C_1_3_load_1 = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3695 'load' 'C_1_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3696 [1/2] (3.25ns)   --->   "%C_1_4_load_1 = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3696 'load' 'C_1_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3697 [1/2] (3.25ns)   --->   "%C_1_5_load_1 = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3697 'load' 'C_1_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3698 [1/2] (3.25ns)   --->   "%C_1_6_load_1 = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3698 'load' 'C_1_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3699 [1/2] (3.25ns)   --->   "%C_1_7_load_1 = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3699 'load' 'C_1_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3700 [1/2] (3.25ns)   --->   "%C_1_8_load_1 = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3700 'load' 'C_1_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3701 [1/2] (3.25ns)   --->   "%C_1_9_load_1 = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3701 'load' 'C_1_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3702 [1/2] (3.25ns)   --->   "%C_1_10_load_1 = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3702 'load' 'C_1_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3703 [1/2] (3.25ns)   --->   "%C_1_11_load_1 = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3703 'load' 'C_1_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3704 [1/1] (2.78ns)   --->   "%tmp_76_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_1_0_load_1, i32 %C_1_1_load_1, i32 %C_1_2_load_1, i32 %C_1_3_load_1, i32 %C_1_4_load_1, i32 %C_1_5_load_1, i32 %C_1_6_load_1, i32 %C_1_7_load_1, i32 %C_1_8_load_1, i32 %C_1_9_load_1, i32 %C_1_10_load_1, i32 %C_1_11_load_1, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3704 'mux' 'tmp_76_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3705 [5/5] (7.25ns)   --->   "%add73_153_i_i_i = fadd i32 %tmp_76_i_i, i32 %bitcast_ln145_11" [gemm_systolic_array.cpp:42]   --->   Operation 3705 'fadd' 'add73_153_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3706 [1/1] (3.63ns)   --->   "%block_C_drainer_227_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_227" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3706 'read' 'block_C_drainer_227_read_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3707 [1/1] (0.00ns)   --->   "%bitcast_ln145_12 = bitcast i32 %block_C_drainer_227_read_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3707 'bitcast' 'bitcast_ln145_12' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 0.00>
ST_69 : Operation 3708 [1/2] (3.25ns)   --->   "%C_2_0_load_1 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3708 'load' 'C_2_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3709 [1/2] (3.25ns)   --->   "%C_2_1_load_1 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3709 'load' 'C_2_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3710 [1/2] (3.25ns)   --->   "%C_2_2_load_1 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3710 'load' 'C_2_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3711 [1/2] (3.25ns)   --->   "%C_2_3_load_1 = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3711 'load' 'C_2_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3712 [1/2] (3.25ns)   --->   "%C_2_4_load_1 = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3712 'load' 'C_2_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3713 [1/2] (3.25ns)   --->   "%C_2_5_load_1 = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3713 'load' 'C_2_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3714 [1/2] (3.25ns)   --->   "%C_2_6_load_1 = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3714 'load' 'C_2_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3715 [1/2] (3.25ns)   --->   "%C_2_7_load_1 = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3715 'load' 'C_2_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3716 [1/2] (3.25ns)   --->   "%C_2_8_load_1 = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3716 'load' 'C_2_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3717 [1/2] (3.25ns)   --->   "%C_2_9_load_1 = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3717 'load' 'C_2_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3718 [1/2] (3.25ns)   --->   "%C_2_10_load_1 = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3718 'load' 'C_2_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3719 [1/2] (3.25ns)   --->   "%C_2_11_load_1 = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3719 'load' 'C_2_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3720 [1/1] (2.78ns)   --->   "%tmp_77_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_2_0_load_1, i32 %C_2_1_load_1, i32 %C_2_2_load_1, i32 %C_2_3_load_1, i32 %C_2_4_load_1, i32 %C_2_5_load_1, i32 %C_2_6_load_1, i32 %C_2_7_load_1, i32 %C_2_8_load_1, i32 %C_2_9_load_1, i32 %C_2_10_load_1, i32 %C_2_11_load_1, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3720 'mux' 'tmp_77_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3721 [5/5] (7.25ns)   --->   "%add73_2360_i_i_i = fadd i32 %tmp_77_i_i, i32 %bitcast_ln145_12" [gemm_systolic_array.cpp:42]   --->   Operation 3721 'fadd' 'add73_2360_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3722 [1/1] (3.63ns)   --->   "%block_C_drainer_328_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_328" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3722 'read' 'block_C_drainer_328_read_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3723 [1/1] (0.00ns)   --->   "%bitcast_ln145_13 = bitcast i32 %block_C_drainer_328_read_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3723 'bitcast' 'bitcast_ln145_13' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 0.00>
ST_69 : Operation 3724 [1/2] (3.25ns)   --->   "%C_3_0_load_1 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3724 'load' 'C_3_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3725 [1/2] (3.25ns)   --->   "%C_3_1_load_1 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3725 'load' 'C_3_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3726 [1/2] (3.25ns)   --->   "%C_3_2_load_1 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3726 'load' 'C_3_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3727 [1/2] (3.25ns)   --->   "%C_3_3_load_1 = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3727 'load' 'C_3_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3728 [1/2] (3.25ns)   --->   "%C_3_4_load_1 = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3728 'load' 'C_3_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3729 [1/2] (3.25ns)   --->   "%C_3_5_load_1 = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3729 'load' 'C_3_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3730 [1/2] (3.25ns)   --->   "%C_3_6_load_1 = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3730 'load' 'C_3_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3731 [1/2] (3.25ns)   --->   "%C_3_7_load_1 = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3731 'load' 'C_3_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3732 [1/2] (3.25ns)   --->   "%C_3_8_load_1 = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3732 'load' 'C_3_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3733 [1/2] (3.25ns)   --->   "%C_3_9_load_1 = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3733 'load' 'C_3_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3734 [1/2] (3.25ns)   --->   "%C_3_10_load_1 = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3734 'load' 'C_3_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3735 [1/2] (3.25ns)   --->   "%C_3_11_load_1 = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3735 'load' 'C_3_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3736 [1/1] (2.78ns)   --->   "%tmp_78_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_3_0_load_1, i32 %C_3_1_load_1, i32 %C_3_2_load_1, i32 %C_3_3_load_1, i32 %C_3_4_load_1, i32 %C_3_5_load_1, i32 %C_3_6_load_1, i32 %C_3_7_load_1, i32 %C_3_8_load_1, i32 %C_3_9_load_1, i32 %C_3_10_load_1, i32 %C_3_11_load_1, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3736 'mux' 'tmp_78_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3737 [5/5] (7.25ns)   --->   "%add73_3667_i_i_i = fadd i32 %tmp_78_i_i, i32 %bitcast_ln145_13" [gemm_systolic_array.cpp:42]   --->   Operation 3737 'fadd' 'add73_3667_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3738 [1/1] (3.63ns)   --->   "%block_C_drainer_429_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_429" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3738 'read' 'block_C_drainer_429_read_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3739 [1/1] (0.00ns)   --->   "%bitcast_ln145_14 = bitcast i32 %block_C_drainer_429_read_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3739 'bitcast' 'bitcast_ln145_14' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 0.00>
ST_69 : Operation 3740 [1/2] (3.25ns)   --->   "%C_4_0_load_1 = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3740 'load' 'C_4_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3741 [1/2] (3.25ns)   --->   "%C_4_1_load_1 = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3741 'load' 'C_4_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3742 [1/2] (3.25ns)   --->   "%C_4_2_load_1 = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3742 'load' 'C_4_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3743 [1/2] (3.25ns)   --->   "%C_4_3_load_1 = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3743 'load' 'C_4_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3744 [1/2] (3.25ns)   --->   "%C_4_4_load_1 = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3744 'load' 'C_4_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3745 [1/2] (3.25ns)   --->   "%C_4_5_load_1 = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3745 'load' 'C_4_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3746 [1/2] (3.25ns)   --->   "%C_4_6_load_1 = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3746 'load' 'C_4_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3747 [1/2] (3.25ns)   --->   "%C_4_7_load_1 = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3747 'load' 'C_4_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3748 [1/2] (3.25ns)   --->   "%C_4_8_load_1 = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3748 'load' 'C_4_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3749 [1/2] (3.25ns)   --->   "%C_4_9_load_1 = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3749 'load' 'C_4_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3750 [1/2] (3.25ns)   --->   "%C_4_10_load_1 = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3750 'load' 'C_4_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3751 [1/2] (3.25ns)   --->   "%C_4_11_load_1 = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3751 'load' 'C_4_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3752 [1/1] (2.78ns)   --->   "%tmp_79_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_4_0_load_1, i32 %C_4_1_load_1, i32 %C_4_2_load_1, i32 %C_4_3_load_1, i32 %C_4_4_load_1, i32 %C_4_5_load_1, i32 %C_4_6_load_1, i32 %C_4_7_load_1, i32 %C_4_8_load_1, i32 %C_4_9_load_1, i32 %C_4_10_load_1, i32 %C_4_11_load_1, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3752 'mux' 'tmp_79_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3753 [5/5] (7.25ns)   --->   "%add73_4974_i_i_i = fadd i32 %tmp_79_i_i, i32 %bitcast_ln145_14" [gemm_systolic_array.cpp:42]   --->   Operation 3753 'fadd' 'add73_4974_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3754 [1/1] (3.63ns)   --->   "%block_C_drainer_530_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_530" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3754 'read' 'block_C_drainer_530_read_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3755 [1/1] (0.00ns)   --->   "%bitcast_ln145_15 = bitcast i32 %block_C_drainer_530_read_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3755 'bitcast' 'bitcast_ln145_15' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 0.00>
ST_69 : Operation 3756 [1/2] (3.25ns)   --->   "%C_5_0_load_1 = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3756 'load' 'C_5_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3757 [1/2] (3.25ns)   --->   "%C_5_1_load_1 = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3757 'load' 'C_5_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3758 [1/2] (3.25ns)   --->   "%C_5_2_load_1 = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3758 'load' 'C_5_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3759 [1/2] (3.25ns)   --->   "%C_5_3_load_1 = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3759 'load' 'C_5_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3760 [1/2] (3.25ns)   --->   "%C_5_4_load_1 = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3760 'load' 'C_5_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3761 [1/2] (3.25ns)   --->   "%C_5_5_load_1 = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3761 'load' 'C_5_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3762 [1/2] (3.25ns)   --->   "%C_5_6_load_1 = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3762 'load' 'C_5_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3763 [1/2] (3.25ns)   --->   "%C_5_7_load_1 = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3763 'load' 'C_5_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3764 [1/2] (3.25ns)   --->   "%C_5_8_load_1 = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3764 'load' 'C_5_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3765 [1/2] (3.25ns)   --->   "%C_5_9_load_1 = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3765 'load' 'C_5_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3766 [1/2] (3.25ns)   --->   "%C_5_10_load_1 = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3766 'load' 'C_5_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3767 [1/2] (3.25ns)   --->   "%C_5_11_load_1 = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3767 'load' 'C_5_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3768 [1/1] (2.78ns)   --->   "%tmp_80_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_5_0_load_1, i32 %C_5_1_load_1, i32 %C_5_2_load_1, i32 %C_5_3_load_1, i32 %C_5_4_load_1, i32 %C_5_5_load_1, i32 %C_5_6_load_1, i32 %C_5_7_load_1, i32 %C_5_8_load_1, i32 %C_5_9_load_1, i32 %C_5_10_load_1, i32 %C_5_11_load_1, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3768 'mux' 'tmp_80_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3769 [5/5] (7.25ns)   --->   "%add73_51281_i_i_i = fadd i32 %tmp_80_i_i, i32 %bitcast_ln145_15" [gemm_systolic_array.cpp:42]   --->   Operation 3769 'fadd' 'add73_51281_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3770 [1/1] (3.63ns)   --->   "%block_C_drainer_631_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_631" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3770 'read' 'block_C_drainer_631_read_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3771 [1/1] (0.00ns)   --->   "%bitcast_ln145_16 = bitcast i32 %block_C_drainer_631_read_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3771 'bitcast' 'bitcast_ln145_16' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 0.00>
ST_69 : Operation 3772 [1/2] (3.25ns)   --->   "%C_6_0_load_1 = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3772 'load' 'C_6_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3773 [1/2] (3.25ns)   --->   "%C_6_1_load_1 = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3773 'load' 'C_6_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3774 [1/2] (3.25ns)   --->   "%C_6_2_load_1 = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3774 'load' 'C_6_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3775 [1/2] (3.25ns)   --->   "%C_6_3_load_1 = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3775 'load' 'C_6_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3776 [1/2] (3.25ns)   --->   "%C_6_4_load_1 = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3776 'load' 'C_6_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3777 [1/2] (3.25ns)   --->   "%C_6_5_load_1 = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3777 'load' 'C_6_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3778 [1/2] (3.25ns)   --->   "%C_6_6_load_1 = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3778 'load' 'C_6_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3779 [1/2] (3.25ns)   --->   "%C_6_7_load_1 = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3779 'load' 'C_6_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3780 [1/2] (3.25ns)   --->   "%C_6_8_load_1 = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3780 'load' 'C_6_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3781 [1/2] (3.25ns)   --->   "%C_6_9_load_1 = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3781 'load' 'C_6_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3782 [1/2] (3.25ns)   --->   "%C_6_10_load_1 = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3782 'load' 'C_6_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3783 [1/2] (3.25ns)   --->   "%C_6_11_load_1 = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3783 'load' 'C_6_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3784 [1/1] (2.78ns)   --->   "%tmp_81_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_6_0_load_1, i32 %C_6_1_load_1, i32 %C_6_2_load_1, i32 %C_6_3_load_1, i32 %C_6_4_load_1, i32 %C_6_5_load_1, i32 %C_6_6_load_1, i32 %C_6_7_load_1, i32 %C_6_8_load_1, i32 %C_6_9_load_1, i32 %C_6_10_load_1, i32 %C_6_11_load_1, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3784 'mux' 'tmp_81_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3785 [5/5] (7.25ns)   --->   "%add73_61588_i_i_i = fadd i32 %tmp_81_i_i, i32 %bitcast_ln145_16" [gemm_systolic_array.cpp:42]   --->   Operation 3785 'fadd' 'add73_61588_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3786 [1/1] (3.63ns)   --->   "%block_C_drainer_732_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_732" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3786 'read' 'block_C_drainer_732_read_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3787 [1/1] (0.00ns)   --->   "%bitcast_ln145_17 = bitcast i32 %block_C_drainer_732_read_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3787 'bitcast' 'bitcast_ln145_17' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 0.00>
ST_69 : Operation 3788 [1/2] (3.25ns)   --->   "%C_7_0_load_1 = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3788 'load' 'C_7_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3789 [1/2] (3.25ns)   --->   "%C_7_1_load_1 = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3789 'load' 'C_7_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3790 [1/2] (3.25ns)   --->   "%C_7_2_load_1 = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3790 'load' 'C_7_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3791 [1/2] (3.25ns)   --->   "%C_7_3_load_1 = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3791 'load' 'C_7_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3792 [1/2] (3.25ns)   --->   "%C_7_4_load_1 = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3792 'load' 'C_7_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3793 [1/2] (3.25ns)   --->   "%C_7_5_load_1 = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3793 'load' 'C_7_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3794 [1/2] (3.25ns)   --->   "%C_7_6_load_1 = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3794 'load' 'C_7_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3795 [1/2] (3.25ns)   --->   "%C_7_7_load_1 = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3795 'load' 'C_7_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3796 [1/2] (3.25ns)   --->   "%C_7_8_load_1 = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3796 'load' 'C_7_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3797 [1/2] (3.25ns)   --->   "%C_7_9_load_1 = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3797 'load' 'C_7_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3798 [1/2] (3.25ns)   --->   "%C_7_10_load_1 = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3798 'load' 'C_7_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3799 [1/2] (3.25ns)   --->   "%C_7_11_load_1 = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3799 'load' 'C_7_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3800 [1/1] (2.78ns)   --->   "%tmp_82_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_7_0_load_1, i32 %C_7_1_load_1, i32 %C_7_2_load_1, i32 %C_7_3_load_1, i32 %C_7_4_load_1, i32 %C_7_5_load_1, i32 %C_7_6_load_1, i32 %C_7_7_load_1, i32 %C_7_8_load_1, i32 %C_7_9_load_1, i32 %C_7_10_load_1, i32 %C_7_11_load_1, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3800 'mux' 'tmp_82_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3801 [5/5] (7.25ns)   --->   "%add73_71895_i_i_i = fadd i32 %tmp_82_i_i, i32 %bitcast_ln145_17" [gemm_systolic_array.cpp:42]   --->   Operation 3801 'fadd' 'add73_71895_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3802 [1/1] (3.63ns)   --->   "%block_C_drainer_833_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_833" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3802 'read' 'block_C_drainer_833_read_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3803 [1/1] (0.00ns)   --->   "%bitcast_ln145_18 = bitcast i32 %block_C_drainer_833_read_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3803 'bitcast' 'bitcast_ln145_18' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 0.00>
ST_69 : Operation 3804 [1/2] (3.25ns)   --->   "%C_8_0_load_1 = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3804 'load' 'C_8_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3805 [1/2] (3.25ns)   --->   "%C_8_1_load_1 = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3805 'load' 'C_8_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3806 [1/2] (3.25ns)   --->   "%C_8_2_load_1 = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3806 'load' 'C_8_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3807 [1/2] (3.25ns)   --->   "%C_8_3_load_1 = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3807 'load' 'C_8_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3808 [1/2] (3.25ns)   --->   "%C_8_4_load_1 = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3808 'load' 'C_8_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3809 [1/2] (3.25ns)   --->   "%C_8_5_load_1 = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3809 'load' 'C_8_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3810 [1/2] (3.25ns)   --->   "%C_8_6_load_1 = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3810 'load' 'C_8_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3811 [1/2] (3.25ns)   --->   "%C_8_7_load_1 = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3811 'load' 'C_8_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3812 [1/2] (3.25ns)   --->   "%C_8_8_load_1 = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3812 'load' 'C_8_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3813 [1/2] (3.25ns)   --->   "%C_8_9_load_1 = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3813 'load' 'C_8_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3814 [1/2] (3.25ns)   --->   "%C_8_10_load_1 = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3814 'load' 'C_8_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3815 [1/2] (3.25ns)   --->   "%C_8_11_load_1 = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3815 'load' 'C_8_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3816 [1/1] (2.78ns)   --->   "%tmp_83_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_8_0_load_1, i32 %C_8_1_load_1, i32 %C_8_2_load_1, i32 %C_8_3_load_1, i32 %C_8_4_load_1, i32 %C_8_5_load_1, i32 %C_8_6_load_1, i32 %C_8_7_load_1, i32 %C_8_8_load_1, i32 %C_8_9_load_1, i32 %C_8_10_load_1, i32 %C_8_11_load_1, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3816 'mux' 'tmp_83_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3817 [5/5] (7.25ns)   --->   "%add73_82202_i_i_i = fadd i32 %tmp_83_i_i, i32 %bitcast_ln145_18" [gemm_systolic_array.cpp:42]   --->   Operation 3817 'fadd' 'add73_82202_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3818 [1/1] (3.63ns)   --->   "%block_C_drainer_934_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_934" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3818 'read' 'block_C_drainer_934_read_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3819 [1/1] (0.00ns)   --->   "%bitcast_ln145_19 = bitcast i32 %block_C_drainer_934_read_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3819 'bitcast' 'bitcast_ln145_19' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 0.00>
ST_69 : Operation 3820 [1/2] (3.25ns)   --->   "%C_9_0_load_1 = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3820 'load' 'C_9_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3821 [1/2] (3.25ns)   --->   "%C_9_1_load_1 = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3821 'load' 'C_9_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3822 [1/2] (3.25ns)   --->   "%C_9_2_load_1 = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3822 'load' 'C_9_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3823 [1/2] (3.25ns)   --->   "%C_9_3_load_1 = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3823 'load' 'C_9_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3824 [1/2] (3.25ns)   --->   "%C_9_4_load_1 = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3824 'load' 'C_9_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3825 [1/2] (3.25ns)   --->   "%C_9_5_load_1 = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3825 'load' 'C_9_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3826 [1/2] (3.25ns)   --->   "%C_9_6_load_1 = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3826 'load' 'C_9_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3827 [1/2] (3.25ns)   --->   "%C_9_7_load_1 = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3827 'load' 'C_9_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3828 [1/2] (3.25ns)   --->   "%C_9_8_load_1 = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3828 'load' 'C_9_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3829 [1/2] (3.25ns)   --->   "%C_9_9_load_1 = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3829 'load' 'C_9_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3830 [1/2] (3.25ns)   --->   "%C_9_10_load_1 = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3830 'load' 'C_9_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3831 [1/2] (3.25ns)   --->   "%C_9_11_load_1 = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3831 'load' 'C_9_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3832 [1/1] (2.78ns)   --->   "%tmp_84_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_9_0_load_1, i32 %C_9_1_load_1, i32 %C_9_2_load_1, i32 %C_9_3_load_1, i32 %C_9_4_load_1, i32 %C_9_5_load_1, i32 %C_9_6_load_1, i32 %C_9_7_load_1, i32 %C_9_8_load_1, i32 %C_9_9_load_1, i32 %C_9_10_load_1, i32 %C_9_11_load_1, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3832 'mux' 'tmp_84_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3833 [5/5] (7.25ns)   --->   "%add73_92509_i_i_i = fadd i32 %tmp_84_i_i, i32 %bitcast_ln145_19" [gemm_systolic_array.cpp:42]   --->   Operation 3833 'fadd' 'add73_92509_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3834 [1/1] (3.63ns)   --->   "%block_C_drainer_1035_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1035" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3834 'read' 'block_C_drainer_1035_read_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3835 [1/1] (0.00ns)   --->   "%bitcast_ln145_20 = bitcast i32 %block_C_drainer_1035_read_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3835 'bitcast' 'bitcast_ln145_20' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 0.00>
ST_69 : Operation 3836 [1/2] (3.25ns)   --->   "%C_10_0_load_1 = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3836 'load' 'C_10_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3837 [1/2] (3.25ns)   --->   "%C_10_1_load_1 = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3837 'load' 'C_10_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3838 [1/2] (3.25ns)   --->   "%C_10_2_load_1 = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3838 'load' 'C_10_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3839 [1/2] (3.25ns)   --->   "%C_10_3_load_1 = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3839 'load' 'C_10_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3840 [1/2] (3.25ns)   --->   "%C_10_4_load_1 = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3840 'load' 'C_10_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3841 [1/2] (3.25ns)   --->   "%C_10_5_load_1 = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3841 'load' 'C_10_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3842 [1/2] (3.25ns)   --->   "%C_10_6_load_1 = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3842 'load' 'C_10_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3843 [1/2] (3.25ns)   --->   "%C_10_7_load_1 = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3843 'load' 'C_10_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3844 [1/2] (3.25ns)   --->   "%C_10_8_load_1 = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3844 'load' 'C_10_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3845 [1/2] (3.25ns)   --->   "%C_10_9_load_1 = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3845 'load' 'C_10_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3846 [1/2] (3.25ns)   --->   "%C_10_10_load_1 = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3846 'load' 'C_10_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3847 [1/2] (3.25ns)   --->   "%C_10_11_load_1 = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3847 'load' 'C_10_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3848 [1/1] (2.78ns)   --->   "%tmp_85_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_10_0_load_1, i32 %C_10_1_load_1, i32 %C_10_2_load_1, i32 %C_10_3_load_1, i32 %C_10_4_load_1, i32 %C_10_5_load_1, i32 %C_10_6_load_1, i32 %C_10_7_load_1, i32 %C_10_8_load_1, i32 %C_10_9_load_1, i32 %C_10_10_load_1, i32 %C_10_11_load_1, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3848 'mux' 'tmp_85_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3849 [5/5] (7.25ns)   --->   "%add73_102816_i_i_i = fadd i32 %tmp_85_i_i, i32 %bitcast_ln145_20" [gemm_systolic_array.cpp:42]   --->   Operation 3849 'fadd' 'add73_102816_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3850 [1/1] (3.63ns)   --->   "%block_C_drainer_1136_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1136" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3850 'read' 'block_C_drainer_1136_read_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3851 [1/1] (0.00ns)   --->   "%bitcast_ln145_21 = bitcast i32 %block_C_drainer_1136_read_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3851 'bitcast' 'bitcast_ln145_21' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 0.00>
ST_69 : Operation 3852 [1/2] (3.25ns)   --->   "%C_11_0_load_1 = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3852 'load' 'C_11_0_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3853 [1/2] (3.25ns)   --->   "%C_11_1_load_1 = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3853 'load' 'C_11_1_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3854 [1/2] (3.25ns)   --->   "%C_11_2_load_1 = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3854 'load' 'C_11_2_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3855 [1/2] (3.25ns)   --->   "%C_11_3_load_1 = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3855 'load' 'C_11_3_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3856 [1/2] (3.25ns)   --->   "%C_11_4_load_1 = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3856 'load' 'C_11_4_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3857 [1/2] (3.25ns)   --->   "%C_11_5_load_1 = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3857 'load' 'C_11_5_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3858 [1/2] (3.25ns)   --->   "%C_11_6_load_1 = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3858 'load' 'C_11_6_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3859 [1/2] (3.25ns)   --->   "%C_11_7_load_1 = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3859 'load' 'C_11_7_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3860 [1/2] (3.25ns)   --->   "%C_11_8_load_1 = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3860 'load' 'C_11_8_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3861 [1/2] (3.25ns)   --->   "%C_11_9_load_1 = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3861 'load' 'C_11_9_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3862 [1/2] (3.25ns)   --->   "%C_11_10_load_1 = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3862 'load' 'C_11_10_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3863 [1/2] (3.25ns)   --->   "%C_11_11_load_1 = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3863 'load' 'C_11_11_load_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3864 [1/1] (2.78ns)   --->   "%tmp_86_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_11_0_load_1, i32 %C_11_1_load_1, i32 %C_11_2_load_1, i32 %C_11_3_load_1, i32 %C_11_4_load_1, i32 %C_11_5_load_1, i32 %C_11_6_load_1, i32 %C_11_7_load_1, i32 %C_11_8_load_1, i32 %C_11_9_load_1, i32 %C_11_10_load_1, i32 %C_11_11_load_1, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3864 'mux' 'tmp_86_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3865 [5/5] (7.25ns)   --->   "%add73_113123_i_i_i = fadd i32 %tmp_86_i_i, i32 %bitcast_ln145_21" [gemm_systolic_array.cpp:42]   --->   Operation 3865 'fadd' 'add73_113123_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3866 [1/1] (3.63ns)   --->   "%block_C_drainer_126_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_126" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3866 'read' 'block_C_drainer_126_read' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3867 [1/1] (0.00ns)   --->   "%bitcast_ln145 = bitcast i32 %block_C_drainer_126_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3867 'bitcast' 'bitcast_ln145' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 0.00>
ST_69 : Operation 3868 [1/2] (3.25ns)   --->   "%C_1_0_load = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3868 'load' 'C_1_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3869 [1/2] (3.25ns)   --->   "%C_1_1_load = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3869 'load' 'C_1_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3870 [1/2] (3.25ns)   --->   "%C_1_2_load = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3870 'load' 'C_1_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3871 [1/2] (3.25ns)   --->   "%C_1_3_load = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3871 'load' 'C_1_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3872 [1/2] (3.25ns)   --->   "%C_1_4_load = load i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3872 'load' 'C_1_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3873 [1/2] (3.25ns)   --->   "%C_1_5_load = load i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3873 'load' 'C_1_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3874 [1/2] (3.25ns)   --->   "%C_1_6_load = load i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3874 'load' 'C_1_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3875 [1/2] (3.25ns)   --->   "%C_1_7_load = load i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3875 'load' 'C_1_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3876 [1/2] (3.25ns)   --->   "%C_1_8_load = load i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3876 'load' 'C_1_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3877 [1/2] (3.25ns)   --->   "%C_1_9_load = load i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3877 'load' 'C_1_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3878 [1/2] (3.25ns)   --->   "%C_1_10_load = load i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3878 'load' 'C_1_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3879 [1/2] (3.25ns)   --->   "%C_1_11_load = load i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3879 'load' 'C_1_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3880 [1/1] (2.78ns)   --->   "%tmp_65_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_1_0_load, i32 %C_1_1_load, i32 %C_1_2_load, i32 %C_1_3_load, i32 %C_1_4_load, i32 %C_1_5_load, i32 %C_1_6_load, i32 %C_1_7_load, i32 %C_1_8_load, i32 %C_1_9_load, i32 %C_1_10_load, i32 %C_1_11_load, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3880 'mux' 'tmp_65_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3881 [5/5] (7.25ns)   --->   "%add73_125_i_i_i = fadd i32 %tmp_65_i_i, i32 %bitcast_ln145" [gemm_systolic_array.cpp:42]   --->   Operation 3881 'fadd' 'add73_125_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3882 [1/1] (3.63ns)   --->   "%block_C_drainer_227_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_227" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3882 'read' 'block_C_drainer_227_read' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3883 [1/1] (0.00ns)   --->   "%bitcast_ln145_1 = bitcast i32 %block_C_drainer_227_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3883 'bitcast' 'bitcast_ln145_1' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 0.00>
ST_69 : Operation 3884 [1/2] (3.25ns)   --->   "%C_2_0_load = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3884 'load' 'C_2_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3885 [1/2] (3.25ns)   --->   "%C_2_1_load = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3885 'load' 'C_2_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3886 [1/2] (3.25ns)   --->   "%C_2_2_load = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3886 'load' 'C_2_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3887 [1/2] (3.25ns)   --->   "%C_2_3_load = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3887 'load' 'C_2_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3888 [1/2] (3.25ns)   --->   "%C_2_4_load = load i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3888 'load' 'C_2_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3889 [1/2] (3.25ns)   --->   "%C_2_5_load = load i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3889 'load' 'C_2_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3890 [1/2] (3.25ns)   --->   "%C_2_6_load = load i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3890 'load' 'C_2_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3891 [1/2] (3.25ns)   --->   "%C_2_7_load = load i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3891 'load' 'C_2_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3892 [1/2] (3.25ns)   --->   "%C_2_8_load = load i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3892 'load' 'C_2_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3893 [1/2] (3.25ns)   --->   "%C_2_9_load = load i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3893 'load' 'C_2_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3894 [1/2] (3.25ns)   --->   "%C_2_10_load = load i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3894 'load' 'C_2_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3895 [1/2] (3.25ns)   --->   "%C_2_11_load = load i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3895 'load' 'C_2_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3896 [1/1] (2.78ns)   --->   "%tmp_66_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_2_0_load, i32 %C_2_1_load, i32 %C_2_2_load, i32 %C_2_3_load, i32 %C_2_4_load, i32 %C_2_5_load, i32 %C_2_6_load, i32 %C_2_7_load, i32 %C_2_8_load, i32 %C_2_9_load, i32 %C_2_10_load, i32 %C_2_11_load, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3896 'mux' 'tmp_66_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3897 [5/5] (7.25ns)   --->   "%add73_2332_i_i_i = fadd i32 %tmp_66_i_i, i32 %bitcast_ln145_1" [gemm_systolic_array.cpp:42]   --->   Operation 3897 'fadd' 'add73_2332_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3898 [1/1] (3.63ns)   --->   "%block_C_drainer_328_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_328" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3898 'read' 'block_C_drainer_328_read' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3899 [1/1] (0.00ns)   --->   "%bitcast_ln145_2 = bitcast i32 %block_C_drainer_328_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3899 'bitcast' 'bitcast_ln145_2' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 0.00>
ST_69 : Operation 3900 [1/2] (3.25ns)   --->   "%C_3_0_load = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3900 'load' 'C_3_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3901 [1/2] (3.25ns)   --->   "%C_3_1_load = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3901 'load' 'C_3_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3902 [1/2] (3.25ns)   --->   "%C_3_2_load = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3902 'load' 'C_3_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3903 [1/2] (3.25ns)   --->   "%C_3_3_load = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3903 'load' 'C_3_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3904 [1/2] (3.25ns)   --->   "%C_3_4_load = load i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3904 'load' 'C_3_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3905 [1/2] (3.25ns)   --->   "%C_3_5_load = load i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3905 'load' 'C_3_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3906 [1/2] (3.25ns)   --->   "%C_3_6_load = load i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3906 'load' 'C_3_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3907 [1/2] (3.25ns)   --->   "%C_3_7_load = load i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3907 'load' 'C_3_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3908 [1/2] (3.25ns)   --->   "%C_3_8_load = load i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3908 'load' 'C_3_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3909 [1/2] (3.25ns)   --->   "%C_3_9_load = load i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3909 'load' 'C_3_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3910 [1/2] (3.25ns)   --->   "%C_3_10_load = load i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3910 'load' 'C_3_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3911 [1/2] (3.25ns)   --->   "%C_3_11_load = load i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3911 'load' 'C_3_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3912 [1/1] (2.78ns)   --->   "%tmp_67_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_3_0_load, i32 %C_3_1_load, i32 %C_3_2_load, i32 %C_3_3_load, i32 %C_3_4_load, i32 %C_3_5_load, i32 %C_3_6_load, i32 %C_3_7_load, i32 %C_3_8_load, i32 %C_3_9_load, i32 %C_3_10_load, i32 %C_3_11_load, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3912 'mux' 'tmp_67_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3913 [5/5] (7.25ns)   --->   "%add73_3639_i_i_i = fadd i32 %tmp_67_i_i, i32 %bitcast_ln145_2" [gemm_systolic_array.cpp:42]   --->   Operation 3913 'fadd' 'add73_3639_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3914 [1/1] (3.63ns)   --->   "%block_C_drainer_429_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_429" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3914 'read' 'block_C_drainer_429_read' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3915 [1/1] (0.00ns)   --->   "%bitcast_ln145_3 = bitcast i32 %block_C_drainer_429_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3915 'bitcast' 'bitcast_ln145_3' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 0.00>
ST_69 : Operation 3916 [1/2] (3.25ns)   --->   "%C_4_0_load = load i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3916 'load' 'C_4_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3917 [1/2] (3.25ns)   --->   "%C_4_1_load = load i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3917 'load' 'C_4_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3918 [1/2] (3.25ns)   --->   "%C_4_2_load = load i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3918 'load' 'C_4_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3919 [1/2] (3.25ns)   --->   "%C_4_3_load = load i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3919 'load' 'C_4_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3920 [1/2] (3.25ns)   --->   "%C_4_4_load = load i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3920 'load' 'C_4_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3921 [1/2] (3.25ns)   --->   "%C_4_5_load = load i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3921 'load' 'C_4_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3922 [1/2] (3.25ns)   --->   "%C_4_6_load = load i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3922 'load' 'C_4_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3923 [1/2] (3.25ns)   --->   "%C_4_7_load = load i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3923 'load' 'C_4_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3924 [1/2] (3.25ns)   --->   "%C_4_8_load = load i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3924 'load' 'C_4_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3925 [1/2] (3.25ns)   --->   "%C_4_9_load = load i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3925 'load' 'C_4_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3926 [1/2] (3.25ns)   --->   "%C_4_10_load = load i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3926 'load' 'C_4_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3927 [1/2] (3.25ns)   --->   "%C_4_11_load = load i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3927 'load' 'C_4_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3928 [1/1] (2.78ns)   --->   "%tmp_68_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_4_0_load, i32 %C_4_1_load, i32 %C_4_2_load, i32 %C_4_3_load, i32 %C_4_4_load, i32 %C_4_5_load, i32 %C_4_6_load, i32 %C_4_7_load, i32 %C_4_8_load, i32 %C_4_9_load, i32 %C_4_10_load, i32 %C_4_11_load, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3928 'mux' 'tmp_68_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3929 [5/5] (7.25ns)   --->   "%add73_4946_i_i_i = fadd i32 %tmp_68_i_i, i32 %bitcast_ln145_3" [gemm_systolic_array.cpp:42]   --->   Operation 3929 'fadd' 'add73_4946_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3930 [1/1] (3.63ns)   --->   "%block_C_drainer_530_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_530" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3930 'read' 'block_C_drainer_530_read' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3931 [1/1] (0.00ns)   --->   "%bitcast_ln145_4 = bitcast i32 %block_C_drainer_530_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3931 'bitcast' 'bitcast_ln145_4' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 0.00>
ST_69 : Operation 3932 [1/2] (3.25ns)   --->   "%C_5_0_load = load i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3932 'load' 'C_5_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3933 [1/2] (3.25ns)   --->   "%C_5_1_load = load i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3933 'load' 'C_5_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3934 [1/2] (3.25ns)   --->   "%C_5_2_load = load i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3934 'load' 'C_5_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3935 [1/2] (3.25ns)   --->   "%C_5_3_load = load i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3935 'load' 'C_5_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3936 [1/2] (3.25ns)   --->   "%C_5_4_load = load i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3936 'load' 'C_5_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3937 [1/2] (3.25ns)   --->   "%C_5_5_load = load i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3937 'load' 'C_5_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3938 [1/2] (3.25ns)   --->   "%C_5_6_load = load i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3938 'load' 'C_5_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3939 [1/2] (3.25ns)   --->   "%C_5_7_load = load i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3939 'load' 'C_5_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3940 [1/2] (3.25ns)   --->   "%C_5_8_load = load i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3940 'load' 'C_5_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3941 [1/2] (3.25ns)   --->   "%C_5_9_load = load i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3941 'load' 'C_5_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3942 [1/2] (3.25ns)   --->   "%C_5_10_load = load i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3942 'load' 'C_5_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3943 [1/2] (3.25ns)   --->   "%C_5_11_load = load i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3943 'load' 'C_5_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3944 [1/1] (2.78ns)   --->   "%tmp_69_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_5_0_load, i32 %C_5_1_load, i32 %C_5_2_load, i32 %C_5_3_load, i32 %C_5_4_load, i32 %C_5_5_load, i32 %C_5_6_load, i32 %C_5_7_load, i32 %C_5_8_load, i32 %C_5_9_load, i32 %C_5_10_load, i32 %C_5_11_load, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3944 'mux' 'tmp_69_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3945 [5/5] (7.25ns)   --->   "%add73_51253_i_i_i = fadd i32 %tmp_69_i_i, i32 %bitcast_ln145_4" [gemm_systolic_array.cpp:42]   --->   Operation 3945 'fadd' 'add73_51253_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3946 [1/1] (3.63ns)   --->   "%block_C_drainer_631_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_631" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3946 'read' 'block_C_drainer_631_read' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3947 [1/1] (0.00ns)   --->   "%bitcast_ln145_5 = bitcast i32 %block_C_drainer_631_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3947 'bitcast' 'bitcast_ln145_5' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 0.00>
ST_69 : Operation 3948 [1/2] (3.25ns)   --->   "%C_6_0_load = load i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3948 'load' 'C_6_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3949 [1/2] (3.25ns)   --->   "%C_6_1_load = load i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3949 'load' 'C_6_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3950 [1/2] (3.25ns)   --->   "%C_6_2_load = load i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3950 'load' 'C_6_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3951 [1/2] (3.25ns)   --->   "%C_6_3_load = load i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3951 'load' 'C_6_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3952 [1/2] (3.25ns)   --->   "%C_6_4_load = load i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3952 'load' 'C_6_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3953 [1/2] (3.25ns)   --->   "%C_6_5_load = load i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3953 'load' 'C_6_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3954 [1/2] (3.25ns)   --->   "%C_6_6_load = load i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3954 'load' 'C_6_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3955 [1/2] (3.25ns)   --->   "%C_6_7_load = load i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3955 'load' 'C_6_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3956 [1/2] (3.25ns)   --->   "%C_6_8_load = load i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3956 'load' 'C_6_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3957 [1/2] (3.25ns)   --->   "%C_6_9_load = load i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3957 'load' 'C_6_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3958 [1/2] (3.25ns)   --->   "%C_6_10_load = load i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3958 'load' 'C_6_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3959 [1/2] (3.25ns)   --->   "%C_6_11_load = load i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3959 'load' 'C_6_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3960 [1/1] (2.78ns)   --->   "%tmp_70_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_6_0_load, i32 %C_6_1_load, i32 %C_6_2_load, i32 %C_6_3_load, i32 %C_6_4_load, i32 %C_6_5_load, i32 %C_6_6_load, i32 %C_6_7_load, i32 %C_6_8_load, i32 %C_6_9_load, i32 %C_6_10_load, i32 %C_6_11_load, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3960 'mux' 'tmp_70_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3961 [5/5] (7.25ns)   --->   "%add73_61560_i_i_i = fadd i32 %tmp_70_i_i, i32 %bitcast_ln145_5" [gemm_systolic_array.cpp:42]   --->   Operation 3961 'fadd' 'add73_61560_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3962 [1/1] (3.63ns)   --->   "%block_C_drainer_732_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_732" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3962 'read' 'block_C_drainer_732_read' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3963 [1/1] (0.00ns)   --->   "%bitcast_ln145_6 = bitcast i32 %block_C_drainer_732_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3963 'bitcast' 'bitcast_ln145_6' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 0.00>
ST_69 : Operation 3964 [1/2] (3.25ns)   --->   "%C_7_0_load = load i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3964 'load' 'C_7_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3965 [1/2] (3.25ns)   --->   "%C_7_1_load = load i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3965 'load' 'C_7_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3966 [1/2] (3.25ns)   --->   "%C_7_2_load = load i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3966 'load' 'C_7_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3967 [1/2] (3.25ns)   --->   "%C_7_3_load = load i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3967 'load' 'C_7_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3968 [1/2] (3.25ns)   --->   "%C_7_4_load = load i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3968 'load' 'C_7_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3969 [1/2] (3.25ns)   --->   "%C_7_5_load = load i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3969 'load' 'C_7_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3970 [1/2] (3.25ns)   --->   "%C_7_6_load = load i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3970 'load' 'C_7_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3971 [1/2] (3.25ns)   --->   "%C_7_7_load = load i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3971 'load' 'C_7_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3972 [1/2] (3.25ns)   --->   "%C_7_8_load = load i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3972 'load' 'C_7_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3973 [1/2] (3.25ns)   --->   "%C_7_9_load = load i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3973 'load' 'C_7_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3974 [1/2] (3.25ns)   --->   "%C_7_10_load = load i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3974 'load' 'C_7_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3975 [1/2] (3.25ns)   --->   "%C_7_11_load = load i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3975 'load' 'C_7_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3976 [1/1] (2.78ns)   --->   "%tmp_71_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_7_0_load, i32 %C_7_1_load, i32 %C_7_2_load, i32 %C_7_3_load, i32 %C_7_4_load, i32 %C_7_5_load, i32 %C_7_6_load, i32 %C_7_7_load, i32 %C_7_8_load, i32 %C_7_9_load, i32 %C_7_10_load, i32 %C_7_11_load, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3976 'mux' 'tmp_71_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3977 [5/5] (7.25ns)   --->   "%add73_71867_i_i_i = fadd i32 %tmp_71_i_i, i32 %bitcast_ln145_6" [gemm_systolic_array.cpp:42]   --->   Operation 3977 'fadd' 'add73_71867_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3978 [1/1] (3.63ns)   --->   "%block_C_drainer_833_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_833" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3978 'read' 'block_C_drainer_833_read' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3979 [1/1] (0.00ns)   --->   "%bitcast_ln145_7 = bitcast i32 %block_C_drainer_833_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3979 'bitcast' 'bitcast_ln145_7' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 0.00>
ST_69 : Operation 3980 [1/2] (3.25ns)   --->   "%C_8_0_load = load i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3980 'load' 'C_8_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3981 [1/2] (3.25ns)   --->   "%C_8_1_load = load i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3981 'load' 'C_8_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3982 [1/2] (3.25ns)   --->   "%C_8_2_load = load i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3982 'load' 'C_8_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3983 [1/2] (3.25ns)   --->   "%C_8_3_load = load i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3983 'load' 'C_8_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3984 [1/2] (3.25ns)   --->   "%C_8_4_load = load i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3984 'load' 'C_8_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3985 [1/2] (3.25ns)   --->   "%C_8_5_load = load i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3985 'load' 'C_8_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3986 [1/2] (3.25ns)   --->   "%C_8_6_load = load i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3986 'load' 'C_8_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3987 [1/2] (3.25ns)   --->   "%C_8_7_load = load i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3987 'load' 'C_8_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3988 [1/2] (3.25ns)   --->   "%C_8_8_load = load i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3988 'load' 'C_8_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3989 [1/2] (3.25ns)   --->   "%C_8_9_load = load i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3989 'load' 'C_8_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3990 [1/2] (3.25ns)   --->   "%C_8_10_load = load i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3990 'load' 'C_8_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3991 [1/2] (3.25ns)   --->   "%C_8_11_load = load i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3991 'load' 'C_8_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3992 [1/1] (2.78ns)   --->   "%tmp_72_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_8_0_load, i32 %C_8_1_load, i32 %C_8_2_load, i32 %C_8_3_load, i32 %C_8_4_load, i32 %C_8_5_load, i32 %C_8_6_load, i32 %C_8_7_load, i32 %C_8_8_load, i32 %C_8_9_load, i32 %C_8_10_load, i32 %C_8_11_load, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 3992 'mux' 'tmp_72_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3993 [5/5] (7.25ns)   --->   "%add73_82174_i_i_i = fadd i32 %tmp_72_i_i, i32 %bitcast_ln145_7" [gemm_systolic_array.cpp:42]   --->   Operation 3993 'fadd' 'add73_82174_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3994 [1/1] (3.63ns)   --->   "%block_C_drainer_934_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_934" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3994 'read' 'block_C_drainer_934_read' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 3995 [1/1] (0.00ns)   --->   "%bitcast_ln145_8 = bitcast i32 %block_C_drainer_934_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3995 'bitcast' 'bitcast_ln145_8' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 0.00>
ST_69 : Operation 3996 [1/2] (3.25ns)   --->   "%C_9_0_load = load i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3996 'load' 'C_9_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3997 [1/2] (3.25ns)   --->   "%C_9_1_load = load i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3997 'load' 'C_9_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3998 [1/2] (3.25ns)   --->   "%C_9_2_load = load i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3998 'load' 'C_9_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 3999 [1/2] (3.25ns)   --->   "%C_9_3_load = load i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 3999 'load' 'C_9_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4000 [1/2] (3.25ns)   --->   "%C_9_4_load = load i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4000 'load' 'C_9_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4001 [1/2] (3.25ns)   --->   "%C_9_5_load = load i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4001 'load' 'C_9_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4002 [1/2] (3.25ns)   --->   "%C_9_6_load = load i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4002 'load' 'C_9_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4003 [1/2] (3.25ns)   --->   "%C_9_7_load = load i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4003 'load' 'C_9_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4004 [1/2] (3.25ns)   --->   "%C_9_8_load = load i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4004 'load' 'C_9_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4005 [1/2] (3.25ns)   --->   "%C_9_9_load = load i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4005 'load' 'C_9_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4006 [1/2] (3.25ns)   --->   "%C_9_10_load = load i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4006 'load' 'C_9_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4007 [1/2] (3.25ns)   --->   "%C_9_11_load = load i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4007 'load' 'C_9_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4008 [1/1] (2.78ns)   --->   "%tmp_73_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_9_0_load, i32 %C_9_1_load, i32 %C_9_2_load, i32 %C_9_3_load, i32 %C_9_4_load, i32 %C_9_5_load, i32 %C_9_6_load, i32 %C_9_7_load, i32 %C_9_8_load, i32 %C_9_9_load, i32 %C_9_10_load, i32 %C_9_11_load, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 4008 'mux' 'tmp_73_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4009 [5/5] (7.25ns)   --->   "%add73_92481_i_i_i = fadd i32 %tmp_73_i_i, i32 %bitcast_ln145_8" [gemm_systolic_array.cpp:42]   --->   Operation 4009 'fadd' 'add73_92481_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4010 [1/1] (3.63ns)   --->   "%block_C_drainer_1035_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1035" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 4010 'read' 'block_C_drainer_1035_read' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 4011 [1/1] (0.00ns)   --->   "%bitcast_ln145_9 = bitcast i32 %block_C_drainer_1035_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 4011 'bitcast' 'bitcast_ln145_9' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 0.00>
ST_69 : Operation 4012 [1/2] (3.25ns)   --->   "%C_10_0_load = load i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4012 'load' 'C_10_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4013 [1/2] (3.25ns)   --->   "%C_10_1_load = load i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4013 'load' 'C_10_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4014 [1/2] (3.25ns)   --->   "%C_10_2_load = load i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4014 'load' 'C_10_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4015 [1/2] (3.25ns)   --->   "%C_10_3_load = load i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4015 'load' 'C_10_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4016 [1/2] (3.25ns)   --->   "%C_10_4_load = load i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4016 'load' 'C_10_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4017 [1/2] (3.25ns)   --->   "%C_10_5_load = load i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4017 'load' 'C_10_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4018 [1/2] (3.25ns)   --->   "%C_10_6_load = load i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4018 'load' 'C_10_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4019 [1/2] (3.25ns)   --->   "%C_10_7_load = load i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4019 'load' 'C_10_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4020 [1/2] (3.25ns)   --->   "%C_10_8_load = load i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4020 'load' 'C_10_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4021 [1/2] (3.25ns)   --->   "%C_10_9_load = load i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4021 'load' 'C_10_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4022 [1/2] (3.25ns)   --->   "%C_10_10_load = load i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4022 'load' 'C_10_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4023 [1/2] (3.25ns)   --->   "%C_10_11_load = load i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4023 'load' 'C_10_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4024 [1/1] (2.78ns)   --->   "%tmp_74_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_10_0_load, i32 %C_10_1_load, i32 %C_10_2_load, i32 %C_10_3_load, i32 %C_10_4_load, i32 %C_10_5_load, i32 %C_10_6_load, i32 %C_10_7_load, i32 %C_10_8_load, i32 %C_10_9_load, i32 %C_10_10_load, i32 %C_10_11_load, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 4024 'mux' 'tmp_74_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4025 [5/5] (7.25ns)   --->   "%add73_102788_i_i_i = fadd i32 %tmp_74_i_i, i32 %bitcast_ln145_9" [gemm_systolic_array.cpp:42]   --->   Operation 4025 'fadd' 'add73_102788_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4026 [1/1] (3.63ns)   --->   "%block_C_drainer_1136_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_1136" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 4026 'read' 'block_C_drainer_1136_read' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_69 : Operation 4027 [1/1] (0.00ns)   --->   "%bitcast_ln145_10 = bitcast i32 %block_C_drainer_1136_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 4027 'bitcast' 'bitcast_ln145_10' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 0.00>
ST_69 : Operation 4028 [1/2] (3.25ns)   --->   "%C_11_0_load = load i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4028 'load' 'C_11_0_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4029 [1/2] (3.25ns)   --->   "%C_11_1_load = load i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4029 'load' 'C_11_1_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4030 [1/2] (3.25ns)   --->   "%C_11_2_load = load i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4030 'load' 'C_11_2_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4031 [1/2] (3.25ns)   --->   "%C_11_3_load = load i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4031 'load' 'C_11_3_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4032 [1/2] (3.25ns)   --->   "%C_11_4_load = load i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4032 'load' 'C_11_4_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4033 [1/2] (3.25ns)   --->   "%C_11_5_load = load i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4033 'load' 'C_11_5_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4034 [1/2] (3.25ns)   --->   "%C_11_6_load = load i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4034 'load' 'C_11_6_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4035 [1/2] (3.25ns)   --->   "%C_11_7_load = load i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4035 'load' 'C_11_7_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4036 [1/2] (3.25ns)   --->   "%C_11_8_load = load i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4036 'load' 'C_11_8_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4037 [1/2] (3.25ns)   --->   "%C_11_9_load = load i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4037 'load' 'C_11_9_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4038 [1/2] (3.25ns)   --->   "%C_11_10_load = load i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4038 'load' 'C_11_10_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4039 [1/2] (3.25ns)   --->   "%C_11_11_load = load i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4039 'load' 'C_11_11_load' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 4040 [1/1] (2.78ns)   --->   "%tmp_75_i_i = mux i32 @_ssdm_op_Mux.ap_auto.12f32.i64, i32 %C_11_0_load, i32 %C_11_1_load, i32 %C_11_2_load, i32 %C_11_3_load, i32 %C_11_4_load, i32 %C_11_5_load, i32 %C_11_6_load, i32 %C_11_7_load, i32 %C_11_8_load, i32 %C_11_9_load, i32 %C_11_10_load, i32 %C_11_11_load, i64 %urem_ln42" [gemm_systolic_array.cpp:42]   --->   Operation 4040 'mux' 'tmp_75_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4041 [5/5] (7.25ns)   --->   "%add73_113095_i_i_i = fadd i32 %tmp_75_i_i, i32 %bitcast_ln145_10" [gemm_systolic_array.cpp:42]   --->   Operation 4041 'fadd' 'add73_113095_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 4042 [4/5] (7.25ns)   --->   "%add73_i_i_i = fadd i32 %tmp_64_i_i, i32 %tmp" [gemm_systolic_array.cpp:42]   --->   Operation 4042 'fadd' 'add73_i_i_i' <Predicate = (!icmp_ln39)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4043 [4/5] (7.25ns)   --->   "%add73_1_i_i_i = fadd i32 %tmp_186_i_i, i32 %tmp_20" [gemm_systolic_array.cpp:42]   --->   Operation 4043 'fadd' 'add73_1_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4044 [4/5] (7.25ns)   --->   "%add73_2_i_i_i = fadd i32 %tmp_187_i_i, i32 %tmp_21" [gemm_systolic_array.cpp:42]   --->   Operation 4044 'fadd' 'add73_2_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4045 [4/5] (7.25ns)   --->   "%add73_3_i_i_i = fadd i32 %tmp_188_i_i, i32 %tmp_22" [gemm_systolic_array.cpp:42]   --->   Operation 4045 'fadd' 'add73_3_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4046 [4/5] (7.25ns)   --->   "%add73_4_i_i_i = fadd i32 %tmp_189_i_i, i32 %tmp_23" [gemm_systolic_array.cpp:42]   --->   Operation 4046 'fadd' 'add73_4_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4047 [4/5] (7.25ns)   --->   "%add73_5_i_i_i = fadd i32 %tmp_190_i_i, i32 %tmp_24" [gemm_systolic_array.cpp:42]   --->   Operation 4047 'fadd' 'add73_5_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4048 [4/5] (7.25ns)   --->   "%add73_6_i_i_i = fadd i32 %tmp_191_i_i, i32 %tmp_25" [gemm_systolic_array.cpp:42]   --->   Operation 4048 'fadd' 'add73_6_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4049 [4/5] (7.25ns)   --->   "%add73_7_i_i_i = fadd i32 %tmp_192_i_i, i32 %tmp_26" [gemm_systolic_array.cpp:42]   --->   Operation 4049 'fadd' 'add73_7_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4050 [4/5] (7.25ns)   --->   "%add73_8_i_i_i = fadd i32 %tmp_193_i_i, i32 %tmp_27" [gemm_systolic_array.cpp:42]   --->   Operation 4050 'fadd' 'add73_8_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4051 [4/5] (7.25ns)   --->   "%add73_9_i_i_i = fadd i32 %tmp_194_i_i, i32 %tmp_28" [gemm_systolic_array.cpp:42]   --->   Operation 4051 'fadd' 'add73_9_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4052 [4/5] (7.25ns)   --->   "%add73_10_i_i_i = fadd i32 %tmp_195_i_i, i32 %tmp_29" [gemm_systolic_array.cpp:42]   --->   Operation 4052 'fadd' 'add73_10_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4053 [4/5] (7.25ns)   --->   "%add73_11_i_i_i = fadd i32 %tmp_196_i_i, i32 %tmp_30" [gemm_systolic_array.cpp:42]   --->   Operation 4053 'fadd' 'add73_11_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4054 [4/5] (7.25ns)   --->   "%add73_1305_i_i_i = fadd i32 %tmp_175_i_i, i32 %bitcast_ln145_110" [gemm_systolic_array.cpp:42]   --->   Operation 4054 'fadd' 'add73_1305_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4055 [4/5] (7.25ns)   --->   "%add73_2612_i_i_i = fadd i32 %tmp_176_i_i, i32 %bitcast_ln145_111" [gemm_systolic_array.cpp:42]   --->   Operation 4055 'fadd' 'add73_2612_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4056 [4/5] (7.25ns)   --->   "%add73_3919_i_i_i = fadd i32 %tmp_177_i_i, i32 %bitcast_ln145_112" [gemm_systolic_array.cpp:42]   --->   Operation 4056 'fadd' 'add73_3919_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4057 [4/5] (7.25ns)   --->   "%add73_41226_i_i_i = fadd i32 %tmp_178_i_i, i32 %bitcast_ln145_113" [gemm_systolic_array.cpp:42]   --->   Operation 4057 'fadd' 'add73_41226_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4058 [4/5] (7.25ns)   --->   "%add73_51533_i_i_i = fadd i32 %tmp_179_i_i, i32 %bitcast_ln145_114" [gemm_systolic_array.cpp:42]   --->   Operation 4058 'fadd' 'add73_51533_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4059 [4/5] (7.25ns)   --->   "%add73_61840_i_i_i = fadd i32 %tmp_180_i_i, i32 %bitcast_ln145_115" [gemm_systolic_array.cpp:42]   --->   Operation 4059 'fadd' 'add73_61840_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4060 [4/5] (7.25ns)   --->   "%add73_72147_i_i_i = fadd i32 %tmp_181_i_i, i32 %bitcast_ln145_116" [gemm_systolic_array.cpp:42]   --->   Operation 4060 'fadd' 'add73_72147_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4061 [4/5] (7.25ns)   --->   "%add73_82454_i_i_i = fadd i32 %tmp_182_i_i, i32 %bitcast_ln145_117" [gemm_systolic_array.cpp:42]   --->   Operation 4061 'fadd' 'add73_82454_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4062 [4/5] (7.25ns)   --->   "%add73_92761_i_i_i = fadd i32 %tmp_183_i_i, i32 %bitcast_ln145_118" [gemm_systolic_array.cpp:42]   --->   Operation 4062 'fadd' 'add73_92761_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4063 [4/5] (7.25ns)   --->   "%add73_103068_i_i_i = fadd i32 %tmp_184_i_i, i32 %bitcast_ln145_119" [gemm_systolic_array.cpp:42]   --->   Operation 4063 'fadd' 'add73_103068_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4064 [4/5] (7.25ns)   --->   "%add73_113375_i_i_i = fadd i32 %tmp_185_i_i, i32 %bitcast_ln145_120" [gemm_systolic_array.cpp:42]   --->   Operation 4064 'fadd' 'add73_113375_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4065 [4/5] (7.25ns)   --->   "%add73_1277_i_i_i = fadd i32 %tmp_164_i_i, i32 %bitcast_ln145_99" [gemm_systolic_array.cpp:42]   --->   Operation 4065 'fadd' 'add73_1277_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4066 [4/5] (7.25ns)   --->   "%add73_2584_i_i_i = fadd i32 %tmp_165_i_i, i32 %bitcast_ln145_100" [gemm_systolic_array.cpp:42]   --->   Operation 4066 'fadd' 'add73_2584_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4067 [4/5] (7.25ns)   --->   "%add73_3891_i_i_i = fadd i32 %tmp_166_i_i, i32 %bitcast_ln145_101" [gemm_systolic_array.cpp:42]   --->   Operation 4067 'fadd' 'add73_3891_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4068 [4/5] (7.25ns)   --->   "%add73_41198_i_i_i = fadd i32 %tmp_167_i_i, i32 %bitcast_ln145_102" [gemm_systolic_array.cpp:42]   --->   Operation 4068 'fadd' 'add73_41198_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4069 [4/5] (7.25ns)   --->   "%add73_51505_i_i_i = fadd i32 %tmp_168_i_i, i32 %bitcast_ln145_103" [gemm_systolic_array.cpp:42]   --->   Operation 4069 'fadd' 'add73_51505_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4070 [4/5] (7.25ns)   --->   "%add73_61812_i_i_i = fadd i32 %tmp_169_i_i, i32 %bitcast_ln145_104" [gemm_systolic_array.cpp:42]   --->   Operation 4070 'fadd' 'add73_61812_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4071 [4/5] (7.25ns)   --->   "%add73_72119_i_i_i = fadd i32 %tmp_170_i_i, i32 %bitcast_ln145_105" [gemm_systolic_array.cpp:42]   --->   Operation 4071 'fadd' 'add73_72119_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4072 [4/5] (7.25ns)   --->   "%add73_82426_i_i_i = fadd i32 %tmp_171_i_i, i32 %bitcast_ln145_106" [gemm_systolic_array.cpp:42]   --->   Operation 4072 'fadd' 'add73_82426_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4073 [4/5] (7.25ns)   --->   "%add73_92733_i_i_i = fadd i32 %tmp_172_i_i, i32 %bitcast_ln145_107" [gemm_systolic_array.cpp:42]   --->   Operation 4073 'fadd' 'add73_92733_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4074 [4/5] (7.25ns)   --->   "%add73_103040_i_i_i = fadd i32 %tmp_173_i_i, i32 %bitcast_ln145_108" [gemm_systolic_array.cpp:42]   --->   Operation 4074 'fadd' 'add73_103040_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4075 [4/5] (7.25ns)   --->   "%add73_113347_i_i_i = fadd i32 %tmp_174_i_i, i32 %bitcast_ln145_109" [gemm_systolic_array.cpp:42]   --->   Operation 4075 'fadd' 'add73_113347_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4076 [4/5] (7.25ns)   --->   "%add73_1249_i_i_i = fadd i32 %tmp_153_i_i, i32 %bitcast_ln145_88" [gemm_systolic_array.cpp:42]   --->   Operation 4076 'fadd' 'add73_1249_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4077 [4/5] (7.25ns)   --->   "%add73_2556_i_i_i = fadd i32 %tmp_154_i_i, i32 %bitcast_ln145_89" [gemm_systolic_array.cpp:42]   --->   Operation 4077 'fadd' 'add73_2556_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4078 [4/5] (7.25ns)   --->   "%add73_3863_i_i_i = fadd i32 %tmp_155_i_i, i32 %bitcast_ln145_90" [gemm_systolic_array.cpp:42]   --->   Operation 4078 'fadd' 'add73_3863_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4079 [4/5] (7.25ns)   --->   "%add73_41170_i_i_i = fadd i32 %tmp_156_i_i, i32 %bitcast_ln145_91" [gemm_systolic_array.cpp:42]   --->   Operation 4079 'fadd' 'add73_41170_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4080 [4/5] (7.25ns)   --->   "%add73_51477_i_i_i = fadd i32 %tmp_157_i_i, i32 %bitcast_ln145_92" [gemm_systolic_array.cpp:42]   --->   Operation 4080 'fadd' 'add73_51477_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4081 [4/5] (7.25ns)   --->   "%add73_61784_i_i_i = fadd i32 %tmp_158_i_i, i32 %bitcast_ln145_93" [gemm_systolic_array.cpp:42]   --->   Operation 4081 'fadd' 'add73_61784_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4082 [4/5] (7.25ns)   --->   "%add73_72091_i_i_i = fadd i32 %tmp_159_i_i, i32 %bitcast_ln145_94" [gemm_systolic_array.cpp:42]   --->   Operation 4082 'fadd' 'add73_72091_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4083 [4/5] (7.25ns)   --->   "%add73_82398_i_i_i = fadd i32 %tmp_160_i_i, i32 %bitcast_ln145_95" [gemm_systolic_array.cpp:42]   --->   Operation 4083 'fadd' 'add73_82398_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4084 [4/5] (7.25ns)   --->   "%add73_92705_i_i_i = fadd i32 %tmp_161_i_i, i32 %bitcast_ln145_96" [gemm_systolic_array.cpp:42]   --->   Operation 4084 'fadd' 'add73_92705_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4085 [4/5] (7.25ns)   --->   "%add73_103012_i_i_i = fadd i32 %tmp_162_i_i, i32 %bitcast_ln145_97" [gemm_systolic_array.cpp:42]   --->   Operation 4085 'fadd' 'add73_103012_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4086 [4/5] (7.25ns)   --->   "%add73_113319_i_i_i = fadd i32 %tmp_163_i_i, i32 %bitcast_ln145_98" [gemm_systolic_array.cpp:42]   --->   Operation 4086 'fadd' 'add73_113319_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4087 [4/5] (7.25ns)   --->   "%add73_1221_i_i_i = fadd i32 %tmp_142_i_i, i32 %bitcast_ln145_77" [gemm_systolic_array.cpp:42]   --->   Operation 4087 'fadd' 'add73_1221_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4088 [4/5] (7.25ns)   --->   "%add73_2528_i_i_i = fadd i32 %tmp_143_i_i, i32 %bitcast_ln145_78" [gemm_systolic_array.cpp:42]   --->   Operation 4088 'fadd' 'add73_2528_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4089 [4/5] (7.25ns)   --->   "%add73_3835_i_i_i = fadd i32 %tmp_144_i_i, i32 %bitcast_ln145_79" [gemm_systolic_array.cpp:42]   --->   Operation 4089 'fadd' 'add73_3835_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4090 [4/5] (7.25ns)   --->   "%add73_41142_i_i_i = fadd i32 %tmp_145_i_i, i32 %bitcast_ln145_80" [gemm_systolic_array.cpp:42]   --->   Operation 4090 'fadd' 'add73_41142_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4091 [4/5] (7.25ns)   --->   "%add73_51449_i_i_i = fadd i32 %tmp_146_i_i, i32 %bitcast_ln145_81" [gemm_systolic_array.cpp:42]   --->   Operation 4091 'fadd' 'add73_51449_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4092 [4/5] (7.25ns)   --->   "%add73_61756_i_i_i = fadd i32 %tmp_147_i_i, i32 %bitcast_ln145_82" [gemm_systolic_array.cpp:42]   --->   Operation 4092 'fadd' 'add73_61756_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4093 [4/5] (7.25ns)   --->   "%add73_72063_i_i_i = fadd i32 %tmp_148_i_i, i32 %bitcast_ln145_83" [gemm_systolic_array.cpp:42]   --->   Operation 4093 'fadd' 'add73_72063_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4094 [4/5] (7.25ns)   --->   "%add73_82370_i_i_i = fadd i32 %tmp_149_i_i, i32 %bitcast_ln145_84" [gemm_systolic_array.cpp:42]   --->   Operation 4094 'fadd' 'add73_82370_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4095 [4/5] (7.25ns)   --->   "%add73_92677_i_i_i = fadd i32 %tmp_150_i_i, i32 %bitcast_ln145_85" [gemm_systolic_array.cpp:42]   --->   Operation 4095 'fadd' 'add73_92677_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4096 [4/5] (7.25ns)   --->   "%add73_102984_i_i_i = fadd i32 %tmp_151_i_i, i32 %bitcast_ln145_86" [gemm_systolic_array.cpp:42]   --->   Operation 4096 'fadd' 'add73_102984_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4097 [4/5] (7.25ns)   --->   "%add73_113291_i_i_i = fadd i32 %tmp_152_i_i, i32 %bitcast_ln145_87" [gemm_systolic_array.cpp:42]   --->   Operation 4097 'fadd' 'add73_113291_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4098 [4/5] (7.25ns)   --->   "%add73_1193_i_i_i = fadd i32 %tmp_131_i_i, i32 %bitcast_ln145_66" [gemm_systolic_array.cpp:42]   --->   Operation 4098 'fadd' 'add73_1193_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4099 [4/5] (7.25ns)   --->   "%add73_2500_i_i_i = fadd i32 %tmp_132_i_i, i32 %bitcast_ln145_67" [gemm_systolic_array.cpp:42]   --->   Operation 4099 'fadd' 'add73_2500_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4100 [4/5] (7.25ns)   --->   "%add73_3807_i_i_i = fadd i32 %tmp_133_i_i, i32 %bitcast_ln145_68" [gemm_systolic_array.cpp:42]   --->   Operation 4100 'fadd' 'add73_3807_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4101 [4/5] (7.25ns)   --->   "%add73_41114_i_i_i = fadd i32 %tmp_134_i_i, i32 %bitcast_ln145_69" [gemm_systolic_array.cpp:42]   --->   Operation 4101 'fadd' 'add73_41114_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4102 [4/5] (7.25ns)   --->   "%add73_51421_i_i_i = fadd i32 %tmp_135_i_i, i32 %bitcast_ln145_70" [gemm_systolic_array.cpp:42]   --->   Operation 4102 'fadd' 'add73_51421_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4103 [4/5] (7.25ns)   --->   "%add73_61728_i_i_i = fadd i32 %tmp_136_i_i, i32 %bitcast_ln145_71" [gemm_systolic_array.cpp:42]   --->   Operation 4103 'fadd' 'add73_61728_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4104 [4/5] (7.25ns)   --->   "%add73_72035_i_i_i = fadd i32 %tmp_137_i_i, i32 %bitcast_ln145_72" [gemm_systolic_array.cpp:42]   --->   Operation 4104 'fadd' 'add73_72035_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4105 [4/5] (7.25ns)   --->   "%add73_82342_i_i_i = fadd i32 %tmp_138_i_i, i32 %bitcast_ln145_73" [gemm_systolic_array.cpp:42]   --->   Operation 4105 'fadd' 'add73_82342_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4106 [4/5] (7.25ns)   --->   "%add73_92649_i_i_i = fadd i32 %tmp_139_i_i, i32 %bitcast_ln145_74" [gemm_systolic_array.cpp:42]   --->   Operation 4106 'fadd' 'add73_92649_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4107 [4/5] (7.25ns)   --->   "%add73_102956_i_i_i = fadd i32 %tmp_140_i_i, i32 %bitcast_ln145_75" [gemm_systolic_array.cpp:42]   --->   Operation 4107 'fadd' 'add73_102956_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4108 [4/5] (7.25ns)   --->   "%add73_113263_i_i_i = fadd i32 %tmp_141_i_i, i32 %bitcast_ln145_76" [gemm_systolic_array.cpp:42]   --->   Operation 4108 'fadd' 'add73_113263_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4109 [4/5] (7.25ns)   --->   "%add73_1165_i_i_i = fadd i32 %tmp_120_i_i, i32 %bitcast_ln145_55" [gemm_systolic_array.cpp:42]   --->   Operation 4109 'fadd' 'add73_1165_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4110 [4/5] (7.25ns)   --->   "%add73_2472_i_i_i = fadd i32 %tmp_121_i_i, i32 %bitcast_ln145_56" [gemm_systolic_array.cpp:42]   --->   Operation 4110 'fadd' 'add73_2472_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4111 [4/5] (7.25ns)   --->   "%add73_3779_i_i_i = fadd i32 %tmp_122_i_i, i32 %bitcast_ln145_57" [gemm_systolic_array.cpp:42]   --->   Operation 4111 'fadd' 'add73_3779_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4112 [4/5] (7.25ns)   --->   "%add73_41086_i_i_i = fadd i32 %tmp_123_i_i, i32 %bitcast_ln145_58" [gemm_systolic_array.cpp:42]   --->   Operation 4112 'fadd' 'add73_41086_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4113 [4/5] (7.25ns)   --->   "%add73_51393_i_i_i = fadd i32 %tmp_124_i_i, i32 %bitcast_ln145_59" [gemm_systolic_array.cpp:42]   --->   Operation 4113 'fadd' 'add73_51393_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4114 [4/5] (7.25ns)   --->   "%add73_61700_i_i_i = fadd i32 %tmp_125_i_i, i32 %bitcast_ln145_60" [gemm_systolic_array.cpp:42]   --->   Operation 4114 'fadd' 'add73_61700_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4115 [4/5] (7.25ns)   --->   "%add73_72007_i_i_i = fadd i32 %tmp_126_i_i, i32 %bitcast_ln145_61" [gemm_systolic_array.cpp:42]   --->   Operation 4115 'fadd' 'add73_72007_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4116 [4/5] (7.25ns)   --->   "%add73_82314_i_i_i = fadd i32 %tmp_127_i_i, i32 %bitcast_ln145_62" [gemm_systolic_array.cpp:42]   --->   Operation 4116 'fadd' 'add73_82314_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4117 [4/5] (7.25ns)   --->   "%add73_92621_i_i_i = fadd i32 %tmp_128_i_i, i32 %bitcast_ln145_63" [gemm_systolic_array.cpp:42]   --->   Operation 4117 'fadd' 'add73_92621_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4118 [4/5] (7.25ns)   --->   "%add73_102928_i_i_i = fadd i32 %tmp_129_i_i, i32 %bitcast_ln145_64" [gemm_systolic_array.cpp:42]   --->   Operation 4118 'fadd' 'add73_102928_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4119 [4/5] (7.25ns)   --->   "%add73_113235_i_i_i = fadd i32 %tmp_130_i_i, i32 %bitcast_ln145_65" [gemm_systolic_array.cpp:42]   --->   Operation 4119 'fadd' 'add73_113235_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4120 [4/5] (7.25ns)   --->   "%add73_1137_i_i_i = fadd i32 %tmp_109_i_i, i32 %bitcast_ln145_44" [gemm_systolic_array.cpp:42]   --->   Operation 4120 'fadd' 'add73_1137_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4121 [4/5] (7.25ns)   --->   "%add73_2444_i_i_i = fadd i32 %tmp_110_i_i, i32 %bitcast_ln145_45" [gemm_systolic_array.cpp:42]   --->   Operation 4121 'fadd' 'add73_2444_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4122 [4/5] (7.25ns)   --->   "%add73_3751_i_i_i = fadd i32 %tmp_111_i_i, i32 %bitcast_ln145_46" [gemm_systolic_array.cpp:42]   --->   Operation 4122 'fadd' 'add73_3751_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4123 [4/5] (7.25ns)   --->   "%add73_41058_i_i_i = fadd i32 %tmp_112_i_i, i32 %bitcast_ln145_47" [gemm_systolic_array.cpp:42]   --->   Operation 4123 'fadd' 'add73_41058_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4124 [4/5] (7.25ns)   --->   "%add73_51365_i_i_i = fadd i32 %tmp_113_i_i, i32 %bitcast_ln145_48" [gemm_systolic_array.cpp:42]   --->   Operation 4124 'fadd' 'add73_51365_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4125 [4/5] (7.25ns)   --->   "%add73_61672_i_i_i = fadd i32 %tmp_114_i_i, i32 %bitcast_ln145_49" [gemm_systolic_array.cpp:42]   --->   Operation 4125 'fadd' 'add73_61672_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4126 [4/5] (7.25ns)   --->   "%add73_71979_i_i_i = fadd i32 %tmp_115_i_i, i32 %bitcast_ln145_50" [gemm_systolic_array.cpp:42]   --->   Operation 4126 'fadd' 'add73_71979_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4127 [4/5] (7.25ns)   --->   "%add73_82286_i_i_i = fadd i32 %tmp_116_i_i, i32 %bitcast_ln145_51" [gemm_systolic_array.cpp:42]   --->   Operation 4127 'fadd' 'add73_82286_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4128 [4/5] (7.25ns)   --->   "%add73_92593_i_i_i = fadd i32 %tmp_117_i_i, i32 %bitcast_ln145_52" [gemm_systolic_array.cpp:42]   --->   Operation 4128 'fadd' 'add73_92593_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4129 [4/5] (7.25ns)   --->   "%add73_102900_i_i_i = fadd i32 %tmp_118_i_i, i32 %bitcast_ln145_53" [gemm_systolic_array.cpp:42]   --->   Operation 4129 'fadd' 'add73_102900_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4130 [4/5] (7.25ns)   --->   "%add73_113207_i_i_i = fadd i32 %tmp_119_i_i, i32 %bitcast_ln145_54" [gemm_systolic_array.cpp:42]   --->   Operation 4130 'fadd' 'add73_113207_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4131 [4/5] (7.25ns)   --->   "%add73_1109_i_i_i = fadd i32 %tmp_98_i_i, i32 %bitcast_ln145_33" [gemm_systolic_array.cpp:42]   --->   Operation 4131 'fadd' 'add73_1109_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4132 [4/5] (7.25ns)   --->   "%add73_2416_i_i_i = fadd i32 %tmp_99_i_i, i32 %bitcast_ln145_34" [gemm_systolic_array.cpp:42]   --->   Operation 4132 'fadd' 'add73_2416_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4133 [4/5] (7.25ns)   --->   "%add73_3723_i_i_i = fadd i32 %tmp_100_i_i, i32 %bitcast_ln145_35" [gemm_systolic_array.cpp:42]   --->   Operation 4133 'fadd' 'add73_3723_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4134 [4/5] (7.25ns)   --->   "%add73_41030_i_i_i = fadd i32 %tmp_101_i_i, i32 %bitcast_ln145_36" [gemm_systolic_array.cpp:42]   --->   Operation 4134 'fadd' 'add73_41030_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4135 [4/5] (7.25ns)   --->   "%add73_51337_i_i_i = fadd i32 %tmp_102_i_i, i32 %bitcast_ln145_37" [gemm_systolic_array.cpp:42]   --->   Operation 4135 'fadd' 'add73_51337_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4136 [4/5] (7.25ns)   --->   "%add73_61644_i_i_i = fadd i32 %tmp_103_i_i, i32 %bitcast_ln145_38" [gemm_systolic_array.cpp:42]   --->   Operation 4136 'fadd' 'add73_61644_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4137 [4/5] (7.25ns)   --->   "%add73_71951_i_i_i = fadd i32 %tmp_104_i_i, i32 %bitcast_ln145_39" [gemm_systolic_array.cpp:42]   --->   Operation 4137 'fadd' 'add73_71951_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4138 [4/5] (7.25ns)   --->   "%add73_82258_i_i_i = fadd i32 %tmp_105_i_i, i32 %bitcast_ln145_40" [gemm_systolic_array.cpp:42]   --->   Operation 4138 'fadd' 'add73_82258_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4139 [4/5] (7.25ns)   --->   "%add73_92565_i_i_i = fadd i32 %tmp_106_i_i, i32 %bitcast_ln145_41" [gemm_systolic_array.cpp:42]   --->   Operation 4139 'fadd' 'add73_92565_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4140 [4/5] (7.25ns)   --->   "%add73_102872_i_i_i = fadd i32 %tmp_107_i_i, i32 %bitcast_ln145_42" [gemm_systolic_array.cpp:42]   --->   Operation 4140 'fadd' 'add73_102872_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4141 [4/5] (7.25ns)   --->   "%add73_113179_i_i_i = fadd i32 %tmp_108_i_i, i32 %bitcast_ln145_43" [gemm_systolic_array.cpp:42]   --->   Operation 4141 'fadd' 'add73_113179_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4142 [4/5] (7.25ns)   --->   "%add73_181_i_i_i = fadd i32 %tmp_87_i_i, i32 %bitcast_ln145_22" [gemm_systolic_array.cpp:42]   --->   Operation 4142 'fadd' 'add73_181_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4143 [4/5] (7.25ns)   --->   "%add73_2388_i_i_i = fadd i32 %tmp_88_i_i, i32 %bitcast_ln145_23" [gemm_systolic_array.cpp:42]   --->   Operation 4143 'fadd' 'add73_2388_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4144 [4/5] (7.25ns)   --->   "%add73_3695_i_i_i = fadd i32 %tmp_89_i_i, i32 %bitcast_ln145_24" [gemm_systolic_array.cpp:42]   --->   Operation 4144 'fadd' 'add73_3695_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4145 [4/5] (7.25ns)   --->   "%add73_41002_i_i_i = fadd i32 %tmp_90_i_i, i32 %bitcast_ln145_25" [gemm_systolic_array.cpp:42]   --->   Operation 4145 'fadd' 'add73_41002_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4146 [4/5] (7.25ns)   --->   "%add73_51309_i_i_i = fadd i32 %tmp_91_i_i, i32 %bitcast_ln145_26" [gemm_systolic_array.cpp:42]   --->   Operation 4146 'fadd' 'add73_51309_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4147 [4/5] (7.25ns)   --->   "%add73_61616_i_i_i = fadd i32 %tmp_92_i_i, i32 %bitcast_ln145_27" [gemm_systolic_array.cpp:42]   --->   Operation 4147 'fadd' 'add73_61616_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4148 [4/5] (7.25ns)   --->   "%add73_71923_i_i_i = fadd i32 %tmp_93_i_i, i32 %bitcast_ln145_28" [gemm_systolic_array.cpp:42]   --->   Operation 4148 'fadd' 'add73_71923_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4149 [4/5] (7.25ns)   --->   "%add73_82230_i_i_i = fadd i32 %tmp_94_i_i, i32 %bitcast_ln145_29" [gemm_systolic_array.cpp:42]   --->   Operation 4149 'fadd' 'add73_82230_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4150 [4/5] (7.25ns)   --->   "%add73_92537_i_i_i = fadd i32 %tmp_95_i_i, i32 %bitcast_ln145_30" [gemm_systolic_array.cpp:42]   --->   Operation 4150 'fadd' 'add73_92537_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4151 [4/5] (7.25ns)   --->   "%add73_102844_i_i_i = fadd i32 %tmp_96_i_i, i32 %bitcast_ln145_31" [gemm_systolic_array.cpp:42]   --->   Operation 4151 'fadd' 'add73_102844_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4152 [4/5] (7.25ns)   --->   "%add73_113151_i_i_i = fadd i32 %tmp_97_i_i, i32 %bitcast_ln145_32" [gemm_systolic_array.cpp:42]   --->   Operation 4152 'fadd' 'add73_113151_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4153 [4/5] (7.25ns)   --->   "%add73_153_i_i_i = fadd i32 %tmp_76_i_i, i32 %bitcast_ln145_11" [gemm_systolic_array.cpp:42]   --->   Operation 4153 'fadd' 'add73_153_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4154 [4/5] (7.25ns)   --->   "%add73_2360_i_i_i = fadd i32 %tmp_77_i_i, i32 %bitcast_ln145_12" [gemm_systolic_array.cpp:42]   --->   Operation 4154 'fadd' 'add73_2360_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4155 [4/5] (7.25ns)   --->   "%add73_3667_i_i_i = fadd i32 %tmp_78_i_i, i32 %bitcast_ln145_13" [gemm_systolic_array.cpp:42]   --->   Operation 4155 'fadd' 'add73_3667_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4156 [4/5] (7.25ns)   --->   "%add73_4974_i_i_i = fadd i32 %tmp_79_i_i, i32 %bitcast_ln145_14" [gemm_systolic_array.cpp:42]   --->   Operation 4156 'fadd' 'add73_4974_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4157 [4/5] (7.25ns)   --->   "%add73_51281_i_i_i = fadd i32 %tmp_80_i_i, i32 %bitcast_ln145_15" [gemm_systolic_array.cpp:42]   --->   Operation 4157 'fadd' 'add73_51281_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4158 [4/5] (7.25ns)   --->   "%add73_61588_i_i_i = fadd i32 %tmp_81_i_i, i32 %bitcast_ln145_16" [gemm_systolic_array.cpp:42]   --->   Operation 4158 'fadd' 'add73_61588_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4159 [4/5] (7.25ns)   --->   "%add73_71895_i_i_i = fadd i32 %tmp_82_i_i, i32 %bitcast_ln145_17" [gemm_systolic_array.cpp:42]   --->   Operation 4159 'fadd' 'add73_71895_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4160 [4/5] (7.25ns)   --->   "%add73_82202_i_i_i = fadd i32 %tmp_83_i_i, i32 %bitcast_ln145_18" [gemm_systolic_array.cpp:42]   --->   Operation 4160 'fadd' 'add73_82202_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4161 [4/5] (7.25ns)   --->   "%add73_92509_i_i_i = fadd i32 %tmp_84_i_i, i32 %bitcast_ln145_19" [gemm_systolic_array.cpp:42]   --->   Operation 4161 'fadd' 'add73_92509_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4162 [4/5] (7.25ns)   --->   "%add73_102816_i_i_i = fadd i32 %tmp_85_i_i, i32 %bitcast_ln145_20" [gemm_systolic_array.cpp:42]   --->   Operation 4162 'fadd' 'add73_102816_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4163 [4/5] (7.25ns)   --->   "%add73_113123_i_i_i = fadd i32 %tmp_86_i_i, i32 %bitcast_ln145_21" [gemm_systolic_array.cpp:42]   --->   Operation 4163 'fadd' 'add73_113123_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4164 [4/5] (7.25ns)   --->   "%add73_125_i_i_i = fadd i32 %tmp_65_i_i, i32 %bitcast_ln145" [gemm_systolic_array.cpp:42]   --->   Operation 4164 'fadd' 'add73_125_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4165 [4/5] (7.25ns)   --->   "%add73_2332_i_i_i = fadd i32 %tmp_66_i_i, i32 %bitcast_ln145_1" [gemm_systolic_array.cpp:42]   --->   Operation 4165 'fadd' 'add73_2332_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4166 [4/5] (7.25ns)   --->   "%add73_3639_i_i_i = fadd i32 %tmp_67_i_i, i32 %bitcast_ln145_2" [gemm_systolic_array.cpp:42]   --->   Operation 4166 'fadd' 'add73_3639_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4167 [4/5] (7.25ns)   --->   "%add73_4946_i_i_i = fadd i32 %tmp_68_i_i, i32 %bitcast_ln145_3" [gemm_systolic_array.cpp:42]   --->   Operation 4167 'fadd' 'add73_4946_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4168 [4/5] (7.25ns)   --->   "%add73_51253_i_i_i = fadd i32 %tmp_69_i_i, i32 %bitcast_ln145_4" [gemm_systolic_array.cpp:42]   --->   Operation 4168 'fadd' 'add73_51253_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4169 [4/5] (7.25ns)   --->   "%add73_61560_i_i_i = fadd i32 %tmp_70_i_i, i32 %bitcast_ln145_5" [gemm_systolic_array.cpp:42]   --->   Operation 4169 'fadd' 'add73_61560_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4170 [4/5] (7.25ns)   --->   "%add73_71867_i_i_i = fadd i32 %tmp_71_i_i, i32 %bitcast_ln145_6" [gemm_systolic_array.cpp:42]   --->   Operation 4170 'fadd' 'add73_71867_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4171 [4/5] (7.25ns)   --->   "%add73_82174_i_i_i = fadd i32 %tmp_72_i_i, i32 %bitcast_ln145_7" [gemm_systolic_array.cpp:42]   --->   Operation 4171 'fadd' 'add73_82174_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4172 [4/5] (7.25ns)   --->   "%add73_92481_i_i_i = fadd i32 %tmp_73_i_i, i32 %bitcast_ln145_8" [gemm_systolic_array.cpp:42]   --->   Operation 4172 'fadd' 'add73_92481_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4173 [4/5] (7.25ns)   --->   "%add73_102788_i_i_i = fadd i32 %tmp_74_i_i, i32 %bitcast_ln145_9" [gemm_systolic_array.cpp:42]   --->   Operation 4173 'fadd' 'add73_102788_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4174 [4/5] (7.25ns)   --->   "%add73_113095_i_i_i = fadd i32 %tmp_75_i_i, i32 %bitcast_ln145_10" [gemm_systolic_array.cpp:42]   --->   Operation 4174 'fadd' 'add73_113095_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 4175 [3/5] (7.25ns)   --->   "%add73_i_i_i = fadd i32 %tmp_64_i_i, i32 %tmp" [gemm_systolic_array.cpp:42]   --->   Operation 4175 'fadd' 'add73_i_i_i' <Predicate = (!icmp_ln39)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4176 [3/5] (7.25ns)   --->   "%add73_1_i_i_i = fadd i32 %tmp_186_i_i, i32 %tmp_20" [gemm_systolic_array.cpp:42]   --->   Operation 4176 'fadd' 'add73_1_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4177 [3/5] (7.25ns)   --->   "%add73_2_i_i_i = fadd i32 %tmp_187_i_i, i32 %tmp_21" [gemm_systolic_array.cpp:42]   --->   Operation 4177 'fadd' 'add73_2_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4178 [3/5] (7.25ns)   --->   "%add73_3_i_i_i = fadd i32 %tmp_188_i_i, i32 %tmp_22" [gemm_systolic_array.cpp:42]   --->   Operation 4178 'fadd' 'add73_3_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4179 [3/5] (7.25ns)   --->   "%add73_4_i_i_i = fadd i32 %tmp_189_i_i, i32 %tmp_23" [gemm_systolic_array.cpp:42]   --->   Operation 4179 'fadd' 'add73_4_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4180 [3/5] (7.25ns)   --->   "%add73_5_i_i_i = fadd i32 %tmp_190_i_i, i32 %tmp_24" [gemm_systolic_array.cpp:42]   --->   Operation 4180 'fadd' 'add73_5_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4181 [3/5] (7.25ns)   --->   "%add73_6_i_i_i = fadd i32 %tmp_191_i_i, i32 %tmp_25" [gemm_systolic_array.cpp:42]   --->   Operation 4181 'fadd' 'add73_6_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4182 [3/5] (7.25ns)   --->   "%add73_7_i_i_i = fadd i32 %tmp_192_i_i, i32 %tmp_26" [gemm_systolic_array.cpp:42]   --->   Operation 4182 'fadd' 'add73_7_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4183 [3/5] (7.25ns)   --->   "%add73_8_i_i_i = fadd i32 %tmp_193_i_i, i32 %tmp_27" [gemm_systolic_array.cpp:42]   --->   Operation 4183 'fadd' 'add73_8_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4184 [3/5] (7.25ns)   --->   "%add73_9_i_i_i = fadd i32 %tmp_194_i_i, i32 %tmp_28" [gemm_systolic_array.cpp:42]   --->   Operation 4184 'fadd' 'add73_9_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4185 [3/5] (7.25ns)   --->   "%add73_10_i_i_i = fadd i32 %tmp_195_i_i, i32 %tmp_29" [gemm_systolic_array.cpp:42]   --->   Operation 4185 'fadd' 'add73_10_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4186 [3/5] (7.25ns)   --->   "%add73_11_i_i_i = fadd i32 %tmp_196_i_i, i32 %tmp_30" [gemm_systolic_array.cpp:42]   --->   Operation 4186 'fadd' 'add73_11_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4187 [3/5] (7.25ns)   --->   "%add73_1305_i_i_i = fadd i32 %tmp_175_i_i, i32 %bitcast_ln145_110" [gemm_systolic_array.cpp:42]   --->   Operation 4187 'fadd' 'add73_1305_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4188 [3/5] (7.25ns)   --->   "%add73_2612_i_i_i = fadd i32 %tmp_176_i_i, i32 %bitcast_ln145_111" [gemm_systolic_array.cpp:42]   --->   Operation 4188 'fadd' 'add73_2612_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4189 [3/5] (7.25ns)   --->   "%add73_3919_i_i_i = fadd i32 %tmp_177_i_i, i32 %bitcast_ln145_112" [gemm_systolic_array.cpp:42]   --->   Operation 4189 'fadd' 'add73_3919_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4190 [3/5] (7.25ns)   --->   "%add73_41226_i_i_i = fadd i32 %tmp_178_i_i, i32 %bitcast_ln145_113" [gemm_systolic_array.cpp:42]   --->   Operation 4190 'fadd' 'add73_41226_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4191 [3/5] (7.25ns)   --->   "%add73_51533_i_i_i = fadd i32 %tmp_179_i_i, i32 %bitcast_ln145_114" [gemm_systolic_array.cpp:42]   --->   Operation 4191 'fadd' 'add73_51533_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4192 [3/5] (7.25ns)   --->   "%add73_61840_i_i_i = fadd i32 %tmp_180_i_i, i32 %bitcast_ln145_115" [gemm_systolic_array.cpp:42]   --->   Operation 4192 'fadd' 'add73_61840_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4193 [3/5] (7.25ns)   --->   "%add73_72147_i_i_i = fadd i32 %tmp_181_i_i, i32 %bitcast_ln145_116" [gemm_systolic_array.cpp:42]   --->   Operation 4193 'fadd' 'add73_72147_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4194 [3/5] (7.25ns)   --->   "%add73_82454_i_i_i = fadd i32 %tmp_182_i_i, i32 %bitcast_ln145_117" [gemm_systolic_array.cpp:42]   --->   Operation 4194 'fadd' 'add73_82454_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4195 [3/5] (7.25ns)   --->   "%add73_92761_i_i_i = fadd i32 %tmp_183_i_i, i32 %bitcast_ln145_118" [gemm_systolic_array.cpp:42]   --->   Operation 4195 'fadd' 'add73_92761_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4196 [3/5] (7.25ns)   --->   "%add73_103068_i_i_i = fadd i32 %tmp_184_i_i, i32 %bitcast_ln145_119" [gemm_systolic_array.cpp:42]   --->   Operation 4196 'fadd' 'add73_103068_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4197 [3/5] (7.25ns)   --->   "%add73_113375_i_i_i = fadd i32 %tmp_185_i_i, i32 %bitcast_ln145_120" [gemm_systolic_array.cpp:42]   --->   Operation 4197 'fadd' 'add73_113375_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4198 [3/5] (7.25ns)   --->   "%add73_1277_i_i_i = fadd i32 %tmp_164_i_i, i32 %bitcast_ln145_99" [gemm_systolic_array.cpp:42]   --->   Operation 4198 'fadd' 'add73_1277_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4199 [3/5] (7.25ns)   --->   "%add73_2584_i_i_i = fadd i32 %tmp_165_i_i, i32 %bitcast_ln145_100" [gemm_systolic_array.cpp:42]   --->   Operation 4199 'fadd' 'add73_2584_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4200 [3/5] (7.25ns)   --->   "%add73_3891_i_i_i = fadd i32 %tmp_166_i_i, i32 %bitcast_ln145_101" [gemm_systolic_array.cpp:42]   --->   Operation 4200 'fadd' 'add73_3891_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4201 [3/5] (7.25ns)   --->   "%add73_41198_i_i_i = fadd i32 %tmp_167_i_i, i32 %bitcast_ln145_102" [gemm_systolic_array.cpp:42]   --->   Operation 4201 'fadd' 'add73_41198_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4202 [3/5] (7.25ns)   --->   "%add73_51505_i_i_i = fadd i32 %tmp_168_i_i, i32 %bitcast_ln145_103" [gemm_systolic_array.cpp:42]   --->   Operation 4202 'fadd' 'add73_51505_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4203 [3/5] (7.25ns)   --->   "%add73_61812_i_i_i = fadd i32 %tmp_169_i_i, i32 %bitcast_ln145_104" [gemm_systolic_array.cpp:42]   --->   Operation 4203 'fadd' 'add73_61812_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4204 [3/5] (7.25ns)   --->   "%add73_72119_i_i_i = fadd i32 %tmp_170_i_i, i32 %bitcast_ln145_105" [gemm_systolic_array.cpp:42]   --->   Operation 4204 'fadd' 'add73_72119_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4205 [3/5] (7.25ns)   --->   "%add73_82426_i_i_i = fadd i32 %tmp_171_i_i, i32 %bitcast_ln145_106" [gemm_systolic_array.cpp:42]   --->   Operation 4205 'fadd' 'add73_82426_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4206 [3/5] (7.25ns)   --->   "%add73_92733_i_i_i = fadd i32 %tmp_172_i_i, i32 %bitcast_ln145_107" [gemm_systolic_array.cpp:42]   --->   Operation 4206 'fadd' 'add73_92733_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4207 [3/5] (7.25ns)   --->   "%add73_103040_i_i_i = fadd i32 %tmp_173_i_i, i32 %bitcast_ln145_108" [gemm_systolic_array.cpp:42]   --->   Operation 4207 'fadd' 'add73_103040_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4208 [3/5] (7.25ns)   --->   "%add73_113347_i_i_i = fadd i32 %tmp_174_i_i, i32 %bitcast_ln145_109" [gemm_systolic_array.cpp:42]   --->   Operation 4208 'fadd' 'add73_113347_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4209 [3/5] (7.25ns)   --->   "%add73_1249_i_i_i = fadd i32 %tmp_153_i_i, i32 %bitcast_ln145_88" [gemm_systolic_array.cpp:42]   --->   Operation 4209 'fadd' 'add73_1249_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4210 [3/5] (7.25ns)   --->   "%add73_2556_i_i_i = fadd i32 %tmp_154_i_i, i32 %bitcast_ln145_89" [gemm_systolic_array.cpp:42]   --->   Operation 4210 'fadd' 'add73_2556_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4211 [3/5] (7.25ns)   --->   "%add73_3863_i_i_i = fadd i32 %tmp_155_i_i, i32 %bitcast_ln145_90" [gemm_systolic_array.cpp:42]   --->   Operation 4211 'fadd' 'add73_3863_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4212 [3/5] (7.25ns)   --->   "%add73_41170_i_i_i = fadd i32 %tmp_156_i_i, i32 %bitcast_ln145_91" [gemm_systolic_array.cpp:42]   --->   Operation 4212 'fadd' 'add73_41170_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4213 [3/5] (7.25ns)   --->   "%add73_51477_i_i_i = fadd i32 %tmp_157_i_i, i32 %bitcast_ln145_92" [gemm_systolic_array.cpp:42]   --->   Operation 4213 'fadd' 'add73_51477_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4214 [3/5] (7.25ns)   --->   "%add73_61784_i_i_i = fadd i32 %tmp_158_i_i, i32 %bitcast_ln145_93" [gemm_systolic_array.cpp:42]   --->   Operation 4214 'fadd' 'add73_61784_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4215 [3/5] (7.25ns)   --->   "%add73_72091_i_i_i = fadd i32 %tmp_159_i_i, i32 %bitcast_ln145_94" [gemm_systolic_array.cpp:42]   --->   Operation 4215 'fadd' 'add73_72091_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4216 [3/5] (7.25ns)   --->   "%add73_82398_i_i_i = fadd i32 %tmp_160_i_i, i32 %bitcast_ln145_95" [gemm_systolic_array.cpp:42]   --->   Operation 4216 'fadd' 'add73_82398_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4217 [3/5] (7.25ns)   --->   "%add73_92705_i_i_i = fadd i32 %tmp_161_i_i, i32 %bitcast_ln145_96" [gemm_systolic_array.cpp:42]   --->   Operation 4217 'fadd' 'add73_92705_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4218 [3/5] (7.25ns)   --->   "%add73_103012_i_i_i = fadd i32 %tmp_162_i_i, i32 %bitcast_ln145_97" [gemm_systolic_array.cpp:42]   --->   Operation 4218 'fadd' 'add73_103012_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4219 [3/5] (7.25ns)   --->   "%add73_113319_i_i_i = fadd i32 %tmp_163_i_i, i32 %bitcast_ln145_98" [gemm_systolic_array.cpp:42]   --->   Operation 4219 'fadd' 'add73_113319_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4220 [3/5] (7.25ns)   --->   "%add73_1221_i_i_i = fadd i32 %tmp_142_i_i, i32 %bitcast_ln145_77" [gemm_systolic_array.cpp:42]   --->   Operation 4220 'fadd' 'add73_1221_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4221 [3/5] (7.25ns)   --->   "%add73_2528_i_i_i = fadd i32 %tmp_143_i_i, i32 %bitcast_ln145_78" [gemm_systolic_array.cpp:42]   --->   Operation 4221 'fadd' 'add73_2528_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4222 [3/5] (7.25ns)   --->   "%add73_3835_i_i_i = fadd i32 %tmp_144_i_i, i32 %bitcast_ln145_79" [gemm_systolic_array.cpp:42]   --->   Operation 4222 'fadd' 'add73_3835_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4223 [3/5] (7.25ns)   --->   "%add73_41142_i_i_i = fadd i32 %tmp_145_i_i, i32 %bitcast_ln145_80" [gemm_systolic_array.cpp:42]   --->   Operation 4223 'fadd' 'add73_41142_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4224 [3/5] (7.25ns)   --->   "%add73_51449_i_i_i = fadd i32 %tmp_146_i_i, i32 %bitcast_ln145_81" [gemm_systolic_array.cpp:42]   --->   Operation 4224 'fadd' 'add73_51449_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4225 [3/5] (7.25ns)   --->   "%add73_61756_i_i_i = fadd i32 %tmp_147_i_i, i32 %bitcast_ln145_82" [gemm_systolic_array.cpp:42]   --->   Operation 4225 'fadd' 'add73_61756_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4226 [3/5] (7.25ns)   --->   "%add73_72063_i_i_i = fadd i32 %tmp_148_i_i, i32 %bitcast_ln145_83" [gemm_systolic_array.cpp:42]   --->   Operation 4226 'fadd' 'add73_72063_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4227 [3/5] (7.25ns)   --->   "%add73_82370_i_i_i = fadd i32 %tmp_149_i_i, i32 %bitcast_ln145_84" [gemm_systolic_array.cpp:42]   --->   Operation 4227 'fadd' 'add73_82370_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4228 [3/5] (7.25ns)   --->   "%add73_92677_i_i_i = fadd i32 %tmp_150_i_i, i32 %bitcast_ln145_85" [gemm_systolic_array.cpp:42]   --->   Operation 4228 'fadd' 'add73_92677_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4229 [3/5] (7.25ns)   --->   "%add73_102984_i_i_i = fadd i32 %tmp_151_i_i, i32 %bitcast_ln145_86" [gemm_systolic_array.cpp:42]   --->   Operation 4229 'fadd' 'add73_102984_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4230 [3/5] (7.25ns)   --->   "%add73_113291_i_i_i = fadd i32 %tmp_152_i_i, i32 %bitcast_ln145_87" [gemm_systolic_array.cpp:42]   --->   Operation 4230 'fadd' 'add73_113291_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4231 [3/5] (7.25ns)   --->   "%add73_1193_i_i_i = fadd i32 %tmp_131_i_i, i32 %bitcast_ln145_66" [gemm_systolic_array.cpp:42]   --->   Operation 4231 'fadd' 'add73_1193_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4232 [3/5] (7.25ns)   --->   "%add73_2500_i_i_i = fadd i32 %tmp_132_i_i, i32 %bitcast_ln145_67" [gemm_systolic_array.cpp:42]   --->   Operation 4232 'fadd' 'add73_2500_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4233 [3/5] (7.25ns)   --->   "%add73_3807_i_i_i = fadd i32 %tmp_133_i_i, i32 %bitcast_ln145_68" [gemm_systolic_array.cpp:42]   --->   Operation 4233 'fadd' 'add73_3807_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4234 [3/5] (7.25ns)   --->   "%add73_41114_i_i_i = fadd i32 %tmp_134_i_i, i32 %bitcast_ln145_69" [gemm_systolic_array.cpp:42]   --->   Operation 4234 'fadd' 'add73_41114_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4235 [3/5] (7.25ns)   --->   "%add73_51421_i_i_i = fadd i32 %tmp_135_i_i, i32 %bitcast_ln145_70" [gemm_systolic_array.cpp:42]   --->   Operation 4235 'fadd' 'add73_51421_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4236 [3/5] (7.25ns)   --->   "%add73_61728_i_i_i = fadd i32 %tmp_136_i_i, i32 %bitcast_ln145_71" [gemm_systolic_array.cpp:42]   --->   Operation 4236 'fadd' 'add73_61728_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4237 [3/5] (7.25ns)   --->   "%add73_72035_i_i_i = fadd i32 %tmp_137_i_i, i32 %bitcast_ln145_72" [gemm_systolic_array.cpp:42]   --->   Operation 4237 'fadd' 'add73_72035_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4238 [3/5] (7.25ns)   --->   "%add73_82342_i_i_i = fadd i32 %tmp_138_i_i, i32 %bitcast_ln145_73" [gemm_systolic_array.cpp:42]   --->   Operation 4238 'fadd' 'add73_82342_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4239 [3/5] (7.25ns)   --->   "%add73_92649_i_i_i = fadd i32 %tmp_139_i_i, i32 %bitcast_ln145_74" [gemm_systolic_array.cpp:42]   --->   Operation 4239 'fadd' 'add73_92649_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4240 [3/5] (7.25ns)   --->   "%add73_102956_i_i_i = fadd i32 %tmp_140_i_i, i32 %bitcast_ln145_75" [gemm_systolic_array.cpp:42]   --->   Operation 4240 'fadd' 'add73_102956_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4241 [3/5] (7.25ns)   --->   "%add73_113263_i_i_i = fadd i32 %tmp_141_i_i, i32 %bitcast_ln145_76" [gemm_systolic_array.cpp:42]   --->   Operation 4241 'fadd' 'add73_113263_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4242 [3/5] (7.25ns)   --->   "%add73_1165_i_i_i = fadd i32 %tmp_120_i_i, i32 %bitcast_ln145_55" [gemm_systolic_array.cpp:42]   --->   Operation 4242 'fadd' 'add73_1165_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4243 [3/5] (7.25ns)   --->   "%add73_2472_i_i_i = fadd i32 %tmp_121_i_i, i32 %bitcast_ln145_56" [gemm_systolic_array.cpp:42]   --->   Operation 4243 'fadd' 'add73_2472_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4244 [3/5] (7.25ns)   --->   "%add73_3779_i_i_i = fadd i32 %tmp_122_i_i, i32 %bitcast_ln145_57" [gemm_systolic_array.cpp:42]   --->   Operation 4244 'fadd' 'add73_3779_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4245 [3/5] (7.25ns)   --->   "%add73_41086_i_i_i = fadd i32 %tmp_123_i_i, i32 %bitcast_ln145_58" [gemm_systolic_array.cpp:42]   --->   Operation 4245 'fadd' 'add73_41086_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4246 [3/5] (7.25ns)   --->   "%add73_51393_i_i_i = fadd i32 %tmp_124_i_i, i32 %bitcast_ln145_59" [gemm_systolic_array.cpp:42]   --->   Operation 4246 'fadd' 'add73_51393_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4247 [3/5] (7.25ns)   --->   "%add73_61700_i_i_i = fadd i32 %tmp_125_i_i, i32 %bitcast_ln145_60" [gemm_systolic_array.cpp:42]   --->   Operation 4247 'fadd' 'add73_61700_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4248 [3/5] (7.25ns)   --->   "%add73_72007_i_i_i = fadd i32 %tmp_126_i_i, i32 %bitcast_ln145_61" [gemm_systolic_array.cpp:42]   --->   Operation 4248 'fadd' 'add73_72007_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4249 [3/5] (7.25ns)   --->   "%add73_82314_i_i_i = fadd i32 %tmp_127_i_i, i32 %bitcast_ln145_62" [gemm_systolic_array.cpp:42]   --->   Operation 4249 'fadd' 'add73_82314_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4250 [3/5] (7.25ns)   --->   "%add73_92621_i_i_i = fadd i32 %tmp_128_i_i, i32 %bitcast_ln145_63" [gemm_systolic_array.cpp:42]   --->   Operation 4250 'fadd' 'add73_92621_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4251 [3/5] (7.25ns)   --->   "%add73_102928_i_i_i = fadd i32 %tmp_129_i_i, i32 %bitcast_ln145_64" [gemm_systolic_array.cpp:42]   --->   Operation 4251 'fadd' 'add73_102928_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4252 [3/5] (7.25ns)   --->   "%add73_113235_i_i_i = fadd i32 %tmp_130_i_i, i32 %bitcast_ln145_65" [gemm_systolic_array.cpp:42]   --->   Operation 4252 'fadd' 'add73_113235_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4253 [3/5] (7.25ns)   --->   "%add73_1137_i_i_i = fadd i32 %tmp_109_i_i, i32 %bitcast_ln145_44" [gemm_systolic_array.cpp:42]   --->   Operation 4253 'fadd' 'add73_1137_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4254 [3/5] (7.25ns)   --->   "%add73_2444_i_i_i = fadd i32 %tmp_110_i_i, i32 %bitcast_ln145_45" [gemm_systolic_array.cpp:42]   --->   Operation 4254 'fadd' 'add73_2444_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4255 [3/5] (7.25ns)   --->   "%add73_3751_i_i_i = fadd i32 %tmp_111_i_i, i32 %bitcast_ln145_46" [gemm_systolic_array.cpp:42]   --->   Operation 4255 'fadd' 'add73_3751_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4256 [3/5] (7.25ns)   --->   "%add73_41058_i_i_i = fadd i32 %tmp_112_i_i, i32 %bitcast_ln145_47" [gemm_systolic_array.cpp:42]   --->   Operation 4256 'fadd' 'add73_41058_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4257 [3/5] (7.25ns)   --->   "%add73_51365_i_i_i = fadd i32 %tmp_113_i_i, i32 %bitcast_ln145_48" [gemm_systolic_array.cpp:42]   --->   Operation 4257 'fadd' 'add73_51365_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4258 [3/5] (7.25ns)   --->   "%add73_61672_i_i_i = fadd i32 %tmp_114_i_i, i32 %bitcast_ln145_49" [gemm_systolic_array.cpp:42]   --->   Operation 4258 'fadd' 'add73_61672_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4259 [3/5] (7.25ns)   --->   "%add73_71979_i_i_i = fadd i32 %tmp_115_i_i, i32 %bitcast_ln145_50" [gemm_systolic_array.cpp:42]   --->   Operation 4259 'fadd' 'add73_71979_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4260 [3/5] (7.25ns)   --->   "%add73_82286_i_i_i = fadd i32 %tmp_116_i_i, i32 %bitcast_ln145_51" [gemm_systolic_array.cpp:42]   --->   Operation 4260 'fadd' 'add73_82286_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4261 [3/5] (7.25ns)   --->   "%add73_92593_i_i_i = fadd i32 %tmp_117_i_i, i32 %bitcast_ln145_52" [gemm_systolic_array.cpp:42]   --->   Operation 4261 'fadd' 'add73_92593_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4262 [3/5] (7.25ns)   --->   "%add73_102900_i_i_i = fadd i32 %tmp_118_i_i, i32 %bitcast_ln145_53" [gemm_systolic_array.cpp:42]   --->   Operation 4262 'fadd' 'add73_102900_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4263 [3/5] (7.25ns)   --->   "%add73_113207_i_i_i = fadd i32 %tmp_119_i_i, i32 %bitcast_ln145_54" [gemm_systolic_array.cpp:42]   --->   Operation 4263 'fadd' 'add73_113207_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4264 [3/5] (7.25ns)   --->   "%add73_1109_i_i_i = fadd i32 %tmp_98_i_i, i32 %bitcast_ln145_33" [gemm_systolic_array.cpp:42]   --->   Operation 4264 'fadd' 'add73_1109_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4265 [3/5] (7.25ns)   --->   "%add73_2416_i_i_i = fadd i32 %tmp_99_i_i, i32 %bitcast_ln145_34" [gemm_systolic_array.cpp:42]   --->   Operation 4265 'fadd' 'add73_2416_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4266 [3/5] (7.25ns)   --->   "%add73_3723_i_i_i = fadd i32 %tmp_100_i_i, i32 %bitcast_ln145_35" [gemm_systolic_array.cpp:42]   --->   Operation 4266 'fadd' 'add73_3723_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4267 [3/5] (7.25ns)   --->   "%add73_41030_i_i_i = fadd i32 %tmp_101_i_i, i32 %bitcast_ln145_36" [gemm_systolic_array.cpp:42]   --->   Operation 4267 'fadd' 'add73_41030_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4268 [3/5] (7.25ns)   --->   "%add73_51337_i_i_i = fadd i32 %tmp_102_i_i, i32 %bitcast_ln145_37" [gemm_systolic_array.cpp:42]   --->   Operation 4268 'fadd' 'add73_51337_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4269 [3/5] (7.25ns)   --->   "%add73_61644_i_i_i = fadd i32 %tmp_103_i_i, i32 %bitcast_ln145_38" [gemm_systolic_array.cpp:42]   --->   Operation 4269 'fadd' 'add73_61644_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4270 [3/5] (7.25ns)   --->   "%add73_71951_i_i_i = fadd i32 %tmp_104_i_i, i32 %bitcast_ln145_39" [gemm_systolic_array.cpp:42]   --->   Operation 4270 'fadd' 'add73_71951_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4271 [3/5] (7.25ns)   --->   "%add73_82258_i_i_i = fadd i32 %tmp_105_i_i, i32 %bitcast_ln145_40" [gemm_systolic_array.cpp:42]   --->   Operation 4271 'fadd' 'add73_82258_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4272 [3/5] (7.25ns)   --->   "%add73_92565_i_i_i = fadd i32 %tmp_106_i_i, i32 %bitcast_ln145_41" [gemm_systolic_array.cpp:42]   --->   Operation 4272 'fadd' 'add73_92565_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4273 [3/5] (7.25ns)   --->   "%add73_102872_i_i_i = fadd i32 %tmp_107_i_i, i32 %bitcast_ln145_42" [gemm_systolic_array.cpp:42]   --->   Operation 4273 'fadd' 'add73_102872_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4274 [3/5] (7.25ns)   --->   "%add73_113179_i_i_i = fadd i32 %tmp_108_i_i, i32 %bitcast_ln145_43" [gemm_systolic_array.cpp:42]   --->   Operation 4274 'fadd' 'add73_113179_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4275 [3/5] (7.25ns)   --->   "%add73_181_i_i_i = fadd i32 %tmp_87_i_i, i32 %bitcast_ln145_22" [gemm_systolic_array.cpp:42]   --->   Operation 4275 'fadd' 'add73_181_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4276 [3/5] (7.25ns)   --->   "%add73_2388_i_i_i = fadd i32 %tmp_88_i_i, i32 %bitcast_ln145_23" [gemm_systolic_array.cpp:42]   --->   Operation 4276 'fadd' 'add73_2388_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4277 [3/5] (7.25ns)   --->   "%add73_3695_i_i_i = fadd i32 %tmp_89_i_i, i32 %bitcast_ln145_24" [gemm_systolic_array.cpp:42]   --->   Operation 4277 'fadd' 'add73_3695_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4278 [3/5] (7.25ns)   --->   "%add73_41002_i_i_i = fadd i32 %tmp_90_i_i, i32 %bitcast_ln145_25" [gemm_systolic_array.cpp:42]   --->   Operation 4278 'fadd' 'add73_41002_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4279 [3/5] (7.25ns)   --->   "%add73_51309_i_i_i = fadd i32 %tmp_91_i_i, i32 %bitcast_ln145_26" [gemm_systolic_array.cpp:42]   --->   Operation 4279 'fadd' 'add73_51309_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4280 [3/5] (7.25ns)   --->   "%add73_61616_i_i_i = fadd i32 %tmp_92_i_i, i32 %bitcast_ln145_27" [gemm_systolic_array.cpp:42]   --->   Operation 4280 'fadd' 'add73_61616_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4281 [3/5] (7.25ns)   --->   "%add73_71923_i_i_i = fadd i32 %tmp_93_i_i, i32 %bitcast_ln145_28" [gemm_systolic_array.cpp:42]   --->   Operation 4281 'fadd' 'add73_71923_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4282 [3/5] (7.25ns)   --->   "%add73_82230_i_i_i = fadd i32 %tmp_94_i_i, i32 %bitcast_ln145_29" [gemm_systolic_array.cpp:42]   --->   Operation 4282 'fadd' 'add73_82230_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4283 [3/5] (7.25ns)   --->   "%add73_92537_i_i_i = fadd i32 %tmp_95_i_i, i32 %bitcast_ln145_30" [gemm_systolic_array.cpp:42]   --->   Operation 4283 'fadd' 'add73_92537_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4284 [3/5] (7.25ns)   --->   "%add73_102844_i_i_i = fadd i32 %tmp_96_i_i, i32 %bitcast_ln145_31" [gemm_systolic_array.cpp:42]   --->   Operation 4284 'fadd' 'add73_102844_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4285 [3/5] (7.25ns)   --->   "%add73_113151_i_i_i = fadd i32 %tmp_97_i_i, i32 %bitcast_ln145_32" [gemm_systolic_array.cpp:42]   --->   Operation 4285 'fadd' 'add73_113151_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4286 [3/5] (7.25ns)   --->   "%add73_153_i_i_i = fadd i32 %tmp_76_i_i, i32 %bitcast_ln145_11" [gemm_systolic_array.cpp:42]   --->   Operation 4286 'fadd' 'add73_153_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4287 [3/5] (7.25ns)   --->   "%add73_2360_i_i_i = fadd i32 %tmp_77_i_i, i32 %bitcast_ln145_12" [gemm_systolic_array.cpp:42]   --->   Operation 4287 'fadd' 'add73_2360_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4288 [3/5] (7.25ns)   --->   "%add73_3667_i_i_i = fadd i32 %tmp_78_i_i, i32 %bitcast_ln145_13" [gemm_systolic_array.cpp:42]   --->   Operation 4288 'fadd' 'add73_3667_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4289 [3/5] (7.25ns)   --->   "%add73_4974_i_i_i = fadd i32 %tmp_79_i_i, i32 %bitcast_ln145_14" [gemm_systolic_array.cpp:42]   --->   Operation 4289 'fadd' 'add73_4974_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4290 [3/5] (7.25ns)   --->   "%add73_51281_i_i_i = fadd i32 %tmp_80_i_i, i32 %bitcast_ln145_15" [gemm_systolic_array.cpp:42]   --->   Operation 4290 'fadd' 'add73_51281_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4291 [3/5] (7.25ns)   --->   "%add73_61588_i_i_i = fadd i32 %tmp_81_i_i, i32 %bitcast_ln145_16" [gemm_systolic_array.cpp:42]   --->   Operation 4291 'fadd' 'add73_61588_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4292 [3/5] (7.25ns)   --->   "%add73_71895_i_i_i = fadd i32 %tmp_82_i_i, i32 %bitcast_ln145_17" [gemm_systolic_array.cpp:42]   --->   Operation 4292 'fadd' 'add73_71895_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4293 [3/5] (7.25ns)   --->   "%add73_82202_i_i_i = fadd i32 %tmp_83_i_i, i32 %bitcast_ln145_18" [gemm_systolic_array.cpp:42]   --->   Operation 4293 'fadd' 'add73_82202_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4294 [3/5] (7.25ns)   --->   "%add73_92509_i_i_i = fadd i32 %tmp_84_i_i, i32 %bitcast_ln145_19" [gemm_systolic_array.cpp:42]   --->   Operation 4294 'fadd' 'add73_92509_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4295 [3/5] (7.25ns)   --->   "%add73_102816_i_i_i = fadd i32 %tmp_85_i_i, i32 %bitcast_ln145_20" [gemm_systolic_array.cpp:42]   --->   Operation 4295 'fadd' 'add73_102816_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4296 [3/5] (7.25ns)   --->   "%add73_113123_i_i_i = fadd i32 %tmp_86_i_i, i32 %bitcast_ln145_21" [gemm_systolic_array.cpp:42]   --->   Operation 4296 'fadd' 'add73_113123_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4297 [3/5] (7.25ns)   --->   "%add73_125_i_i_i = fadd i32 %tmp_65_i_i, i32 %bitcast_ln145" [gemm_systolic_array.cpp:42]   --->   Operation 4297 'fadd' 'add73_125_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4298 [3/5] (7.25ns)   --->   "%add73_2332_i_i_i = fadd i32 %tmp_66_i_i, i32 %bitcast_ln145_1" [gemm_systolic_array.cpp:42]   --->   Operation 4298 'fadd' 'add73_2332_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4299 [3/5] (7.25ns)   --->   "%add73_3639_i_i_i = fadd i32 %tmp_67_i_i, i32 %bitcast_ln145_2" [gemm_systolic_array.cpp:42]   --->   Operation 4299 'fadd' 'add73_3639_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4300 [3/5] (7.25ns)   --->   "%add73_4946_i_i_i = fadd i32 %tmp_68_i_i, i32 %bitcast_ln145_3" [gemm_systolic_array.cpp:42]   --->   Operation 4300 'fadd' 'add73_4946_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4301 [3/5] (7.25ns)   --->   "%add73_51253_i_i_i = fadd i32 %tmp_69_i_i, i32 %bitcast_ln145_4" [gemm_systolic_array.cpp:42]   --->   Operation 4301 'fadd' 'add73_51253_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4302 [3/5] (7.25ns)   --->   "%add73_61560_i_i_i = fadd i32 %tmp_70_i_i, i32 %bitcast_ln145_5" [gemm_systolic_array.cpp:42]   --->   Operation 4302 'fadd' 'add73_61560_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4303 [3/5] (7.25ns)   --->   "%add73_71867_i_i_i = fadd i32 %tmp_71_i_i, i32 %bitcast_ln145_6" [gemm_systolic_array.cpp:42]   --->   Operation 4303 'fadd' 'add73_71867_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4304 [3/5] (7.25ns)   --->   "%add73_82174_i_i_i = fadd i32 %tmp_72_i_i, i32 %bitcast_ln145_7" [gemm_systolic_array.cpp:42]   --->   Operation 4304 'fadd' 'add73_82174_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4305 [3/5] (7.25ns)   --->   "%add73_92481_i_i_i = fadd i32 %tmp_73_i_i, i32 %bitcast_ln145_8" [gemm_systolic_array.cpp:42]   --->   Operation 4305 'fadd' 'add73_92481_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4306 [3/5] (7.25ns)   --->   "%add73_102788_i_i_i = fadd i32 %tmp_74_i_i, i32 %bitcast_ln145_9" [gemm_systolic_array.cpp:42]   --->   Operation 4306 'fadd' 'add73_102788_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4307 [3/5] (7.25ns)   --->   "%add73_113095_i_i_i = fadd i32 %tmp_75_i_i, i32 %bitcast_ln145_10" [gemm_systolic_array.cpp:42]   --->   Operation 4307 'fadd' 'add73_113095_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 4308 [2/5] (7.25ns)   --->   "%add73_i_i_i = fadd i32 %tmp_64_i_i, i32 %tmp" [gemm_systolic_array.cpp:42]   --->   Operation 4308 'fadd' 'add73_i_i_i' <Predicate = (!icmp_ln39)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4309 [2/5] (7.25ns)   --->   "%add73_1_i_i_i = fadd i32 %tmp_186_i_i, i32 %tmp_20" [gemm_systolic_array.cpp:42]   --->   Operation 4309 'fadd' 'add73_1_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4310 [2/5] (7.25ns)   --->   "%add73_2_i_i_i = fadd i32 %tmp_187_i_i, i32 %tmp_21" [gemm_systolic_array.cpp:42]   --->   Operation 4310 'fadd' 'add73_2_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4311 [2/5] (7.25ns)   --->   "%add73_3_i_i_i = fadd i32 %tmp_188_i_i, i32 %tmp_22" [gemm_systolic_array.cpp:42]   --->   Operation 4311 'fadd' 'add73_3_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4312 [2/5] (7.25ns)   --->   "%add73_4_i_i_i = fadd i32 %tmp_189_i_i, i32 %tmp_23" [gemm_systolic_array.cpp:42]   --->   Operation 4312 'fadd' 'add73_4_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4313 [2/5] (7.25ns)   --->   "%add73_5_i_i_i = fadd i32 %tmp_190_i_i, i32 %tmp_24" [gemm_systolic_array.cpp:42]   --->   Operation 4313 'fadd' 'add73_5_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4314 [2/5] (7.25ns)   --->   "%add73_6_i_i_i = fadd i32 %tmp_191_i_i, i32 %tmp_25" [gemm_systolic_array.cpp:42]   --->   Operation 4314 'fadd' 'add73_6_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4315 [2/5] (7.25ns)   --->   "%add73_7_i_i_i = fadd i32 %tmp_192_i_i, i32 %tmp_26" [gemm_systolic_array.cpp:42]   --->   Operation 4315 'fadd' 'add73_7_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4316 [2/5] (7.25ns)   --->   "%add73_8_i_i_i = fadd i32 %tmp_193_i_i, i32 %tmp_27" [gemm_systolic_array.cpp:42]   --->   Operation 4316 'fadd' 'add73_8_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4317 [2/5] (7.25ns)   --->   "%add73_9_i_i_i = fadd i32 %tmp_194_i_i, i32 %tmp_28" [gemm_systolic_array.cpp:42]   --->   Operation 4317 'fadd' 'add73_9_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4318 [2/5] (7.25ns)   --->   "%add73_10_i_i_i = fadd i32 %tmp_195_i_i, i32 %tmp_29" [gemm_systolic_array.cpp:42]   --->   Operation 4318 'fadd' 'add73_10_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4319 [2/5] (7.25ns)   --->   "%add73_11_i_i_i = fadd i32 %tmp_196_i_i, i32 %tmp_30" [gemm_systolic_array.cpp:42]   --->   Operation 4319 'fadd' 'add73_11_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4320 [2/5] (7.25ns)   --->   "%add73_1305_i_i_i = fadd i32 %tmp_175_i_i, i32 %bitcast_ln145_110" [gemm_systolic_array.cpp:42]   --->   Operation 4320 'fadd' 'add73_1305_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4321 [2/5] (7.25ns)   --->   "%add73_2612_i_i_i = fadd i32 %tmp_176_i_i, i32 %bitcast_ln145_111" [gemm_systolic_array.cpp:42]   --->   Operation 4321 'fadd' 'add73_2612_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4322 [2/5] (7.25ns)   --->   "%add73_3919_i_i_i = fadd i32 %tmp_177_i_i, i32 %bitcast_ln145_112" [gemm_systolic_array.cpp:42]   --->   Operation 4322 'fadd' 'add73_3919_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4323 [2/5] (7.25ns)   --->   "%add73_41226_i_i_i = fadd i32 %tmp_178_i_i, i32 %bitcast_ln145_113" [gemm_systolic_array.cpp:42]   --->   Operation 4323 'fadd' 'add73_41226_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4324 [2/5] (7.25ns)   --->   "%add73_51533_i_i_i = fadd i32 %tmp_179_i_i, i32 %bitcast_ln145_114" [gemm_systolic_array.cpp:42]   --->   Operation 4324 'fadd' 'add73_51533_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4325 [2/5] (7.25ns)   --->   "%add73_61840_i_i_i = fadd i32 %tmp_180_i_i, i32 %bitcast_ln145_115" [gemm_systolic_array.cpp:42]   --->   Operation 4325 'fadd' 'add73_61840_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4326 [2/5] (7.25ns)   --->   "%add73_72147_i_i_i = fadd i32 %tmp_181_i_i, i32 %bitcast_ln145_116" [gemm_systolic_array.cpp:42]   --->   Operation 4326 'fadd' 'add73_72147_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4327 [2/5] (7.25ns)   --->   "%add73_82454_i_i_i = fadd i32 %tmp_182_i_i, i32 %bitcast_ln145_117" [gemm_systolic_array.cpp:42]   --->   Operation 4327 'fadd' 'add73_82454_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4328 [2/5] (7.25ns)   --->   "%add73_92761_i_i_i = fadd i32 %tmp_183_i_i, i32 %bitcast_ln145_118" [gemm_systolic_array.cpp:42]   --->   Operation 4328 'fadd' 'add73_92761_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4329 [2/5] (7.25ns)   --->   "%add73_103068_i_i_i = fadd i32 %tmp_184_i_i, i32 %bitcast_ln145_119" [gemm_systolic_array.cpp:42]   --->   Operation 4329 'fadd' 'add73_103068_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4330 [2/5] (7.25ns)   --->   "%add73_113375_i_i_i = fadd i32 %tmp_185_i_i, i32 %bitcast_ln145_120" [gemm_systolic_array.cpp:42]   --->   Operation 4330 'fadd' 'add73_113375_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4331 [2/5] (7.25ns)   --->   "%add73_1277_i_i_i = fadd i32 %tmp_164_i_i, i32 %bitcast_ln145_99" [gemm_systolic_array.cpp:42]   --->   Operation 4331 'fadd' 'add73_1277_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4332 [2/5] (7.25ns)   --->   "%add73_2584_i_i_i = fadd i32 %tmp_165_i_i, i32 %bitcast_ln145_100" [gemm_systolic_array.cpp:42]   --->   Operation 4332 'fadd' 'add73_2584_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4333 [2/5] (7.25ns)   --->   "%add73_3891_i_i_i = fadd i32 %tmp_166_i_i, i32 %bitcast_ln145_101" [gemm_systolic_array.cpp:42]   --->   Operation 4333 'fadd' 'add73_3891_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4334 [2/5] (7.25ns)   --->   "%add73_41198_i_i_i = fadd i32 %tmp_167_i_i, i32 %bitcast_ln145_102" [gemm_systolic_array.cpp:42]   --->   Operation 4334 'fadd' 'add73_41198_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4335 [2/5] (7.25ns)   --->   "%add73_51505_i_i_i = fadd i32 %tmp_168_i_i, i32 %bitcast_ln145_103" [gemm_systolic_array.cpp:42]   --->   Operation 4335 'fadd' 'add73_51505_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4336 [2/5] (7.25ns)   --->   "%add73_61812_i_i_i = fadd i32 %tmp_169_i_i, i32 %bitcast_ln145_104" [gemm_systolic_array.cpp:42]   --->   Operation 4336 'fadd' 'add73_61812_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4337 [2/5] (7.25ns)   --->   "%add73_72119_i_i_i = fadd i32 %tmp_170_i_i, i32 %bitcast_ln145_105" [gemm_systolic_array.cpp:42]   --->   Operation 4337 'fadd' 'add73_72119_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4338 [2/5] (7.25ns)   --->   "%add73_82426_i_i_i = fadd i32 %tmp_171_i_i, i32 %bitcast_ln145_106" [gemm_systolic_array.cpp:42]   --->   Operation 4338 'fadd' 'add73_82426_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4339 [2/5] (7.25ns)   --->   "%add73_92733_i_i_i = fadd i32 %tmp_172_i_i, i32 %bitcast_ln145_107" [gemm_systolic_array.cpp:42]   --->   Operation 4339 'fadd' 'add73_92733_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4340 [2/5] (7.25ns)   --->   "%add73_103040_i_i_i = fadd i32 %tmp_173_i_i, i32 %bitcast_ln145_108" [gemm_systolic_array.cpp:42]   --->   Operation 4340 'fadd' 'add73_103040_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4341 [2/5] (7.25ns)   --->   "%add73_113347_i_i_i = fadd i32 %tmp_174_i_i, i32 %bitcast_ln145_109" [gemm_systolic_array.cpp:42]   --->   Operation 4341 'fadd' 'add73_113347_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4342 [2/5] (7.25ns)   --->   "%add73_1249_i_i_i = fadd i32 %tmp_153_i_i, i32 %bitcast_ln145_88" [gemm_systolic_array.cpp:42]   --->   Operation 4342 'fadd' 'add73_1249_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4343 [2/5] (7.25ns)   --->   "%add73_2556_i_i_i = fadd i32 %tmp_154_i_i, i32 %bitcast_ln145_89" [gemm_systolic_array.cpp:42]   --->   Operation 4343 'fadd' 'add73_2556_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4344 [2/5] (7.25ns)   --->   "%add73_3863_i_i_i = fadd i32 %tmp_155_i_i, i32 %bitcast_ln145_90" [gemm_systolic_array.cpp:42]   --->   Operation 4344 'fadd' 'add73_3863_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4345 [2/5] (7.25ns)   --->   "%add73_41170_i_i_i = fadd i32 %tmp_156_i_i, i32 %bitcast_ln145_91" [gemm_systolic_array.cpp:42]   --->   Operation 4345 'fadd' 'add73_41170_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4346 [2/5] (7.25ns)   --->   "%add73_51477_i_i_i = fadd i32 %tmp_157_i_i, i32 %bitcast_ln145_92" [gemm_systolic_array.cpp:42]   --->   Operation 4346 'fadd' 'add73_51477_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4347 [2/5] (7.25ns)   --->   "%add73_61784_i_i_i = fadd i32 %tmp_158_i_i, i32 %bitcast_ln145_93" [gemm_systolic_array.cpp:42]   --->   Operation 4347 'fadd' 'add73_61784_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4348 [2/5] (7.25ns)   --->   "%add73_72091_i_i_i = fadd i32 %tmp_159_i_i, i32 %bitcast_ln145_94" [gemm_systolic_array.cpp:42]   --->   Operation 4348 'fadd' 'add73_72091_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4349 [2/5] (7.25ns)   --->   "%add73_82398_i_i_i = fadd i32 %tmp_160_i_i, i32 %bitcast_ln145_95" [gemm_systolic_array.cpp:42]   --->   Operation 4349 'fadd' 'add73_82398_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4350 [2/5] (7.25ns)   --->   "%add73_92705_i_i_i = fadd i32 %tmp_161_i_i, i32 %bitcast_ln145_96" [gemm_systolic_array.cpp:42]   --->   Operation 4350 'fadd' 'add73_92705_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4351 [2/5] (7.25ns)   --->   "%add73_103012_i_i_i = fadd i32 %tmp_162_i_i, i32 %bitcast_ln145_97" [gemm_systolic_array.cpp:42]   --->   Operation 4351 'fadd' 'add73_103012_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4352 [2/5] (7.25ns)   --->   "%add73_113319_i_i_i = fadd i32 %tmp_163_i_i, i32 %bitcast_ln145_98" [gemm_systolic_array.cpp:42]   --->   Operation 4352 'fadd' 'add73_113319_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4353 [2/5] (7.25ns)   --->   "%add73_1221_i_i_i = fadd i32 %tmp_142_i_i, i32 %bitcast_ln145_77" [gemm_systolic_array.cpp:42]   --->   Operation 4353 'fadd' 'add73_1221_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4354 [2/5] (7.25ns)   --->   "%add73_2528_i_i_i = fadd i32 %tmp_143_i_i, i32 %bitcast_ln145_78" [gemm_systolic_array.cpp:42]   --->   Operation 4354 'fadd' 'add73_2528_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4355 [2/5] (7.25ns)   --->   "%add73_3835_i_i_i = fadd i32 %tmp_144_i_i, i32 %bitcast_ln145_79" [gemm_systolic_array.cpp:42]   --->   Operation 4355 'fadd' 'add73_3835_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4356 [2/5] (7.25ns)   --->   "%add73_41142_i_i_i = fadd i32 %tmp_145_i_i, i32 %bitcast_ln145_80" [gemm_systolic_array.cpp:42]   --->   Operation 4356 'fadd' 'add73_41142_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4357 [2/5] (7.25ns)   --->   "%add73_51449_i_i_i = fadd i32 %tmp_146_i_i, i32 %bitcast_ln145_81" [gemm_systolic_array.cpp:42]   --->   Operation 4357 'fadd' 'add73_51449_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4358 [2/5] (7.25ns)   --->   "%add73_61756_i_i_i = fadd i32 %tmp_147_i_i, i32 %bitcast_ln145_82" [gemm_systolic_array.cpp:42]   --->   Operation 4358 'fadd' 'add73_61756_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4359 [2/5] (7.25ns)   --->   "%add73_72063_i_i_i = fadd i32 %tmp_148_i_i, i32 %bitcast_ln145_83" [gemm_systolic_array.cpp:42]   --->   Operation 4359 'fadd' 'add73_72063_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4360 [2/5] (7.25ns)   --->   "%add73_82370_i_i_i = fadd i32 %tmp_149_i_i, i32 %bitcast_ln145_84" [gemm_systolic_array.cpp:42]   --->   Operation 4360 'fadd' 'add73_82370_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4361 [2/5] (7.25ns)   --->   "%add73_92677_i_i_i = fadd i32 %tmp_150_i_i, i32 %bitcast_ln145_85" [gemm_systolic_array.cpp:42]   --->   Operation 4361 'fadd' 'add73_92677_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4362 [2/5] (7.25ns)   --->   "%add73_102984_i_i_i = fadd i32 %tmp_151_i_i, i32 %bitcast_ln145_86" [gemm_systolic_array.cpp:42]   --->   Operation 4362 'fadd' 'add73_102984_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4363 [2/5] (7.25ns)   --->   "%add73_113291_i_i_i = fadd i32 %tmp_152_i_i, i32 %bitcast_ln145_87" [gemm_systolic_array.cpp:42]   --->   Operation 4363 'fadd' 'add73_113291_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4364 [2/5] (7.25ns)   --->   "%add73_1193_i_i_i = fadd i32 %tmp_131_i_i, i32 %bitcast_ln145_66" [gemm_systolic_array.cpp:42]   --->   Operation 4364 'fadd' 'add73_1193_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4365 [2/5] (7.25ns)   --->   "%add73_2500_i_i_i = fadd i32 %tmp_132_i_i, i32 %bitcast_ln145_67" [gemm_systolic_array.cpp:42]   --->   Operation 4365 'fadd' 'add73_2500_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4366 [2/5] (7.25ns)   --->   "%add73_3807_i_i_i = fadd i32 %tmp_133_i_i, i32 %bitcast_ln145_68" [gemm_systolic_array.cpp:42]   --->   Operation 4366 'fadd' 'add73_3807_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4367 [2/5] (7.25ns)   --->   "%add73_41114_i_i_i = fadd i32 %tmp_134_i_i, i32 %bitcast_ln145_69" [gemm_systolic_array.cpp:42]   --->   Operation 4367 'fadd' 'add73_41114_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4368 [2/5] (7.25ns)   --->   "%add73_51421_i_i_i = fadd i32 %tmp_135_i_i, i32 %bitcast_ln145_70" [gemm_systolic_array.cpp:42]   --->   Operation 4368 'fadd' 'add73_51421_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4369 [2/5] (7.25ns)   --->   "%add73_61728_i_i_i = fadd i32 %tmp_136_i_i, i32 %bitcast_ln145_71" [gemm_systolic_array.cpp:42]   --->   Operation 4369 'fadd' 'add73_61728_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4370 [2/5] (7.25ns)   --->   "%add73_72035_i_i_i = fadd i32 %tmp_137_i_i, i32 %bitcast_ln145_72" [gemm_systolic_array.cpp:42]   --->   Operation 4370 'fadd' 'add73_72035_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4371 [2/5] (7.25ns)   --->   "%add73_82342_i_i_i = fadd i32 %tmp_138_i_i, i32 %bitcast_ln145_73" [gemm_systolic_array.cpp:42]   --->   Operation 4371 'fadd' 'add73_82342_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4372 [2/5] (7.25ns)   --->   "%add73_92649_i_i_i = fadd i32 %tmp_139_i_i, i32 %bitcast_ln145_74" [gemm_systolic_array.cpp:42]   --->   Operation 4372 'fadd' 'add73_92649_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4373 [2/5] (7.25ns)   --->   "%add73_102956_i_i_i = fadd i32 %tmp_140_i_i, i32 %bitcast_ln145_75" [gemm_systolic_array.cpp:42]   --->   Operation 4373 'fadd' 'add73_102956_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4374 [2/5] (7.25ns)   --->   "%add73_113263_i_i_i = fadd i32 %tmp_141_i_i, i32 %bitcast_ln145_76" [gemm_systolic_array.cpp:42]   --->   Operation 4374 'fadd' 'add73_113263_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4375 [2/5] (7.25ns)   --->   "%add73_1165_i_i_i = fadd i32 %tmp_120_i_i, i32 %bitcast_ln145_55" [gemm_systolic_array.cpp:42]   --->   Operation 4375 'fadd' 'add73_1165_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4376 [2/5] (7.25ns)   --->   "%add73_2472_i_i_i = fadd i32 %tmp_121_i_i, i32 %bitcast_ln145_56" [gemm_systolic_array.cpp:42]   --->   Operation 4376 'fadd' 'add73_2472_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4377 [2/5] (7.25ns)   --->   "%add73_3779_i_i_i = fadd i32 %tmp_122_i_i, i32 %bitcast_ln145_57" [gemm_systolic_array.cpp:42]   --->   Operation 4377 'fadd' 'add73_3779_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4378 [2/5] (7.25ns)   --->   "%add73_41086_i_i_i = fadd i32 %tmp_123_i_i, i32 %bitcast_ln145_58" [gemm_systolic_array.cpp:42]   --->   Operation 4378 'fadd' 'add73_41086_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4379 [2/5] (7.25ns)   --->   "%add73_51393_i_i_i = fadd i32 %tmp_124_i_i, i32 %bitcast_ln145_59" [gemm_systolic_array.cpp:42]   --->   Operation 4379 'fadd' 'add73_51393_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4380 [2/5] (7.25ns)   --->   "%add73_61700_i_i_i = fadd i32 %tmp_125_i_i, i32 %bitcast_ln145_60" [gemm_systolic_array.cpp:42]   --->   Operation 4380 'fadd' 'add73_61700_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4381 [2/5] (7.25ns)   --->   "%add73_72007_i_i_i = fadd i32 %tmp_126_i_i, i32 %bitcast_ln145_61" [gemm_systolic_array.cpp:42]   --->   Operation 4381 'fadd' 'add73_72007_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4382 [2/5] (7.25ns)   --->   "%add73_82314_i_i_i = fadd i32 %tmp_127_i_i, i32 %bitcast_ln145_62" [gemm_systolic_array.cpp:42]   --->   Operation 4382 'fadd' 'add73_82314_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4383 [2/5] (7.25ns)   --->   "%add73_92621_i_i_i = fadd i32 %tmp_128_i_i, i32 %bitcast_ln145_63" [gemm_systolic_array.cpp:42]   --->   Operation 4383 'fadd' 'add73_92621_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4384 [2/5] (7.25ns)   --->   "%add73_102928_i_i_i = fadd i32 %tmp_129_i_i, i32 %bitcast_ln145_64" [gemm_systolic_array.cpp:42]   --->   Operation 4384 'fadd' 'add73_102928_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4385 [2/5] (7.25ns)   --->   "%add73_113235_i_i_i = fadd i32 %tmp_130_i_i, i32 %bitcast_ln145_65" [gemm_systolic_array.cpp:42]   --->   Operation 4385 'fadd' 'add73_113235_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4386 [2/5] (7.25ns)   --->   "%add73_1137_i_i_i = fadd i32 %tmp_109_i_i, i32 %bitcast_ln145_44" [gemm_systolic_array.cpp:42]   --->   Operation 4386 'fadd' 'add73_1137_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4387 [2/5] (7.25ns)   --->   "%add73_2444_i_i_i = fadd i32 %tmp_110_i_i, i32 %bitcast_ln145_45" [gemm_systolic_array.cpp:42]   --->   Operation 4387 'fadd' 'add73_2444_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4388 [2/5] (7.25ns)   --->   "%add73_3751_i_i_i = fadd i32 %tmp_111_i_i, i32 %bitcast_ln145_46" [gemm_systolic_array.cpp:42]   --->   Operation 4388 'fadd' 'add73_3751_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4389 [2/5] (7.25ns)   --->   "%add73_41058_i_i_i = fadd i32 %tmp_112_i_i, i32 %bitcast_ln145_47" [gemm_systolic_array.cpp:42]   --->   Operation 4389 'fadd' 'add73_41058_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4390 [2/5] (7.25ns)   --->   "%add73_51365_i_i_i = fadd i32 %tmp_113_i_i, i32 %bitcast_ln145_48" [gemm_systolic_array.cpp:42]   --->   Operation 4390 'fadd' 'add73_51365_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4391 [2/5] (7.25ns)   --->   "%add73_61672_i_i_i = fadd i32 %tmp_114_i_i, i32 %bitcast_ln145_49" [gemm_systolic_array.cpp:42]   --->   Operation 4391 'fadd' 'add73_61672_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4392 [2/5] (7.25ns)   --->   "%add73_71979_i_i_i = fadd i32 %tmp_115_i_i, i32 %bitcast_ln145_50" [gemm_systolic_array.cpp:42]   --->   Operation 4392 'fadd' 'add73_71979_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4393 [2/5] (7.25ns)   --->   "%add73_82286_i_i_i = fadd i32 %tmp_116_i_i, i32 %bitcast_ln145_51" [gemm_systolic_array.cpp:42]   --->   Operation 4393 'fadd' 'add73_82286_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4394 [2/5] (7.25ns)   --->   "%add73_92593_i_i_i = fadd i32 %tmp_117_i_i, i32 %bitcast_ln145_52" [gemm_systolic_array.cpp:42]   --->   Operation 4394 'fadd' 'add73_92593_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4395 [2/5] (7.25ns)   --->   "%add73_102900_i_i_i = fadd i32 %tmp_118_i_i, i32 %bitcast_ln145_53" [gemm_systolic_array.cpp:42]   --->   Operation 4395 'fadd' 'add73_102900_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4396 [2/5] (7.25ns)   --->   "%add73_113207_i_i_i = fadd i32 %tmp_119_i_i, i32 %bitcast_ln145_54" [gemm_systolic_array.cpp:42]   --->   Operation 4396 'fadd' 'add73_113207_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4397 [2/5] (7.25ns)   --->   "%add73_1109_i_i_i = fadd i32 %tmp_98_i_i, i32 %bitcast_ln145_33" [gemm_systolic_array.cpp:42]   --->   Operation 4397 'fadd' 'add73_1109_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4398 [2/5] (7.25ns)   --->   "%add73_2416_i_i_i = fadd i32 %tmp_99_i_i, i32 %bitcast_ln145_34" [gemm_systolic_array.cpp:42]   --->   Operation 4398 'fadd' 'add73_2416_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4399 [2/5] (7.25ns)   --->   "%add73_3723_i_i_i = fadd i32 %tmp_100_i_i, i32 %bitcast_ln145_35" [gemm_systolic_array.cpp:42]   --->   Operation 4399 'fadd' 'add73_3723_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4400 [2/5] (7.25ns)   --->   "%add73_41030_i_i_i = fadd i32 %tmp_101_i_i, i32 %bitcast_ln145_36" [gemm_systolic_array.cpp:42]   --->   Operation 4400 'fadd' 'add73_41030_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4401 [2/5] (7.25ns)   --->   "%add73_51337_i_i_i = fadd i32 %tmp_102_i_i, i32 %bitcast_ln145_37" [gemm_systolic_array.cpp:42]   --->   Operation 4401 'fadd' 'add73_51337_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4402 [2/5] (7.25ns)   --->   "%add73_61644_i_i_i = fadd i32 %tmp_103_i_i, i32 %bitcast_ln145_38" [gemm_systolic_array.cpp:42]   --->   Operation 4402 'fadd' 'add73_61644_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4403 [2/5] (7.25ns)   --->   "%add73_71951_i_i_i = fadd i32 %tmp_104_i_i, i32 %bitcast_ln145_39" [gemm_systolic_array.cpp:42]   --->   Operation 4403 'fadd' 'add73_71951_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4404 [2/5] (7.25ns)   --->   "%add73_82258_i_i_i = fadd i32 %tmp_105_i_i, i32 %bitcast_ln145_40" [gemm_systolic_array.cpp:42]   --->   Operation 4404 'fadd' 'add73_82258_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4405 [2/5] (7.25ns)   --->   "%add73_92565_i_i_i = fadd i32 %tmp_106_i_i, i32 %bitcast_ln145_41" [gemm_systolic_array.cpp:42]   --->   Operation 4405 'fadd' 'add73_92565_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4406 [2/5] (7.25ns)   --->   "%add73_102872_i_i_i = fadd i32 %tmp_107_i_i, i32 %bitcast_ln145_42" [gemm_systolic_array.cpp:42]   --->   Operation 4406 'fadd' 'add73_102872_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4407 [2/5] (7.25ns)   --->   "%add73_113179_i_i_i = fadd i32 %tmp_108_i_i, i32 %bitcast_ln145_43" [gemm_systolic_array.cpp:42]   --->   Operation 4407 'fadd' 'add73_113179_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4408 [2/5] (7.25ns)   --->   "%add73_181_i_i_i = fadd i32 %tmp_87_i_i, i32 %bitcast_ln145_22" [gemm_systolic_array.cpp:42]   --->   Operation 4408 'fadd' 'add73_181_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4409 [2/5] (7.25ns)   --->   "%add73_2388_i_i_i = fadd i32 %tmp_88_i_i, i32 %bitcast_ln145_23" [gemm_systolic_array.cpp:42]   --->   Operation 4409 'fadd' 'add73_2388_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4410 [2/5] (7.25ns)   --->   "%add73_3695_i_i_i = fadd i32 %tmp_89_i_i, i32 %bitcast_ln145_24" [gemm_systolic_array.cpp:42]   --->   Operation 4410 'fadd' 'add73_3695_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4411 [2/5] (7.25ns)   --->   "%add73_41002_i_i_i = fadd i32 %tmp_90_i_i, i32 %bitcast_ln145_25" [gemm_systolic_array.cpp:42]   --->   Operation 4411 'fadd' 'add73_41002_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4412 [2/5] (7.25ns)   --->   "%add73_51309_i_i_i = fadd i32 %tmp_91_i_i, i32 %bitcast_ln145_26" [gemm_systolic_array.cpp:42]   --->   Operation 4412 'fadd' 'add73_51309_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4413 [2/5] (7.25ns)   --->   "%add73_61616_i_i_i = fadd i32 %tmp_92_i_i, i32 %bitcast_ln145_27" [gemm_systolic_array.cpp:42]   --->   Operation 4413 'fadd' 'add73_61616_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4414 [2/5] (7.25ns)   --->   "%add73_71923_i_i_i = fadd i32 %tmp_93_i_i, i32 %bitcast_ln145_28" [gemm_systolic_array.cpp:42]   --->   Operation 4414 'fadd' 'add73_71923_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4415 [2/5] (7.25ns)   --->   "%add73_82230_i_i_i = fadd i32 %tmp_94_i_i, i32 %bitcast_ln145_29" [gemm_systolic_array.cpp:42]   --->   Operation 4415 'fadd' 'add73_82230_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4416 [2/5] (7.25ns)   --->   "%add73_92537_i_i_i = fadd i32 %tmp_95_i_i, i32 %bitcast_ln145_30" [gemm_systolic_array.cpp:42]   --->   Operation 4416 'fadd' 'add73_92537_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4417 [2/5] (7.25ns)   --->   "%add73_102844_i_i_i = fadd i32 %tmp_96_i_i, i32 %bitcast_ln145_31" [gemm_systolic_array.cpp:42]   --->   Operation 4417 'fadd' 'add73_102844_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4418 [2/5] (7.25ns)   --->   "%add73_113151_i_i_i = fadd i32 %tmp_97_i_i, i32 %bitcast_ln145_32" [gemm_systolic_array.cpp:42]   --->   Operation 4418 'fadd' 'add73_113151_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4419 [2/5] (7.25ns)   --->   "%add73_153_i_i_i = fadd i32 %tmp_76_i_i, i32 %bitcast_ln145_11" [gemm_systolic_array.cpp:42]   --->   Operation 4419 'fadd' 'add73_153_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4420 [2/5] (7.25ns)   --->   "%add73_2360_i_i_i = fadd i32 %tmp_77_i_i, i32 %bitcast_ln145_12" [gemm_systolic_array.cpp:42]   --->   Operation 4420 'fadd' 'add73_2360_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4421 [2/5] (7.25ns)   --->   "%add73_3667_i_i_i = fadd i32 %tmp_78_i_i, i32 %bitcast_ln145_13" [gemm_systolic_array.cpp:42]   --->   Operation 4421 'fadd' 'add73_3667_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4422 [2/5] (7.25ns)   --->   "%add73_4974_i_i_i = fadd i32 %tmp_79_i_i, i32 %bitcast_ln145_14" [gemm_systolic_array.cpp:42]   --->   Operation 4422 'fadd' 'add73_4974_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4423 [2/5] (7.25ns)   --->   "%add73_51281_i_i_i = fadd i32 %tmp_80_i_i, i32 %bitcast_ln145_15" [gemm_systolic_array.cpp:42]   --->   Operation 4423 'fadd' 'add73_51281_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4424 [2/5] (7.25ns)   --->   "%add73_61588_i_i_i = fadd i32 %tmp_81_i_i, i32 %bitcast_ln145_16" [gemm_systolic_array.cpp:42]   --->   Operation 4424 'fadd' 'add73_61588_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4425 [2/5] (7.25ns)   --->   "%add73_71895_i_i_i = fadd i32 %tmp_82_i_i, i32 %bitcast_ln145_17" [gemm_systolic_array.cpp:42]   --->   Operation 4425 'fadd' 'add73_71895_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4426 [2/5] (7.25ns)   --->   "%add73_82202_i_i_i = fadd i32 %tmp_83_i_i, i32 %bitcast_ln145_18" [gemm_systolic_array.cpp:42]   --->   Operation 4426 'fadd' 'add73_82202_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4427 [2/5] (7.25ns)   --->   "%add73_92509_i_i_i = fadd i32 %tmp_84_i_i, i32 %bitcast_ln145_19" [gemm_systolic_array.cpp:42]   --->   Operation 4427 'fadd' 'add73_92509_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4428 [2/5] (7.25ns)   --->   "%add73_102816_i_i_i = fadd i32 %tmp_85_i_i, i32 %bitcast_ln145_20" [gemm_systolic_array.cpp:42]   --->   Operation 4428 'fadd' 'add73_102816_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4429 [2/5] (7.25ns)   --->   "%add73_113123_i_i_i = fadd i32 %tmp_86_i_i, i32 %bitcast_ln145_21" [gemm_systolic_array.cpp:42]   --->   Operation 4429 'fadd' 'add73_113123_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4430 [2/5] (7.25ns)   --->   "%add73_125_i_i_i = fadd i32 %tmp_65_i_i, i32 %bitcast_ln145" [gemm_systolic_array.cpp:42]   --->   Operation 4430 'fadd' 'add73_125_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4431 [2/5] (7.25ns)   --->   "%add73_2332_i_i_i = fadd i32 %tmp_66_i_i, i32 %bitcast_ln145_1" [gemm_systolic_array.cpp:42]   --->   Operation 4431 'fadd' 'add73_2332_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4432 [2/5] (7.25ns)   --->   "%add73_3639_i_i_i = fadd i32 %tmp_67_i_i, i32 %bitcast_ln145_2" [gemm_systolic_array.cpp:42]   --->   Operation 4432 'fadd' 'add73_3639_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4433 [2/5] (7.25ns)   --->   "%add73_4946_i_i_i = fadd i32 %tmp_68_i_i, i32 %bitcast_ln145_3" [gemm_systolic_array.cpp:42]   --->   Operation 4433 'fadd' 'add73_4946_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4434 [2/5] (7.25ns)   --->   "%add73_51253_i_i_i = fadd i32 %tmp_69_i_i, i32 %bitcast_ln145_4" [gemm_systolic_array.cpp:42]   --->   Operation 4434 'fadd' 'add73_51253_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4435 [2/5] (7.25ns)   --->   "%add73_61560_i_i_i = fadd i32 %tmp_70_i_i, i32 %bitcast_ln145_5" [gemm_systolic_array.cpp:42]   --->   Operation 4435 'fadd' 'add73_61560_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4436 [2/5] (7.25ns)   --->   "%add73_71867_i_i_i = fadd i32 %tmp_71_i_i, i32 %bitcast_ln145_6" [gemm_systolic_array.cpp:42]   --->   Operation 4436 'fadd' 'add73_71867_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4437 [2/5] (7.25ns)   --->   "%add73_82174_i_i_i = fadd i32 %tmp_72_i_i, i32 %bitcast_ln145_7" [gemm_systolic_array.cpp:42]   --->   Operation 4437 'fadd' 'add73_82174_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4438 [2/5] (7.25ns)   --->   "%add73_92481_i_i_i = fadd i32 %tmp_73_i_i, i32 %bitcast_ln145_8" [gemm_systolic_array.cpp:42]   --->   Operation 4438 'fadd' 'add73_92481_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4439 [2/5] (7.25ns)   --->   "%add73_102788_i_i_i = fadd i32 %tmp_74_i_i, i32 %bitcast_ln145_9" [gemm_systolic_array.cpp:42]   --->   Operation 4439 'fadd' 'add73_102788_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4440 [2/5] (7.25ns)   --->   "%add73_113095_i_i_i = fadd i32 %tmp_75_i_i, i32 %bitcast_ln145_10" [gemm_systolic_array.cpp:42]   --->   Operation 4440 'fadd' 'add73_113095_i_i_i' <Predicate = (!icmp_ln39 & trunc_ln42 == 15) | (!icmp_ln39 & trunc_ln42 == 14) | (!icmp_ln39 & trunc_ln42 == 13) | (!icmp_ln39 & trunc_ln42 == 12) | (!icmp_ln39 & trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 10.5>
ST_73 : Operation 4441 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [gemm_systolic_array.cpp:40]   --->   Operation 4441 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 4442 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [gemm_systolic_array.cpp:41]   --->   Operation 4442 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 4443 [1/5] (7.25ns)   --->   "%add73_i_i_i = fadd i32 %tmp_64_i_i, i32 %tmp" [gemm_systolic_array.cpp:42]   --->   Operation 4443 'fadd' 'add73_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4444 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_i_i_i, i6 %C_0_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4444 'store' 'store_ln42' <Predicate = (trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4445 [1/5] (7.25ns)   --->   "%add73_1_i_i_i = fadd i32 %tmp_186_i_i, i32 %tmp_20" [gemm_systolic_array.cpp:42]   --->   Operation 4445 'fadd' 'add73_1_i_i_i' <Predicate = (trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4446 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_1_i_i_i, i6 %C_1_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4446 'store' 'store_ln42' <Predicate = (trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4447 [1/5] (7.25ns)   --->   "%add73_2_i_i_i = fadd i32 %tmp_187_i_i, i32 %tmp_21" [gemm_systolic_array.cpp:42]   --->   Operation 4447 'fadd' 'add73_2_i_i_i' <Predicate = (trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4448 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_2_i_i_i, i6 %C_2_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4448 'store' 'store_ln42' <Predicate = (trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4449 [1/5] (7.25ns)   --->   "%add73_3_i_i_i = fadd i32 %tmp_188_i_i, i32 %tmp_22" [gemm_systolic_array.cpp:42]   --->   Operation 4449 'fadd' 'add73_3_i_i_i' <Predicate = (trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4450 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_3_i_i_i, i6 %C_3_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4450 'store' 'store_ln42' <Predicate = (trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4451 [1/5] (7.25ns)   --->   "%add73_4_i_i_i = fadd i32 %tmp_189_i_i, i32 %tmp_23" [gemm_systolic_array.cpp:42]   --->   Operation 4451 'fadd' 'add73_4_i_i_i' <Predicate = (trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4452 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_4_i_i_i, i6 %C_4_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4452 'store' 'store_ln42' <Predicate = (trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4453 [1/5] (7.25ns)   --->   "%add73_5_i_i_i = fadd i32 %tmp_190_i_i, i32 %tmp_24" [gemm_systolic_array.cpp:42]   --->   Operation 4453 'fadd' 'add73_5_i_i_i' <Predicate = (trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4454 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_5_i_i_i, i6 %C_5_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4454 'store' 'store_ln42' <Predicate = (trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4455 [1/5] (7.25ns)   --->   "%add73_6_i_i_i = fadd i32 %tmp_191_i_i, i32 %tmp_25" [gemm_systolic_array.cpp:42]   --->   Operation 4455 'fadd' 'add73_6_i_i_i' <Predicate = (trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4456 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_6_i_i_i, i6 %C_6_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4456 'store' 'store_ln42' <Predicate = (trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4457 [1/5] (7.25ns)   --->   "%add73_7_i_i_i = fadd i32 %tmp_192_i_i, i32 %tmp_26" [gemm_systolic_array.cpp:42]   --->   Operation 4457 'fadd' 'add73_7_i_i_i' <Predicate = (trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4458 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_7_i_i_i, i6 %C_7_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4458 'store' 'store_ln42' <Predicate = (trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4459 [1/5] (7.25ns)   --->   "%add73_8_i_i_i = fadd i32 %tmp_193_i_i, i32 %tmp_27" [gemm_systolic_array.cpp:42]   --->   Operation 4459 'fadd' 'add73_8_i_i_i' <Predicate = (trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4460 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_8_i_i_i, i6 %C_8_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4460 'store' 'store_ln42' <Predicate = (trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4461 [1/5] (7.25ns)   --->   "%add73_9_i_i_i = fadd i32 %tmp_194_i_i, i32 %tmp_28" [gemm_systolic_array.cpp:42]   --->   Operation 4461 'fadd' 'add73_9_i_i_i' <Predicate = (trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4462 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_9_i_i_i, i6 %C_9_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4462 'store' 'store_ln42' <Predicate = (trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4463 [1/5] (7.25ns)   --->   "%add73_10_i_i_i = fadd i32 %tmp_195_i_i, i32 %tmp_29" [gemm_systolic_array.cpp:42]   --->   Operation 4463 'fadd' 'add73_10_i_i_i' <Predicate = (trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4464 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_10_i_i_i, i6 %C_10_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4464 'store' 'store_ln42' <Predicate = (trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4465 [1/5] (7.25ns)   --->   "%add73_11_i_i_i = fadd i32 %tmp_196_i_i, i32 %tmp_30" [gemm_systolic_array.cpp:42]   --->   Operation 4465 'fadd' 'add73_11_i_i_i' <Predicate = (trunc_ln42 == 10)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4466 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_11_i_i_i, i6 %C_11_10_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4466 'store' 'store_ln42' <Predicate = (trunc_ln42 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4467 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx721.1124.exit.i.i.i" [gemm_systolic_array.cpp:42]   --->   Operation 4467 'br' 'br_ln42' <Predicate = (trunc_ln42 == 10)> <Delay = 0.00>
ST_73 : Operation 4468 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_i_i_i, i6 %C_0_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4468 'store' 'store_ln42' <Predicate = (trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4469 [1/5] (7.25ns)   --->   "%add73_1305_i_i_i = fadd i32 %tmp_175_i_i, i32 %bitcast_ln145_110" [gemm_systolic_array.cpp:42]   --->   Operation 4469 'fadd' 'add73_1305_i_i_i' <Predicate = (trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4470 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_1305_i_i_i, i6 %C_1_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4470 'store' 'store_ln42' <Predicate = (trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4471 [1/5] (7.25ns)   --->   "%add73_2612_i_i_i = fadd i32 %tmp_176_i_i, i32 %bitcast_ln145_111" [gemm_systolic_array.cpp:42]   --->   Operation 4471 'fadd' 'add73_2612_i_i_i' <Predicate = (trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4472 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_2612_i_i_i, i6 %C_2_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4472 'store' 'store_ln42' <Predicate = (trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4473 [1/5] (7.25ns)   --->   "%add73_3919_i_i_i = fadd i32 %tmp_177_i_i, i32 %bitcast_ln145_112" [gemm_systolic_array.cpp:42]   --->   Operation 4473 'fadd' 'add73_3919_i_i_i' <Predicate = (trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4474 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_3919_i_i_i, i6 %C_3_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4474 'store' 'store_ln42' <Predicate = (trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4475 [1/5] (7.25ns)   --->   "%add73_41226_i_i_i = fadd i32 %tmp_178_i_i, i32 %bitcast_ln145_113" [gemm_systolic_array.cpp:42]   --->   Operation 4475 'fadd' 'add73_41226_i_i_i' <Predicate = (trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4476 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_41226_i_i_i, i6 %C_4_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4476 'store' 'store_ln42' <Predicate = (trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4477 [1/5] (7.25ns)   --->   "%add73_51533_i_i_i = fadd i32 %tmp_179_i_i, i32 %bitcast_ln145_114" [gemm_systolic_array.cpp:42]   --->   Operation 4477 'fadd' 'add73_51533_i_i_i' <Predicate = (trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4478 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_51533_i_i_i, i6 %C_5_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4478 'store' 'store_ln42' <Predicate = (trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4479 [1/5] (7.25ns)   --->   "%add73_61840_i_i_i = fadd i32 %tmp_180_i_i, i32 %bitcast_ln145_115" [gemm_systolic_array.cpp:42]   --->   Operation 4479 'fadd' 'add73_61840_i_i_i' <Predicate = (trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4480 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_61840_i_i_i, i6 %C_6_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4480 'store' 'store_ln42' <Predicate = (trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4481 [1/5] (7.25ns)   --->   "%add73_72147_i_i_i = fadd i32 %tmp_181_i_i, i32 %bitcast_ln145_116" [gemm_systolic_array.cpp:42]   --->   Operation 4481 'fadd' 'add73_72147_i_i_i' <Predicate = (trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4482 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_72147_i_i_i, i6 %C_7_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4482 'store' 'store_ln42' <Predicate = (trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4483 [1/5] (7.25ns)   --->   "%add73_82454_i_i_i = fadd i32 %tmp_182_i_i, i32 %bitcast_ln145_117" [gemm_systolic_array.cpp:42]   --->   Operation 4483 'fadd' 'add73_82454_i_i_i' <Predicate = (trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4484 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_82454_i_i_i, i6 %C_8_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4484 'store' 'store_ln42' <Predicate = (trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4485 [1/5] (7.25ns)   --->   "%add73_92761_i_i_i = fadd i32 %tmp_183_i_i, i32 %bitcast_ln145_118" [gemm_systolic_array.cpp:42]   --->   Operation 4485 'fadd' 'add73_92761_i_i_i' <Predicate = (trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4486 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_92761_i_i_i, i6 %C_9_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4486 'store' 'store_ln42' <Predicate = (trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4487 [1/5] (7.25ns)   --->   "%add73_103068_i_i_i = fadd i32 %tmp_184_i_i, i32 %bitcast_ln145_119" [gemm_systolic_array.cpp:42]   --->   Operation 4487 'fadd' 'add73_103068_i_i_i' <Predicate = (trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4488 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_103068_i_i_i, i6 %C_10_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4488 'store' 'store_ln42' <Predicate = (trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4489 [1/5] (7.25ns)   --->   "%add73_113375_i_i_i = fadd i32 %tmp_185_i_i, i32 %bitcast_ln145_120" [gemm_systolic_array.cpp:42]   --->   Operation 4489 'fadd' 'add73_113375_i_i_i' <Predicate = (trunc_ln42 == 9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4490 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_113375_i_i_i, i6 %C_11_9_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4490 'store' 'store_ln42' <Predicate = (trunc_ln42 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4491 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx721.1124.exit.i.i.i" [gemm_systolic_array.cpp:42]   --->   Operation 4491 'br' 'br_ln42' <Predicate = (trunc_ln42 == 9)> <Delay = 0.00>
ST_73 : Operation 4492 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_i_i_i, i6 %C_0_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4492 'store' 'store_ln42' <Predicate = (trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4493 [1/5] (7.25ns)   --->   "%add73_1277_i_i_i = fadd i32 %tmp_164_i_i, i32 %bitcast_ln145_99" [gemm_systolic_array.cpp:42]   --->   Operation 4493 'fadd' 'add73_1277_i_i_i' <Predicate = (trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4494 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_1277_i_i_i, i6 %C_1_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4494 'store' 'store_ln42' <Predicate = (trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4495 [1/5] (7.25ns)   --->   "%add73_2584_i_i_i = fadd i32 %tmp_165_i_i, i32 %bitcast_ln145_100" [gemm_systolic_array.cpp:42]   --->   Operation 4495 'fadd' 'add73_2584_i_i_i' <Predicate = (trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4496 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_2584_i_i_i, i6 %C_2_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4496 'store' 'store_ln42' <Predicate = (trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4497 [1/5] (7.25ns)   --->   "%add73_3891_i_i_i = fadd i32 %tmp_166_i_i, i32 %bitcast_ln145_101" [gemm_systolic_array.cpp:42]   --->   Operation 4497 'fadd' 'add73_3891_i_i_i' <Predicate = (trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4498 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_3891_i_i_i, i6 %C_3_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4498 'store' 'store_ln42' <Predicate = (trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4499 [1/5] (7.25ns)   --->   "%add73_41198_i_i_i = fadd i32 %tmp_167_i_i, i32 %bitcast_ln145_102" [gemm_systolic_array.cpp:42]   --->   Operation 4499 'fadd' 'add73_41198_i_i_i' <Predicate = (trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4500 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_41198_i_i_i, i6 %C_4_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4500 'store' 'store_ln42' <Predicate = (trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4501 [1/5] (7.25ns)   --->   "%add73_51505_i_i_i = fadd i32 %tmp_168_i_i, i32 %bitcast_ln145_103" [gemm_systolic_array.cpp:42]   --->   Operation 4501 'fadd' 'add73_51505_i_i_i' <Predicate = (trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4502 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_51505_i_i_i, i6 %C_5_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4502 'store' 'store_ln42' <Predicate = (trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4503 [1/5] (7.25ns)   --->   "%add73_61812_i_i_i = fadd i32 %tmp_169_i_i, i32 %bitcast_ln145_104" [gemm_systolic_array.cpp:42]   --->   Operation 4503 'fadd' 'add73_61812_i_i_i' <Predicate = (trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4504 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_61812_i_i_i, i6 %C_6_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4504 'store' 'store_ln42' <Predicate = (trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4505 [1/5] (7.25ns)   --->   "%add73_72119_i_i_i = fadd i32 %tmp_170_i_i, i32 %bitcast_ln145_105" [gemm_systolic_array.cpp:42]   --->   Operation 4505 'fadd' 'add73_72119_i_i_i' <Predicate = (trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4506 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_72119_i_i_i, i6 %C_7_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4506 'store' 'store_ln42' <Predicate = (trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4507 [1/5] (7.25ns)   --->   "%add73_82426_i_i_i = fadd i32 %tmp_171_i_i, i32 %bitcast_ln145_106" [gemm_systolic_array.cpp:42]   --->   Operation 4507 'fadd' 'add73_82426_i_i_i' <Predicate = (trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4508 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_82426_i_i_i, i6 %C_8_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4508 'store' 'store_ln42' <Predicate = (trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4509 [1/5] (7.25ns)   --->   "%add73_92733_i_i_i = fadd i32 %tmp_172_i_i, i32 %bitcast_ln145_107" [gemm_systolic_array.cpp:42]   --->   Operation 4509 'fadd' 'add73_92733_i_i_i' <Predicate = (trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4510 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_92733_i_i_i, i6 %C_9_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4510 'store' 'store_ln42' <Predicate = (trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4511 [1/5] (7.25ns)   --->   "%add73_103040_i_i_i = fadd i32 %tmp_173_i_i, i32 %bitcast_ln145_108" [gemm_systolic_array.cpp:42]   --->   Operation 4511 'fadd' 'add73_103040_i_i_i' <Predicate = (trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4512 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_103040_i_i_i, i6 %C_10_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4512 'store' 'store_ln42' <Predicate = (trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4513 [1/5] (7.25ns)   --->   "%add73_113347_i_i_i = fadd i32 %tmp_174_i_i, i32 %bitcast_ln145_109" [gemm_systolic_array.cpp:42]   --->   Operation 4513 'fadd' 'add73_113347_i_i_i' <Predicate = (trunc_ln42 == 8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4514 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_113347_i_i_i, i6 %C_11_8_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4514 'store' 'store_ln42' <Predicate = (trunc_ln42 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4515 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx721.1124.exit.i.i.i" [gemm_systolic_array.cpp:42]   --->   Operation 4515 'br' 'br_ln42' <Predicate = (trunc_ln42 == 8)> <Delay = 0.00>
ST_73 : Operation 4516 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_i_i_i, i6 %C_0_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4516 'store' 'store_ln42' <Predicate = (trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4517 [1/5] (7.25ns)   --->   "%add73_1249_i_i_i = fadd i32 %tmp_153_i_i, i32 %bitcast_ln145_88" [gemm_systolic_array.cpp:42]   --->   Operation 4517 'fadd' 'add73_1249_i_i_i' <Predicate = (trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4518 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_1249_i_i_i, i6 %C_1_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4518 'store' 'store_ln42' <Predicate = (trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4519 [1/5] (7.25ns)   --->   "%add73_2556_i_i_i = fadd i32 %tmp_154_i_i, i32 %bitcast_ln145_89" [gemm_systolic_array.cpp:42]   --->   Operation 4519 'fadd' 'add73_2556_i_i_i' <Predicate = (trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4520 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_2556_i_i_i, i6 %C_2_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4520 'store' 'store_ln42' <Predicate = (trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4521 [1/5] (7.25ns)   --->   "%add73_3863_i_i_i = fadd i32 %tmp_155_i_i, i32 %bitcast_ln145_90" [gemm_systolic_array.cpp:42]   --->   Operation 4521 'fadd' 'add73_3863_i_i_i' <Predicate = (trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4522 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_3863_i_i_i, i6 %C_3_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4522 'store' 'store_ln42' <Predicate = (trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4523 [1/5] (7.25ns)   --->   "%add73_41170_i_i_i = fadd i32 %tmp_156_i_i, i32 %bitcast_ln145_91" [gemm_systolic_array.cpp:42]   --->   Operation 4523 'fadd' 'add73_41170_i_i_i' <Predicate = (trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4524 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_41170_i_i_i, i6 %C_4_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4524 'store' 'store_ln42' <Predicate = (trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4525 [1/5] (7.25ns)   --->   "%add73_51477_i_i_i = fadd i32 %tmp_157_i_i, i32 %bitcast_ln145_92" [gemm_systolic_array.cpp:42]   --->   Operation 4525 'fadd' 'add73_51477_i_i_i' <Predicate = (trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4526 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_51477_i_i_i, i6 %C_5_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4526 'store' 'store_ln42' <Predicate = (trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4527 [1/5] (7.25ns)   --->   "%add73_61784_i_i_i = fadd i32 %tmp_158_i_i, i32 %bitcast_ln145_93" [gemm_systolic_array.cpp:42]   --->   Operation 4527 'fadd' 'add73_61784_i_i_i' <Predicate = (trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4528 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_61784_i_i_i, i6 %C_6_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4528 'store' 'store_ln42' <Predicate = (trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4529 [1/5] (7.25ns)   --->   "%add73_72091_i_i_i = fadd i32 %tmp_159_i_i, i32 %bitcast_ln145_94" [gemm_systolic_array.cpp:42]   --->   Operation 4529 'fadd' 'add73_72091_i_i_i' <Predicate = (trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4530 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_72091_i_i_i, i6 %C_7_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4530 'store' 'store_ln42' <Predicate = (trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4531 [1/5] (7.25ns)   --->   "%add73_82398_i_i_i = fadd i32 %tmp_160_i_i, i32 %bitcast_ln145_95" [gemm_systolic_array.cpp:42]   --->   Operation 4531 'fadd' 'add73_82398_i_i_i' <Predicate = (trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4532 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_82398_i_i_i, i6 %C_8_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4532 'store' 'store_ln42' <Predicate = (trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4533 [1/5] (7.25ns)   --->   "%add73_92705_i_i_i = fadd i32 %tmp_161_i_i, i32 %bitcast_ln145_96" [gemm_systolic_array.cpp:42]   --->   Operation 4533 'fadd' 'add73_92705_i_i_i' <Predicate = (trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4534 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_92705_i_i_i, i6 %C_9_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4534 'store' 'store_ln42' <Predicate = (trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4535 [1/5] (7.25ns)   --->   "%add73_103012_i_i_i = fadd i32 %tmp_162_i_i, i32 %bitcast_ln145_97" [gemm_systolic_array.cpp:42]   --->   Operation 4535 'fadd' 'add73_103012_i_i_i' <Predicate = (trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4536 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_103012_i_i_i, i6 %C_10_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4536 'store' 'store_ln42' <Predicate = (trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4537 [1/5] (7.25ns)   --->   "%add73_113319_i_i_i = fadd i32 %tmp_163_i_i, i32 %bitcast_ln145_98" [gemm_systolic_array.cpp:42]   --->   Operation 4537 'fadd' 'add73_113319_i_i_i' <Predicate = (trunc_ln42 == 7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4538 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_113319_i_i_i, i6 %C_11_7_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4538 'store' 'store_ln42' <Predicate = (trunc_ln42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4539 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx721.1124.exit.i.i.i" [gemm_systolic_array.cpp:42]   --->   Operation 4539 'br' 'br_ln42' <Predicate = (trunc_ln42 == 7)> <Delay = 0.00>
ST_73 : Operation 4540 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_i_i_i, i6 %C_0_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4540 'store' 'store_ln42' <Predicate = (trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4541 [1/5] (7.25ns)   --->   "%add73_1221_i_i_i = fadd i32 %tmp_142_i_i, i32 %bitcast_ln145_77" [gemm_systolic_array.cpp:42]   --->   Operation 4541 'fadd' 'add73_1221_i_i_i' <Predicate = (trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4542 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_1221_i_i_i, i6 %C_1_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4542 'store' 'store_ln42' <Predicate = (trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4543 [1/5] (7.25ns)   --->   "%add73_2528_i_i_i = fadd i32 %tmp_143_i_i, i32 %bitcast_ln145_78" [gemm_systolic_array.cpp:42]   --->   Operation 4543 'fadd' 'add73_2528_i_i_i' <Predicate = (trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4544 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_2528_i_i_i, i6 %C_2_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4544 'store' 'store_ln42' <Predicate = (trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4545 [1/5] (7.25ns)   --->   "%add73_3835_i_i_i = fadd i32 %tmp_144_i_i, i32 %bitcast_ln145_79" [gemm_systolic_array.cpp:42]   --->   Operation 4545 'fadd' 'add73_3835_i_i_i' <Predicate = (trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4546 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_3835_i_i_i, i6 %C_3_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4546 'store' 'store_ln42' <Predicate = (trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4547 [1/5] (7.25ns)   --->   "%add73_41142_i_i_i = fadd i32 %tmp_145_i_i, i32 %bitcast_ln145_80" [gemm_systolic_array.cpp:42]   --->   Operation 4547 'fadd' 'add73_41142_i_i_i' <Predicate = (trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4548 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_41142_i_i_i, i6 %C_4_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4548 'store' 'store_ln42' <Predicate = (trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4549 [1/5] (7.25ns)   --->   "%add73_51449_i_i_i = fadd i32 %tmp_146_i_i, i32 %bitcast_ln145_81" [gemm_systolic_array.cpp:42]   --->   Operation 4549 'fadd' 'add73_51449_i_i_i' <Predicate = (trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4550 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_51449_i_i_i, i6 %C_5_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4550 'store' 'store_ln42' <Predicate = (trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4551 [1/5] (7.25ns)   --->   "%add73_61756_i_i_i = fadd i32 %tmp_147_i_i, i32 %bitcast_ln145_82" [gemm_systolic_array.cpp:42]   --->   Operation 4551 'fadd' 'add73_61756_i_i_i' <Predicate = (trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4552 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_61756_i_i_i, i6 %C_6_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4552 'store' 'store_ln42' <Predicate = (trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4553 [1/5] (7.25ns)   --->   "%add73_72063_i_i_i = fadd i32 %tmp_148_i_i, i32 %bitcast_ln145_83" [gemm_systolic_array.cpp:42]   --->   Operation 4553 'fadd' 'add73_72063_i_i_i' <Predicate = (trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4554 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_72063_i_i_i, i6 %C_7_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4554 'store' 'store_ln42' <Predicate = (trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4555 [1/5] (7.25ns)   --->   "%add73_82370_i_i_i = fadd i32 %tmp_149_i_i, i32 %bitcast_ln145_84" [gemm_systolic_array.cpp:42]   --->   Operation 4555 'fadd' 'add73_82370_i_i_i' <Predicate = (trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4556 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_82370_i_i_i, i6 %C_8_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4556 'store' 'store_ln42' <Predicate = (trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4557 [1/5] (7.25ns)   --->   "%add73_92677_i_i_i = fadd i32 %tmp_150_i_i, i32 %bitcast_ln145_85" [gemm_systolic_array.cpp:42]   --->   Operation 4557 'fadd' 'add73_92677_i_i_i' <Predicate = (trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4558 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_92677_i_i_i, i6 %C_9_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4558 'store' 'store_ln42' <Predicate = (trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4559 [1/5] (7.25ns)   --->   "%add73_102984_i_i_i = fadd i32 %tmp_151_i_i, i32 %bitcast_ln145_86" [gemm_systolic_array.cpp:42]   --->   Operation 4559 'fadd' 'add73_102984_i_i_i' <Predicate = (trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4560 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_102984_i_i_i, i6 %C_10_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4560 'store' 'store_ln42' <Predicate = (trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4561 [1/5] (7.25ns)   --->   "%add73_113291_i_i_i = fadd i32 %tmp_152_i_i, i32 %bitcast_ln145_87" [gemm_systolic_array.cpp:42]   --->   Operation 4561 'fadd' 'add73_113291_i_i_i' <Predicate = (trunc_ln42 == 6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4562 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_113291_i_i_i, i6 %C_11_6_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4562 'store' 'store_ln42' <Predicate = (trunc_ln42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4563 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx721.1124.exit.i.i.i" [gemm_systolic_array.cpp:42]   --->   Operation 4563 'br' 'br_ln42' <Predicate = (trunc_ln42 == 6)> <Delay = 0.00>
ST_73 : Operation 4564 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_i_i_i, i6 %C_0_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4564 'store' 'store_ln42' <Predicate = (trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4565 [1/5] (7.25ns)   --->   "%add73_1193_i_i_i = fadd i32 %tmp_131_i_i, i32 %bitcast_ln145_66" [gemm_systolic_array.cpp:42]   --->   Operation 4565 'fadd' 'add73_1193_i_i_i' <Predicate = (trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4566 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_1193_i_i_i, i6 %C_1_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4566 'store' 'store_ln42' <Predicate = (trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4567 [1/5] (7.25ns)   --->   "%add73_2500_i_i_i = fadd i32 %tmp_132_i_i, i32 %bitcast_ln145_67" [gemm_systolic_array.cpp:42]   --->   Operation 4567 'fadd' 'add73_2500_i_i_i' <Predicate = (trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4568 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_2500_i_i_i, i6 %C_2_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4568 'store' 'store_ln42' <Predicate = (trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4569 [1/5] (7.25ns)   --->   "%add73_3807_i_i_i = fadd i32 %tmp_133_i_i, i32 %bitcast_ln145_68" [gemm_systolic_array.cpp:42]   --->   Operation 4569 'fadd' 'add73_3807_i_i_i' <Predicate = (trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4570 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_3807_i_i_i, i6 %C_3_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4570 'store' 'store_ln42' <Predicate = (trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4571 [1/5] (7.25ns)   --->   "%add73_41114_i_i_i = fadd i32 %tmp_134_i_i, i32 %bitcast_ln145_69" [gemm_systolic_array.cpp:42]   --->   Operation 4571 'fadd' 'add73_41114_i_i_i' <Predicate = (trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4572 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_41114_i_i_i, i6 %C_4_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4572 'store' 'store_ln42' <Predicate = (trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4573 [1/5] (7.25ns)   --->   "%add73_51421_i_i_i = fadd i32 %tmp_135_i_i, i32 %bitcast_ln145_70" [gemm_systolic_array.cpp:42]   --->   Operation 4573 'fadd' 'add73_51421_i_i_i' <Predicate = (trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4574 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_51421_i_i_i, i6 %C_5_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4574 'store' 'store_ln42' <Predicate = (trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4575 [1/5] (7.25ns)   --->   "%add73_61728_i_i_i = fadd i32 %tmp_136_i_i, i32 %bitcast_ln145_71" [gemm_systolic_array.cpp:42]   --->   Operation 4575 'fadd' 'add73_61728_i_i_i' <Predicate = (trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4576 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_61728_i_i_i, i6 %C_6_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4576 'store' 'store_ln42' <Predicate = (trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4577 [1/5] (7.25ns)   --->   "%add73_72035_i_i_i = fadd i32 %tmp_137_i_i, i32 %bitcast_ln145_72" [gemm_systolic_array.cpp:42]   --->   Operation 4577 'fadd' 'add73_72035_i_i_i' <Predicate = (trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4578 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_72035_i_i_i, i6 %C_7_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4578 'store' 'store_ln42' <Predicate = (trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4579 [1/5] (7.25ns)   --->   "%add73_82342_i_i_i = fadd i32 %tmp_138_i_i, i32 %bitcast_ln145_73" [gemm_systolic_array.cpp:42]   --->   Operation 4579 'fadd' 'add73_82342_i_i_i' <Predicate = (trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4580 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_82342_i_i_i, i6 %C_8_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4580 'store' 'store_ln42' <Predicate = (trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4581 [1/5] (7.25ns)   --->   "%add73_92649_i_i_i = fadd i32 %tmp_139_i_i, i32 %bitcast_ln145_74" [gemm_systolic_array.cpp:42]   --->   Operation 4581 'fadd' 'add73_92649_i_i_i' <Predicate = (trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4582 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_92649_i_i_i, i6 %C_9_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4582 'store' 'store_ln42' <Predicate = (trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4583 [1/5] (7.25ns)   --->   "%add73_102956_i_i_i = fadd i32 %tmp_140_i_i, i32 %bitcast_ln145_75" [gemm_systolic_array.cpp:42]   --->   Operation 4583 'fadd' 'add73_102956_i_i_i' <Predicate = (trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4584 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_102956_i_i_i, i6 %C_10_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4584 'store' 'store_ln42' <Predicate = (trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4585 [1/5] (7.25ns)   --->   "%add73_113263_i_i_i = fadd i32 %tmp_141_i_i, i32 %bitcast_ln145_76" [gemm_systolic_array.cpp:42]   --->   Operation 4585 'fadd' 'add73_113263_i_i_i' <Predicate = (trunc_ln42 == 5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4586 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_113263_i_i_i, i6 %C_11_5_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4586 'store' 'store_ln42' <Predicate = (trunc_ln42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4587 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx721.1124.exit.i.i.i" [gemm_systolic_array.cpp:42]   --->   Operation 4587 'br' 'br_ln42' <Predicate = (trunc_ln42 == 5)> <Delay = 0.00>
ST_73 : Operation 4588 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_i_i_i, i6 %C_0_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4588 'store' 'store_ln42' <Predicate = (trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4589 [1/5] (7.25ns)   --->   "%add73_1165_i_i_i = fadd i32 %tmp_120_i_i, i32 %bitcast_ln145_55" [gemm_systolic_array.cpp:42]   --->   Operation 4589 'fadd' 'add73_1165_i_i_i' <Predicate = (trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4590 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_1165_i_i_i, i6 %C_1_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4590 'store' 'store_ln42' <Predicate = (trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4591 [1/5] (7.25ns)   --->   "%add73_2472_i_i_i = fadd i32 %tmp_121_i_i, i32 %bitcast_ln145_56" [gemm_systolic_array.cpp:42]   --->   Operation 4591 'fadd' 'add73_2472_i_i_i' <Predicate = (trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4592 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_2472_i_i_i, i6 %C_2_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4592 'store' 'store_ln42' <Predicate = (trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4593 [1/5] (7.25ns)   --->   "%add73_3779_i_i_i = fadd i32 %tmp_122_i_i, i32 %bitcast_ln145_57" [gemm_systolic_array.cpp:42]   --->   Operation 4593 'fadd' 'add73_3779_i_i_i' <Predicate = (trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4594 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_3779_i_i_i, i6 %C_3_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4594 'store' 'store_ln42' <Predicate = (trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4595 [1/5] (7.25ns)   --->   "%add73_41086_i_i_i = fadd i32 %tmp_123_i_i, i32 %bitcast_ln145_58" [gemm_systolic_array.cpp:42]   --->   Operation 4595 'fadd' 'add73_41086_i_i_i' <Predicate = (trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4596 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_41086_i_i_i, i6 %C_4_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4596 'store' 'store_ln42' <Predicate = (trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4597 [1/5] (7.25ns)   --->   "%add73_51393_i_i_i = fadd i32 %tmp_124_i_i, i32 %bitcast_ln145_59" [gemm_systolic_array.cpp:42]   --->   Operation 4597 'fadd' 'add73_51393_i_i_i' <Predicate = (trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4598 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_51393_i_i_i, i6 %C_5_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4598 'store' 'store_ln42' <Predicate = (trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4599 [1/5] (7.25ns)   --->   "%add73_61700_i_i_i = fadd i32 %tmp_125_i_i, i32 %bitcast_ln145_60" [gemm_systolic_array.cpp:42]   --->   Operation 4599 'fadd' 'add73_61700_i_i_i' <Predicate = (trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4600 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_61700_i_i_i, i6 %C_6_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4600 'store' 'store_ln42' <Predicate = (trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4601 [1/5] (7.25ns)   --->   "%add73_72007_i_i_i = fadd i32 %tmp_126_i_i, i32 %bitcast_ln145_61" [gemm_systolic_array.cpp:42]   --->   Operation 4601 'fadd' 'add73_72007_i_i_i' <Predicate = (trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4602 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_72007_i_i_i, i6 %C_7_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4602 'store' 'store_ln42' <Predicate = (trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4603 [1/5] (7.25ns)   --->   "%add73_82314_i_i_i = fadd i32 %tmp_127_i_i, i32 %bitcast_ln145_62" [gemm_systolic_array.cpp:42]   --->   Operation 4603 'fadd' 'add73_82314_i_i_i' <Predicate = (trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4604 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_82314_i_i_i, i6 %C_8_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4604 'store' 'store_ln42' <Predicate = (trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4605 [1/5] (7.25ns)   --->   "%add73_92621_i_i_i = fadd i32 %tmp_128_i_i, i32 %bitcast_ln145_63" [gemm_systolic_array.cpp:42]   --->   Operation 4605 'fadd' 'add73_92621_i_i_i' <Predicate = (trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4606 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_92621_i_i_i, i6 %C_9_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4606 'store' 'store_ln42' <Predicate = (trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4607 [1/5] (7.25ns)   --->   "%add73_102928_i_i_i = fadd i32 %tmp_129_i_i, i32 %bitcast_ln145_64" [gemm_systolic_array.cpp:42]   --->   Operation 4607 'fadd' 'add73_102928_i_i_i' <Predicate = (trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4608 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_102928_i_i_i, i6 %C_10_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4608 'store' 'store_ln42' <Predicate = (trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4609 [1/5] (7.25ns)   --->   "%add73_113235_i_i_i = fadd i32 %tmp_130_i_i, i32 %bitcast_ln145_65" [gemm_systolic_array.cpp:42]   --->   Operation 4609 'fadd' 'add73_113235_i_i_i' <Predicate = (trunc_ln42 == 4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4610 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_113235_i_i_i, i6 %C_11_4_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4610 'store' 'store_ln42' <Predicate = (trunc_ln42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4611 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx721.1124.exit.i.i.i" [gemm_systolic_array.cpp:42]   --->   Operation 4611 'br' 'br_ln42' <Predicate = (trunc_ln42 == 4)> <Delay = 0.00>
ST_73 : Operation 4612 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_i_i_i, i6 %C_0_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4612 'store' 'store_ln42' <Predicate = (trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4613 [1/5] (7.25ns)   --->   "%add73_1137_i_i_i = fadd i32 %tmp_109_i_i, i32 %bitcast_ln145_44" [gemm_systolic_array.cpp:42]   --->   Operation 4613 'fadd' 'add73_1137_i_i_i' <Predicate = (trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4614 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_1137_i_i_i, i6 %C_1_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4614 'store' 'store_ln42' <Predicate = (trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4615 [1/5] (7.25ns)   --->   "%add73_2444_i_i_i = fadd i32 %tmp_110_i_i, i32 %bitcast_ln145_45" [gemm_systolic_array.cpp:42]   --->   Operation 4615 'fadd' 'add73_2444_i_i_i' <Predicate = (trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4616 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_2444_i_i_i, i6 %C_2_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4616 'store' 'store_ln42' <Predicate = (trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4617 [1/5] (7.25ns)   --->   "%add73_3751_i_i_i = fadd i32 %tmp_111_i_i, i32 %bitcast_ln145_46" [gemm_systolic_array.cpp:42]   --->   Operation 4617 'fadd' 'add73_3751_i_i_i' <Predicate = (trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4618 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_3751_i_i_i, i6 %C_3_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4618 'store' 'store_ln42' <Predicate = (trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4619 [1/5] (7.25ns)   --->   "%add73_41058_i_i_i = fadd i32 %tmp_112_i_i, i32 %bitcast_ln145_47" [gemm_systolic_array.cpp:42]   --->   Operation 4619 'fadd' 'add73_41058_i_i_i' <Predicate = (trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4620 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_41058_i_i_i, i6 %C_4_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4620 'store' 'store_ln42' <Predicate = (trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4621 [1/5] (7.25ns)   --->   "%add73_51365_i_i_i = fadd i32 %tmp_113_i_i, i32 %bitcast_ln145_48" [gemm_systolic_array.cpp:42]   --->   Operation 4621 'fadd' 'add73_51365_i_i_i' <Predicate = (trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4622 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_51365_i_i_i, i6 %C_5_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4622 'store' 'store_ln42' <Predicate = (trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4623 [1/5] (7.25ns)   --->   "%add73_61672_i_i_i = fadd i32 %tmp_114_i_i, i32 %bitcast_ln145_49" [gemm_systolic_array.cpp:42]   --->   Operation 4623 'fadd' 'add73_61672_i_i_i' <Predicate = (trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4624 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_61672_i_i_i, i6 %C_6_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4624 'store' 'store_ln42' <Predicate = (trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4625 [1/5] (7.25ns)   --->   "%add73_71979_i_i_i = fadd i32 %tmp_115_i_i, i32 %bitcast_ln145_50" [gemm_systolic_array.cpp:42]   --->   Operation 4625 'fadd' 'add73_71979_i_i_i' <Predicate = (trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4626 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_71979_i_i_i, i6 %C_7_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4626 'store' 'store_ln42' <Predicate = (trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4627 [1/5] (7.25ns)   --->   "%add73_82286_i_i_i = fadd i32 %tmp_116_i_i, i32 %bitcast_ln145_51" [gemm_systolic_array.cpp:42]   --->   Operation 4627 'fadd' 'add73_82286_i_i_i' <Predicate = (trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4628 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_82286_i_i_i, i6 %C_8_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4628 'store' 'store_ln42' <Predicate = (trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4629 [1/5] (7.25ns)   --->   "%add73_92593_i_i_i = fadd i32 %tmp_117_i_i, i32 %bitcast_ln145_52" [gemm_systolic_array.cpp:42]   --->   Operation 4629 'fadd' 'add73_92593_i_i_i' <Predicate = (trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4630 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_92593_i_i_i, i6 %C_9_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4630 'store' 'store_ln42' <Predicate = (trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4631 [1/5] (7.25ns)   --->   "%add73_102900_i_i_i = fadd i32 %tmp_118_i_i, i32 %bitcast_ln145_53" [gemm_systolic_array.cpp:42]   --->   Operation 4631 'fadd' 'add73_102900_i_i_i' <Predicate = (trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4632 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_102900_i_i_i, i6 %C_10_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4632 'store' 'store_ln42' <Predicate = (trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4633 [1/5] (7.25ns)   --->   "%add73_113207_i_i_i = fadd i32 %tmp_119_i_i, i32 %bitcast_ln145_54" [gemm_systolic_array.cpp:42]   --->   Operation 4633 'fadd' 'add73_113207_i_i_i' <Predicate = (trunc_ln42 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4634 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_113207_i_i_i, i6 %C_11_3_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4634 'store' 'store_ln42' <Predicate = (trunc_ln42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4635 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx721.1124.exit.i.i.i" [gemm_systolic_array.cpp:42]   --->   Operation 4635 'br' 'br_ln42' <Predicate = (trunc_ln42 == 3)> <Delay = 0.00>
ST_73 : Operation 4636 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_i_i_i, i6 %C_0_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4636 'store' 'store_ln42' <Predicate = (trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4637 [1/5] (7.25ns)   --->   "%add73_1109_i_i_i = fadd i32 %tmp_98_i_i, i32 %bitcast_ln145_33" [gemm_systolic_array.cpp:42]   --->   Operation 4637 'fadd' 'add73_1109_i_i_i' <Predicate = (trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4638 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_1109_i_i_i, i6 %C_1_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4638 'store' 'store_ln42' <Predicate = (trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4639 [1/5] (7.25ns)   --->   "%add73_2416_i_i_i = fadd i32 %tmp_99_i_i, i32 %bitcast_ln145_34" [gemm_systolic_array.cpp:42]   --->   Operation 4639 'fadd' 'add73_2416_i_i_i' <Predicate = (trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4640 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_2416_i_i_i, i6 %C_2_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4640 'store' 'store_ln42' <Predicate = (trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4641 [1/5] (7.25ns)   --->   "%add73_3723_i_i_i = fadd i32 %tmp_100_i_i, i32 %bitcast_ln145_35" [gemm_systolic_array.cpp:42]   --->   Operation 4641 'fadd' 'add73_3723_i_i_i' <Predicate = (trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4642 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_3723_i_i_i, i6 %C_3_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4642 'store' 'store_ln42' <Predicate = (trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4643 [1/5] (7.25ns)   --->   "%add73_41030_i_i_i = fadd i32 %tmp_101_i_i, i32 %bitcast_ln145_36" [gemm_systolic_array.cpp:42]   --->   Operation 4643 'fadd' 'add73_41030_i_i_i' <Predicate = (trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4644 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_41030_i_i_i, i6 %C_4_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4644 'store' 'store_ln42' <Predicate = (trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4645 [1/5] (7.25ns)   --->   "%add73_51337_i_i_i = fadd i32 %tmp_102_i_i, i32 %bitcast_ln145_37" [gemm_systolic_array.cpp:42]   --->   Operation 4645 'fadd' 'add73_51337_i_i_i' <Predicate = (trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4646 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_51337_i_i_i, i6 %C_5_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4646 'store' 'store_ln42' <Predicate = (trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4647 [1/5] (7.25ns)   --->   "%add73_61644_i_i_i = fadd i32 %tmp_103_i_i, i32 %bitcast_ln145_38" [gemm_systolic_array.cpp:42]   --->   Operation 4647 'fadd' 'add73_61644_i_i_i' <Predicate = (trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4648 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_61644_i_i_i, i6 %C_6_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4648 'store' 'store_ln42' <Predicate = (trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4649 [1/5] (7.25ns)   --->   "%add73_71951_i_i_i = fadd i32 %tmp_104_i_i, i32 %bitcast_ln145_39" [gemm_systolic_array.cpp:42]   --->   Operation 4649 'fadd' 'add73_71951_i_i_i' <Predicate = (trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4650 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_71951_i_i_i, i6 %C_7_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4650 'store' 'store_ln42' <Predicate = (trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4651 [1/5] (7.25ns)   --->   "%add73_82258_i_i_i = fadd i32 %tmp_105_i_i, i32 %bitcast_ln145_40" [gemm_systolic_array.cpp:42]   --->   Operation 4651 'fadd' 'add73_82258_i_i_i' <Predicate = (trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4652 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_82258_i_i_i, i6 %C_8_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4652 'store' 'store_ln42' <Predicate = (trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4653 [1/5] (7.25ns)   --->   "%add73_92565_i_i_i = fadd i32 %tmp_106_i_i, i32 %bitcast_ln145_41" [gemm_systolic_array.cpp:42]   --->   Operation 4653 'fadd' 'add73_92565_i_i_i' <Predicate = (trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4654 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_92565_i_i_i, i6 %C_9_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4654 'store' 'store_ln42' <Predicate = (trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4655 [1/5] (7.25ns)   --->   "%add73_102872_i_i_i = fadd i32 %tmp_107_i_i, i32 %bitcast_ln145_42" [gemm_systolic_array.cpp:42]   --->   Operation 4655 'fadd' 'add73_102872_i_i_i' <Predicate = (trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4656 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_102872_i_i_i, i6 %C_10_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4656 'store' 'store_ln42' <Predicate = (trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4657 [1/5] (7.25ns)   --->   "%add73_113179_i_i_i = fadd i32 %tmp_108_i_i, i32 %bitcast_ln145_43" [gemm_systolic_array.cpp:42]   --->   Operation 4657 'fadd' 'add73_113179_i_i_i' <Predicate = (trunc_ln42 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4658 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_113179_i_i_i, i6 %C_11_2_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4658 'store' 'store_ln42' <Predicate = (trunc_ln42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4659 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx721.1124.exit.i.i.i" [gemm_systolic_array.cpp:42]   --->   Operation 4659 'br' 'br_ln42' <Predicate = (trunc_ln42 == 2)> <Delay = 0.00>
ST_73 : Operation 4660 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_i_i_i, i6 %C_0_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4660 'store' 'store_ln42' <Predicate = (trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4661 [1/5] (7.25ns)   --->   "%add73_181_i_i_i = fadd i32 %tmp_87_i_i, i32 %bitcast_ln145_22" [gemm_systolic_array.cpp:42]   --->   Operation 4661 'fadd' 'add73_181_i_i_i' <Predicate = (trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4662 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_181_i_i_i, i6 %C_1_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4662 'store' 'store_ln42' <Predicate = (trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4663 [1/5] (7.25ns)   --->   "%add73_2388_i_i_i = fadd i32 %tmp_88_i_i, i32 %bitcast_ln145_23" [gemm_systolic_array.cpp:42]   --->   Operation 4663 'fadd' 'add73_2388_i_i_i' <Predicate = (trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4664 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_2388_i_i_i, i6 %C_2_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4664 'store' 'store_ln42' <Predicate = (trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4665 [1/5] (7.25ns)   --->   "%add73_3695_i_i_i = fadd i32 %tmp_89_i_i, i32 %bitcast_ln145_24" [gemm_systolic_array.cpp:42]   --->   Operation 4665 'fadd' 'add73_3695_i_i_i' <Predicate = (trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4666 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_3695_i_i_i, i6 %C_3_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4666 'store' 'store_ln42' <Predicate = (trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4667 [1/5] (7.25ns)   --->   "%add73_41002_i_i_i = fadd i32 %tmp_90_i_i, i32 %bitcast_ln145_25" [gemm_systolic_array.cpp:42]   --->   Operation 4667 'fadd' 'add73_41002_i_i_i' <Predicate = (trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4668 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_41002_i_i_i, i6 %C_4_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4668 'store' 'store_ln42' <Predicate = (trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4669 [1/5] (7.25ns)   --->   "%add73_51309_i_i_i = fadd i32 %tmp_91_i_i, i32 %bitcast_ln145_26" [gemm_systolic_array.cpp:42]   --->   Operation 4669 'fadd' 'add73_51309_i_i_i' <Predicate = (trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4670 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_51309_i_i_i, i6 %C_5_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4670 'store' 'store_ln42' <Predicate = (trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4671 [1/5] (7.25ns)   --->   "%add73_61616_i_i_i = fadd i32 %tmp_92_i_i, i32 %bitcast_ln145_27" [gemm_systolic_array.cpp:42]   --->   Operation 4671 'fadd' 'add73_61616_i_i_i' <Predicate = (trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4672 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_61616_i_i_i, i6 %C_6_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4672 'store' 'store_ln42' <Predicate = (trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4673 [1/5] (7.25ns)   --->   "%add73_71923_i_i_i = fadd i32 %tmp_93_i_i, i32 %bitcast_ln145_28" [gemm_systolic_array.cpp:42]   --->   Operation 4673 'fadd' 'add73_71923_i_i_i' <Predicate = (trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4674 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_71923_i_i_i, i6 %C_7_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4674 'store' 'store_ln42' <Predicate = (trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4675 [1/5] (7.25ns)   --->   "%add73_82230_i_i_i = fadd i32 %tmp_94_i_i, i32 %bitcast_ln145_29" [gemm_systolic_array.cpp:42]   --->   Operation 4675 'fadd' 'add73_82230_i_i_i' <Predicate = (trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4676 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_82230_i_i_i, i6 %C_8_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4676 'store' 'store_ln42' <Predicate = (trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4677 [1/5] (7.25ns)   --->   "%add73_92537_i_i_i = fadd i32 %tmp_95_i_i, i32 %bitcast_ln145_30" [gemm_systolic_array.cpp:42]   --->   Operation 4677 'fadd' 'add73_92537_i_i_i' <Predicate = (trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4678 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_92537_i_i_i, i6 %C_9_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4678 'store' 'store_ln42' <Predicate = (trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4679 [1/5] (7.25ns)   --->   "%add73_102844_i_i_i = fadd i32 %tmp_96_i_i, i32 %bitcast_ln145_31" [gemm_systolic_array.cpp:42]   --->   Operation 4679 'fadd' 'add73_102844_i_i_i' <Predicate = (trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4680 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_102844_i_i_i, i6 %C_10_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4680 'store' 'store_ln42' <Predicate = (trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4681 [1/5] (7.25ns)   --->   "%add73_113151_i_i_i = fadd i32 %tmp_97_i_i, i32 %bitcast_ln145_32" [gemm_systolic_array.cpp:42]   --->   Operation 4681 'fadd' 'add73_113151_i_i_i' <Predicate = (trunc_ln42 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4682 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_113151_i_i_i, i6 %C_11_1_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4682 'store' 'store_ln42' <Predicate = (trunc_ln42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4683 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx721.1124.exit.i.i.i" [gemm_systolic_array.cpp:42]   --->   Operation 4683 'br' 'br_ln42' <Predicate = (trunc_ln42 == 1)> <Delay = 0.00>
ST_73 : Operation 4684 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_i_i_i, i6 %C_0_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4684 'store' 'store_ln42' <Predicate = (trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4685 [1/5] (7.25ns)   --->   "%add73_153_i_i_i = fadd i32 %tmp_76_i_i, i32 %bitcast_ln145_11" [gemm_systolic_array.cpp:42]   --->   Operation 4685 'fadd' 'add73_153_i_i_i' <Predicate = (trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4686 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_153_i_i_i, i6 %C_1_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4686 'store' 'store_ln42' <Predicate = (trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4687 [1/5] (7.25ns)   --->   "%add73_2360_i_i_i = fadd i32 %tmp_77_i_i, i32 %bitcast_ln145_12" [gemm_systolic_array.cpp:42]   --->   Operation 4687 'fadd' 'add73_2360_i_i_i' <Predicate = (trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4688 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_2360_i_i_i, i6 %C_2_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4688 'store' 'store_ln42' <Predicate = (trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4689 [1/5] (7.25ns)   --->   "%add73_3667_i_i_i = fadd i32 %tmp_78_i_i, i32 %bitcast_ln145_13" [gemm_systolic_array.cpp:42]   --->   Operation 4689 'fadd' 'add73_3667_i_i_i' <Predicate = (trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4690 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_3667_i_i_i, i6 %C_3_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4690 'store' 'store_ln42' <Predicate = (trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4691 [1/5] (7.25ns)   --->   "%add73_4974_i_i_i = fadd i32 %tmp_79_i_i, i32 %bitcast_ln145_14" [gemm_systolic_array.cpp:42]   --->   Operation 4691 'fadd' 'add73_4974_i_i_i' <Predicate = (trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4692 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_4974_i_i_i, i6 %C_4_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4692 'store' 'store_ln42' <Predicate = (trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4693 [1/5] (7.25ns)   --->   "%add73_51281_i_i_i = fadd i32 %tmp_80_i_i, i32 %bitcast_ln145_15" [gemm_systolic_array.cpp:42]   --->   Operation 4693 'fadd' 'add73_51281_i_i_i' <Predicate = (trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4694 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_51281_i_i_i, i6 %C_5_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4694 'store' 'store_ln42' <Predicate = (trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4695 [1/5] (7.25ns)   --->   "%add73_61588_i_i_i = fadd i32 %tmp_81_i_i, i32 %bitcast_ln145_16" [gemm_systolic_array.cpp:42]   --->   Operation 4695 'fadd' 'add73_61588_i_i_i' <Predicate = (trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4696 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_61588_i_i_i, i6 %C_6_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4696 'store' 'store_ln42' <Predicate = (trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4697 [1/5] (7.25ns)   --->   "%add73_71895_i_i_i = fadd i32 %tmp_82_i_i, i32 %bitcast_ln145_17" [gemm_systolic_array.cpp:42]   --->   Operation 4697 'fadd' 'add73_71895_i_i_i' <Predicate = (trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4698 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_71895_i_i_i, i6 %C_7_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4698 'store' 'store_ln42' <Predicate = (trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4699 [1/5] (7.25ns)   --->   "%add73_82202_i_i_i = fadd i32 %tmp_83_i_i, i32 %bitcast_ln145_18" [gemm_systolic_array.cpp:42]   --->   Operation 4699 'fadd' 'add73_82202_i_i_i' <Predicate = (trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4700 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_82202_i_i_i, i6 %C_8_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4700 'store' 'store_ln42' <Predicate = (trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4701 [1/5] (7.25ns)   --->   "%add73_92509_i_i_i = fadd i32 %tmp_84_i_i, i32 %bitcast_ln145_19" [gemm_systolic_array.cpp:42]   --->   Operation 4701 'fadd' 'add73_92509_i_i_i' <Predicate = (trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4702 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_92509_i_i_i, i6 %C_9_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4702 'store' 'store_ln42' <Predicate = (trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4703 [1/5] (7.25ns)   --->   "%add73_102816_i_i_i = fadd i32 %tmp_85_i_i, i32 %bitcast_ln145_20" [gemm_systolic_array.cpp:42]   --->   Operation 4703 'fadd' 'add73_102816_i_i_i' <Predicate = (trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4704 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_102816_i_i_i, i6 %C_10_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4704 'store' 'store_ln42' <Predicate = (trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4705 [1/5] (7.25ns)   --->   "%add73_113123_i_i_i = fadd i32 %tmp_86_i_i, i32 %bitcast_ln145_21" [gemm_systolic_array.cpp:42]   --->   Operation 4705 'fadd' 'add73_113123_i_i_i' <Predicate = (trunc_ln42 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4706 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_113123_i_i_i, i6 %C_11_0_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4706 'store' 'store_ln42' <Predicate = (trunc_ln42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4707 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx721.1124.exit.i.i.i" [gemm_systolic_array.cpp:42]   --->   Operation 4707 'br' 'br_ln42' <Predicate = (trunc_ln42 == 0)> <Delay = 0.00>
ST_73 : Operation 4708 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_i_i_i, i6 %C_0_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4708 'store' 'store_ln42' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4709 [1/5] (7.25ns)   --->   "%add73_125_i_i_i = fadd i32 %tmp_65_i_i, i32 %bitcast_ln145" [gemm_systolic_array.cpp:42]   --->   Operation 4709 'fadd' 'add73_125_i_i_i' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4710 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_125_i_i_i, i6 %C_1_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4710 'store' 'store_ln42' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4711 [1/5] (7.25ns)   --->   "%add73_2332_i_i_i = fadd i32 %tmp_66_i_i, i32 %bitcast_ln145_1" [gemm_systolic_array.cpp:42]   --->   Operation 4711 'fadd' 'add73_2332_i_i_i' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4712 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_2332_i_i_i, i6 %C_2_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4712 'store' 'store_ln42' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4713 [1/5] (7.25ns)   --->   "%add73_3639_i_i_i = fadd i32 %tmp_67_i_i, i32 %bitcast_ln145_2" [gemm_systolic_array.cpp:42]   --->   Operation 4713 'fadd' 'add73_3639_i_i_i' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4714 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_3639_i_i_i, i6 %C_3_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4714 'store' 'store_ln42' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4715 [1/5] (7.25ns)   --->   "%add73_4946_i_i_i = fadd i32 %tmp_68_i_i, i32 %bitcast_ln145_3" [gemm_systolic_array.cpp:42]   --->   Operation 4715 'fadd' 'add73_4946_i_i_i' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4716 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_4946_i_i_i, i6 %C_4_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4716 'store' 'store_ln42' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4717 [1/5] (7.25ns)   --->   "%add73_51253_i_i_i = fadd i32 %tmp_69_i_i, i32 %bitcast_ln145_4" [gemm_systolic_array.cpp:42]   --->   Operation 4717 'fadd' 'add73_51253_i_i_i' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4718 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_51253_i_i_i, i6 %C_5_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4718 'store' 'store_ln42' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4719 [1/5] (7.25ns)   --->   "%add73_61560_i_i_i = fadd i32 %tmp_70_i_i, i32 %bitcast_ln145_5" [gemm_systolic_array.cpp:42]   --->   Operation 4719 'fadd' 'add73_61560_i_i_i' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4720 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_61560_i_i_i, i6 %C_6_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4720 'store' 'store_ln42' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4721 [1/5] (7.25ns)   --->   "%add73_71867_i_i_i = fadd i32 %tmp_71_i_i, i32 %bitcast_ln145_6" [gemm_systolic_array.cpp:42]   --->   Operation 4721 'fadd' 'add73_71867_i_i_i' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4722 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_71867_i_i_i, i6 %C_7_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4722 'store' 'store_ln42' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4723 [1/5] (7.25ns)   --->   "%add73_82174_i_i_i = fadd i32 %tmp_72_i_i, i32 %bitcast_ln145_7" [gemm_systolic_array.cpp:42]   --->   Operation 4723 'fadd' 'add73_82174_i_i_i' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4724 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_82174_i_i_i, i6 %C_8_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4724 'store' 'store_ln42' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4725 [1/5] (7.25ns)   --->   "%add73_92481_i_i_i = fadd i32 %tmp_73_i_i, i32 %bitcast_ln145_8" [gemm_systolic_array.cpp:42]   --->   Operation 4725 'fadd' 'add73_92481_i_i_i' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4726 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_92481_i_i_i, i6 %C_9_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4726 'store' 'store_ln42' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4727 [1/5] (7.25ns)   --->   "%add73_102788_i_i_i = fadd i32 %tmp_74_i_i, i32 %bitcast_ln145_9" [gemm_systolic_array.cpp:42]   --->   Operation 4727 'fadd' 'add73_102788_i_i_i' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4728 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_102788_i_i_i, i6 %C_10_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4728 'store' 'store_ln42' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4729 [1/5] (7.25ns)   --->   "%add73_113095_i_i_i = fadd i32 %tmp_75_i_i, i32 %bitcast_ln145_10" [gemm_systolic_array.cpp:42]   --->   Operation 4729 'fadd' 'add73_113095_i_i_i' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4730 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %add73_113095_i_i_i, i6 %C_11_11_addr" [gemm_systolic_array.cpp:42]   --->   Operation 4730 'store' 'store_ln42' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 4731 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx721.1124.exit.i.i.i" [gemm_systolic_array.cpp:42]   --->   Operation 4731 'br' 'br_ln42' <Predicate = (trunc_ln42 == 15) | (trunc_ln42 == 14) | (trunc_ln42 == 13) | (trunc_ln42 == 12) | (trunc_ln42 == 11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.91ns
The critical path consists of the following:
	'alloca' operation ('j') [159]  (0 ns)
	'load' operation ('j', gemm_systolic_array.cpp:39) on local variable 'j' [178]  (0 ns)
	'add' operation ('empty_1436', gemm_systolic_array.cpp:39) [331]  (1.64 ns)
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 2>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 3>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 4>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 5>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 6>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 7>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 8>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 9>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 10>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 11>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 12>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 13>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 14>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 15>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 16>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 17>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 18>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 19>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 20>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 21>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 22>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 23>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 24>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 25>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 26>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 27>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 28>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 29>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 30>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 31>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 32>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 33>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 34>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 35>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 36>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 37>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 38>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 39>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 40>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 41>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 42>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 43>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 44>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 45>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 46>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 47>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 48>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 49>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 50>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 51>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 52>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 53>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 54>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 55>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 56>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 57>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 58>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 59>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 60>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 61>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 62>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 63>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 64>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 65>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 66>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 67>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)

 <State 68>: 6.23ns
The critical path consists of the following:
	'urem' operation ('urem_ln42', gemm_systolic_array.cpp:42) [335]  (5.27 ns)
	blocking operation 0.959 ns on control path)

 <State 69>: 13.3ns
The critical path consists of the following:
	'load' operation ('C_1_0_load_6', gemm_systolic_array.cpp:42) on array 'C_1_0' [1306]  (3.25 ns)
	'mux' operation ('tmp_131_i_i', gemm_systolic_array.cpp:42) [1318]  (2.78 ns)
	'fadd' operation ('add73_1193_i_i_i', gemm_systolic_array.cpp:42) [1319]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add73_1_i_i_i', gemm_systolic_array.cpp:42) [369]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add73_153_i_i_i', gemm_systolic_array.cpp:42) [2269]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add73_1_i_i_i', gemm_systolic_array.cpp:42) [369]  (7.26 ns)

 <State 73>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('add73_i_i_i', gemm_systolic_array.cpp:42) [350]  (7.26 ns)
	'store' operation ('store_ln42', gemm_systolic_array.cpp:42) of variable 'add73_i_i_i', gemm_systolic_array.cpp:42 on array 'C_0_10' [353]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
