
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036957                       # Number of seconds simulated
sim_ticks                                 36957144582                       # Number of ticks simulated
final_tick                               566521524519                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 249009                       # Simulator instruction rate (inst/s)
host_op_rate                                   320504                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2125632                       # Simulator tick rate (ticks/s)
host_mem_usage                               16932348                       # Number of bytes of host memory used
host_seconds                                 17386.43                       # Real time elapsed on the host
sim_insts                                  4329383706                       # Number of instructions simulated
sim_ops                                    5572417971                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2350848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2029312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2499584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1248896                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8135296                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2131456                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2131456                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18366                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15854                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        19528                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9757                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 63557                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16652                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16652                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        38098                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63610109                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54909870                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        45025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     67634662                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33793087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               220127829                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        38098                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51952                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        45025                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45025                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             180100                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          57673720                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               57673720                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          57673720                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        38098                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63610109                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54909870                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        45025                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     67634662                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45025                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33793087                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              277801549                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88626247                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30999879                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25425918                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019048                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13123147                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12091642                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3159180                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87377                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32053532                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170424145                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30999879                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15250822                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36611701                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10827390                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8076910                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15674172                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       800918                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85517773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.448874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48906072     57.19%     57.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3653110      4.27%     61.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199662      3.74%     65.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439418      4.02%     69.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3000107      3.51%     72.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1576392      1.84%     74.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028108      1.20%     75.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2718672      3.18%     78.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17996232     21.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85517773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349782                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.922953                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33712301                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7659884                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34831423                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544994                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8769162                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079768                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6616                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202114908                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51185                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8769162                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35385078                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3889460                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1066731                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33669494                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2737840                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195258142                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13398                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1709306                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       751101                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           98                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271233296                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910522312                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910522312                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102974032                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34026                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17980                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7268023                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19237282                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10034303                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241315                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3098039                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184037545                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33988                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147852934                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       288747                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61099506                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186717504                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1944                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85517773                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.728915                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906495                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     31265161     36.56%     36.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17901368     20.93%     57.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11938272     13.96%     71.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7641439      8.94%     80.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7552382      8.83%     89.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4427501      5.18%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3391432      3.97%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       746664      0.87%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653554      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85517773                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083516     69.95%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204908     13.23%     83.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260529     16.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121626301     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018308      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15746094     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8446209      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147852934                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.668275                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548994                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010477                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    383061378                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245172068                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143702931                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149401928                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262579                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7025153                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          464                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1045                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2292630                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          582                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8769162                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3105400                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162502                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184071533                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       306138                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19237282                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10034303                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17966                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116919                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6677                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1045                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1236718                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128259                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364977                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145258890                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14789760                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2594040                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22991266                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20589555                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8201506                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.639005                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143848158                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143702931                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93739247                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261841889                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.621449                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357999                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61653413                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044550                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76748611                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.595103                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.162326                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31426245     40.95%     40.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20457916     26.66%     67.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8393661     10.94%     78.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293193      5.59%     84.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3677610      4.79%     88.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1801711      2.35%     91.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2000712      2.61%     93.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006668      1.31%     95.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3690895      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76748611                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3690895                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257133049                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376928018                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42672                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3108474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886262                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886262                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.128334                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.128334                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655888184                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197123376                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189557580                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88626247                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31027927                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27132316                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1961835                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15569908                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14926405                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2231337                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61834                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36588704                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172683596                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31027927                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17157742                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35550182                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9636659                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4583844                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18037882                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       779220                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84386403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.355339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.167986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48836221     57.87%     57.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1760051      2.09%     59.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3224361      3.82%     63.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3024423      3.58%     67.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4983691      5.91%     73.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5181883      6.14%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1225620      1.45%     80.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          922547      1.09%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15227606     18.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84386403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350099                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.948448                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37744380                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4442021                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34404223                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137775                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7658003                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3369652                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5653                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193184612                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1368                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7658003                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39328084                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1772208                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       481060                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32944819                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2202228                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188109721                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        750133                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       893080                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    249695404                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    856208135                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    856208135                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162657844                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87037559                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22167                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10834                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5887442                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28982247                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6289259                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103356                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1916532                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178059182                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21650                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150344539                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200289                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53288728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146392726                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84386403                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.781620                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841140                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29399958     34.84%     34.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15753618     18.67%     53.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13589822     16.10%     69.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8375878      9.93%     79.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8795792     10.42%     89.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5167586      6.12%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2281677      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       604093      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       417979      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84386403                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         590406     66.26%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189680     21.29%     87.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110973     12.45%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117889605     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1183337      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10818      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25908712     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5352067      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150344539                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.696388                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             891059                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005927                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386166829                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231370024                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145459922                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151235598                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       366175                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8257936                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          923                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          465                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1538286                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7658003                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1120950                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        64444                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178080836                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208074                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28982247                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6289259                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10834                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32798                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          245                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          465                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1046608                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1153173                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2199781                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147548107                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24907234                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2796432                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30126973                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22304216                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5219739                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.664835                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145621728                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145459922                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89359434                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        217981908                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.641274                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409940                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109306026                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124147552                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53934002                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21632                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1967035                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76728400                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.618013                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.318911                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35439513     46.19%     46.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16205404     21.12%     67.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9076177     11.83%     79.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3069364      4.00%     83.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2938565      3.83%     86.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1217929      1.59%     88.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3280997      4.28%     92.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       951793      1.24%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4548658      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76728400                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109306026                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124147552                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25475284                       # Number of memory references committed
system.switch_cpus1.commit.loads             20724311                       # Number of loads committed
system.switch_cpus1.commit.membars              10816                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19443186                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108367593                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1676385                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4548658                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250261296                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          363827535                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33460                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4239844                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109306026                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124147552                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109306026                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.810808                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.810808                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.233337                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.233337                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       682624867                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190604765                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199199403                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21632                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88626247                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30609443                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24878723                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2088766                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12884603                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11941296                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3229409                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88526                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30730223                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             169808224                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30609443                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15170705                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37339397                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11224944                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7540743                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15047712                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       895542                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84699768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.476475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47360371     55.92%     55.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3282924      3.88%     59.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2644968      3.12%     62.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6448131      7.61%     70.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1739131      2.05%     72.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2245420      2.65%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1631170      1.93%     77.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          912282      1.08%     78.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18435371     21.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84699768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.345377                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.916004                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32145230                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7354402                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35907061                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       244595                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9048471                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5227183                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41199                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     203001227                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        76701                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9048471                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34496553                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1516503                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2357183                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33744456                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3536594                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     195860701                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        32869                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1468840                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1096912                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1549                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    274254973                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    914363612                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    914363612                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168043145                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106211828                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40413                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22811                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9694098                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18251313                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9302943                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       146710                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2926886                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185202038                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38926                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147116425                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       292954                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63995839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    195436684                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6370                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84699768                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.736917                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.884735                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30159830     35.61%     35.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18031090     21.29%     56.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11737587     13.86%     70.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8722459     10.30%     81.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7506643      8.86%     89.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3877617      4.58%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3331949      3.93%     98.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       624311      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       708282      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84699768                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         860564     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        174356     14.42%     85.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       174266     14.41%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122575961     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2094266      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16277      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14602422      9.93%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7827499      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147116425                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.659965                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1209192                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008219                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    380434764                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    249237435                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143367935                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148325617                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       553949                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7191874                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2942                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          634                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2386330                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9048471                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         646888                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        80944                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185240966                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       403476                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18251313                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9302943                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22648                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72600                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          634                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1249971                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1174952                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2424923                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144776442                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13701511                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2339983                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21321294                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20422187                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7619783                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.633562                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143463092                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143367935                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93422818                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        263763298                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.617669                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354192                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98445828                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120900976                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64341045                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32556                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2094243                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75651297                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.598135                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.132492                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30140068     39.84%     39.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20633898     27.28%     67.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8399139     11.10%     78.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4721580      6.24%     84.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3853117      5.09%     89.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1562342      2.07%     91.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1857546      2.46%     94.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       934250      1.23%     95.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3549357      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75651297                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98445828                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120900976                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17976052                       # Number of memory references committed
system.switch_cpus2.commit.loads             11059439                       # Number of loads committed
system.switch_cpus2.commit.membars              16278                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17371173                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108936130                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2461340                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3549357                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257343961                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          379538410                       # The number of ROB writes
system.switch_cpus2.timesIdled                  45537                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3926479                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98445828                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120900976                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98445828                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.900254                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.900254                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.110798                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.110798                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       651307495                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198160490                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      187330367                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32556                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                88626247                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31641938                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25750269                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2114506                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13495703                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12476771                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3259768                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93393                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34981789                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             172837160                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31641938                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15736539                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36324936                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10848843                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6029581                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17098766                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       848490                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     86034457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.474551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.294629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        49709521     57.78%     57.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1964761      2.28%     60.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2555720      2.97%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3850934      4.48%     67.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3734066      4.34%     71.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2841128      3.30%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1686442      1.96%     77.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2528012      2.94%     80.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17163873     19.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     86034457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.357027                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.950180                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36134324                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5911017                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35017840                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       273397                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8697878                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5359803                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     206813220                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8697878                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38049425                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1022575                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2102114                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33330949                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2831510                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     200805186                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          805                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1220754                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       890688                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           33                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    279806596                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    935216860                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    935216860                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174011717                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       105794819                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42648                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        24100                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8005546                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18610891                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9867749                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       190874                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3292577                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         186631092                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40527                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150333394                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       276339                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60661261                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    184562263                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6555                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     86034457                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.747363                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896103                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30184673     35.08%     35.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18813750     21.87%     56.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12170129     14.15%     71.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8273722      9.62%     80.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7745599      9.00%     89.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4132651      4.80%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3043267      3.54%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       912361      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       758305      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86034457                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         737455     69.24%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             6      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        151714     14.24%     83.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       175965     16.52%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125099510     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2123702      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16986      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14836847      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8256349      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150333394                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.696263                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1065140                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007085                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    388042720                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    247333724                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146118494                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151398534                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       508611                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7128352                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2239                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          886                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2508048                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          429                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8697878                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         594156                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99197                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    186671624                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1280264                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18610891                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9867749                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23541                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75417                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          886                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1293031                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1189993                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2483024                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147459723                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13968139                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2873667                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22042751                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20653613                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8074612                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.663838                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146157460                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146118494                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         93881775                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        263649893                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.648705                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356085                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101909030                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125250360                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61421471                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33972                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2149454                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     77336579                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.619549                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149374                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     30088134     38.91%     38.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22093577     28.57%     67.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8135133     10.52%     77.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4661200      6.03%     84.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3892503      5.03%     89.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1929561      2.50%     91.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1895638      2.45%     94.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       815392      1.05%     95.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3825441      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     77336579                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101909030                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125250360                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18842237                       # Number of memory references committed
system.switch_cpus3.commit.loads             11482536                       # Number of loads committed
system.switch_cpus3.commit.membars              16986                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17963912                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112896064                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2555597                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3825441                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           260182969                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          382046067                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32713                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2591790                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101909030                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125250360                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101909030                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.869660                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.869660                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.149874                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.149874                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       663578315                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      201822057                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      190982902                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33972                       # number of misc regfile writes
system.l20.replacements                         18377                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          684228                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26569                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.752870                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.254374                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.070303                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5429.915387                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2749.759935                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001008                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000497                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.662831                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.335664                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        77516                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  77516                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17908                       # number of Writeback hits
system.l20.Writeback_hits::total                17908                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        77516                       # number of demand (read+write) hits
system.l20.demand_hits::total                   77516                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        77516                       # number of overall hits
system.l20.overall_hits::total                  77516                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18366                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18377                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18366                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18377                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18366                       # number of overall misses
system.l20.overall_misses::total                18377                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1076885                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3098424841                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3099501726                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1076885                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3098424841                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3099501726                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1076885                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3098424841                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3099501726                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95882                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95893                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17908                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17908                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95882                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95893                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95882                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95893                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.191548                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.191641                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.191548                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.191641                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.191548                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.191641                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 168704.390776                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 168662.008271                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 168704.390776                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 168662.008271                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 168704.390776                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 168662.008271                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4258                       # number of writebacks
system.l20.writebacks::total                     4258                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18366                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18377                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18366                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18377                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18366                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18377                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       952255                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2889227462                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2890179717                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       952255                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2889227462                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2890179717                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       952255                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2889227462                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2890179717                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.191548                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.191641                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.191548                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.191641                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.191548                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.191641                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 157313.920396                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 157271.574087                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 157313.920396                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 157271.574087                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 157313.920396                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 157271.574087                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15869                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          191113                       # Total number of references to valid blocks.
system.l21.sampled_refs                         24061                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.942854                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          199.499843                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     5.778195                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5376.214052                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          2610.507909                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024353                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000705                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.656276                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.318666                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38165                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38165                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10392                       # number of Writeback hits
system.l21.Writeback_hits::total                10392                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38165                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38165                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38165                       # number of overall hits
system.l21.overall_hits::total                  38165                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15854                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15869                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15854                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15869                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15854                       # number of overall misses
system.l21.overall_misses::total                15869                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2110255                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2424340608                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2426450863                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2110255                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2424340608                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2426450863                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2110255                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2424340608                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2426450863                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        54019                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54034                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10392                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10392                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        54019                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54034                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        54019                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54034                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.293489                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.293685                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.293489                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.293685                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.293489                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.293685                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 152916.652454                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 152905.089357                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 152916.652454                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 152905.089357                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 152916.652454                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 152905.089357                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2463                       # number of writebacks
system.l21.writebacks::total                     2463                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15854                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15869                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15854                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15869                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15854                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15869                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2239328225                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2241261030                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2239328225                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2241261030                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2239328225                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2241261030                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.293489                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.293685                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.293489                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.293685                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.293489                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.293685                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141246.891952                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 141235.177390                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 141246.891952                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 141235.177390                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 141246.891952                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 141235.177390                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         19542                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          738482                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27734                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.627317                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          204.507285                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.371200                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3473.500954                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          4506.620561                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.024964                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000900                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.424011                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.550125                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        52072                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  52072                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           19467                       # number of Writeback hits
system.l22.Writeback_hits::total                19467                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        52072                       # number of demand (read+write) hits
system.l22.demand_hits::total                   52072                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        52072                       # number of overall hits
system.l22.overall_hits::total                  52072                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        19528                       # number of ReadReq misses
system.l22.ReadReq_misses::total                19541                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        19528                       # number of demand (read+write) misses
system.l22.demand_misses::total                 19541                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        19528                       # number of overall misses
system.l22.overall_misses::total                19541                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1738194                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3229885627                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3231623821                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1738194                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3229885627                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3231623821                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1738194                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3229885627                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3231623821                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        71600                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              71613                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        19467                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            19467                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        71600                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               71613                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        71600                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              71613                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.272737                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.272869                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.272737                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.272869                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.272737                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.272869                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 133707.230769                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 165397.666274                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 165376.583645                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 133707.230769                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 165397.666274                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 165376.583645                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 133707.230769                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 165397.666274                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 165376.583645                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3527                       # number of writebacks
system.l22.writebacks::total                     3527                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        19528                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           19541                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        19528                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            19541                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        19528                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           19541                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1589871                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3007261621                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3008851492                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1589871                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3007261621                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3008851492                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1589871                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3007261621                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3008851492                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.272737                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.272869                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.272737                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.272869                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.272737                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.272869                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 122297.769231                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153997.420166                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 153976.331406                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 122297.769231                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 153997.420166                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 153976.331406                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 122297.769231                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 153997.420166                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 153976.331406                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          9771                       # number of replacements
system.l23.tagsinuse                      8191.977055                       # Cycle average of tags in use
system.l23.total_refs                          560413                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17963                       # Sample count of references to valid blocks.
system.l23.avg_refs                         31.198185                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          359.197106                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.810270                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  4032.889913                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3792.079766                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.043847                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000953                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.492296                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.462900                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        43407                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  43407                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           25685                       # number of Writeback hits
system.l23.Writeback_hits::total                25685                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        43407                       # number of demand (read+write) hits
system.l23.demand_hits::total                   43407                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        43407                       # number of overall hits
system.l23.overall_hits::total                  43407                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         9752                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 9765                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         9757                       # number of demand (read+write) misses
system.l23.demand_misses::total                  9770                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         9757                       # number of overall misses
system.l23.overall_misses::total                 9770                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3329672                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1428048374                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1431378046                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       454812                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       454812                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3329672                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1428503186                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1431832858                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3329672                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1428503186                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1431832858                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53159                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53172                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        25685                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            25685                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53164                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53177                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53164                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53177                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.183450                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.183649                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.183526                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.183726                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.183526                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.183726                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 256128.615385                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 146436.461649                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 146582.493190                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 90962.400000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 90962.400000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 256128.615385                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 146408.033822                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 146554.028454                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 256128.615385                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 146408.033822                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 146554.028454                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                6404                       # number of writebacks
system.l23.writebacks::total                     6404                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         9752                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            9765                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         9757                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             9770                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         9757                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            9770                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3181724                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1316702051                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1319883775                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       397410                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       397410                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3181724                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1317099461                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1320281185                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3181724                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1317099461                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1320281185                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.183450                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.183649                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.183526                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.183726                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.183526                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.183726                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       244748                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135018.668068                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 135164.749104                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        79482                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        79482                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       244748                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 134990.208158                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 135136.252303                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       244748                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 134990.208158                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 135136.252303                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996373                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015681822                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843342.689655                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996373                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017622                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15674161                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15674161                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15674161                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15674161                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15674161                       # number of overall hits
system.cpu0.icache.overall_hits::total       15674161                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1128255                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1128255                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1128255                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1128255                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1128255                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1128255                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15674172                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15674172                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15674172                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15674172                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15674172                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15674172                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 102568.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 102568.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 102568.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1087885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1087885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1087885                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 98898.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95882                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191889210                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96138                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1995.976721                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.482775                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.517225                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915948                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084052                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11624814                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11624814                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17142                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17142                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19334224                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19334224                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19334224                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19334224                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       357952                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       357952                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       358067                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        358067                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       358067                       # number of overall misses
system.cpu0.dcache.overall_misses::total       358067                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17805993477                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17805993477                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11193778                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11193778                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17817187255                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17817187255                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17817187255                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17817187255                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11982766                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11982766                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19692291                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19692291                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19692291                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19692291                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029872                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018183                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018183                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018183                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018183                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49744.081544                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49744.081544                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 97337.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 97337.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49759.366976                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49759.366976                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49759.366976                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49759.366976                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17908                       # number of writebacks
system.cpu0.dcache.writebacks::total            17908                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       262070                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       262070                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       262185                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       262185                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       262185                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       262185                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95882                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95882                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95882                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95882                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95882                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95882                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3750217392                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3750217392                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3750217392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3750217392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3750217392                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3750217392                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004869                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004869                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004869                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004869                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39112.840700                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39112.840700                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 39112.840700                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39112.840700                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 39112.840700                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39112.840700                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993816                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929503856                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714951.763838                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993816                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18037866                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18037866                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18037866                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18037866                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18037866                       # number of overall hits
system.cpu1.icache.overall_hits::total       18037866                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2283770                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2283770                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2283770                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2283770                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2283770                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2283770                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18037882                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18037882                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18037882                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18037882                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18037882                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18037882                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 142735.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 142735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 142735.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2145269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2145269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2145269                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 143017.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54019                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232337491                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54275                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4280.746034                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.575963                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.424037                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830375                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169625                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22617316                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22617316                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4729321                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4729321                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10834                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10834                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10816                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10816                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27346637                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27346637                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27346637                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27346637                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       174073                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       174073                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       174073                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        174073                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       174073                       # number of overall misses
system.cpu1.dcache.overall_misses::total       174073                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16268130081                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16268130081                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16268130081                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16268130081                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16268130081                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16268130081                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22791389                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22791389                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4729321                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4729321                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10816                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10816                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27520710                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27520710                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27520710                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27520710                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007638                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007638                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006325                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006325                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006325                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006325                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 93455.792001                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93455.792001                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 93455.792001                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93455.792001                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 93455.792001                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93455.792001                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10392                       # number of writebacks
system.cpu1.dcache.writebacks::total            10392                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120054                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120054                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       120054                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       120054                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       120054                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       120054                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54019                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54019                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54019                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54019                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54019                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54019                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2703617095                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2703617095                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2703617095                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2703617095                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2703617095                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2703617095                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 50049.373276                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 50049.373276                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 50049.373276                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 50049.373276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 50049.373276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 50049.373276                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996963                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020128451                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056710.586694                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996963                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15047696                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15047696                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15047696                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15047696                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15047696                       # number of overall hits
system.cpu2.icache.overall_hits::total       15047696                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2046906                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2046906                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2046906                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2046906                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2046906                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2046906                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15047712                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15047712                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15047712                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15047712                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15047712                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15047712                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 127931.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 127931.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 127931.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 127931.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 127931.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 127931.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1751194                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1751194                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1751194                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1751194                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1751194                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1751194                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 134707.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 134707.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 134707.230769                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 134707.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 134707.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 134707.230769                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71600                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181058862                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71856                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2519.745908                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.708111                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.291889                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901204                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098796                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10402648                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10402648                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6884058                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6884058                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22318                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22318                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16278                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16278                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17286706                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17286706                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17286706                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17286706                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       155904                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       155904                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       155904                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        155904                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       155904                       # number of overall misses
system.cpu2.dcache.overall_misses::total       155904                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10525024620                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10525024620                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10525024620                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10525024620                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10525024620                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10525024620                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10558552                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10558552                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6884058                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6884058                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16278                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16278                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17442610                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17442610                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17442610                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17442610                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014766                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014766                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008938                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008938                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008938                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008938                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 67509.650939                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 67509.650939                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 67509.650939                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 67509.650939                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 67509.650939                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 67509.650939                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19467                       # number of writebacks
system.cpu2.dcache.writebacks::total            19467                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        84304                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        84304                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        84304                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        84304                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        84304                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        84304                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71600                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71600                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71600                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71600                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71600                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71600                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3642108825                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3642108825                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3642108825                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3642108825                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3642108825                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3642108825                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004105                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004105                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50867.441690                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 50867.441690                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 50867.441690                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 50867.441690                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 50867.441690                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 50867.441690                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996878                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020322170                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2057101.149194                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996878                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17098749                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17098749                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17098749                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17098749                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17098749                       # number of overall hits
system.cpu3.icache.overall_hits::total       17098749                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4668671                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4668671                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4668671                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4668671                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4668671                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4668671                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17098766                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17098766                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17098766                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17098766                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17098766                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17098766                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 274627.705882                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 274627.705882                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 274627.705882                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 274627.705882                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 274627.705882                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 274627.705882                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3343148                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3343148                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3343148                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3343148                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3343148                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3343148                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 257165.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 257165.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 257165.230769                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 257165.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 257165.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 257165.230769                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53164                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174452529                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53420                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3265.678192                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.232760                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.767240                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911065                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088935                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10627818                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10627818                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7320571                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7320571                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17993                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17993                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16986                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16986                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17948389                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17948389                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17948389                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17948389                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134170                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134170                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4133                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4133                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       138303                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        138303                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       138303                       # number of overall misses
system.cpu3.dcache.overall_misses::total       138303                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   7494831678                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7494831678                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    526483403                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    526483403                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8021315081                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8021315081                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8021315081                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8021315081                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10761988                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10761988                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7324704                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7324704                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16986                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16986                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18086692                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18086692                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18086692                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18086692                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012467                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012467                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000564                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000564                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007647                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007647                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007647                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007647                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 55860.711620                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 55860.711620                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 127385.289862                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 127385.289862                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 57998.127886                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 57998.127886                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 57998.127886                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 57998.127886                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1948246                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             22                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 88556.636364                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25685                       # number of writebacks
system.cpu3.dcache.writebacks::total            25685                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81011                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81011                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4128                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4128                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85139                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85139                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85139                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85139                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53159                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53159                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53164                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53164                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53164                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53164                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1792602795                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1792602795                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       459812                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       459812                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1793062607                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1793062607                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1793062607                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1793062607                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004940                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004940                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002939                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002939                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002939                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 33721.529656                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 33721.529656                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 91962.400000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 91962.400000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 33727.007129                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 33727.007129                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 33727.007129                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33727.007129                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
