1.0
I undefSegment=0
I textSegment=1
I rodataSegment=2
I initArraySegment=3
I finiArraySegment=4
I ehFrameSegment=5
I jcrSegment=6
I dataSegment=7
I sdataSegment=8
I sbssSegment=9
I bssSegment=10
I heapSegment=11
I stackSegment=12
I generalRegisterCount=32
S generalRegisterName0=zero
S generalRegisterName1=ra
S generalRegisterName2=sp
S generalRegisterName3=gp
S generalRegisterName4=tp
S generalRegisterName5=t0
S generalRegisterName6=t1
S generalRegisterName7=t2
S generalRegisterName8=s0
S generalRegisterName9=s1
S generalRegisterName10=a0
S generalRegisterName11=a1
S generalRegisterName12=a2
S generalRegisterName13=a3
S generalRegisterName14=a4
S generalRegisterName15=a5
S generalRegisterName16=a6
S generalRegisterName17=a7
S generalRegisterName18=s2
S generalRegisterName19=s3
S generalRegisterName20=s4
S generalRegisterName21=s5
S generalRegisterName22=s6
S generalRegisterName23=s7
S generalRegisterName24=s8
S generalRegisterName25=s9
S generalRegisterName26=s10
S generalRegisterName27=s11
S generalRegisterName28=t3
S generalRegisterName29=t4
S generalRegisterName30=t5
S generalRegisterName31=t6
I floatRegisterCount=32
S floatRegisterName0=ft0
S floatRegisterName1=ft1
S floatRegisterName2=ft2
S floatRegisterName3=ft3
S floatRegisterName4=ft4
S floatRegisterName5=ft5
S floatRegisterName6=ft6
S floatRegisterName7=ft7
S floatRegisterName8=fs0
S floatRegisterName9=fs1
S floatRegisterName10=fa0
S floatRegisterName11=fa1
S floatRegisterName12=fa2
S floatRegisterName13=fa3
S floatRegisterName14=fa4
S floatRegisterName15=fa5
S floatRegisterName16=fa6
S floatRegisterName17=fa7
S floatRegisterName18=fs2
S floatRegisterName19=fs3
S floatRegisterName20=fs4
S floatRegisterName21=fs5
S floatRegisterName22=fs6
S floatRegisterName23=fs7
S floatRegisterName24=fs8
S floatRegisterName25=fs9
S floatRegisterName26=fs10
S floatRegisterName27=fs11
S floatRegisterName28=ft8
S floatRegisterName29=ft9
S floatRegisterName30=ft10
S floatRegisterName31=ft11
S machineControllerName=com.github.ShiftAC.RISCVSimulator.DefMachineController
