{"vcs1":{"timestamp_begin":1700243763.928438602, "rt":22.61, "ut":21.23, "st":1.24}}
{"vcselab":{"timestamp_begin":1700243786.616721912, "rt":3.28, "ut":2.24, "st":0.18}}
{"link":{"timestamp_begin":1700243789.985780269, "rt":0.75, "ut":0.45, "st":0.54}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700243763.083392667}
{"VCS_COMP_START_TIME": 1700243763.083392667}
{"VCS_COMP_END_TIME": 1700243829.947600098}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +define+CG +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 554860}}
{"stitch_vcselab": {"peak_mem": 353644}}
