

================================================================
== Vitis HLS Report for 'Attention_layer_Pipeline_l_norm_i2_l_j1'
================================================================
* Date:           Sun Sep  3 06:46:11 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.975 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      152|      152|  1.520 us|  1.520 us|  152|  152|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_norm_i2_l_j1  |      150|      150|         8|          1|          1|   144|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 11 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 12 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten16 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten16"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i2"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j1"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc82"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten16_load = load i8 %indvar_flatten16" [kernel.cpp:90]   --->   Operation 18 'load' 'indvar_flatten16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.55ns)   --->   "%icmp_ln90 = icmp_eq  i8 %indvar_flatten16_load, i8 144" [kernel.cpp:90]   --->   Operation 19 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.91ns)   --->   "%add_ln90_1 = add i8 %indvar_flatten16_load, i8 1" [kernel.cpp:90]   --->   Operation 20 'add' 'add_ln90_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.inc85, void %for.end87.exitStub" [kernel.cpp:90]   --->   Operation 21 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j1_load = load i4 %j1" [kernel.cpp:91]   --->   Operation 22 'load' 'j1_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i2_load = load i4 %i2" [kernel.cpp:90]   --->   Operation 23 'load' 'i2_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.73ns)   --->   "%add_ln90 = add i4 %i2_load, i4 1" [kernel.cpp:90]   --->   Operation 24 'add' 'add_ln90' <Predicate = (!icmp_ln90)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.30ns)   --->   "%icmp_ln91 = icmp_eq  i4 %j1_load, i4 12" [kernel.cpp:91]   --->   Operation 25 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln90)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.02ns)   --->   "%select_ln90 = select i1 %icmp_ln91, i4 0, i4 %j1_load" [kernel.cpp:90]   --->   Operation 26 'select' 'select_ln90' <Predicate = (!icmp_ln90)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%select_ln90_1 = select i1 %icmp_ln91, i4 %add_ln90, i4 %i2_load" [kernel.cpp:90]   --->   Operation 27 'select' 'select_ln90_1' <Predicate = (!icmp_ln90)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i4 %select_ln90_1" [kernel.cpp:90]   --->   Operation 28 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_cast4_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln90_1, i32 2, i32 3" [kernel.cpp:90]   --->   Operation 29 'partselect' 'p_cast4_mid2_v' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i4 %select_ln90" [kernel.cpp:91]   --->   Operation 30 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln90, i32 2, i32 3" [kernel.cpp:93]   --->   Operation 31 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.95ns)   --->   "%switch_ln95 = switch i2 %trunc_ln90, void %arrayidx76126.case.3, i2 0, void %arrayidx76126.case.0, i2 1, void %arrayidx76126.case.1, i2 2, void %arrayidx76126.case.2" [kernel.cpp:95]   --->   Operation 32 'switch' 'switch_ln95' <Predicate = (!icmp_ln90)> <Delay = 0.95>
ST_1 : Operation 33 [1/1] (0.95ns)   --->   "%switch_ln95 = switch i2 %trunc_ln91, void %arrayidx76126.case.3134, i2 0, void %arrayidx76126.case.0131, i2 1, void %arrayidx76126.case.1132, i2 2, void %arrayidx76126.case.2133" [kernel.cpp:95]   --->   Operation 33 'switch' 'switch_ln95' <Predicate = (!icmp_ln90 & trunc_ln90 == 2)> <Delay = 0.95>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx76126.exit" [kernel.cpp:95]   --->   Operation 34 'br' 'br_ln95' <Predicate = (!icmp_ln90 & trunc_ln90 == 2)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.95ns)   --->   "%switch_ln95 = switch i2 %trunc_ln91, void %arrayidx76126.case.3128, i2 0, void %arrayidx76126.case.0125, i2 1, void %arrayidx76126.case.1126, i2 2, void %arrayidx76126.case.2127" [kernel.cpp:95]   --->   Operation 35 'switch' 'switch_ln95' <Predicate = (!icmp_ln90 & trunc_ln90 == 1)> <Delay = 0.95>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx76126.exit" [kernel.cpp:95]   --->   Operation 36 'br' 'br_ln95' <Predicate = (!icmp_ln90 & trunc_ln90 == 1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.95ns)   --->   "%switch_ln95 = switch i2 %trunc_ln91, void %arrayidx76126.case.3122, i2 0, void %arrayidx76126.case.0119, i2 1, void %arrayidx76126.case.1120, i2 2, void %arrayidx76126.case.2121" [kernel.cpp:95]   --->   Operation 37 'switch' 'switch_ln95' <Predicate = (!icmp_ln90 & trunc_ln90 == 0)> <Delay = 0.95>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx76126.exit" [kernel.cpp:95]   --->   Operation 38 'br' 'br_ln95' <Predicate = (!icmp_ln90 & trunc_ln90 == 0)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.95ns)   --->   "%switch_ln95 = switch i2 %trunc_ln91, void %arrayidx76126.case.3140, i2 0, void %arrayidx76126.case.0137, i2 1, void %arrayidx76126.case.1138, i2 2, void %arrayidx76126.case.2139" [kernel.cpp:95]   --->   Operation 39 'switch' 'switch_ln95' <Predicate = (!icmp_ln90 & trunc_ln90 == 3)> <Delay = 0.95>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx76126.exit" [kernel.cpp:95]   --->   Operation 40 'br' 'br_ln95' <Predicate = (!icmp_ln90 & trunc_ln90 == 3)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.73ns)   --->   "%add_ln91 = add i4 %select_ln90, i4 1" [kernel.cpp:91]   --->   Operation 41 'add' 'add_ln91' <Predicate = (!icmp_ln90)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln91 = store i8 %add_ln90_1, i8 %indvar_flatten16" [kernel.cpp:91]   --->   Operation 42 'store' 'store_ln91' <Predicate = (!icmp_ln90)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln91 = store i4 %select_ln90_1, i4 %i2" [kernel.cpp:91]   --->   Operation 43 'store' 'store_ln91' <Predicate = (!icmp_ln90)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln91 = store i4 %add_ln91, i4 %j1" [kernel.cpp:91]   --->   Operation 44 'store' 'store_ln91' <Predicate = (!icmp_ln90)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.inc82" [kernel.cpp:91]   --->   Operation 45 'br' 'br_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.63>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i2 %p_cast4_mid2_v" [kernel.cpp:93]   --->   Operation 46 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_cast4_mid2_v, i2 0" [kernel.cpp:93]   --->   Operation 47 'bitconcatenate' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln93 = sub i4 %tmp_72, i4 %zext_ln93" [kernel.cpp:93]   --->   Operation 48 'sub' 'sub_ln93' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i2 %lshr_ln4" [kernel.cpp:93]   --->   Operation 49 'zext' 'zext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln93 = add i4 %sub_ln93, i4 %zext_ln93_1" [kernel.cpp:93]   --->   Operation 50 'add' 'add_ln93' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln93_2 = zext i4 %add_ln93" [kernel.cpp:93]   --->   Operation 51 'zext' 'zext_ln93_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%v19_0_0_addr = getelementptr i32 %v19_0_0, i64 0, i64 %zext_ln93_2" [kernel.cpp:93]   --->   Operation 52 'getelementptr' 'v19_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%v19_0_1_addr = getelementptr i32 %v19_0_1, i64 0, i64 %zext_ln93_2" [kernel.cpp:93]   --->   Operation 53 'getelementptr' 'v19_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%v19_0_2_addr = getelementptr i32 %v19_0_2, i64 0, i64 %zext_ln93_2" [kernel.cpp:93]   --->   Operation 54 'getelementptr' 'v19_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%v19_0_3_addr = getelementptr i32 %v19_0_3, i64 0, i64 %zext_ln93_2" [kernel.cpp:93]   --->   Operation 55 'getelementptr' 'v19_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%v19_1_0_addr = getelementptr i32 %v19_1_0, i64 0, i64 %zext_ln93_2" [kernel.cpp:93]   --->   Operation 56 'getelementptr' 'v19_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%v19_1_1_addr = getelementptr i32 %v19_1_1, i64 0, i64 %zext_ln93_2" [kernel.cpp:93]   --->   Operation 57 'getelementptr' 'v19_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%v19_1_2_addr = getelementptr i32 %v19_1_2, i64 0, i64 %zext_ln93_2" [kernel.cpp:93]   --->   Operation 58 'getelementptr' 'v19_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%v19_1_3_addr = getelementptr i32 %v19_1_3, i64 0, i64 %zext_ln93_2" [kernel.cpp:93]   --->   Operation 59 'getelementptr' 'v19_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%v19_2_0_addr = getelementptr i32 %v19_2_0, i64 0, i64 %zext_ln93_2" [kernel.cpp:93]   --->   Operation 60 'getelementptr' 'v19_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%v19_2_1_addr = getelementptr i32 %v19_2_1, i64 0, i64 %zext_ln93_2" [kernel.cpp:93]   --->   Operation 61 'getelementptr' 'v19_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%v19_2_2_addr = getelementptr i32 %v19_2_2, i64 0, i64 %zext_ln93_2" [kernel.cpp:93]   --->   Operation 62 'getelementptr' 'v19_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%v19_2_3_addr = getelementptr i32 %v19_2_3, i64 0, i64 %zext_ln93_2" [kernel.cpp:93]   --->   Operation 63 'getelementptr' 'v19_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%v19_3_0_addr = getelementptr i32 %v19_3_0, i64 0, i64 %zext_ln93_2" [kernel.cpp:93]   --->   Operation 64 'getelementptr' 'v19_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%v19_3_1_addr = getelementptr i32 %v19_3_1, i64 0, i64 %zext_ln93_2" [kernel.cpp:93]   --->   Operation 65 'getelementptr' 'v19_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%v19_3_2_addr = getelementptr i32 %v19_3_2, i64 0, i64 %zext_ln93_2" [kernel.cpp:93]   --->   Operation 66 'getelementptr' 'v19_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%v19_3_3_addr = getelementptr i32 %v19_3_3, i64 0, i64 %zext_ln93_2" [kernel.cpp:93]   --->   Operation 67 'getelementptr' 'v19_3_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (2.32ns)   --->   "%v19_0_0_load = load i4 %v19_0_0_addr" [kernel.cpp:93]   --->   Operation 68 'load' 'v19_0_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 69 [2/2] (2.32ns)   --->   "%v19_0_1_load = load i4 %v19_0_1_addr" [kernel.cpp:93]   --->   Operation 69 'load' 'v19_0_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 70 [2/2] (2.32ns)   --->   "%v19_0_2_load = load i4 %v19_0_2_addr" [kernel.cpp:93]   --->   Operation 70 'load' 'v19_0_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 71 [2/2] (2.32ns)   --->   "%v19_0_3_load = load i4 %v19_0_3_addr" [kernel.cpp:93]   --->   Operation 71 'load' 'v19_0_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 72 [2/2] (2.32ns)   --->   "%v19_1_0_load = load i4 %v19_1_0_addr" [kernel.cpp:93]   --->   Operation 72 'load' 'v19_1_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 73 [2/2] (2.32ns)   --->   "%v19_1_1_load = load i4 %v19_1_1_addr" [kernel.cpp:93]   --->   Operation 73 'load' 'v19_1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 74 [2/2] (2.32ns)   --->   "%v19_1_2_load = load i4 %v19_1_2_addr" [kernel.cpp:93]   --->   Operation 74 'load' 'v19_1_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 75 [2/2] (2.32ns)   --->   "%v19_1_3_load = load i4 %v19_1_3_addr" [kernel.cpp:93]   --->   Operation 75 'load' 'v19_1_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 76 [2/2] (2.32ns)   --->   "%v19_2_0_load = load i4 %v19_2_0_addr" [kernel.cpp:93]   --->   Operation 76 'load' 'v19_2_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 77 [2/2] (2.32ns)   --->   "%v19_2_1_load = load i4 %v19_2_1_addr" [kernel.cpp:93]   --->   Operation 77 'load' 'v19_2_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 78 [2/2] (2.32ns)   --->   "%v19_2_2_load = load i4 %v19_2_2_addr" [kernel.cpp:93]   --->   Operation 78 'load' 'v19_2_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 79 [2/2] (2.32ns)   --->   "%v19_2_3_load = load i4 %v19_2_3_addr" [kernel.cpp:93]   --->   Operation 79 'load' 'v19_2_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 80 [2/2] (2.32ns)   --->   "%v19_3_0_load = load i4 %v19_3_0_addr" [kernel.cpp:93]   --->   Operation 80 'load' 'v19_3_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 81 [2/2] (2.32ns)   --->   "%v19_3_1_load = load i4 %v19_3_1_addr" [kernel.cpp:93]   --->   Operation 81 'load' 'v19_3_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 82 [2/2] (2.32ns)   --->   "%v19_3_2_load = load i4 %v19_3_2_addr" [kernel.cpp:93]   --->   Operation 82 'load' 'v19_3_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 83 [2/2] (2.32ns)   --->   "%v19_3_3_load = load i4 %v19_3_3_addr" [kernel.cpp:93]   --->   Operation 83 'load' 'v19_3_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 5.97>
ST_3 : Operation 84 [1/2] (2.32ns)   --->   "%v19_0_0_load = load i4 %v19_0_0_addr" [kernel.cpp:93]   --->   Operation 84 'load' 'v19_0_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 85 [1/2] (2.32ns)   --->   "%v19_0_1_load = load i4 %v19_0_1_addr" [kernel.cpp:93]   --->   Operation 85 'load' 'v19_0_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 86 [1/2] (2.32ns)   --->   "%v19_0_2_load = load i4 %v19_0_2_addr" [kernel.cpp:93]   --->   Operation 86 'load' 'v19_0_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 87 [1/2] (2.32ns)   --->   "%v19_0_3_load = load i4 %v19_0_3_addr" [kernel.cpp:93]   --->   Operation 87 'load' 'v19_0_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 88 [1/1] (1.82ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v19_0_0_load, i32 %v19_0_1_load, i32 %v19_0_2_load, i32 %v19_0_3_load, i2 %trunc_ln91" [kernel.cpp:93]   --->   Operation 88 'mux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/2] (2.32ns)   --->   "%v19_1_0_load = load i4 %v19_1_0_addr" [kernel.cpp:93]   --->   Operation 89 'load' 'v19_1_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 90 [1/2] (2.32ns)   --->   "%v19_1_1_load = load i4 %v19_1_1_addr" [kernel.cpp:93]   --->   Operation 90 'load' 'v19_1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 91 [1/2] (2.32ns)   --->   "%v19_1_2_load = load i4 %v19_1_2_addr" [kernel.cpp:93]   --->   Operation 91 'load' 'v19_1_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 92 [1/2] (2.32ns)   --->   "%v19_1_3_load = load i4 %v19_1_3_addr" [kernel.cpp:93]   --->   Operation 92 'load' 'v19_1_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 93 [1/1] (1.82ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v19_1_0_load, i32 %v19_1_1_load, i32 %v19_1_2_load, i32 %v19_1_3_load, i2 %trunc_ln91" [kernel.cpp:93]   --->   Operation 93 'mux' 'tmp_s' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/2] (2.32ns)   --->   "%v19_2_0_load = load i4 %v19_2_0_addr" [kernel.cpp:93]   --->   Operation 94 'load' 'v19_2_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 95 [1/2] (2.32ns)   --->   "%v19_2_1_load = load i4 %v19_2_1_addr" [kernel.cpp:93]   --->   Operation 95 'load' 'v19_2_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 96 [1/2] (2.32ns)   --->   "%v19_2_2_load = load i4 %v19_2_2_addr" [kernel.cpp:93]   --->   Operation 96 'load' 'v19_2_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 97 [1/2] (2.32ns)   --->   "%v19_2_3_load = load i4 %v19_2_3_addr" [kernel.cpp:93]   --->   Operation 97 'load' 'v19_2_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 98 [1/1] (1.82ns)   --->   "%tmp_73 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v19_2_0_load, i32 %v19_2_1_load, i32 %v19_2_2_load, i32 %v19_2_3_load, i2 %trunc_ln91" [kernel.cpp:93]   --->   Operation 98 'mux' 'tmp_73' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/2] (2.32ns)   --->   "%v19_3_0_load = load i4 %v19_3_0_addr" [kernel.cpp:93]   --->   Operation 99 'load' 'v19_3_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 100 [1/2] (2.32ns)   --->   "%v19_3_1_load = load i4 %v19_3_1_addr" [kernel.cpp:93]   --->   Operation 100 'load' 'v19_3_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 101 [1/2] (2.32ns)   --->   "%v19_3_2_load = load i4 %v19_3_2_addr" [kernel.cpp:93]   --->   Operation 101 'load' 'v19_3_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 102 [1/2] (2.32ns)   --->   "%v19_3_3_load = load i4 %v19_3_3_addr" [kernel.cpp:93]   --->   Operation 102 'load' 'v19_3_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 103 [1/1] (1.82ns)   --->   "%tmp_74 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v19_3_0_load, i32 %v19_3_1_load, i32 %v19_3_2_load, i32 %v19_3_3_load, i2 %trunc_ln91" [kernel.cpp:93]   --->   Operation 103 'mux' 'tmp_74' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.82ns)   --->   "%v36 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %tmp, i32 %tmp_s, i32 %tmp_73, i32 %tmp_74, i2 %trunc_ln90" [kernel.cpp:94]   --->   Operation 104 'mux' 'v36' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 105 [4/4] (5.70ns)   --->   "%v37 = fmul i32 %v36, i32 0.125" [kernel.cpp:94]   --->   Operation 105 'fmul' 'v37' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 106 [3/4] (5.70ns)   --->   "%v37 = fmul i32 %v36, i32 0.125" [kernel.cpp:94]   --->   Operation 106 'fmul' 'v37' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 107 [2/4] (5.70ns)   --->   "%v37 = fmul i32 %v36, i32 0.125" [kernel.cpp:94]   --->   Operation 107 'fmul' 'v37' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_norm_i2_l_j1_str"   --->   Operation 108 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 109 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_21" [kernel.cpp:92]   --->   Operation 110 'specpipeline' 'specpipeline_ln92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [kernel.cpp:91]   --->   Operation 111 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/4] (5.70ns)   --->   "%v37 = fmul i32 %v36, i32 0.125" [kernel.cpp:94]   --->   Operation 112 'fmul' 'v37' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 145 'ret' 'ret_ln0' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %v37, i4 %v19_2_2_addr" [kernel.cpp:95]   --->   Operation 113 'store' 'store_ln95' <Predicate = (trunc_ln90 == 2 & trunc_ln91 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx76126.exit130" [kernel.cpp:95]   --->   Operation 114 'br' 'br_ln95' <Predicate = (trunc_ln90 == 2 & trunc_ln91 == 2)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %v37, i4 %v19_2_1_addr" [kernel.cpp:95]   --->   Operation 115 'store' 'store_ln95' <Predicate = (trunc_ln90 == 2 & trunc_ln91 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx76126.exit130" [kernel.cpp:95]   --->   Operation 116 'br' 'br_ln95' <Predicate = (trunc_ln90 == 2 & trunc_ln91 == 1)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %v37, i4 %v19_2_0_addr" [kernel.cpp:95]   --->   Operation 117 'store' 'store_ln95' <Predicate = (trunc_ln90 == 2 & trunc_ln91 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx76126.exit130" [kernel.cpp:95]   --->   Operation 118 'br' 'br_ln95' <Predicate = (trunc_ln90 == 2 & trunc_ln91 == 0)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %v37, i4 %v19_2_3_addr" [kernel.cpp:95]   --->   Operation 119 'store' 'store_ln95' <Predicate = (trunc_ln90 == 2 & trunc_ln91 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx76126.exit130" [kernel.cpp:95]   --->   Operation 120 'br' 'br_ln95' <Predicate = (trunc_ln90 == 2 & trunc_ln91 == 3)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %v37, i4 %v19_1_2_addr" [kernel.cpp:95]   --->   Operation 121 'store' 'store_ln95' <Predicate = (trunc_ln90 == 1 & trunc_ln91 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx76126.exit124" [kernel.cpp:95]   --->   Operation 122 'br' 'br_ln95' <Predicate = (trunc_ln90 == 1 & trunc_ln91 == 2)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %v37, i4 %v19_1_1_addr" [kernel.cpp:95]   --->   Operation 123 'store' 'store_ln95' <Predicate = (trunc_ln90 == 1 & trunc_ln91 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx76126.exit124" [kernel.cpp:95]   --->   Operation 124 'br' 'br_ln95' <Predicate = (trunc_ln90 == 1 & trunc_ln91 == 1)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %v37, i4 %v19_1_0_addr" [kernel.cpp:95]   --->   Operation 125 'store' 'store_ln95' <Predicate = (trunc_ln90 == 1 & trunc_ln91 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx76126.exit124" [kernel.cpp:95]   --->   Operation 126 'br' 'br_ln95' <Predicate = (trunc_ln90 == 1 & trunc_ln91 == 0)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %v37, i4 %v19_1_3_addr" [kernel.cpp:95]   --->   Operation 127 'store' 'store_ln95' <Predicate = (trunc_ln90 == 1 & trunc_ln91 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx76126.exit124" [kernel.cpp:95]   --->   Operation 128 'br' 'br_ln95' <Predicate = (trunc_ln90 == 1 & trunc_ln91 == 3)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %v37, i4 %v19_0_2_addr" [kernel.cpp:95]   --->   Operation 129 'store' 'store_ln95' <Predicate = (trunc_ln90 == 0 & trunc_ln91 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx76126.exit118" [kernel.cpp:95]   --->   Operation 130 'br' 'br_ln95' <Predicate = (trunc_ln90 == 0 & trunc_ln91 == 2)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %v37, i4 %v19_0_1_addr" [kernel.cpp:95]   --->   Operation 131 'store' 'store_ln95' <Predicate = (trunc_ln90 == 0 & trunc_ln91 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx76126.exit118" [kernel.cpp:95]   --->   Operation 132 'br' 'br_ln95' <Predicate = (trunc_ln90 == 0 & trunc_ln91 == 1)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %v37, i4 %v19_0_0_addr" [kernel.cpp:95]   --->   Operation 133 'store' 'store_ln95' <Predicate = (trunc_ln90 == 0 & trunc_ln91 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx76126.exit118" [kernel.cpp:95]   --->   Operation 134 'br' 'br_ln95' <Predicate = (trunc_ln90 == 0 & trunc_ln91 == 0)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %v37, i4 %v19_0_3_addr" [kernel.cpp:95]   --->   Operation 135 'store' 'store_ln95' <Predicate = (trunc_ln90 == 0 & trunc_ln91 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx76126.exit118" [kernel.cpp:95]   --->   Operation 136 'br' 'br_ln95' <Predicate = (trunc_ln90 == 0 & trunc_ln91 == 3)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %v37, i4 %v19_3_2_addr" [kernel.cpp:95]   --->   Operation 137 'store' 'store_ln95' <Predicate = (trunc_ln90 == 3 & trunc_ln91 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx76126.exit136" [kernel.cpp:95]   --->   Operation 138 'br' 'br_ln95' <Predicate = (trunc_ln90 == 3 & trunc_ln91 == 2)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %v37, i4 %v19_3_1_addr" [kernel.cpp:95]   --->   Operation 139 'store' 'store_ln95' <Predicate = (trunc_ln90 == 3 & trunc_ln91 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx76126.exit136" [kernel.cpp:95]   --->   Operation 140 'br' 'br_ln95' <Predicate = (trunc_ln90 == 3 & trunc_ln91 == 1)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %v37, i4 %v19_3_0_addr" [kernel.cpp:95]   --->   Operation 141 'store' 'store_ln95' <Predicate = (trunc_ln90 == 3 & trunc_ln91 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx76126.exit136" [kernel.cpp:95]   --->   Operation 142 'br' 'br_ln95' <Predicate = (trunc_ln90 == 3 & trunc_ln91 == 0)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln95 = store i32 %v37, i4 %v19_3_3_addr" [kernel.cpp:95]   --->   Operation 143 'store' 'store_ln95' <Predicate = (trunc_ln90 == 3 & trunc_ln91 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln95 = br void %arrayidx76126.exit136" [kernel.cpp:95]   --->   Operation 144 'br' 'br_ln95' <Predicate = (trunc_ln90 == 3 & trunc_ln91 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v19_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v19_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v19_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v19_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v19_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v19_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v19_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v19_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v19_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v19_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v19_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v19_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v19_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v19_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v19_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v19_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j1                    (alloca           ) [ 010000000]
i2                    (alloca           ) [ 010000000]
indvar_flatten16      (alloca           ) [ 010000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
indvar_flatten16_load (load             ) [ 000000000]
icmp_ln90             (icmp             ) [ 011111110]
add_ln90_1            (add              ) [ 000000000]
br_ln90               (br               ) [ 000000000]
j1_load               (load             ) [ 000000000]
i2_load               (load             ) [ 000000000]
add_ln90              (add              ) [ 000000000]
icmp_ln91             (icmp             ) [ 000000000]
select_ln90           (select           ) [ 000000000]
select_ln90_1         (select           ) [ 000000000]
trunc_ln90            (trunc            ) [ 011111111]
p_cast4_mid2_v        (partselect       ) [ 011000000]
trunc_ln91            (trunc            ) [ 011111111]
lshr_ln4              (partselect       ) [ 011000000]
switch_ln95           (switch           ) [ 000000000]
switch_ln95           (switch           ) [ 000000000]
br_ln95               (br               ) [ 000000000]
switch_ln95           (switch           ) [ 000000000]
br_ln95               (br               ) [ 000000000]
switch_ln95           (switch           ) [ 000000000]
br_ln95               (br               ) [ 000000000]
switch_ln95           (switch           ) [ 000000000]
br_ln95               (br               ) [ 000000000]
add_ln91              (add              ) [ 000000000]
store_ln91            (store            ) [ 000000000]
store_ln91            (store            ) [ 000000000]
store_ln91            (store            ) [ 000000000]
br_ln91               (br               ) [ 000000000]
zext_ln93             (zext             ) [ 000000000]
tmp_72                (bitconcatenate   ) [ 000000000]
sub_ln93              (sub              ) [ 000000000]
zext_ln93_1           (zext             ) [ 000000000]
add_ln93              (add              ) [ 000000000]
zext_ln93_2           (zext             ) [ 000000000]
v19_0_0_addr          (getelementptr    ) [ 010111111]
v19_0_1_addr          (getelementptr    ) [ 010111111]
v19_0_2_addr          (getelementptr    ) [ 010111111]
v19_0_3_addr          (getelementptr    ) [ 010111111]
v19_1_0_addr          (getelementptr    ) [ 010111111]
v19_1_1_addr          (getelementptr    ) [ 010111111]
v19_1_2_addr          (getelementptr    ) [ 010111111]
v19_1_3_addr          (getelementptr    ) [ 010111111]
v19_2_0_addr          (getelementptr    ) [ 010111111]
v19_2_1_addr          (getelementptr    ) [ 010111111]
v19_2_2_addr          (getelementptr    ) [ 010111111]
v19_2_3_addr          (getelementptr    ) [ 010111111]
v19_3_0_addr          (getelementptr    ) [ 010111111]
v19_3_1_addr          (getelementptr    ) [ 010111111]
v19_3_2_addr          (getelementptr    ) [ 010111111]
v19_3_3_addr          (getelementptr    ) [ 010111111]
v19_0_0_load          (load             ) [ 000000000]
v19_0_1_load          (load             ) [ 000000000]
v19_0_2_load          (load             ) [ 000000000]
v19_0_3_load          (load             ) [ 000000000]
tmp                   (mux              ) [ 000000000]
v19_1_0_load          (load             ) [ 000000000]
v19_1_1_load          (load             ) [ 000000000]
v19_1_2_load          (load             ) [ 000000000]
v19_1_3_load          (load             ) [ 000000000]
tmp_s                 (mux              ) [ 000000000]
v19_2_0_load          (load             ) [ 000000000]
v19_2_1_load          (load             ) [ 000000000]
v19_2_2_load          (load             ) [ 000000000]
v19_2_3_load          (load             ) [ 000000000]
tmp_73                (mux              ) [ 000000000]
v19_3_0_load          (load             ) [ 000000000]
v19_3_1_load          (load             ) [ 000000000]
v19_3_2_load          (load             ) [ 000000000]
v19_3_3_load          (load             ) [ 000000000]
tmp_74                (mux              ) [ 000000000]
v36                   (mux              ) [ 010011110]
specloopname_ln0      (specloopname     ) [ 000000000]
empty                 (speclooptripcount) [ 000000000]
specpipeline_ln92     (specpipeline     ) [ 000000000]
specloopname_ln91     (specloopname     ) [ 000000000]
v37                   (fmul             ) [ 010000001]
store_ln95            (store            ) [ 000000000]
br_ln95               (br               ) [ 000000000]
store_ln95            (store            ) [ 000000000]
br_ln95               (br               ) [ 000000000]
store_ln95            (store            ) [ 000000000]
br_ln95               (br               ) [ 000000000]
store_ln95            (store            ) [ 000000000]
br_ln95               (br               ) [ 000000000]
store_ln95            (store            ) [ 000000000]
br_ln95               (br               ) [ 000000000]
store_ln95            (store            ) [ 000000000]
br_ln95               (br               ) [ 000000000]
store_ln95            (store            ) [ 000000000]
br_ln95               (br               ) [ 000000000]
store_ln95            (store            ) [ 000000000]
br_ln95               (br               ) [ 000000000]
store_ln95            (store            ) [ 000000000]
br_ln95               (br               ) [ 000000000]
store_ln95            (store            ) [ 000000000]
br_ln95               (br               ) [ 000000000]
store_ln95            (store            ) [ 000000000]
br_ln95               (br               ) [ 000000000]
store_ln95            (store            ) [ 000000000]
br_ln95               (br               ) [ 000000000]
store_ln95            (store            ) [ 000000000]
br_ln95               (br               ) [ 000000000]
store_ln95            (store            ) [ 000000000]
br_ln95               (br               ) [ 000000000]
store_ln95            (store            ) [ 000000000]
br_ln95               (br               ) [ 000000000]
store_ln95            (store            ) [ 000000000]
br_ln95               (br               ) [ 000000000]
ret_ln0               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v19_3_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_3_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v19_3_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_3_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v19_3_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_3_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v19_3_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_3_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v19_2_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_2_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v19_2_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_2_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v19_2_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_2_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v19_2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_2_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v19_1_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_1_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v19_1_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_1_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v19_1_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_1_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v19_1_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_1_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v19_0_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_0_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="v19_0_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_0_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v19_0_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_0_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v19_0_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v19_0_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_norm_i2_l_j1_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="j1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten16_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten16/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="v19_0_0_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_0_0_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="v19_0_1_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="4" slack="0"/>
<pin id="105" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_0_1_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="v19_0_2_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_0_2_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="v19_0_3_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_0_3_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="v19_1_0_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_1_0_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="v19_1_1_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_1_1_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="v19_1_2_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_1_2_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="v19_1_3_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_1_3_addr/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="v19_2_0_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_2_0_addr/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="v19_2_1_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_2_1_addr/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="v19_2_2_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_2_2_addr/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="v19_2_3_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_2_3_addr/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="v19_3_0_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_3_0_addr/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="v19_3_1_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_3_1_addr/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="v19_3_2_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_3_2_addr/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="v19_3_3_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v19_3_3_addr/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="6"/>
<pin id="208" dir="0" index="1" bw="32" slack="1"/>
<pin id="209" dir="0" index="2" bw="0" slack="0"/>
<pin id="211" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="212" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="214" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v19_0_0_load/2 store_ln95/8 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="6"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="0" index="2" bw="0" slack="0"/>
<pin id="221" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="222" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="224" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v19_0_1_load/2 store_ln95/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="6"/>
<pin id="228" dir="0" index="1" bw="32" slack="1"/>
<pin id="229" dir="0" index="2" bw="0" slack="0"/>
<pin id="231" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="232" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="234" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v19_0_2_load/2 store_ln95/8 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="6"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="0" index="2" bw="0" slack="0"/>
<pin id="241" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="242" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="244" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v19_0_3_load/2 store_ln95/8 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="6"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="0" index="2" bw="0" slack="0"/>
<pin id="251" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="252" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="254" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v19_1_0_load/2 store_ln95/8 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="6"/>
<pin id="258" dir="0" index="1" bw="32" slack="1"/>
<pin id="259" dir="0" index="2" bw="0" slack="0"/>
<pin id="261" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="262" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="264" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v19_1_1_load/2 store_ln95/8 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="6"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="0" index="2" bw="0" slack="0"/>
<pin id="271" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="272" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="274" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v19_1_2_load/2 store_ln95/8 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="6"/>
<pin id="278" dir="0" index="1" bw="32" slack="1"/>
<pin id="279" dir="0" index="2" bw="0" slack="0"/>
<pin id="281" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="282" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="284" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v19_1_3_load/2 store_ln95/8 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="6"/>
<pin id="288" dir="0" index="1" bw="32" slack="1"/>
<pin id="289" dir="0" index="2" bw="0" slack="0"/>
<pin id="291" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="292" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="294" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v19_2_0_load/2 store_ln95/8 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="6"/>
<pin id="298" dir="0" index="1" bw="32" slack="1"/>
<pin id="299" dir="0" index="2" bw="0" slack="0"/>
<pin id="301" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="302" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="304" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v19_2_1_load/2 store_ln95/8 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="6"/>
<pin id="308" dir="0" index="1" bw="32" slack="1"/>
<pin id="309" dir="0" index="2" bw="0" slack="0"/>
<pin id="311" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="312" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="314" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v19_2_2_load/2 store_ln95/8 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="6"/>
<pin id="318" dir="0" index="1" bw="32" slack="1"/>
<pin id="319" dir="0" index="2" bw="0" slack="0"/>
<pin id="321" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="322" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="324" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v19_2_3_load/2 store_ln95/8 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="6"/>
<pin id="328" dir="0" index="1" bw="32" slack="1"/>
<pin id="329" dir="0" index="2" bw="0" slack="0"/>
<pin id="331" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="332" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="333" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="334" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v19_3_0_load/2 store_ln95/8 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="6"/>
<pin id="338" dir="0" index="1" bw="32" slack="1"/>
<pin id="339" dir="0" index="2" bw="0" slack="0"/>
<pin id="341" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="342" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="344" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v19_3_1_load/2 store_ln95/8 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="6"/>
<pin id="348" dir="0" index="1" bw="32" slack="1"/>
<pin id="349" dir="0" index="2" bw="0" slack="0"/>
<pin id="351" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="352" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="353" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="354" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v19_3_2_load/2 store_ln95/8 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="6"/>
<pin id="358" dir="0" index="1" bw="32" slack="1"/>
<pin id="359" dir="0" index="2" bw="0" slack="0"/>
<pin id="361" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="362" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="364" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v19_3_3_load/2 store_ln95/8 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v37/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln0_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln0_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="4" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln0_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="4" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="indvar_flatten16_load_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten16_load/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln90_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln90_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_1/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="j1_load_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j1_load/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="i2_load_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_load/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln90_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln91_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="0" index="1" bw="3" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="select_ln90_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="4" slack="0"/>
<pin id="423" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln90_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="4" slack="0"/>
<pin id="430" dir="0" index="2" bw="4" slack="0"/>
<pin id="431" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90_1/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="trunc_ln90_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_cast4_mid2_v_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="0"/>
<pin id="441" dir="0" index="1" bw="4" slack="0"/>
<pin id="442" dir="0" index="2" bw="3" slack="0"/>
<pin id="443" dir="0" index="3" bw="3" slack="0"/>
<pin id="444" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast4_mid2_v/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln91_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln91/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="lshr_ln4_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="0"/>
<pin id="455" dir="0" index="1" bw="4" slack="0"/>
<pin id="456" dir="0" index="2" bw="3" slack="0"/>
<pin id="457" dir="0" index="3" bw="3" slack="0"/>
<pin id="458" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln91_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="store_ln91_store_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln91_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="0"/>
<pin id="476" dir="0" index="1" bw="4" slack="0"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="store_ln91_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="0" index="1" bw="4" slack="0"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln93_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="1"/>
<pin id="486" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_72_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="0" index="1" bw="2" slack="1"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_72/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sub_ln93_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="0" index="1" bw="2" slack="0"/>
<pin id="497" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln93/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln93_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="1"/>
<pin id="502" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_1/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln93_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="0"/>
<pin id="505" dir="0" index="1" bw="2" slack="0"/>
<pin id="506" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln93_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="0"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_2/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="0" index="2" bw="32" slack="0"/>
<pin id="533" dir="0" index="3" bw="32" slack="0"/>
<pin id="534" dir="0" index="4" bw="32" slack="0"/>
<pin id="535" dir="0" index="5" bw="2" slack="2"/>
<pin id="536" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_s_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="0" index="2" bw="32" slack="0"/>
<pin id="546" dir="0" index="3" bw="32" slack="0"/>
<pin id="547" dir="0" index="4" bw="32" slack="0"/>
<pin id="548" dir="0" index="5" bw="2" slack="2"/>
<pin id="549" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_73_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="0" index="2" bw="32" slack="0"/>
<pin id="559" dir="0" index="3" bw="32" slack="0"/>
<pin id="560" dir="0" index="4" bw="32" slack="0"/>
<pin id="561" dir="0" index="5" bw="2" slack="2"/>
<pin id="562" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_73/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_74_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="0" index="2" bw="32" slack="0"/>
<pin id="572" dir="0" index="3" bw="32" slack="0"/>
<pin id="573" dir="0" index="4" bw="32" slack="0"/>
<pin id="574" dir="0" index="5" bw="2" slack="2"/>
<pin id="575" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_74/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="v36_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="0" index="2" bw="32" slack="0"/>
<pin id="585" dir="0" index="3" bw="32" slack="0"/>
<pin id="586" dir="0" index="4" bw="32" slack="0"/>
<pin id="587" dir="0" index="5" bw="2" slack="2"/>
<pin id="588" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="v36/3 "/>
</bind>
</comp>

<comp id="594" class="1005" name="j1_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="0"/>
<pin id="596" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="601" class="1005" name="i2_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="0"/>
<pin id="603" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="608" class="1005" name="indvar_flatten16_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten16 "/>
</bind>
</comp>

<comp id="615" class="1005" name="icmp_ln90_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="6"/>
<pin id="617" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="619" class="1005" name="trunc_ln90_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="2" slack="2"/>
<pin id="621" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln90 "/>
</bind>
</comp>

<comp id="624" class="1005" name="p_cast4_mid2_v_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="2" slack="1"/>
<pin id="626" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_cast4_mid2_v "/>
</bind>
</comp>

<comp id="630" class="1005" name="trunc_ln91_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="2" slack="2"/>
<pin id="632" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln91 "/>
</bind>
</comp>

<comp id="638" class="1005" name="lshr_ln4_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="2" slack="1"/>
<pin id="640" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln4 "/>
</bind>
</comp>

<comp id="643" class="1005" name="v19_0_0_addr_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="4" slack="1"/>
<pin id="645" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_0_0_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="v19_0_1_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="4" slack="1"/>
<pin id="651" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_0_1_addr "/>
</bind>
</comp>

<comp id="655" class="1005" name="v19_0_2_addr_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="4" slack="1"/>
<pin id="657" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_0_2_addr "/>
</bind>
</comp>

<comp id="661" class="1005" name="v19_0_3_addr_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="1"/>
<pin id="663" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_0_3_addr "/>
</bind>
</comp>

<comp id="667" class="1005" name="v19_1_0_addr_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="1"/>
<pin id="669" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_1_0_addr "/>
</bind>
</comp>

<comp id="673" class="1005" name="v19_1_1_addr_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="4" slack="1"/>
<pin id="675" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_1_1_addr "/>
</bind>
</comp>

<comp id="679" class="1005" name="v19_1_2_addr_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="4" slack="1"/>
<pin id="681" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_1_2_addr "/>
</bind>
</comp>

<comp id="685" class="1005" name="v19_1_3_addr_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="4" slack="1"/>
<pin id="687" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_1_3_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="v19_2_0_addr_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="1"/>
<pin id="693" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_2_0_addr "/>
</bind>
</comp>

<comp id="697" class="1005" name="v19_2_1_addr_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="4" slack="1"/>
<pin id="699" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_2_1_addr "/>
</bind>
</comp>

<comp id="703" class="1005" name="v19_2_2_addr_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="4" slack="1"/>
<pin id="705" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_2_2_addr "/>
</bind>
</comp>

<comp id="709" class="1005" name="v19_2_3_addr_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="1"/>
<pin id="711" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_2_3_addr "/>
</bind>
</comp>

<comp id="715" class="1005" name="v19_3_0_addr_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="4" slack="1"/>
<pin id="717" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_3_0_addr "/>
</bind>
</comp>

<comp id="721" class="1005" name="v19_3_1_addr_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="4" slack="1"/>
<pin id="723" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_3_1_addr "/>
</bind>
</comp>

<comp id="727" class="1005" name="v19_3_2_addr_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="4" slack="1"/>
<pin id="729" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_3_2_addr "/>
</bind>
</comp>

<comp id="733" class="1005" name="v19_3_3_addr_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="4" slack="1"/>
<pin id="735" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v19_3_3_addr "/>
</bind>
</comp>

<comp id="739" class="1005" name="v36_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v36 "/>
</bind>
</comp>

<comp id="744" class="1005" name="v37_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v37 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="60" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="60" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="60" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="60" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="60" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="60" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="60" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="60" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="60" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="60" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="60" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="60" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="60" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="60" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="60" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="60" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="215"><net_src comp="94" pin="3"/><net_sink comp="206" pin=2"/></net>

<net id="225"><net_src comp="101" pin="3"/><net_sink comp="216" pin=2"/></net>

<net id="235"><net_src comp="108" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="245"><net_src comp="115" pin="3"/><net_sink comp="236" pin=2"/></net>

<net id="255"><net_src comp="122" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="265"><net_src comp="129" pin="3"/><net_sink comp="256" pin=2"/></net>

<net id="275"><net_src comp="136" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="285"><net_src comp="143" pin="3"/><net_sink comp="276" pin=2"/></net>

<net id="295"><net_src comp="150" pin="3"/><net_sink comp="286" pin=2"/></net>

<net id="305"><net_src comp="157" pin="3"/><net_sink comp="296" pin=2"/></net>

<net id="315"><net_src comp="164" pin="3"/><net_sink comp="306" pin=2"/></net>

<net id="325"><net_src comp="171" pin="3"/><net_sink comp="316" pin=2"/></net>

<net id="335"><net_src comp="178" pin="3"/><net_sink comp="326" pin=2"/></net>

<net id="345"><net_src comp="185" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="355"><net_src comp="192" pin="3"/><net_sink comp="346" pin=2"/></net>

<net id="365"><net_src comp="199" pin="3"/><net_sink comp="356" pin=2"/></net>

<net id="370"><net_src comp="64" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="34" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="36" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="36" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="393"><net_src comp="386" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="38" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="386" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="40" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="411"><net_src comp="404" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="42" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="401" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="44" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="36" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="401" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="432"><net_src comp="413" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="407" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="404" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="427" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="46" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="427" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="48" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="50" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="452"><net_src comp="419" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="46" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="419" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="48" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="462"><net_src comp="50" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="467"><net_src comp="419" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="42" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="395" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="427" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="463" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="492"><net_src comp="58" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="52" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="498"><net_src comp="487" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="484" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="507"><net_src comp="494" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="515"><net_src comp="509" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="516"><net_src comp="509" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="518"><net_src comp="509" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="519"><net_src comp="509" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="520"><net_src comp="509" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="521"><net_src comp="509" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="522"><net_src comp="509" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="523"><net_src comp="509" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="524"><net_src comp="509" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="525"><net_src comp="509" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="526"><net_src comp="509" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="527"><net_src comp="509" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="528"><net_src comp="509" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="537"><net_src comp="62" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="206" pin="7"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="216" pin="7"/><net_sink comp="529" pin=2"/></net>

<net id="540"><net_src comp="226" pin="7"/><net_sink comp="529" pin=3"/></net>

<net id="541"><net_src comp="236" pin="7"/><net_sink comp="529" pin=4"/></net>

<net id="550"><net_src comp="62" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="246" pin="7"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="256" pin="7"/><net_sink comp="542" pin=2"/></net>

<net id="553"><net_src comp="266" pin="7"/><net_sink comp="542" pin=3"/></net>

<net id="554"><net_src comp="276" pin="7"/><net_sink comp="542" pin=4"/></net>

<net id="563"><net_src comp="62" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="564"><net_src comp="286" pin="7"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="296" pin="7"/><net_sink comp="555" pin=2"/></net>

<net id="566"><net_src comp="306" pin="7"/><net_sink comp="555" pin=3"/></net>

<net id="567"><net_src comp="316" pin="7"/><net_sink comp="555" pin=4"/></net>

<net id="576"><net_src comp="62" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="326" pin="7"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="336" pin="7"/><net_sink comp="568" pin=2"/></net>

<net id="579"><net_src comp="346" pin="7"/><net_sink comp="568" pin=3"/></net>

<net id="580"><net_src comp="356" pin="7"/><net_sink comp="568" pin=4"/></net>

<net id="589"><net_src comp="62" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="529" pin="6"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="542" pin="6"/><net_sink comp="581" pin=2"/></net>

<net id="592"><net_src comp="555" pin="6"/><net_sink comp="581" pin=3"/></net>

<net id="593"><net_src comp="568" pin="6"/><net_sink comp="581" pin=4"/></net>

<net id="597"><net_src comp="82" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="600"><net_src comp="594" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="604"><net_src comp="86" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="607"><net_src comp="601" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="611"><net_src comp="90" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="614"><net_src comp="608" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="618"><net_src comp="389" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="435" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="581" pin=5"/></net>

<net id="627"><net_src comp="439" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="633"><net_src comp="449" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="529" pin=5"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="542" pin=5"/></net>

<net id="636"><net_src comp="630" pin="1"/><net_sink comp="555" pin=5"/></net>

<net id="637"><net_src comp="630" pin="1"/><net_sink comp="568" pin=5"/></net>

<net id="641"><net_src comp="453" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="646"><net_src comp="94" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="652"><net_src comp="101" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="658"><net_src comp="108" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="664"><net_src comp="115" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="670"><net_src comp="122" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="676"><net_src comp="129" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="682"><net_src comp="136" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="688"><net_src comp="143" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="694"><net_src comp="150" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="700"><net_src comp="157" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="706"><net_src comp="164" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="712"><net_src comp="171" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="718"><net_src comp="178" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="724"><net_src comp="185" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="730"><net_src comp="192" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="736"><net_src comp="199" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="742"><net_src comp="581" pin="6"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="747"><net_src comp="366" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="751"><net_src comp="744" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="752"><net_src comp="744" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="753"><net_src comp="744" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="754"><net_src comp="744" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="755"><net_src comp="744" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="756"><net_src comp="744" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="757"><net_src comp="744" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="758"><net_src comp="744" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="759"><net_src comp="744" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="760"><net_src comp="744" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="761"><net_src comp="744" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="762"><net_src comp="744" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="763"><net_src comp="744" pin="1"/><net_sink comp="356" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v19_3_3 | {8 }
	Port: v19_3_2 | {8 }
	Port: v19_3_1 | {8 }
	Port: v19_3_0 | {8 }
	Port: v19_2_3 | {8 }
	Port: v19_2_2 | {8 }
	Port: v19_2_1 | {8 }
	Port: v19_2_0 | {8 }
	Port: v19_1_3 | {8 }
	Port: v19_1_2 | {8 }
	Port: v19_1_1 | {8 }
	Port: v19_1_0 | {8 }
	Port: v19_0_3 | {8 }
	Port: v19_0_2 | {8 }
	Port: v19_0_1 | {8 }
	Port: v19_0_0 | {8 }
 - Input state : 
	Port: Attention_layer_Pipeline_l_norm_i2_l_j1 : v19_3_3 | {2 3 }
	Port: Attention_layer_Pipeline_l_norm_i2_l_j1 : v19_3_2 | {2 3 }
	Port: Attention_layer_Pipeline_l_norm_i2_l_j1 : v19_3_1 | {2 3 }
	Port: Attention_layer_Pipeline_l_norm_i2_l_j1 : v19_3_0 | {2 3 }
	Port: Attention_layer_Pipeline_l_norm_i2_l_j1 : v19_2_3 | {2 3 }
	Port: Attention_layer_Pipeline_l_norm_i2_l_j1 : v19_2_2 | {2 3 }
	Port: Attention_layer_Pipeline_l_norm_i2_l_j1 : v19_2_1 | {2 3 }
	Port: Attention_layer_Pipeline_l_norm_i2_l_j1 : v19_2_0 | {2 3 }
	Port: Attention_layer_Pipeline_l_norm_i2_l_j1 : v19_1_3 | {2 3 }
	Port: Attention_layer_Pipeline_l_norm_i2_l_j1 : v19_1_2 | {2 3 }
	Port: Attention_layer_Pipeline_l_norm_i2_l_j1 : v19_1_1 | {2 3 }
	Port: Attention_layer_Pipeline_l_norm_i2_l_j1 : v19_1_0 | {2 3 }
	Port: Attention_layer_Pipeline_l_norm_i2_l_j1 : v19_0_3 | {2 3 }
	Port: Attention_layer_Pipeline_l_norm_i2_l_j1 : v19_0_2 | {2 3 }
	Port: Attention_layer_Pipeline_l_norm_i2_l_j1 : v19_0_1 | {2 3 }
	Port: Attention_layer_Pipeline_l_norm_i2_l_j1 : v19_0_0 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten16_load : 1
		icmp_ln90 : 2
		add_ln90_1 : 2
		br_ln90 : 3
		j1_load : 1
		i2_load : 1
		add_ln90 : 2
		icmp_ln91 : 2
		select_ln90 : 3
		select_ln90_1 : 3
		trunc_ln90 : 4
		p_cast4_mid2_v : 4
		trunc_ln91 : 4
		lshr_ln4 : 4
		switch_ln95 : 5
		switch_ln95 : 5
		switch_ln95 : 5
		switch_ln95 : 5
		switch_ln95 : 5
		add_ln91 : 4
		store_ln91 : 3
		store_ln91 : 4
		store_ln91 : 5
	State 2
		sub_ln93 : 1
		add_ln93 : 2
		zext_ln93_2 : 3
		v19_0_0_addr : 4
		v19_0_1_addr : 4
		v19_0_2_addr : 4
		v19_0_3_addr : 4
		v19_1_0_addr : 4
		v19_1_1_addr : 4
		v19_1_2_addr : 4
		v19_1_3_addr : 4
		v19_2_0_addr : 4
		v19_2_1_addr : 4
		v19_2_2_addr : 4
		v19_2_3_addr : 4
		v19_3_0_addr : 4
		v19_3_1_addr : 4
		v19_3_2_addr : 4
		v19_3_3_addr : 4
		v19_0_0_load : 5
		v19_0_1_load : 5
		v19_0_2_load : 5
		v19_0_3_load : 5
		v19_1_0_load : 5
		v19_1_1_load : 5
		v19_1_2_load : 5
		v19_1_3_load : 5
		v19_2_0_load : 5
		v19_2_1_load : 5
		v19_2_2_load : 5
		v19_2_3_load : 5
		v19_3_0_load : 5
		v19_3_1_load : 5
		v19_3_2_load : 5
		v19_3_3_load : 5
	State 3
		tmp : 1
		tmp_s : 1
		tmp_73 : 1
		tmp_74 : 1
		v36 : 2
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_366      |    3    |   143   |   321   |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_529      |    0    |    0    |    20   |
|          |      tmp_s_fu_542     |    0    |    0    |    20   |
|    mux   |     tmp_73_fu_555     |    0    |    0    |    20   |
|          |     tmp_74_fu_568     |    0    |    0    |    20   |
|          |       v36_fu_581      |    0    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln90_1_fu_395   |    0    |    0    |    15   |
|    add   |    add_ln90_fu_407    |    0    |    0    |    13   |
|          |    add_ln91_fu_463    |    0    |    0    |    13   |
|          |    add_ln93_fu_503    |    0    |    0    |    7    |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln90_fu_389   |    0    |    0    |    11   |
|          |    icmp_ln91_fu_413   |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|  select  |   select_ln90_fu_419  |    0    |    0    |    4    |
|          |  select_ln90_1_fu_427 |    0    |    0    |    4    |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln93_fu_494    |    0    |    0    |    7    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln90_fu_435   |    0    |    0    |    0    |
|          |   trunc_ln91_fu_449   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect| p_cast4_mid2_v_fu_439 |    0    |    0    |    0    |
|          |    lshr_ln4_fu_453    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln93_fu_484   |    0    |    0    |    0    |
|   zext   |   zext_ln93_1_fu_500  |    0    |    0    |    0    |
|          |   zext_ln93_2_fu_509  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|     tmp_72_fu_487     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    3    |   143   |   504   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i2_reg_601       |    4   |
|    icmp_ln90_reg_615   |    1   |
|indvar_flatten16_reg_608|    8   |
|       j1_reg_594       |    4   |
|    lshr_ln4_reg_638    |    2   |
| p_cast4_mid2_v_reg_624 |    2   |
|   trunc_ln90_reg_619   |    2   |
|   trunc_ln91_reg_630   |    2   |
|  v19_0_0_addr_reg_643  |    4   |
|  v19_0_1_addr_reg_649  |    4   |
|  v19_0_2_addr_reg_655  |    4   |
|  v19_0_3_addr_reg_661  |    4   |
|  v19_1_0_addr_reg_667  |    4   |
|  v19_1_1_addr_reg_673  |    4   |
|  v19_1_2_addr_reg_679  |    4   |
|  v19_1_3_addr_reg_685  |    4   |
|  v19_2_0_addr_reg_691  |    4   |
|  v19_2_1_addr_reg_697  |    4   |
|  v19_2_2_addr_reg_703  |    4   |
|  v19_2_3_addr_reg_709  |    4   |
|  v19_3_0_addr_reg_715  |    4   |
|  v19_3_1_addr_reg_721  |    4   |
|  v19_3_2_addr_reg_727  |    4   |
|  v19_3_3_addr_reg_733  |    4   |
|       v36_reg_739      |   32   |
|       v37_reg_744      |   32   |
+------------------------+--------+
|          Total         |   153  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_206 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_216 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_226 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_236 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_246 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_256 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_266 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_276 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_286 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_296 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_306 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_316 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_326 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_336 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_346 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_356 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  25.408 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   143  |   504  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   144  |
|  Register |    -   |    -   |   153  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   25   |   296  |   648  |
+-----------+--------+--------+--------+--------+
