

================================================================
== Vitis HLS Report for 'nlms_module_1tap'
================================================================
* Date:           Tue Nov 12 08:37:50 2024

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        adaptive_filter
* Solution:       nlms_1tap (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.911 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       86|       86|  0.430 us|  0.430 us|   86|   86|  yes(flp)|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 86, depth = 87


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 87
* Pipeline : 1
  Pipeline-0 : II = 86, D = 87, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.92>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %main_in_V_data_V, i4 %main_in_V_keep_V, i4 %main_in_V_strb_V, i1 %main_in_V_last_V"   --->   Operation 88 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_0 = extractvalue i41 %empty"   --->   Operation 89 'extractvalue' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_s = extractvalue i41 %empty"   --->   Operation 90 'extractvalue' 'p_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%empty_19 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %aux_in_V_data_V, i4 %aux_in_V_keep_V, i4 %aux_in_V_strb_V, i1 %aux_in_V_last_V"   --->   Operation 91 'read' 'empty_19' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_1 = extractvalue i41 %empty_19"   --->   Operation 92 'extractvalue' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%aux_tmp_data_M_real_V = trunc i32 %p_1"   --->   Operation 93 'trunc' 'aux_tmp_data_M_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%aux_tmp_data_M_imag_V = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_1, i32 16, i32 31"   --->   Operation 94 'partselect' 'aux_tmp_data_M_imag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.56ns)   --->   "%store_ln63 = store i16 %aux_tmp_data_M_real_V, i16 0" [./adaptive_filter.h:63]   --->   Operation 95 'store' 'store_ln63' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 96 [1/1] (1.56ns)   --->   "%store_ln63 = store i16 %aux_tmp_data_M_imag_V, i16 0" [./adaptive_filter.h:63]   --->   Operation 96 'store' 'store_ln63' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1169 = sext i16 %aux_tmp_data_M_real_V"   --->   Operation 97 'sext' 'sext_ln1169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%lhs_V_1 = load i64 %lms_weights_real"   --->   Operation 98 'load' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i64 %lhs_V_1"   --->   Operation 99 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [3/3] (2.92ns)   --->   "%r_V = mul i80 %sext_ln1171, i80 %sext_ln1169"   --->   Operation 100 'mul' 'r_V' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i16 %aux_tmp_data_M_imag_V"   --->   Operation 101 'sext' 'sext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [3/3] (2.92ns)   --->   "%r_V_3 = mul i80 %sext_ln1171, i80 %sext_ln1171_3"   --->   Operation 102 'mul' 'r_V_3' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%r_V_10 = trunc i64 %lhs_V_1" [./adaptive_filter.h:60]   --->   Operation 103 'trunc' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1169_2 = sext i16 %aux_tmp_data_M_imag_V"   --->   Operation 104 'sext' 'sext_ln1169_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [4/4] (1.59ns) (root node of the DSP)   --->   "%r_V_5 = mul i32 %sext_ln1169_2, i32 %sext_ln1169_2"   --->   Operation 105 'mul' 'r_V_5' <Predicate = true> <Delay = 1.59> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 106 [2/2] (1.56ns)   --->   "%r_V_6 = load i16 0"   --->   Operation 106 'load' 'r_V_6' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 107 [2/2] (1.56ns)   --->   "%r_V_8 = load i16 0"   --->   Operation 107 'load' 'r_V_8' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1169_5 = sext i16 %r_V_10"   --->   Operation 108 'sext' 'sext_ln1169_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [4/4] (1.59ns) (root node of the DSP)   --->   "%r_V_11 = mul i32 %sext_ln1169_5, i32 %sext_ln1169_5"   --->   Operation 109 'mul' 'r_V_11' <Predicate = true> <Delay = 1.59> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%r_V_12 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %lhs_V_1, i32 16, i32 31"   --->   Operation 110 'partselect' 'r_V_12' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 111 [2/3] (2.92ns)   --->   "%r_V = mul i80 %sext_ln1171, i80 %sext_ln1169"   --->   Operation 111 'mul' 'r_V' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%lhs_V_4 = load i64 %lms_weights_imag_V_0"   --->   Operation 112 'load' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i64 %lhs_V_4"   --->   Operation 113 'sext' 'sext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i64 %lhs_V_4"   --->   Operation 114 'sext' 'sext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i16 %aux_tmp_data_M_imag_V"   --->   Operation 115 'sext' 'sext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [3/3] (2.92ns)   --->   "%mul_ln1171 = mul i79 %sext_ln1171_2, i79 %sext_ln1171_4"   --->   Operation 116 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [3/3] (2.92ns)   --->   "%mul_ln1171_1 = mul i80 %sext_ln1171_1, i80 %sext_ln1169"   --->   Operation 117 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [2/3] (2.92ns)   --->   "%r_V_3 = mul i80 %sext_ln1171, i80 %sext_ln1171_3"   --->   Operation 118 'mul' 'r_V_3' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [3/4] (1.59ns) (root node of the DSP)   --->   "%r_V_5 = mul i32 %sext_ln1169_2, i32 %sext_ln1169_2"   --->   Operation 119 'mul' 'r_V_5' <Predicate = true> <Delay = 1.59> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 120 [1/2] (1.56ns)   --->   "%r_V_6 = load i16 0"   --->   Operation 120 'load' 'r_V_6' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1169_3 = sext i16 %r_V_6"   --->   Operation 121 'sext' 'sext_ln1169_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [3/3] (0.93ns) (grouped into DSP with root node add_ln737_1)   --->   "%r_V_7 = mul i32 %sext_ln1169_3, i32 %sext_ln1169_3"   --->   Operation 122 'mul' 'r_V_7' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 123 [1/2] (1.56ns)   --->   "%r_V_8 = load i16 0"   --->   Operation 123 'load' 'r_V_8' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1> <RAM>
ST_2 : Operation 124 [3/4] (1.59ns) (root node of the DSP)   --->   "%r_V_11 = mul i32 %sext_ln1169_5, i32 %sext_ln1169_5"   --->   Operation 124 'mul' 'r_V_11' <Predicate = true> <Delay = 1.59> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1169_6 = sext i16 %r_V_12"   --->   Operation 125 'sext' 'sext_ln1169_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [3/3] (0.93ns) (grouped into DSP with root node add_ln737_3)   --->   "%r_V_13 = mul i32 %sext_ln1169_6, i32 %sext_ln1169_6"   --->   Operation 126 'mul' 'r_V_13' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 127 [1/3] (2.92ns)   --->   "%r_V = mul i80 %sext_ln1171, i80 %sext_ln1169"   --->   Operation 127 'mul' 'r_V' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [2/3] (2.92ns)   --->   "%mul_ln1171 = mul i79 %sext_ln1171_2, i79 %sext_ln1171_4"   --->   Operation 128 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [2/3] (2.92ns)   --->   "%mul_ln1171_1 = mul i80 %sext_ln1171_1, i80 %sext_ln1169"   --->   Operation 129 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/3] (2.92ns)   --->   "%r_V_3 = mul i80 %sext_ln1171, i80 %sext_ln1171_3"   --->   Operation 130 'mul' 'r_V_3' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln1245 = trunc i80 %r_V_3"   --->   Operation 131 'trunc' 'trunc_ln1245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1169_1 = sext i16 %aux_tmp_data_M_real_V"   --->   Operation 132 'sext' 'sext_ln1169_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [3/3] (0.93ns) (grouped into DSP with root node add_ln737_4)   --->   "%r_V_4 = mul i32 %sext_ln1169_1, i32 %sext_ln1169_1"   --->   Operation 133 'mul' 'r_V_4' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 134 [2/4] (1.59ns) (root node of the DSP)   --->   "%r_V_5 = mul i32 %sext_ln1169_2, i32 %sext_ln1169_2"   --->   Operation 134 'mul' 'r_V_5' <Predicate = true> <Delay = 1.59> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 135 [2/3] (0.93ns) (grouped into DSP with root node add_ln737_1)   --->   "%r_V_7 = mul i32 %sext_ln1169_3, i32 %sext_ln1169_3"   --->   Operation 135 'mul' 'r_V_7' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1169_4 = sext i16 %r_V_8"   --->   Operation 136 'sext' 'sext_ln1169_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [3/3] (0.93ns) (grouped into DSP with root node add_ln737_2)   --->   "%r_V_9 = mul i32 %sext_ln1169_4, i32 %sext_ln1169_4"   --->   Operation 137 'mul' 'r_V_9' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 138 [2/4] (1.59ns) (root node of the DSP)   --->   "%r_V_11 = mul i32 %sext_ln1169_5, i32 %sext_ln1169_5"   --->   Operation 138 'mul' 'r_V_11' <Predicate = true> <Delay = 1.59> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 139 [2/3] (0.93ns) (grouped into DSP with root node add_ln737_3)   --->   "%r_V_13 = mul i32 %sext_ln1169_6, i32 %sext_ln1169_6"   --->   Operation 139 'mul' 'r_V_13' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 140 [1/3] (2.92ns)   --->   "%mul_ln1171 = mul i79 %sext_ln1171_2, i79 %sext_ln1171_4"   --->   Operation 140 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/3] (2.92ns)   --->   "%mul_ln1171_1 = mul i80 %sext_ln1171_1, i80 %sext_ln1169"   --->   Operation 141 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln1171 = trunc i80 %mul_ln1171_1"   --->   Operation 142 'trunc' 'trunc_ln1171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [2/3] (0.93ns) (grouped into DSP with root node add_ln737_4)   --->   "%r_V_4 = mul i32 %sext_ln1169_1, i32 %sext_ln1169_1"   --->   Operation 143 'mul' 'r_V_4' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 144 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_5 = mul i32 %sext_ln1169_2, i32 %sext_ln1169_2"   --->   Operation 144 'mul' 'r_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 145 [1/3] (0.00ns) (grouped into DSP with root node add_ln737_1)   --->   "%r_V_7 = mul i32 %sext_ln1169_3, i32 %sext_ln1169_3"   --->   Operation 145 'mul' 'r_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 146 [2/3] (0.93ns) (grouped into DSP with root node add_ln737_2)   --->   "%r_V_9 = mul i32 %sext_ln1169_4, i32 %sext_ln1169_4"   --->   Operation 146 'mul' 'r_V_9' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_11 = mul i32 %sext_ln1169_5, i32 %sext_ln1169_5"   --->   Operation 147 'mul' 'r_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 148 [1/3] (0.00ns) (grouped into DSP with root node add_ln737_3)   --->   "%r_V_13 = mul i32 %sext_ln1169_6, i32 %sext_ln1169_6"   --->   Operation 148 'mul' 'r_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 149 [2/2] (1.54ns) (root node of the DSP)   --->   "%add_ln737_1 = add i32 %r_V_11, i32 %r_V_7"   --->   Operation 149 'add' 'add_ln737_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 150 [2/2] (1.54ns) (root node of the DSP)   --->   "%add_ln737_3 = add i32 %r_V_5, i32 %r_V_13"   --->   Operation 150 'add' 'add_ln737_3' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.08>
ST_5 : Operation 151 [1/1] (2.99ns)   --->   "%r_V_21 = sub i79 0, i79 %mul_ln1171"   --->   Operation 151 'sub' 'r_V_21' <Predicate = true> <Delay = 2.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (3.01ns)   --->   "%ret_V_1 = sub i80 %r_V_3, i80 %mul_ln1171_1"   --->   Operation 152 'sub' 'ret_V_1' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %ret_V_1, i32 79"   --->   Operation 153 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (2.64ns)   --->   "%accum_imag_V = sub i64 %trunc_ln1245, i64 %trunc_ln1171"   --->   Operation 154 'sub' 'accum_imag_V' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %accum_imag_V, i32 63"   --->   Operation 155 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %ret_V_1, i32 64, i32 79"   --->   Operation 156 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/3] (0.00ns) (grouped into DSP with root node add_ln737_4)   --->   "%r_V_4 = mul i32 %sext_ln1169_1, i32 %sext_ln1169_1"   --->   Operation 157 'mul' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 158 [1/3] (0.00ns) (grouped into DSP with root node add_ln737_2)   --->   "%r_V_9 = mul i32 %sext_ln1169_4, i32 %sext_ln1169_4"   --->   Operation 158 'mul' 'r_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 159 [1/2] (1.54ns) (root node of the DSP)   --->   "%add_ln737_1 = add i32 %r_V_11, i32 %r_V_7"   --->   Operation 159 'add' 'add_ln737_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 160 [2/2] (1.54ns) (root node of the DSP)   --->   "%add_ln737_2 = add i32 %add_ln737_1, i32 %r_V_9"   --->   Operation 160 'add' 'add_ln737_2' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 161 [1/2] (1.54ns) (root node of the DSP)   --->   "%add_ln737_3 = add i32 %r_V_5, i32 %r_V_13"   --->   Operation 161 'add' 'add_ln737_3' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 162 [2/2] (1.54ns) (root node of the DSP)   --->   "%add_ln737_4 = add i32 %add_ln737_3, i32 %r_V_4"   --->   Operation 162 'add' 'add_ln737_4' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1246 = sext i80 %r_V"   --->   Operation 163 'sext' 'sext_ln1246' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1246_1 = sext i79 %r_V_21"   --->   Operation 164 'sext' 'sext_ln1246_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (3.01ns)   --->   "%ret_V = sub i81 %sext_ln1246, i81 %sext_ln1246_1"   --->   Operation 165 'sub' 'ret_V' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %ret_V, i32 80"   --->   Operation 166 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %ret_V, i32 63"   --->   Operation 167 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%tmp = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %ret_V, i32 64, i32 80"   --->   Operation 168 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (1.77ns)   --->   "%icmp_ln777_1 = icmp_ne  i16 %tmp_1, i16 0"   --->   Operation 169 'icmp' 'icmp_ln777_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%or_ln794_1 = or i1 %p_Result_7, i1 %icmp_ln777_1"   --->   Operation 170 'or' 'or_ln794_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%xor_ln794_1 = xor i1 %p_Result_6, i1 1"   --->   Operation 171 'xor' 'xor_ln794_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.71ns) (out node of the LUT)   --->   "%overflow_1 = and i1 %or_ln794_1, i1 %xor_ln794_1"   --->   Operation 172 'and' 'overflow_1' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node accum_imag_V_1)   --->   "%xor_ln795_1 = xor i1 %p_Result_7, i1 1"   --->   Operation 173 'xor' 'xor_ln795_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (1.77ns)   --->   "%icmp_ln795_1 = icmp_ne  i16 %tmp_1, i16 65535"   --->   Operation 174 'icmp' 'icmp_ln795_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node accum_imag_V_1)   --->   "%or_ln795_1 = or i1 %icmp_ln795_1, i1 %xor_ln795_1"   --->   Operation 175 'or' 'or_ln795_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node accum_imag_V_1)   --->   "%underflow_1 = and i1 %or_ln795_1, i1 %p_Result_6"   --->   Operation 176 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node accum_imag_V_1)   --->   "%select_ln384_3 = select i1 %overflow_1, i64 9223372036854775807, i64 9223372036854775808"   --->   Operation 177 'select' 'select_ln384_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node accum_imag_V_1)   --->   "%or_ln384_1 = or i1 %overflow_1, i1 %underflow_1"   --->   Operation 178 'or' 'or_ln384_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (1.14ns) (out node of the LUT)   --->   "%accum_imag_V_1 = select i1 %or_ln384_1, i64 %select_ln384_3, i64 %accum_imag_V"   --->   Operation 179 'select' 'accum_imag_V_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 180 [1/2] (1.54ns) (root node of the DSP)   --->   "%add_ln737_2 = add i32 %add_ln737_1, i32 %r_V_9"   --->   Operation 180 'add' 'add_ln737_2' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 181 [1/2] (1.54ns) (root node of the DSP)   --->   "%add_ln737_4 = add i32 %add_ln737_3, i32 %r_V_4"   --->   Operation 181 'add' 'add_ln737_4' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node accum_real_V_1)   --->   "%accum_real_V = trunc i81 %ret_V"   --->   Operation 182 'trunc' 'accum_real_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (1.78ns)   --->   "%icmp_ln777 = icmp_ne  i17 %tmp, i17 0"   --->   Operation 183 'icmp' 'icmp_ln777' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln794 = or i1 %p_Result_1, i1 %icmp_ln777"   --->   Operation 184 'or' 'or_ln794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln794 = xor i1 %p_Result_s, i1 1"   --->   Operation 185 'xor' 'xor_ln794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (0.71ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln794, i1 %xor_ln794"   --->   Operation 186 'and' 'overflow' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node accum_real_V_1)   --->   "%xor_ln795 = xor i1 %p_Result_1, i1 1"   --->   Operation 187 'xor' 'xor_ln795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/1] (1.78ns)   --->   "%icmp_ln795 = icmp_ne  i17 %tmp, i17 131071"   --->   Operation 188 'icmp' 'icmp_ln795' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node accum_real_V_1)   --->   "%or_ln795 = or i1 %icmp_ln795, i1 %xor_ln795"   --->   Operation 189 'or' 'or_ln795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node accum_real_V_1)   --->   "%underflow = and i1 %or_ln795, i1 %p_Result_s"   --->   Operation 190 'and' 'underflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node accum_real_V_1)   --->   "%select_ln384_1 = select i1 %overflow, i64 9223372036854775807, i64 9223372036854775808"   --->   Operation 191 'select' 'select_ln384_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node accum_real_V_1)   --->   "%or_ln384 = or i1 %overflow, i1 %underflow"   --->   Operation 192 'or' 'or_ln384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (1.14ns) (out node of the LUT)   --->   "%accum_real_V_1 = select i1 %or_ln384, i64 %select_ln384_1, i64 %accum_real_V"   --->   Operation 193 'select' 'accum_real_V_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_0, i32 16, i32 31"   --->   Operation 194 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%lhs_3 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %tmp_5, i32 0"   --->   Operation 195 'bitconcatenate' 'lhs_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%sext_ln1246_3 = sext i48 %lhs_3"   --->   Operation 196 'sext' 'sext_ln1246_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%sext_ln712_1 = sext i64 %accum_imag_V_1"   --->   Operation 197 'sext' 'sext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (2.64ns) (out node of the LUT)   --->   "%ret_V_11 = sub i65 %sext_ln1246_3, i65 %sext_ln712_1"   --->   Operation 198 'sub' 'ret_V_11' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_11, i32 64"   --->   Operation 199 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_11, i32 63"   --->   Operation 200 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (1.91ns)   --->   "%add_ln737 = add i32 %add_ln737_4, i32 %add_ln737_2"   --->   Operation 201 'add' 'add_ln737' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.91>
ST_8 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%trunc_ln737 = trunc i32 %p_0"   --->   Operation 202 'trunc' 'trunc_ln737' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%lhs = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %trunc_ln737, i32 0"   --->   Operation 203 'bitconcatenate' 'lhs' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%sext_ln1246_2 = sext i48 %lhs"   --->   Operation 204 'sext' 'sext_ln1246_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%sext_ln712 = sext i64 %accum_real_V_1"   --->   Operation 205 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (2.64ns) (out node of the LUT)   --->   "%ret_V_10 = sub i65 %sext_ln1246_2, i65 %sext_ln712"   --->   Operation 206 'sub' 'ret_V_10' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_10, i32 64"   --->   Operation 207 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_10, i32 63"   --->   Operation 208 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node error_imag_V)   --->   "%p_Val2_5 = trunc i65 %ret_V_11"   --->   Operation 209 'trunc' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.71ns)   --->   "%xor_ln794_3 = xor i1 %p_Result_10, i1 1"   --->   Operation 210 'xor' 'xor_ln794_3' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node error_imag_V)   --->   "%overflow_3 = and i1 %p_Result_11, i1 %xor_ln794_3"   --->   Operation 211 'and' 'overflow_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node error_imag_V)   --->   "%xor_ln340_1 = xor i1 %p_Result_10, i1 %p_Result_11"   --->   Operation 212 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node error_imag_V)   --->   "%select_ln384_5 = select i1 %overflow_3, i64 9223372036854775807, i64 9223372036854775808"   --->   Operation 213 'select' 'select_ln384_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 214 [1/1] (1.14ns) (out node of the LUT)   --->   "%error_imag_V = select i1 %xor_ln340_1, i64 %select_ln384_5, i64 %p_Val2_5"   --->   Operation 214 'select' 'error_imag_V' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%innerP_V = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %add_ln737, i32 0"   --->   Operation 215 'bitconcatenate' 'innerP_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (1.91ns)   --->   "%icmp_ln1551 = icmp_eq  i32 %add_ln737, i32 0"   --->   Operation 216 'icmp' 'icmp_ln1551' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 217 [1/1] (1.14ns)   --->   "%br_ln48 = br i1 %icmp_ln1551, void %_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i, void %_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_fmod_rem_quo_remainder_divide_apfixed.h:48]   --->   Operation 217 'br' 'br_ln48' <Predicate = true> <Delay = 1.14>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i64 %innerP_V"   --->   Operation 218 'zext' 'zext_ln712' <Predicate = (!icmp_ln1551)> <Delay = 0.00>
ST_8 : Operation 219 [69/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 219 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln727_1 = trunc i65 %ret_V_11"   --->   Operation 220 'trunc' 'trunc_ln727_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (1.90ns)   --->   "%r_1 = icmp_ne  i31 %trunc_ln727_1, i31 0"   --->   Operation 221 'icmp' 'r_1' <Predicate = true> <Delay = 1.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.91>
ST_9 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node error_real_V)   --->   "%p_Val2_3 = trunc i65 %ret_V_10"   --->   Operation 222 'trunc' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.71ns)   --->   "%xor_ln794_2 = xor i1 %p_Result_8, i1 1"   --->   Operation 223 'xor' 'xor_ln794_2' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node error_real_V)   --->   "%overflow_2 = and i1 %p_Result_9, i1 %xor_ln794_2"   --->   Operation 224 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node error_real_V)   --->   "%xor_ln340 = xor i1 %p_Result_8, i1 %p_Result_9"   --->   Operation 225 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node error_real_V)   --->   "%select_ln384 = select i1 %overflow_2, i64 9223372036854775807, i64 9223372036854775808"   --->   Operation 226 'select' 'select_ln384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 227 [1/1] (1.14ns) (out node of the LUT)   --->   "%error_real_V = select i1 %xor_ln340, i64 %select_ln384, i64 %p_Val2_3"   --->   Operation 227 'select' 'error_real_V' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 228 [68/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 228 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%conv7_i205_i = sext i64 %error_imag_V"   --->   Operation 229 'sext' 'conv7_i205_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [3/3] (2.92ns)   --->   "%r_V_23 = mul i80 %conv7_i205_i, i80 %sext_ln1171_3"   --->   Operation 230 'mul' 'r_V_23' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [3/3] (2.92ns)   --->   "%r_V_26 = mul i80 %conv7_i205_i, i80 %sext_ln1169"   --->   Operation 231 'mul' 'r_V_26' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%p_Val2_12 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %ret_V_10, i32 32, i32 47"   --->   Operation 232 'partselect' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_10, i32 31"   --->   Operation 233 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i65 %ret_V_10"   --->   Operation 234 'trunc' 'trunc_ln727' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (1.90ns)   --->   "%r = icmp_ne  i31 %trunc_ln727, i31 0"   --->   Operation 235 'icmp' 'r' <Predicate = true> <Delay = 1.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%or_ln406 = or i1 %p_Result_8, i1 %r"   --->   Operation 236 'or' 'or_ln406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%and_ln406 = and i1 %or_ln406, i1 %p_Result_17"   --->   Operation 237 'and' 'and_ln406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%zext_ln415 = zext i1 %and_ln406"   --->   Operation 238 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (1.63ns) (out node of the LUT)   --->   "%p_Val2_13 = add i16 %p_Val2_12, i16 %zext_ln415"   --->   Operation 239 'add' 'p_Val2_13' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_13, i32 15"   --->   Operation 240 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %ret_V_10, i32 49, i32 64"   --->   Operation 241 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (1.77ns)   --->   "%Range2_all_ones = icmp_eq  i16 %p_Result_2, i16 65535"   --->   Operation 242 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_10, i32 48, i32 64"   --->   Operation 243 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (1.78ns)   --->   "%Range1_all_ones = icmp_eq  i17 %p_Result_3, i17 131071"   --->   Operation 244 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 245 [1/1] (1.78ns)   --->   "%Range1_all_zeros = icmp_eq  i17 %p_Result_3, i17 0"   --->   Operation 245 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%p_Val2_15 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %ret_V_11, i32 32, i32 47"   --->   Operation 246 'partselect' 'p_Val2_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_11, i32 31"   --->   Operation 247 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_11, i32 47"   --->   Operation 248 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%or_ln406_1 = or i1 %p_Result_10, i1 %r_1"   --->   Operation 249 'or' 'or_ln406_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%and_ln406_1 = and i1 %or_ln406_1, i1 %p_Result_20"   --->   Operation 250 'and' 'and_ln406_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%zext_ln415_1 = zext i1 %and_ln406_1"   --->   Operation 251 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (1.63ns) (out node of the LUT)   --->   "%p_Val2_16 = add i16 %p_Val2_15, i16 %zext_ln415_1"   --->   Operation 252 'add' 'p_Val2_16' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_16, i32 15"   --->   Operation 253 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%xor_ln416_1 = xor i1 %p_Result_22, i1 1"   --->   Operation 254 'xor' 'xor_ln416_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 255 [1/1] (0.71ns) (out node of the LUT)   --->   "%carry_3 = and i1 %p_Result_21, i1 %xor_ln416_1"   --->   Operation 255 'and' 'carry_3' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%p_Result_4 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %ret_V_11, i32 49, i32 64"   --->   Operation 256 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (1.77ns)   --->   "%Range2_all_ones_1 = icmp_eq  i16 %p_Result_4, i16 65535"   --->   Operation 257 'icmp' 'Range2_all_ones_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_11, i32 48, i32 64"   --->   Operation 258 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 259 [1/1] (1.78ns)   --->   "%Range1_all_ones_3 = icmp_eq  i17 %p_Result_5, i17 131071"   --->   Operation 259 'icmp' 'Range1_all_ones_3' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/1] (1.78ns)   --->   "%Range1_all_zeros_1 = icmp_eq  i17 %p_Result_5, i17 0"   --->   Operation 260 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node overflow_8)   --->   "%deleted_zeros_1 = select i1 %carry_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_1"   --->   Operation 261 'select' 'deleted_zeros_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln795_2)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_11, i32 48"   --->   Operation 262 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln795_2)   --->   "%xor_ln789_1 = xor i1 %tmp_25, i1 1"   --->   Operation 263 'xor' 'xor_ln789_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node and_ln795_2)   --->   "%and_ln789_1 = and i1 %Range2_all_ones_1, i1 %xor_ln789_1"   --->   Operation 264 'and' 'and_ln789_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln795_2)   --->   "%deleted_ones_3 = select i1 %carry_3, i1 %and_ln789_1, i1 %Range1_all_ones_3"   --->   Operation 265 'select' 'deleted_ones_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node overflow_8)   --->   "%xor_ln794_7 = xor i1 %deleted_zeros_1, i1 1"   --->   Operation 266 'xor' 'xor_ln794_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node overflow_8)   --->   "%or_ln794_5 = or i1 %p_Result_22, i1 %xor_ln794_7"   --->   Operation 267 'or' 'or_ln794_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 268 [1/1] (0.72ns) (out node of the LUT)   --->   "%overflow_8 = and i1 %or_ln794_5, i1 %xor_ln794_3"   --->   Operation 268 'and' 'overflow_8' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 269 [1/1] (0.72ns) (out node of the LUT)   --->   "%and_ln795_2 = and i1 %p_Result_22, i1 %deleted_ones_3"   --->   Operation 269 'and' 'and_ln795_2' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.91>
ST_10 : Operation 270 [67/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 270 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%conv7_i221_i = sext i64 %error_real_V"   --->   Operation 271 'sext' 'conv7_i221_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [3/3] (2.92ns)   --->   "%r_V_22 = mul i80 %conv7_i221_i, i80 %sext_ln1169"   --->   Operation 272 'mul' 'r_V_22' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 273 [2/3] (2.92ns)   --->   "%r_V_23 = mul i80 %conv7_i205_i, i80 %sext_ln1171_3"   --->   Operation 273 'mul' 'r_V_23' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 274 [3/3] (2.92ns)   --->   "%r_V_25 = mul i80 %conv7_i221_i, i80 %sext_ln1171_3"   --->   Operation 274 'mul' 'r_V_25' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 275 [2/3] (2.92ns)   --->   "%r_V_26 = mul i80 %conv7_i205_i, i80 %sext_ln1169"   --->   Operation 275 'mul' 'r_V_26' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_10, i32 47"   --->   Operation 276 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416 = xor i1 %p_Result_19, i1 1"   --->   Operation 277 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 278 [1/1] (0.71ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_18, i1 %xor_ln416"   --->   Operation 278 'and' 'carry_1' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node overflow_7)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros"   --->   Operation 279 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln795)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_10, i32 48"   --->   Operation 280 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln795)   --->   "%xor_ln789 = xor i1 %tmp_21, i1 1"   --->   Operation 281 'xor' 'xor_ln789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln795)   --->   "%and_ln789 = and i1 %Range2_all_ones, i1 %xor_ln789"   --->   Operation 282 'and' 'and_ln789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln795)   --->   "%deleted_ones = select i1 %carry_1, i1 %and_ln789, i1 %Range1_all_ones"   --->   Operation 283 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_2)   --->   "%and_ln790 = and i1 %carry_1, i1 %Range1_all_ones"   --->   Operation 284 'and' 'and_ln790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node overflow_7)   --->   "%xor_ln794_6 = xor i1 %deleted_zeros, i1 1"   --->   Operation 285 'xor' 'xor_ln794_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node overflow_7)   --->   "%or_ln794_4 = or i1 %p_Result_19, i1 %xor_ln794_6"   --->   Operation 286 'or' 'or_ln794_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 287 [1/1] (0.72ns) (out node of the LUT)   --->   "%overflow_7 = and i1 %or_ln794_4, i1 %xor_ln794_2"   --->   Operation 287 'and' 'overflow_7' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 288 [1/1] (0.72ns) (out node of the LUT)   --->   "%and_ln795 = and i1 %p_Result_19, i1 %deleted_ones"   --->   Operation 288 'and' 'and_ln795' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_2)   --->   "%or_ln795_4 = or i1 %and_ln790, i1 %and_ln795"   --->   Operation 289 'or' 'or_ln795_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_2)   --->   "%xor_ln795_4 = xor i1 %or_ln795_4, i1 1"   --->   Operation 290 'xor' 'xor_ln795_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_2)   --->   "%underflow_4 = and i1 %p_Result_8, i1 %xor_ln795_4"   --->   Operation 291 'and' 'underflow_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node output_tmp_data_M_real_V)   --->   "%select_ln384_6 = select i1 %overflow_7, i16 32767, i16 32768"   --->   Operation 292 'select' 'select_ln384_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 293 [1/1] (0.71ns) (out node of the LUT)   --->   "%or_ln384_2 = or i1 %overflow_7, i1 %underflow_4"   --->   Operation 293 'or' 'or_ln384_2' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 294 [1/1] (0.51ns) (out node of the LUT)   --->   "%output_tmp_data_M_real_V = select i1 %or_ln384_2, i16 %select_ln384_6, i16 %p_Val2_13"   --->   Operation 294 'select' 'output_tmp_data_M_real_V' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_3)   --->   "%and_ln790_1 = and i1 %carry_3, i1 %Range1_all_ones_3"   --->   Operation 295 'and' 'and_ln790_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_3)   --->   "%or_ln795_5 = or i1 %and_ln790_1, i1 %and_ln795_2"   --->   Operation 296 'or' 'or_ln795_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_3)   --->   "%xor_ln795_5 = xor i1 %or_ln795_5, i1 1"   --->   Operation 297 'xor' 'xor_ln795_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_3)   --->   "%underflow_5 = and i1 %p_Result_10, i1 %xor_ln795_5"   --->   Operation 298 'and' 'underflow_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node output_tmp_data_M_imag_V)   --->   "%select_ln384_8 = select i1 %overflow_8, i16 32767, i16 32768"   --->   Operation 299 'select' 'select_ln384_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 300 [1/1] (0.71ns) (out node of the LUT)   --->   "%or_ln384_3 = or i1 %overflow_8, i1 %underflow_5"   --->   Operation 300 'or' 'or_ln384_3' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 301 [1/1] (0.51ns) (out node of the LUT)   --->   "%output_tmp_data_M_imag_V = select i1 %or_ln384_3, i16 %select_ln384_8, i16 %p_Val2_16"   --->   Operation 301 'select' 'output_tmp_data_M_imag_V' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 302 [1/1] (0.00ns)   --->   "%p_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %output_tmp_data_M_imag_V, i16 %output_tmp_data_M_real_V"   --->   Operation 302 'bitconcatenate' 'p_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 303 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %output_V_data_V, i4 %output_V_keep_V, i4 %output_V_strb_V, i1 %output_V_last_V, i32 %p_2, i4 0, i4 0, i1 %p_s"   --->   Operation 303 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 11 <SV = 10> <Delay = 3.91>
ST_11 : Operation 304 [66/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 304 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 305 [2/3] (2.92ns)   --->   "%r_V_22 = mul i80 %conv7_i221_i, i80 %sext_ln1169"   --->   Operation 305 'mul' 'r_V_22' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 306 [1/3] (2.92ns)   --->   "%r_V_23 = mul i80 %conv7_i205_i, i80 %sext_ln1171_3"   --->   Operation 306 'mul' 'r_V_23' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 307 [2/3] (2.92ns)   --->   "%r_V_25 = mul i80 %conv7_i221_i, i80 %sext_ln1171_3"   --->   Operation 307 'mul' 'r_V_25' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 308 [1/3] (2.92ns)   --->   "%r_V_26 = mul i80 %conv7_i205_i, i80 %sext_ln1169"   --->   Operation 308 'mul' 'r_V_26' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 309 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %output_V_data_V, i4 %output_V_keep_V, i4 %output_V_strb_V, i1 %output_V_last_V, i32 %p_2, i4 0, i4 0, i1 %p_s"   --->   Operation 309 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 12 <SV = 11> <Delay = 3.91>
ST_12 : Operation 310 [65/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 310 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 311 [1/3] (2.92ns)   --->   "%r_V_22 = mul i80 %conv7_i221_i, i80 %sext_ln1169"   --->   Operation 311 'mul' 'r_V_22' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 312 [1/3] (2.92ns)   --->   "%r_V_25 = mul i80 %conv7_i221_i, i80 %sext_ln1171_3"   --->   Operation 312 'mul' 'r_V_25' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.91>
ST_13 : Operation 313 [64/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 313 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i80 %r_V_22"   --->   Operation 314 'sext' 'sext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i80 %r_V_23"   --->   Operation 315 'sext' 'sext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 316 [1/1] (3.01ns)   --->   "%ret_V_4 = add i81 %sext_ln712_2, i81 %sext_ln712_3"   --->   Operation 316 'add' 'ret_V_4' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 317 [1/1] (3.01ns)   --->   "%ret_V_6 = sub i80 %r_V_25, i80 %r_V_26"   --->   Operation 317 'sub' 'ret_V_6' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.91>
ST_14 : Operation 318 [63/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 318 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.91>
ST_15 : Operation 319 [62/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 319 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.91>
ST_16 : Operation 320 [61/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 320 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.91>
ST_17 : Operation 321 [60/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 321 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.91>
ST_18 : Operation 322 [59/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 322 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.91>
ST_19 : Operation 323 [58/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 323 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.91>
ST_20 : Operation 324 [57/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 324 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.91>
ST_21 : Operation 325 [56/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 325 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.91>
ST_22 : Operation 326 [55/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 326 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.91>
ST_23 : Operation 327 [54/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 327 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.91>
ST_24 : Operation 328 [53/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 328 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.91>
ST_25 : Operation 329 [52/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 329 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.91>
ST_26 : Operation 330 [51/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 330 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.91>
ST_27 : Operation 331 [50/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 331 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.91>
ST_28 : Operation 332 [49/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 332 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.91>
ST_29 : Operation 333 [48/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 333 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.91>
ST_30 : Operation 334 [47/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 334 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.91>
ST_31 : Operation 335 [46/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 335 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.91>
ST_32 : Operation 336 [45/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 336 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.91>
ST_33 : Operation 337 [44/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 337 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.91>
ST_34 : Operation 338 [43/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 338 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.91>
ST_35 : Operation 339 [42/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 339 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.91>
ST_36 : Operation 340 [41/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 340 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.91>
ST_37 : Operation 341 [40/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 341 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.91>
ST_38 : Operation 342 [39/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 342 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.91>
ST_39 : Operation 343 [38/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 343 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.91>
ST_40 : Operation 344 [37/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 344 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.91>
ST_41 : Operation 345 [36/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 345 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.91>
ST_42 : Operation 346 [35/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 346 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.91>
ST_43 : Operation 347 [34/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 347 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.91>
ST_44 : Operation 348 [33/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 348 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.91>
ST_45 : Operation 349 [32/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 349 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.91>
ST_46 : Operation 350 [31/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 350 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.91>
ST_47 : Operation 351 [30/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 351 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.91>
ST_48 : Operation 352 [29/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 352 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.91>
ST_49 : Operation 353 [28/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 353 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.91>
ST_50 : Operation 354 [27/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 354 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.91>
ST_51 : Operation 355 [26/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 355 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.91>
ST_52 : Operation 356 [25/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 356 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.91>
ST_53 : Operation 357 [24/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 357 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.91>
ST_54 : Operation 358 [23/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 358 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.91>
ST_55 : Operation 359 [22/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 359 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.91>
ST_56 : Operation 360 [21/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 360 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.91>
ST_57 : Operation 361 [20/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 361 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.91>
ST_58 : Operation 362 [19/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 362 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.91>
ST_59 : Operation 363 [18/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 363 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.91>
ST_60 : Operation 364 [17/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 364 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.91>
ST_61 : Operation 365 [16/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 365 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.91>
ST_62 : Operation 366 [15/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 366 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.91>
ST_63 : Operation 367 [14/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 367 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.91>
ST_64 : Operation 368 [13/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 368 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.91>
ST_65 : Operation 369 [12/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 369 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.91>
ST_66 : Operation 370 [11/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 370 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.91>
ST_67 : Operation 371 [10/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 371 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.91>
ST_68 : Operation 372 [9/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 372 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.91>
ST_69 : Operation 373 [8/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 373 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.91>
ST_70 : Operation 374 [7/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 374 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.91>
ST_71 : Operation 375 [6/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 375 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.91>
ST_72 : Operation 376 [5/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 376 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.91>
ST_73 : Operation 377 [4/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 377 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.91>
ST_74 : Operation 378 [3/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 378 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.91>
ST_75 : Operation 379 [2/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 379 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.91>
ST_76 : Operation 380 [1/69] (3.91ns)   --->   "%udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712"   --->   Operation 380 'udiv' 'udiv_ln712' <Predicate = (!icmp_ln1551)> <Delay = 3.91> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 68> <II = 1> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.25>
ST_77 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i64 %udiv_ln712" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_fmod_rem_quo_remainder_divide_apfixed.h:56]   --->   Operation 381 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln1551)> <Delay = 0.00>
ST_77 : Operation 382 [1/1] (1.14ns)   --->   "%br_ln56 = br void %_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_fmod_rem_quo_remainder_divide_apfixed.h:56]   --->   Operation 382 'br' 'br_ln56' <Predicate = (!icmp_ln1551)> <Delay = 1.14>
ST_77 : Operation 383 [1/1] (0.00ns)   --->   "%p_Val2_6 = phi i64 %trunc_ln56, void %_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i, i64 0, void %_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i"   --->   Operation 383 'phi' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln755 = trunc i64 %p_Val2_6"   --->   Operation 384 'trunc' 'trunc_ln755' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 385 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_6, i32 63"   --->   Operation 385 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 386 [1/1] (1.10ns)   --->   "%select_ln340 = select i1 %p_Result_12, i63 9223372036854775807, i63 %trunc_ln755"   --->   Operation 386 'select' 'select_ln340' <Predicate = true> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.92>
ST_78 : Operation 387 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 2, i32 0, i32 0, void @empty_1"   --->   Operation 387 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 388 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 388 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 389 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 389 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 390 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %main_in_V_data_V, i4 %main_in_V_keep_V, i4 %main_in_V_strb_V, i1 %main_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 390 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 391 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %main_in_V_data_V"   --->   Operation 391 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 392 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %main_in_V_keep_V"   --->   Operation 392 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 393 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %main_in_V_strb_V"   --->   Operation 393 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 394 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %main_in_V_last_V"   --->   Operation 394 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 395 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aux_in_V_data_V, i4 %aux_in_V_keep_V, i4 %aux_in_V_strb_V, i1 %aux_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 395 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 396 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %aux_in_V_data_V"   --->   Operation 396 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 397 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %aux_in_V_keep_V"   --->   Operation 397 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 398 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %aux_in_V_strb_V"   --->   Operation 398 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 399 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %aux_in_V_last_V"   --->   Operation 399 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 400 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_V_data_V, i4 %output_V_keep_V, i4 %output_V_strb_V, i1 %output_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 400 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 401 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_V_data_V"   --->   Operation 401 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 402 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_V_keep_V"   --->   Operation 402 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 403 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_V_strb_V"   --->   Operation 403 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 404 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_V_last_V"   --->   Operation 404 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 405 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mu"   --->   Operation 405 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 406 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mu, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 406 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 407 [1/1] (0.00ns)   --->   "%mu_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %mu"   --->   Operation 407 'read' 'mu_read' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 408 [1/1] (0.00ns)   --->   "%mu_cast = zext i32 %mu_read"   --->   Operation 408 'zext' 'mu_cast' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 409 [1/1] (0.00ns)   --->   "%select_ln340_cast = zext i63 %select_ln340"   --->   Operation 409 'zext' 'select_ln340_cast' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 410 [3/3] (2.92ns)   --->   "%r_V_16 = mul i95 %select_ln340_cast, i95 %mu_cast"   --->   Operation 410 'mul' 'r_V_16' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.92>
ST_79 : Operation 411 [2/3] (2.92ns)   --->   "%r_V_16 = mul i95 %select_ln340_cast, i95 %mu_cast"   --->   Operation 411 'mul' 'r_V_16' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.92>
ST_80 : Operation 412 [1/3] (2.92ns)   --->   "%r_V_16 = mul i95 %select_ln340_cast, i95 %mu_cast"   --->   Operation 412 'mul' 'r_V_16' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.92>
ST_81 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln1168 = zext i95 %r_V_16"   --->   Operation 413 'zext' 'zext_ln1168' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i81 %ret_V_4"   --->   Operation 414 'sext' 'sext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 415 [3/3] (2.92ns)   --->   "%r_V_24 = mul i175 %zext_ln1168, i175 %sext_ln1171_5"   --->   Operation 415 'mul' 'r_V_24' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln1171_6 = sext i80 %ret_V_6"   --->   Operation 416 'sext' 'sext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 417 [3/3] (2.92ns)   --->   "%r_V_27 = mul i175 %zext_ln1168, i175 %sext_ln1171_6"   --->   Operation 417 'mul' 'r_V_27' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.92>
ST_82 : Operation 418 [2/3] (2.92ns)   --->   "%r_V_24 = mul i175 %zext_ln1168, i175 %sext_ln1171_5"   --->   Operation 418 'mul' 'r_V_24' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 419 [2/3] (2.92ns)   --->   "%r_V_27 = mul i175 %zext_ln1168, i175 %sext_ln1171_6"   --->   Operation 419 'mul' 'r_V_27' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.92>
ST_83 : Operation 420 [1/3] (2.92ns)   --->   "%r_V_24 = mul i175 %zext_ln1168, i175 %sext_ln1171_5"   --->   Operation 420 'mul' 'r_V_24' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 421 [1/3] (2.92ns)   --->   "%r_V_27 = mul i175 %zext_ln1168, i175 %sext_ln1171_6"   --->   Operation 421 'mul' 'r_V_27' <Predicate = true> <Delay = 2.92> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 2.72>
ST_84 : Operation 422 [1/1] (0.00ns)   --->   "%lhs_V_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lhs_V_1, i64 0"   --->   Operation 422 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i128 %lhs_V_2"   --->   Operation 423 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 424 [2/2] (2.72ns)   --->   "%ret_V_12 = add i175 %sext_ln1245, i175 %r_V_24"   --->   Operation 424 'add' 'ret_V_12' <Predicate = true> <Delay = 2.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 425 [1/1] (0.00ns)   --->   "%lhs_V_5 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lhs_V_4, i64 0"   --->   Operation 425 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln1245_1 = sext i128 %lhs_V_5"   --->   Operation 426 'sext' 'sext_ln1245_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 427 [2/2] (2.72ns)   --->   "%ret_V_13 = add i175 %sext_ln1245_1, i175 %r_V_27"   --->   Operation 427 'add' 'ret_V_13' <Predicate = true> <Delay = 2.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.72>
ST_85 : Operation 428 [1/2] (2.72ns)   --->   "%ret_V_12 = add i175 %sext_ln1245, i175 %r_V_24"   --->   Operation 428 'add' 'ret_V_12' <Predicate = true> <Delay = 2.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 429 [1/1] (0.00ns)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %ret_V_12, i32 174"   --->   Operation 429 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 430 [1/1] (0.00ns)   --->   "%p_Val2_8 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %ret_V_12, i32 64, i32 127"   --->   Operation 430 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 431 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %ret_V_12, i32 127"   --->   Operation 431 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %ret_V_12, i32 128, i32 174"   --->   Operation 432 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 433 [1/2] (2.72ns)   --->   "%ret_V_13 = add i175 %sext_ln1245_1, i175 %r_V_27"   --->   Operation 433 'add' 'ret_V_13' <Predicate = true> <Delay = 2.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 434 [1/1] (0.00ns)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %ret_V_13, i32 174"   --->   Operation 434 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 435 [1/1] (0.00ns)   --->   "%p_Val2_10 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %ret_V_13, i32 64, i32 127"   --->   Operation 435 'partselect' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 436 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %ret_V_13, i32 127"   --->   Operation 436 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %ret_V_13, i32 128, i32 174"   --->   Operation 437 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 86 <SV = 85> <Delay = 2.74>
ST_86 : Operation 438 [1/1] (2.03ns)   --->   "%icmp_ln777_2 = icmp_ne  i47 %tmp_2, i47 0"   --->   Operation 438 'icmp' 'icmp_ln777_2' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node overflow_5)   --->   "%or_ln794_2 = or i1 %p_Result_14, i1 %icmp_ln777_2"   --->   Operation 439 'or' 'or_ln794_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node overflow_5)   --->   "%xor_ln794_4 = xor i1 %p_Result_13, i1 1"   --->   Operation 440 'xor' 'xor_ln794_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 441 [1/1] (0.71ns) (out node of the LUT)   --->   "%overflow_5 = and i1 %or_ln794_2, i1 %xor_ln794_4"   --->   Operation 441 'and' 'overflow_5' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%xor_ln795_2 = xor i1 %p_Result_14, i1 1"   --->   Operation 442 'xor' 'xor_ln795_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 443 [1/1] (2.03ns)   --->   "%icmp_ln795_2 = icmp_ne  i47 %tmp_2, i47 140737488355327"   --->   Operation 443 'icmp' 'icmp_ln795_2' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%or_ln795_2 = or i1 %icmp_ln795_2, i1 %xor_ln795_2"   --->   Operation 444 'or' 'or_ln795_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 445 [1/1] (0.71ns) (out node of the LUT)   --->   "%underflow_2 = and i1 %or_ln795_2, i1 %p_Result_13"   --->   Operation 445 'and' 'underflow_2' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 446 [1/1] (2.03ns)   --->   "%icmp_ln777_3 = icmp_ne  i47 %tmp_3, i47 0"   --->   Operation 446 'icmp' 'icmp_ln777_3' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node overflow_6)   --->   "%or_ln794_3 = or i1 %p_Result_16, i1 %icmp_ln777_3"   --->   Operation 447 'or' 'or_ln794_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node overflow_6)   --->   "%xor_ln794_5 = xor i1 %p_Result_15, i1 1"   --->   Operation 448 'xor' 'xor_ln794_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 449 [1/1] (0.71ns) (out node of the LUT)   --->   "%overflow_6 = and i1 %or_ln794_3, i1 %xor_ln794_5"   --->   Operation 449 'and' 'overflow_6' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node underflow_3)   --->   "%xor_ln795_3 = xor i1 %p_Result_16, i1 1"   --->   Operation 450 'xor' 'xor_ln795_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 451 [1/1] (2.03ns)   --->   "%icmp_ln795_3 = icmp_ne  i47 %tmp_3, i47 140737488355327"   --->   Operation 451 'icmp' 'icmp_ln795_3' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node underflow_3)   --->   "%or_ln795_3 = or i1 %icmp_ln795_3, i1 %xor_ln795_3"   --->   Operation 452 'or' 'or_ln795_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 453 [1/1] (0.71ns) (out node of the LUT)   --->   "%underflow_3 = and i1 %or_ln795_3, i1 %p_Result_15"   --->   Operation 453 'and' 'underflow_3' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.28>
ST_87 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln340 = or i1 %underflow_2, i1 %overflow_5"   --->   Operation 454 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%xor_ln340_2 = xor i1 %underflow_2, i1 1"   --->   Operation 455 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%or_ln340_2 = or i1 %overflow_5, i1 %xor_ln340_2"   --->   Operation 456 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 457 [1/1] (1.14ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340, i64 9223372036854775807, i64 %p_Val2_8"   --->   Operation 457 'select' 'select_ln340_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%select_ln388 = select i1 %underflow_2, i64 9223372036854775808, i64 %p_Val2_8"   --->   Operation 458 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 459 [1/1] (1.14ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_2, i64 %select_ln340_3, i64 %select_ln388"   --->   Operation 459 'select' 'select_ln340_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%or_ln340_1 = or i1 %underflow_3, i1 %overflow_6"   --->   Operation 460 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 461 [1/1] (0.00ns)   --->   "%store_ln717 = store i64 %select_ln340_5, i64 %lms_weights_real"   --->   Operation 461 'store' 'store_ln717' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%xor_ln340_3 = xor i1 %underflow_3, i1 1"   --->   Operation 462 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%or_ln340_3 = or i1 %overflow_6, i1 %xor_ln340_3"   --->   Operation 463 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 464 [1/1] (1.14ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_1, i64 9223372036854775807, i64 %p_Val2_10"   --->   Operation 464 'select' 'select_ln340_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%select_ln388_1 = select i1 %underflow_3, i64 9223372036854775808, i64 %p_Val2_10"   --->   Operation 465 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 466 [1/1] (1.14ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %or_ln340_3, i64 %select_ln340_4, i64 %select_ln388_1"   --->   Operation 466 'select' 'select_ln340_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 467 [1/1] (0.00ns)   --->   "%store_ln717 = store i64 %select_ln340_6, i64 %lms_weights_imag_V_0"   --->   Operation 467 'store' 'store_ln717' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 468 [1/1] (0.00ns)   --->   "%ret_ln83 = ret" [nlms.cpp:83]   --->   Operation 468 'ret' 'ret_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.92ns
The critical path consists of the following:
	axis read operation ('empty_19') on port 'aux_in_V_data_V' [40]  (0 ns)
	'mul' operation ('r.V') [49]  (2.92 ns)

 <State 2>: 2.92ns
The critical path consists of the following:
	'mul' operation ('r.V') [49]  (2.92 ns)

 <State 3>: 2.92ns
The critical path consists of the following:
	'mul' operation ('r.V') [49]  (2.92 ns)

 <State 4>: 2.92ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [55]  (2.92 ns)

 <State 5>: 3.08ns
The critical path consists of the following:
	'add' operation of DSP[137] ('add_ln737_1') [137]  (1.54 ns)
	'add' operation of DSP[138] ('add_ln737_2') [138]  (1.54 ns)

 <State 6>: 3.63ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln777_1') [84]  (1.77 ns)
	'or' operation ('or_ln794_1') [85]  (0 ns)
	'and' operation ('overflow') [87]  (0.712 ns)
	'select' operation ('select_ln384_3') [92]  (0 ns)
	'select' operation ('accum_imag.V') [94]  (1.14 ns)

 <State 7>: 3.64ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln777') [64]  (1.78 ns)
	'or' operation ('or_ln794') [65]  (0 ns)
	'and' operation ('overflow') [67]  (0.712 ns)
	'select' operation ('select_ln384_1') [72]  (0 ns)
	'select' operation ('accum_real.V') [74]  (1.14 ns)

 <State 8>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 9>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 10>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 11>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 12>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 13>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 14>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 15>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 16>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 17>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 18>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 19>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 20>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 21>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 22>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 23>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 24>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 25>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 26>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 27>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 28>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 29>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 30>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 31>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 32>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 33>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 34>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 35>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 36>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 37>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 38>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 39>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 40>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 41>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 42>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 43>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 44>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 45>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 46>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 47>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 48>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 49>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 50>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 51>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 52>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 53>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 54>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 55>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 56>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 57>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 58>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 59>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 60>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 61>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 62>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 63>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 64>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 65>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 66>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 67>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 68>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 69>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 70>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 71>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 72>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 73>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 74>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 75>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 76>: 3.91ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln712') [147]  (3.91 ns)

 <State 77>: 2.25ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('trunc_ln56', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_fmod_rem_quo_remainder_divide_apfixed.h:56) [151]  (1.15 ns)
	'phi' operation ('__Val2__') with incoming values : ('trunc_ln56', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_fmod_rem_quo_remainder_divide_apfixed.h:56) [151]  (0 ns)
	'select' operation ('select_ln340') [154]  (1.11 ns)

 <State 78>: 2.92ns
The critical path consists of the following:
	wire read operation ('mu_read') on port 'mu' [36]  (0 ns)
	'mul' operation ('r.V') [157]  (2.92 ns)

 <State 79>: 2.92ns
The critical path consists of the following:
	'mul' operation ('r.V') [157]  (2.92 ns)

 <State 80>: 2.92ns
The critical path consists of the following:
	'mul' operation ('r.V') [157]  (2.92 ns)

 <State 81>: 2.92ns
The critical path consists of the following:
	'mul' operation ('r.V') [167]  (2.92 ns)

 <State 82>: 2.92ns
The critical path consists of the following:
	'mul' operation ('r.V') [167]  (2.92 ns)

 <State 83>: 2.92ns
The critical path consists of the following:
	'mul' operation ('r.V') [167]  (2.92 ns)

 <State 84>: 2.72ns
The critical path consists of the following:
	'add' operation ('ret.V') [170]  (2.72 ns)

 <State 85>: 2.72ns
The critical path consists of the following:
	'add' operation ('ret.V') [170]  (2.72 ns)

 <State 86>: 2.74ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln777_2') [175]  (2.03 ns)
	'or' operation ('or_ln794_2') [176]  (0 ns)
	'and' operation ('overflow') [178]  (0.712 ns)

 <State 87>: 2.29ns
The critical path consists of the following:
	'or' operation ('or_ln340') [183]  (0 ns)
	'select' operation ('select_ln340_3') [186]  (1.14 ns)
	'select' operation ('select_ln340_5') [188]  (1.14 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
