0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.srcs/sim_1/new/test1.v,1713754322,verilog,,C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.srcs/sources_1/new/try1.v,,test1,,,,,,,,
C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.srcs/sim_1/new/testbench_MULTU_signed_32bit.v,1713756816,verilog,,,,testbench_MULTU_signed_32bit,,,,,,,,
C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.srcs/sim_1/new/testbench_MULTU_unsigned_32bit.v,1713755865,verilog,,,,testbench_MULTU_unsigned_32bit,,,,,,,,
C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.srcs/sources_1/new/MULTU_32bit_signed.v,1713755638,verilog,,C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.srcs/sim_1/new/testbench_MULTU_signed_32bit.v,,MULTU_signed_32bit,,,,,,,,
C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.srcs/sources_1/new/MULTU_32bit_unsigned.v,1713755396,verilog,,C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.srcs/sources_1/new/adder_32bit.v,,MULTU_unsigned_32bit,,,,,,,,
C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.srcs/sources_1/new/adder_32bit.v,1713755354,verilog,,C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.srcs/sources_1/new/full_adder.v,,adder_32bit,,,,,,,,
C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.srcs/sources_1/new/full_adder.v,1713755246,verilog,,C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.srcs/sources_1/new/half_adder.v,,full_adder,,,,,,,,
C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.srcs/sources_1/new/half_adder.v,1713755209,verilog,,C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.srcs/sim_1/new/testbench_MULTU_unsigned_32bit.v,,half_adder,,,,,,,,
