;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <402
	SLT -4, 80
	JMP -207, @-120
	SPL 0, <402
	CMP @127, 106
	CMP 77, <170
	CMP 77, <170
	SPL -100, -600
	SPL -100, -600
	SPL -100, -600
	ADD -100, -600
	SUB @-127, 100
	JMZ <-127, 100
	SUB 4, 101
	ADD -100, -600
	DJN 1, @20
	SUB @127, 106
	SPL 0, <402
	SUB 772, 700
	DAT #-107, #800
	JMZ <21, 3
	JMP <3
	SUB @-127, 700
	SLT -127, 100
	SUB 300, 96
	SUB 300, 96
	JMP <3
	SLT -127, 100
	SUB 300, 96
	SUB 300, 96
	SUB 300, 96
	SUB -7, <-120
	MOV 210, 60
	CMP -207, <-120
	CMP 300, 96
	SUB 151, -170
	SUB -207, <-120
	ADD <-30, 9
	SUB -907, <-120
	SUB #72, @76
	SUB 151, -170
	SUB @0, @2
	SUB -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	DJN -1, @-20
