# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# Compile success 0 Errors 5 Warnings  Analysis time :  0.4 [s]
asim -O5 +access +r +m+sixteen_bit_adder sixteen_bit_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6189 kB (elbread=257 elab2=5793 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  4:49 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (57, 15): Unknown identifier "Clock_period".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (57, 15): Cannot find object declaration.
# Error: COMP96_0085: TestBench/sixteen_bit_adder_TB.vhd : (57, 15): Time expression expected.
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (58, 22): Unknown identifier "to_string".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (58, 22): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (58, 22): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (58, 13): String expected.
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (59, 22): Unknown identifier "to_string".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (59, 22): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (59, 22): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (59, 13): String expected.
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (60, 15): Unknown identifier "Clock_period".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (60, 15): Cannot find object declaration.
# Error: COMP96_0085: TestBench/sixteen_bit_adder_TB.vhd : (60, 15): Time expression expected.
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (61, 24): Unknown identifier "to_string".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (61, 24): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (61, 24): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (61, 13): String expected.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 18 Errors 3 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (60, 22): Unknown identifier "to_string".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (60, 22): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (60, 22): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (60, 13): String expected.
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (61, 22): Unknown identifier "to_string".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (61, 22): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (61, 22): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (61, 13): String expected.
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (63, 24): Unknown identifier "to_string".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (63, 24): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (63, 24): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (63, 13): String expected.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 12 Errors 3 Warnings  Analysis time :  0.1 [s]
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0273: TestBench/sixteen_bit_adder_TB.vhd : (56, 5): Cannot find procedure "write" for these actuals.
# Error: COMP96_0273: TestBench/sixteen_bit_adder_TB.vhd : (57, 5): Cannot find procedure "write" for these actuals.
# Error: COMP96_0273: TestBench/sixteen_bit_adder_TB.vhd : (58, 5): Cannot find procedure "write" for these actuals.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Error: VLM_0009: TestBench/sixteen_bit_adder_TB.vhd : (69, 5): Architecture TB_ARCHITECTURE must be recompiled because entity alu.sixteen_bit_adder_tb has changed.
# Compile failure 4 Errors 3 Warnings  Analysis time :  0.1 [s]
# ULM: Warning: ULM_0021 Architecture `tb_architecture' of entity `alu.sixteen_bit_adder_tb' is not up-to-date. Please recompile file `c:\My_Designs\ece443_project1\ALU/src/TestBench/sixteen_bit_adder_TB.vhd'.
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# Compile success 0 Errors 5 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (63, 21): Unknown identifier "to_hstring".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (63, 21): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (63, 21): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (63, 12): String expected.
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (64, 21): Unknown identifier "to_hstring".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (64, 21): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (64, 21): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (64, 12): String expected.
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (65, 23): Unknown identifier "to_hstring".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (65, 23): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (65, 23): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (65, 12): String expected.
# Compile failure 12 Errors 5 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# Compile success 0 Errors 5 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (52, 40): Unknown identifier "to_string".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (52, 40): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (52, 40): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (52, 13): String expected.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 4 Errors 5 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (53, 40): Unknown identifier "to_string".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (53, 40): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (53, 40): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (53, 13): String expected.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Error: VLM_0009: TestBench/sixteen_bit_adder_TB.vhd : (61, 6): Architecture TB_ARCHITECTURE must be recompiled because entity alu.sixteen_bit_adder_tb has changed.
# Compile failure 5 Errors 5 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim -O5 +access +r +m+sixteen_bit_adder sixteen_bit_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6189 kB (elbread=257 elab2=5793 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  5:03 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0015: TestBench/sixteen_bit_adder_TB.vhd : (50, 6): ';' expected.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# Error: COMP96_0015: TestBench/sixteen_bit_adder_TB.vhd : (50, 6): ';' expected.
# Compile failure 1 Errors 5 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0015: TestBench/sixteen_bit_adder_TB.vhd : (50, 6): ';' expected.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0015: TestBench/sixteen_bit_adder_TB.vhd : (53, 3): ';' expected.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim -O5 +access +r +m+sixteen_bit_adder sixteen_bit_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6189 kB (elbread=257 elab2=5793 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  5:05 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0019: TestBench/sixteen_bit_adder_TB.vhd : (38, 2): Keyword 'end' expected.
# Error: COMP96_0016: TestBench/sixteen_bit_adder_TB.vhd : (38, 9): Design unit declaration expected.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 2 Errors 5 Warnings  Analysis time :  0.1 [s]
endsim
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# Error: COMP96_0019: TestBench/sixteen_bit_adder_TB.vhd : (38, 2): Keyword 'end' expected.
# Error: COMP96_0016: TestBench/sixteen_bit_adder_TB.vhd : (38, 9): Design unit declaration expected.
# Compile failure 2 Errors 5 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim -O5 +access +r +m+sixteen_bit_adder sixteen_bit_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Adder.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6189 kB (elbread=257 elab2=5793 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  5:08 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0015: TestBench/sixteen_bit_adder_TB.vhd : (20, 43): ';' expected.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 1 Errors 5 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+sixteen_bit_adder sixteen_bit_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6189 kB (elbread=257 elab2=5793 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  5:09 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0015: TestBench/sixteen_bit_adder_TB.vhd : (20, 43): ';' expected.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 5 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+sixteen_bit_adder sixteen_bit_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6189 kB (elbread=257 elab2=5793 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  5:20 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0100: TestBench/sixteen_bit_adder_TB.vhd : (34, 4): Actual parameter type in port map does not match the type of the formal port 'A'.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 1 Errors 5 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 5 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: ELAB1_0021: TestBench/sixteen_bit_adder_TB.vhd : (30, 0): Types do not match for port "A".
# Error: ELAB1_0021: TestBench/sixteen_bit_adder_TB.vhd : (30, 0): Types do not match for port "B".
# Error: ELAB1_0021: TestBench/sixteen_bit_adder_TB.vhd : (30, 0): Types do not match for port "Sum".
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 3 Errors 5 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Error: COMP96_0078: 16-bit Adder.vhd : (24, 15): Unknown identifier "signed".
# Error: COMP96_0064: 16-bit Adder.vhd : (24, 15): Unknown type.
# Error: COMP96_0078: 16-bit Adder.vhd : (25, 15): Unknown identifier "signed".
# Error: COMP96_0064: 16-bit Adder.vhd : (25, 15): Unknown type.
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: ELAB1_0021: TestBench/sixteen_bit_adder_TB.vhd : (30, 0): Types do not match for port "A".
# Error: ELAB1_0021: TestBench/sixteen_bit_adder_TB.vhd : (30, 0): Types do not match for port "B".
# Error: ELAB1_0021: TestBench/sixteen_bit_adder_TB.vhd : (30, 0): Types do not match for port "Sum".
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 7 Errors 5 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "B".
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 2 Errors 4 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "B".
# Compile failure 2 Errors 4 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# Error: COMP96_0019: 16-bit Subtractor.vhd : (72, 3): Keyword 'end' expected.
# Error: COMP96_0016: 16-bit Subtractor.vhd : (72, 4): Design unit declaration expected.
# Compile failure 2 Errors 3 Warnings  Analysis time :  0.1 [s]
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Compile success 0 Errors 4 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+sixteen_bit_adder_tb sixteen_bit_adder_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Adder.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6213 kB (elbread=257 elab2=5816 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  5:25 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 4 Warnings  Analysis time :  0.2 [s]
asim -O5 +access +r +m+sixteen_bit_adder_tb sixteen_bit_adder_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6213 kB (elbread=257 elab2=5816 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  5:26 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 4 Warnings  Analysis time :  0.1 [s]
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 4 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+sixteen_bit_adder_tb sixteen_bit_adder_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6213 kB (elbread=257 elab2=5816 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  5:36 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
