{"Source Block": ["oh/spi/hdl/spi_master_io.v@119:133@HdlStmProcess", "   \n   //#################################\n   //# RX/TX SHIFT REGISTER\n   //#################################\n   \n   always @ (posedge clk)     \n     if (tx_access)\n       tx_shiftreg[PW-1:0] <= tx_data[PW-1:0];\n     else if(baud_match)       \n       tx_shiftreg[PW-1:0] <= {tx_shiftreg[PW-2:0],miso};\n\n   assign mosi = tx_shiftreg[PW-1];\n\n   assign rx_data[7:0] = tx_shiftreg[7:0];\n   \n"], "Clone Blocks": [["oh/spi/hdl/spi_master_io.v@125:135", "     if (tx_access)\n       tx_shiftreg[PW-1:0] <= tx_data[PW-1:0];\n     else if(baud_match)       \n       tx_shiftreg[PW-1:0] <= {tx_shiftreg[PW-2:0],miso};\n\n   assign mosi = tx_shiftreg[PW-1];\n\n   assign rx_data[7:0] = tx_shiftreg[7:0];\n   \n   \nendmodule // spi_slave_io\n"]], "Diff Content": {"Delete": [[124, "   always @ (posedge clk)     \n"], [125, "     if (tx_access)\n"], [126, "       tx_shiftreg[PW-1:0] <= tx_data[PW-1:0];\n"], [127, "     else if(baud_match)       \n"], [128, "       tx_shiftreg[PW-1:0] <= {tx_shiftreg[PW-2:0],miso};\n"]], "Add": []}}