--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml vgaController.twx vgaController.ncd -o vgaController.twr
vgaController.pcf -ucf Nexys3_Master.ucf

Design file:              vgaController.ncd
Physical constraint file: vgaController.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 520 paths analyzed, 130 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.517ns.
--------------------------------------------------------------------------------

Paths for end point row_7 (SLICE_X13Y14.A3), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_6 (FF)
  Destination:          row_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.453ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.308 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_6 to row_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.AQ       Tcko                  0.430   col<8>
                                                       col_6
    SLICE_X9Y15.D2       net (fanout=6)        0.764   col<6>
    SLICE_X9Y15.D        Tilo                  0.259   col<8>
                                                       col[9]_PWR_1_o_equal_15_o<9>_SW0
    SLICE_X10Y13.D4      net (fanout=3)        0.740   N5
    SLICE_X10Y13.D       Tilo                  0.254   row<2>
                                                       col[9]_PWR_1_o_equal_15_o<9>
    SLICE_X13Y14.A3      net (fanout=10)       0.633   col[9]_PWR_1_o_equal_15_o
    SLICE_X13Y14.CLK     Tas                   0.373   row<9>
                                                       row_7_rstpot
                                                       row_7
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (1.316ns logic, 2.137ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_1 (FF)
  Destination:          row_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.249ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.308 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_1 to row_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.CQ       Tcko                  0.476   col<1>
                                                       col_1
    SLICE_X9Y15.D4       net (fanout=3)        0.514   col<1>
    SLICE_X9Y15.D        Tilo                  0.259   col<8>
                                                       col[9]_PWR_1_o_equal_15_o<9>_SW0
    SLICE_X10Y13.D4      net (fanout=3)        0.740   N5
    SLICE_X10Y13.D       Tilo                  0.254   row<2>
                                                       col[9]_PWR_1_o_equal_15_o<9>
    SLICE_X13Y14.A3      net (fanout=10)       0.633   col[9]_PWR_1_o_equal_15_o
    SLICE_X13Y14.CLK     Tas                   0.373   row<9>
                                                       row_7_rstpot
                                                       row_7
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (1.362ns logic, 1.887ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_0 (FF)
  Destination:          row_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.143ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.308 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_0 to row_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.AQ       Tcko                  0.476   col<1>
                                                       col_0
    SLICE_X9Y15.D3       net (fanout=3)        0.408   col<0>
    SLICE_X9Y15.D        Tilo                  0.259   col<8>
                                                       col[9]_PWR_1_o_equal_15_o<9>_SW0
    SLICE_X10Y13.D4      net (fanout=3)        0.740   N5
    SLICE_X10Y13.D       Tilo                  0.254   row<2>
                                                       col[9]_PWR_1_o_equal_15_o<9>
    SLICE_X13Y14.A3      net (fanout=10)       0.633   col[9]_PWR_1_o_equal_15_o
    SLICE_X13Y14.CLK     Tas                   0.373   row<9>
                                                       row_7_rstpot
                                                       row_7
    -------------------------------------------------  ---------------------------
    Total                                      3.143ns (1.362ns logic, 1.781ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point row_8 (SLICE_X13Y14.B4), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_6 (FF)
  Destination:          row_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.446ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.308 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_6 to row_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.AQ       Tcko                  0.430   col<8>
                                                       col_6
    SLICE_X9Y15.D2       net (fanout=6)        0.764   col<6>
    SLICE_X9Y15.D        Tilo                  0.259   col<8>
                                                       col[9]_PWR_1_o_equal_15_o<9>_SW0
    SLICE_X10Y13.D4      net (fanout=3)        0.740   N5
    SLICE_X10Y13.D       Tilo                  0.254   row<2>
                                                       col[9]_PWR_1_o_equal_15_o<9>
    SLICE_X13Y14.B4      net (fanout=10)       0.626   col[9]_PWR_1_o_equal_15_o
    SLICE_X13Y14.CLK     Tas                   0.373   row<9>
                                                       row_8_rstpot
                                                       row_8
    -------------------------------------------------  ---------------------------
    Total                                      3.446ns (1.316ns logic, 2.130ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_1 (FF)
  Destination:          row_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.242ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.308 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_1 to row_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.CQ       Tcko                  0.476   col<1>
                                                       col_1
    SLICE_X9Y15.D4       net (fanout=3)        0.514   col<1>
    SLICE_X9Y15.D        Tilo                  0.259   col<8>
                                                       col[9]_PWR_1_o_equal_15_o<9>_SW0
    SLICE_X10Y13.D4      net (fanout=3)        0.740   N5
    SLICE_X10Y13.D       Tilo                  0.254   row<2>
                                                       col[9]_PWR_1_o_equal_15_o<9>
    SLICE_X13Y14.B4      net (fanout=10)       0.626   col[9]_PWR_1_o_equal_15_o
    SLICE_X13Y14.CLK     Tas                   0.373   row<9>
                                                       row_8_rstpot
                                                       row_8
    -------------------------------------------------  ---------------------------
    Total                                      3.242ns (1.362ns logic, 1.880ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_0 (FF)
  Destination:          row_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.136ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.308 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_0 to row_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.AQ       Tcko                  0.476   col<1>
                                                       col_0
    SLICE_X9Y15.D3       net (fanout=3)        0.408   col<0>
    SLICE_X9Y15.D        Tilo                  0.259   col<8>
                                                       col[9]_PWR_1_o_equal_15_o<9>_SW0
    SLICE_X10Y13.D4      net (fanout=3)        0.740   N5
    SLICE_X10Y13.D       Tilo                  0.254   row<2>
                                                       col[9]_PWR_1_o_equal_15_o<9>
    SLICE_X13Y14.B4      net (fanout=10)       0.626   col[9]_PWR_1_o_equal_15_o
    SLICE_X13Y14.CLK     Tas                   0.373   row<9>
                                                       row_8_rstpot
                                                       row_8
    -------------------------------------------------  ---------------------------
    Total                                      3.136ns (1.362ns logic, 1.774ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point row_4 (SLICE_X11Y14.B3), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_6 (FF)
  Destination:          row_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.421ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.313 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_6 to row_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.AQ       Tcko                  0.430   col<8>
                                                       col_6
    SLICE_X9Y15.D2       net (fanout=6)        0.764   col<6>
    SLICE_X9Y15.D        Tilo                  0.259   col<8>
                                                       col[9]_PWR_1_o_equal_15_o<9>_SW0
    SLICE_X10Y13.D4      net (fanout=3)        0.740   N5
    SLICE_X10Y13.D       Tilo                  0.254   row<2>
                                                       col[9]_PWR_1_o_equal_15_o<9>
    SLICE_X11Y14.B3      net (fanout=10)       0.601   col[9]_PWR_1_o_equal_15_o
    SLICE_X11Y14.CLK     Tas                   0.373   row<6>
                                                       row_4_rstpot
                                                       row_4
    -------------------------------------------------  ---------------------------
    Total                                      3.421ns (1.316ns logic, 2.105ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_1 (FF)
  Destination:          row_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.217ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.313 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_1 to row_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.CQ       Tcko                  0.476   col<1>
                                                       col_1
    SLICE_X9Y15.D4       net (fanout=3)        0.514   col<1>
    SLICE_X9Y15.D        Tilo                  0.259   col<8>
                                                       col[9]_PWR_1_o_equal_15_o<9>_SW0
    SLICE_X10Y13.D4      net (fanout=3)        0.740   N5
    SLICE_X10Y13.D       Tilo                  0.254   row<2>
                                                       col[9]_PWR_1_o_equal_15_o<9>
    SLICE_X11Y14.B3      net (fanout=10)       0.601   col[9]_PWR_1_o_equal_15_o
    SLICE_X11Y14.CLK     Tas                   0.373   row<6>
                                                       row_4_rstpot
                                                       row_4
    -------------------------------------------------  ---------------------------
    Total                                      3.217ns (1.362ns logic, 1.855ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_0 (FF)
  Destination:          row_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.111ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.313 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_0 to row_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.AQ       Tcko                  0.476   col<1>
                                                       col_0
    SLICE_X9Y15.D3       net (fanout=3)        0.408   col<0>
    SLICE_X9Y15.D        Tilo                  0.259   col<8>
                                                       col[9]_PWR_1_o_equal_15_o<9>_SW0
    SLICE_X10Y13.D4      net (fanout=3)        0.740   N5
    SLICE_X10Y13.D       Tilo                  0.254   row<2>
                                                       col[9]_PWR_1_o_equal_15_o<9>
    SLICE_X11Y14.B3      net (fanout=10)       0.601   col[9]_PWR_1_o_equal_15_o
    SLICE_X11Y14.CLK     Tas                   0.373   row<6>
                                                       row_4_rstpot
                                                       row_4
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (1.362ns logic, 1.749ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point col_0 (SLICE_X8Y15.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               col_0 (FF)
  Destination:          col_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: col_0 to col_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.AQ       Tcko                  0.200   col<1>
                                                       col_0
    SLICE_X8Y15.A6       net (fanout=3)        0.031   col<0>
    SLICE_X8Y15.CLK      Tah         (-Th)    -0.190   col<1>
                                                       col_0_rstpot
                                                       col_0
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point row_7 (SLICE_X13Y14.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               row_7 (FF)
  Destination:          row_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: row_7 to row_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.AQ      Tcko                  0.198   row<9>
                                                       row_7
    SLICE_X13Y14.A6      net (fanout=3)        0.030   row<7>
    SLICE_X13Y14.CLK     Tah         (-Th)    -0.215   row<9>
                                                       row_7_rstpot
                                                       row_7
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.413ns logic, 0.030ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point col_9 (SLICE_X9Y16.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pxl_counter_1 (FF)
  Destination:          col_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pxl_counter_1 to col_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.BQ       Tcko                  0.198   h_sync_OBUF
                                                       pxl_counter_1
    SLICE_X9Y16.B5       net (fanout=10)       0.097   pxl_counter<1>
    SLICE_X9Y16.CLK      Tah         (-Th)    -0.155   h_sync_OBUF
                                                       col_9_rstpot
                                                       col_9
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.353ns logic, 0.097ns route)
                                                       (78.4% logic, 21.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: row<2>/CLK
  Logical resource: row_0/CK
  Location pin: SLICE_X10Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: row<2>/CLK
  Logical resource: row_1/CK
  Location pin: SLICE_X10Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.517|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 520 paths, 0 nets, and 208 connections

Design statistics:
   Minimum period:   3.517ns{1}   (Maximum frequency: 284.333MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 15 09:58:43 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



