<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Memories</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part141.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part143.htm">Next &gt;</a></p><p class="s25" style="padding-top: 11pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark180">&zwnj;</a>Memories<a name="bookmark393">&zwnj;</a></p><p class="s14" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a href="part356.htm#bookmark547" class="s4">A key feature of the ACX_MLP72 is its tight coupling with local memories. Each ACX_MLP72 is grouped with a </a><a href="part356.htm#bookmark547" class="s13">ACX_BRAM72K (see page </a>248) <a href="part399.htm#bookmark568" class="s4">and a </a><a href="part399.htm#bookmark568" class="s13">ACX_LRAM2K (see page </a>280) <span style=" color: #303030;">at a single silicon site. In addition to the normal fabric I/O, the ACX_MLP72, ACX_BRAM72K and the ACX_LRAM2K are also connected by dedicated, non-fabric paths. This tight coupling supports 144-bit paths between the elements, with deterministic timing, allowing full-speed operation of all multipliers operating in parallel.</span></p><p class="s3" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">This arrangement allows for efficient processing by storing input data that is reused (such as a convolution kernel or weights) and by storing results in a register file to allow for efficient burst transfers to external memory stores or other processing blocks. Using this architecture, it is possible to construct highly efficient matrix vector multiplication, 2D convolution and dot product processes that maximize the functionality of the ACX_MLP72 and its tightly-coupled memories.</p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part141.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part143.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
