static void\r\nF_1 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nint V_4 ;\r\nif ( NULL == V_2 )\r\nreturn;\r\nF_2 ( V_5 L_1 , V_2 -> V_6 ) ;\r\nfor ( V_4 = V_3 ; V_4 ; -- V_4 ) F_2 ( L_2 ) ;\r\nF_2 ( V_5 L_3 , V_2 ,\r\n( long ) V_2 -> V_7 , ( long ) V_2 -> V_8 , V_2 -> V_9 ) ;\r\nF_1 ( V_2 -> V_10 , V_3 + 2 ) ;\r\nF_1 ( V_2 -> V_11 , V_3 ) ;\r\n}\r\nstatic int F_3 ( T_1 V_12 , T_1 V_13 , struct V_14 * V_3 )\r\n{\r\nT_1 V_15 = V_3 -> V_16 . V_17 -> V_18 . V_7 ;\r\nT_1 V_19 = V_3 -> V_16 . V_17 -> V_18 . V_8 ;\r\nif ( ( V_12 < V_15 ) ||\r\n( V_12 > V_19 ) ||\r\n( ( V_12 - V_15 ) >= V_20 ) ) {\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic unsigned int\r\nF_4 ( struct V_14 * V_3 , T_2 V_21 , T_1 V_22 , T_2 V_23 )\r\n{\r\nT_2 V_24 = ~ 0U ;\r\nint error = 0 ;\r\nT_2 V_25 = 0 ;\r\nT_2 V_26 = 0 ;\r\nT_2 V_27 = 0 ;\r\nF_5 ( V_3 , V_21 ) ;\r\nF_6 ( V_3 , V_21 ) ;\r\nF_7 ( V_3 , V_3 -> V_16 . V_28 , V_21 , error ) ;\r\nif ( ! error ) {\r\nvoid T_3 * V_29 = V_3 -> V_16 . V_28 + V_30 ;\r\nF_8 ( V_3 , V_21 | V_22 ) ;\r\nswitch ( V_23 ) {\r\ncase 1 : V_24 = ( T_2 ) F_9 ( V_29 + ( V_22 & 3 ) ) ; break;\r\ncase 2 : V_24 = ( T_2 ) F_10 ( V_29 + ( V_22 & 2 ) ) ; break;\r\ncase 4 : V_24 = F_11 ( V_29 ) ; break;\r\n}\r\n}\r\nF_12 ( V_3 , V_3 -> V_16 . V_28 ) ;\r\nreturn ( V_24 ) ;\r\n}\r\nstatic int F_13 ( struct V_31 * V_12 , unsigned int V_32 , int V_33 , int V_23 , T_2 * V_24 )\r\n{\r\nstruct V_14 * V_3 = F_14 ( F_15 ( V_12 -> V_34 ) ) ;\r\nT_2 V_35 = ( V_12 -> V_6 == NULL ) ? 0 : V_12 -> V_18 . V_7 ;\r\nT_2 V_21 = F_16 ( V_35 , V_32 ) ;\r\nvoid T_3 * V_29 = V_3 -> V_16 . V_28 + V_30 ;\r\nif ( ( V_33 > 255 ) || ( V_32 > 255 ) )\r\nreturn - V_36 ;\r\n{\r\n* V_24 = F_4 ( V_3 , V_21 , V_33 , V_23 ) ;\r\nF_17 ( L_4 , V_37 , V_21 , V_33 , * V_24 ) ;\r\nreturn 0 ;\r\n}\r\nif ( F_18 ( V_3 ) && ! F_3 ( V_12 -> V_18 . V_7 , V_32 , V_3 ) ) {\r\nF_17 ( L_5 , V_37 , V_21 , V_33 ) ;\r\n* V_24 = ~ 0U ;\r\nreturn ( 0 ) ;\r\n}\r\nF_8 ( V_3 , V_21 | V_33 ) ;\r\nswitch( V_23 ) {\r\ncase 1 : * V_24 = F_9 ( V_29 + ( V_33 & 3 ) ) ; break;\r\ncase 2 : * V_24 = F_10 ( V_29 + ( V_33 & 2 ) ) ; break;\r\ncase 4 : * V_24 = F_11 ( V_29 ) ; break;\r\n}\r\nF_17 ( L_6 , V_37 , V_21 , V_33 , * V_24 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_19 ( struct V_14 * V_3 , T_2 V_21 , T_1 V_22 , T_2 V_24 , T_2 V_23 )\r\n{\r\nint error = 0 ;\r\nT_2 V_25 = 0 ;\r\nT_2 V_26 = 0 ;\r\nT_2 V_27 = 0 ;\r\nvoid T_3 * V_29 = V_3 -> V_16 . V_28 + V_30 ;\r\nF_5 ( V_3 , V_21 ) ;\r\nF_8 ( V_3 , V_21 | V_22 ) ;\r\nswitch ( V_23 ) {\r\ncase 1 : F_20 ( V_24 , V_29 + ( V_22 & 3 ) ) ; break;\r\ncase 2 : F_21 ( V_24 , V_29 + ( V_22 & 2 ) ) ; break;\r\ncase 4 : F_22 ( V_24 , V_29 ) ; break;\r\n}\r\nF_7 ( V_3 , V_3 -> V_16 . V_28 , V_21 , error ) ;\r\nF_12 ( V_3 , V_3 -> V_16 . V_28 ) ;\r\n}\r\nstatic int F_23 ( struct V_31 * V_12 , unsigned int V_32 , int V_33 , int V_23 , T_2 V_24 )\r\n{\r\nstruct V_14 * V_3 = F_14 ( F_15 ( V_12 -> V_34 ) ) ;\r\nT_2 V_35 = ( V_12 -> V_6 == NULL ) ? 0 : V_12 -> V_18 . V_7 ;\r\nT_2 V_21 = F_16 ( V_35 , V_32 ) ;\r\nif ( ( V_33 > 255 ) || ( V_32 > 255 ) )\r\nreturn - V_36 ;\r\nif ( ! F_18 ( V_3 ) ) {\r\nF_19 ( V_3 , V_21 , V_33 , ( T_2 ) V_24 , V_23 ) ;\r\nF_17 ( L_7 , V_37 , V_21 , V_33 , V_24 ) ;\r\nreturn 0 ;\r\n}\r\nif ( F_18 ( V_3 ) && ( ! F_3 ( V_12 -> V_18 . V_7 , V_32 , V_3 ) ) ) {\r\nF_17 ( L_8 , V_37 , V_21 , V_33 , V_24 ) ;\r\nreturn 1 ;\r\n}\r\nF_17 ( L_9 , V_37 , V_21 , V_33 , V_24 ) ;\r\nF_8 ( V_3 , V_21 | V_33 ) ;\r\nswitch( V_23 ) {\r\ncase 1 : F_20 ( V_24 , V_3 -> V_16 . V_28 + V_30 + ( V_33 & 3 ) ) ;\r\nbreak;\r\ncase 2 : F_21 ( V_24 , V_3 -> V_16 . V_28 + V_30 + ( V_33 & 2 ) ) ;\r\nbreak;\r\ncase 4 : F_22 ( V_24 , V_3 -> V_16 . V_28 + V_30 ) ;\r\nbreak;\r\n}\r\nV_38 = F_11 ( V_3 -> V_16 . V_28 + V_39 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_24 ( struct V_31 * V_12 , unsigned int V_32 , int V_33 , int V_23 , T_2 * V_24 )\r\n{\r\nstruct V_14 * V_3 = F_14 ( F_15 ( V_12 -> V_34 ) ) ;\r\nT_2 V_35 = ( V_12 -> V_6 == NULL ) ? 0 : V_12 -> V_18 . V_7 ;\r\nT_2 V_21 = F_16 ( V_35 , V_32 ) ;\r\nvoid T_3 * V_29 = V_3 -> V_16 . V_28 + V_30 ;\r\nif ( ( V_33 > 255 ) || ( V_32 > 255 ) )\r\nreturn - V_36 ;\r\nF_25 ( V_3 , V_21 | V_33 ) ;\r\nswitch( V_23 ) {\r\ncase 1 :\r\n* V_24 = F_9 ( V_29 + ( V_33 & 3 ) ) ;\r\nbreak;\r\ncase 2 :\r\n* V_24 = F_10 ( V_29 + ( V_33 & 2 ) ) ;\r\nbreak;\r\ncase 4 :\r\n* V_24 = F_11 ( V_29 ) ; break;\r\nbreak;\r\n}\r\nF_17 ( L_10 , V_21 , V_33 , * V_24 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_26 ( struct V_31 * V_12 , unsigned int V_32 , int V_33 , int V_23 , T_2 V_24 )\r\n{\r\nstruct V_14 * V_3 = F_14 ( F_15 ( V_12 -> V_34 ) ) ;\r\nvoid T_3 * V_29 = V_3 -> V_16 . V_28 + V_30 ;\r\nT_2 V_35 = ( V_12 -> V_6 == NULL ) ? 0 : V_12 -> V_18 . V_7 ;\r\nT_2 V_21 = F_16 ( V_35 , V_32 ) ;\r\nif ( ( V_33 > 255 ) || ( V_32 > 255 ) )\r\nreturn - V_36 ;\r\nF_17 ( L_11 , V_37 , V_21 , V_33 , V_24 ) ;\r\nF_25 ( V_3 , V_21 | V_33 ) ;\r\nswitch( V_23 ) {\r\ncase 1 :\r\nF_20 ( V_24 , V_29 + ( V_33 & 3 ) ) ;\r\nbreak;\r\ncase 2 :\r\nF_21 ( V_24 , V_29 + ( V_33 & 2 ) ) ;\r\nbreak;\r\ncase 4 :\r\nF_22 ( V_24 , V_29 ) ;\r\nbreak;\r\n}\r\nV_38 = F_27 ( V_3 -> V_16 . V_28 + V_39 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_28 ( void )\r\n{\r\nF_29 ( V_40 L_12 ) ;\r\n}\r\nstatic unsigned long\r\nF_30 ( struct V_1 * V_41 , struct V_1 * V_42 )\r\n{\r\nunsigned long V_7 = V_42 -> V_7 ;\r\nunsigned long V_8 = V_42 -> V_8 ;\r\nstruct V_1 * V_43 = V_41 -> V_10 ;\r\nif ( V_8 <= V_7 || V_7 < V_41 -> V_7 || ! V_43 )\r\nreturn 0 ;\r\nwhile ( V_43 && V_43 -> V_8 < V_7 )\r\nV_43 = V_43 -> V_11 ;\r\nif ( ! V_43 ) return 0 ;\r\nif ( V_43 -> V_7 >= V_8 ) return 0 ;\r\nif ( V_43 -> V_7 <= V_7 ) {\r\nV_42 -> V_7 = V_43 -> V_8 + 1 ;\r\nif ( V_43 -> V_8 >= V_8 ) {\r\nreturn 1 ;\r\n}\r\n}\r\nif ( V_43 -> V_8 < V_8 ) {\r\nV_42 -> V_8 = V_43 -> V_7 - 1 ;\r\n}\r\nF_2 ( V_44 L_13\r\nL_14 ,\r\nV_7 , V_8 ,\r\n( long ) V_42 -> V_7 , ( long ) V_42 -> V_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_31 ( struct V_31 * V_12 )\r\n{\r\nstruct V_45 * V_46 ;\r\n#ifdef F_32\r\nT_4 V_47 ;\r\n#endif\r\nstruct V_14 * V_48 = F_14 ( F_15 ( V_12 -> V_34 ) ) ;\r\nF_29 ( L_15 ,\r\nV_12 , ( int ) V_12 -> V_18 . V_7 , V_12 -> V_34 -> V_49 ) ;\r\nif ( V_12 -> V_6 ) {\r\nint V_4 ;\r\nF_33 ( V_12 ) ;\r\nfor ( V_4 = V_50 ; V_4 < V_51 ; V_4 ++ ) {\r\nF_34 ( V_12 -> V_52 , V_4 ) ;\r\n}\r\n} else {\r\nint V_53 ;\r\nF_29 ( L_16 ,\r\nV_48 -> V_16 . V_54 . V_55 ,\r\nV_48 -> V_16 . V_54 . V_7 , V_48 -> V_16 . V_54 . V_8 ,\r\nV_48 -> V_16 . V_54 . V_9 ) ;\r\nF_29 ( L_16 ,\r\nV_48 -> V_16 . V_56 . V_55 ,\r\nV_48 -> V_16 . V_56 . V_7 , V_48 -> V_16 . V_56 . V_8 ,\r\nV_48 -> V_16 . V_56 . V_9 ) ;\r\nV_53 = F_35 ( & V_57 , & ( V_48 -> V_16 . V_54 ) ) ;\r\nif ( V_53 < 0 ) {\r\nF_1 ( & V_57 , 2 ) ;\r\nF_36 () ;\r\n}\r\nif ( V_48 -> V_16 . V_58 . V_7 ) {\r\nV_53 = F_35 ( & V_59 ,\r\n& ( V_48 -> V_16 . V_58 ) ) ;\r\nif ( V_53 < 0 ) {\r\nF_2 ( L_17\r\nL_18 ,\r\n( long ) V_48 -> V_16 . V_58 . V_7 ,\r\n( long ) V_48 -> V_16 . V_58 . V_8 ) ;\r\n}\r\n}\r\nif ( V_48 -> V_16 . V_56 . V_9 ) {\r\nV_53 = F_35 ( & V_59 , & ( V_48 -> V_16 . V_56 ) ) ;\r\nif ( V_53 < 0 ) {\r\nF_2 ( V_60 L_17\r\nL_19 ,\r\n( long ) V_48 -> V_16 . V_56 . V_7 ,\r\n( long ) V_48 -> V_16 . V_56 . V_8 ) ;\r\n}\r\n}\r\n#ifdef F_37\r\nif ( V_48 -> V_16 . V_61 . V_9 ) {\r\nV_53 = F_35 ( & V_59 , & ( V_48 -> V_16 . V_61 ) ) ;\r\nif ( V_53 < 0 ) {\r\nF_2 ( L_17\r\nL_20 ,\r\n( long ) V_48 -> V_16 . V_61 . V_7 ,\r\n( long ) V_48 -> V_16 . V_61 . V_8 ) ;\r\nF_1 ( & V_59 , 2 ) ;\r\nF_36 () ;\r\n}\r\n}\r\n#endif\r\n}\r\nF_38 (dev, &bus->devices, bus_list) {\r\nint V_4 ;\r\nF_29 ( L_21 , F_39 ( V_46 ) ) ;\r\nfor ( V_4 = 0 ; V_4 < V_50 ; V_4 ++ ) {\r\nstruct V_1 * V_62 = & V_46 -> V_1 [ V_4 ] ;\r\nif ( ! V_62 -> V_7 )\r\ncontinue;\r\nF_34 ( V_46 , V_4 ) ;\r\n}\r\n#ifdef F_32\r\n( void ) F_40 ( V_46 , V_63 , & V_47 ) ;\r\nV_12 -> V_64 &= ~ ( V_47 & V_65 ) ;\r\n#endif\r\nif ( ( V_46 -> V_66 >> 8 ) == V_67 )\r\ncontinue;\r\nF_41 ( V_48 -> V_68 , V_46 ) ;\r\n}\r\n#ifdef F_32\r\nif ( V_69 ) {\r\nif ( V_12 -> V_6 ) {\r\nT_1 V_70 ;\r\n( void ) F_42 ( V_12 -> V_52 , V_71 , & V_70 ) ;\r\n( void ) F_43 ( V_12 -> V_52 , V_71 , V_70 | V_65 ) ;\r\n} else {\r\n}\r\nV_69 = V_72 ;\r\n}\r\nF_38 (dev, &bus->devices, bus_list) {\r\n( void ) F_40 ( V_46 , V_73 , & V_47 ) ;\r\nV_47 |= V_74 | V_75 | V_69 ;\r\n( void ) F_44 ( V_46 , V_73 , V_47 ) ;\r\n}\r\n#endif\r\n}\r\nstatic void\r\nF_45 ( struct V_76 * V_77 , struct V_14 * V_78 )\r\n{\r\nunsigned long V_79 ;\r\nlong V_80 ;\r\nlong V_47 ;\r\nlong V_81 ;\r\nT_5 * V_82 ;\r\nT_5 * V_83 ;\r\nint V_4 ;\r\nV_82 = F_46 ( sizeof( T_5 ) , V_84 ) ;\r\nif ( ! V_82 )\r\nreturn;\r\nV_83 = F_46 ( sizeof( T_5 ) , V_84 ) ;\r\nif ( ! V_83 ) {\r\nF_47 ( V_82 ) ;\r\nreturn;\r\n}\r\nV_47 = F_48 ( & V_79 , V_77 -> V_85 , V_77 -> V_86 ,\r\nV_87 , V_82 ) ;\r\nV_81 = V_82 -> V_88 [ 1 ] ;\r\nV_47 |= F_48 ( & V_79 , V_77 -> V_85 , V_77 -> V_86 ,\r\nV_89 , V_83 ) ;\r\nV_80 = V_83 -> V_88 [ 1 ] ;\r\nif ( V_47 != V_90 ) {\r\nF_49 ( L_22 ) ;\r\n}\r\nif ( F_50 ( V_82 -> V_91 ) != V_92 ) {\r\nF_49 ( L_23 ) ;\r\n}\r\nfor ( V_4 = 0 ; V_4 < V_81 ; V_4 ++ ) {\r\nstruct {\r\nunsigned long type ;\r\nunsigned long V_7 ;\r\nunsigned long V_8 ;\r\n} * V_93 , * V_94 ;\r\nstruct V_1 * V_2 ;\r\nV_93 = ( void * ) & ( V_82 -> V_88 [ 2 + V_4 * 3 ] ) ;\r\nV_94 = ( void * ) & ( V_83 -> V_88 [ 2 + V_4 * 3 ] ) ;\r\nswitch( V_93 -> type & 0xff ) {\r\ncase V_95 :\r\nV_78 -> V_16 . V_96 . V_7 = V_93 -> V_7 ;\r\nV_78 -> V_16 . V_96 . V_8 = V_93 -> V_8 ;\r\nV_78 -> V_16 . V_96 . V_9 = V_97 ;\r\nbreak;\r\ncase V_98 :\r\nif ( ! V_78 -> V_16 . V_56 . V_7 ) {\r\nsprintf ( V_78 -> V_16 . V_99 ,\r\nL_24 ,\r\n( int ) V_78 -> V_16 . V_96 . V_7 ) ;\r\nV_78 -> V_16 . V_100 = V_93 -> V_7 -\r\nV_94 -> V_7 ;\r\nV_2 = & V_78 -> V_16 . V_56 ;\r\nV_2 -> V_55 = V_78 -> V_16 . V_99 ;\r\n} else if ( ! V_78 -> V_16 . V_58 . V_7 ) {\r\nsprintf ( V_78 -> V_16 . V_101 ,\r\nL_25 ,\r\n( int ) V_78 -> V_16 . V_96 . V_7 ) ;\r\nV_2 = & V_78 -> V_16 . V_58 ;\r\nV_2 -> V_55 = V_78 -> V_16 . V_101 ;\r\n} else {\r\nF_2 (KERN_WARNING MODULE_NAME\r\nL_26 ) ;\r\nbreak;\r\n}\r\nV_2 -> V_7 = V_93 -> V_7 ;\r\nV_2 -> V_8 = V_93 -> V_8 ;\r\nV_2 -> V_9 = V_102 ;\r\nV_2 -> V_6 = V_2 -> V_11 = V_2 -> V_10 = NULL ;\r\nbreak;\r\ncase V_103 :\r\nsprintf ( V_78 -> V_16 . V_104 , L_27 ,\r\n( int ) V_78 -> V_16 . V_96 . V_7 ) ;\r\nV_2 = & V_78 -> V_16 . V_61 ;\r\nV_2 -> V_55 = V_78 -> V_16 . V_104 ;\r\nV_2 -> V_7 = V_93 -> V_7 ;\r\nV_2 -> V_8 = V_93 -> V_8 ;\r\nV_2 -> V_9 = V_102 ;\r\nV_2 -> V_6 = V_2 -> V_11 = V_2 -> V_10 = NULL ;\r\nbreak;\r\ncase V_105 :\r\nF_2 (KERN_WARNING MODULE_NAME\r\nL_28 ,\r\ni, p->start) ;\r\nbreak;\r\ncase V_106 :\r\nV_78 -> V_107 = F_51 ( V_93 -> V_7 , 64 * 1024 * 1024 ) ;\r\nsprintf ( V_78 -> V_16 . V_108 , L_29 ,\r\n( int ) V_78 -> V_16 . V_96 . V_7 ) ;\r\nV_2 = & V_78 -> V_16 . V_54 ;\r\nV_2 -> V_55 = V_78 -> V_16 . V_108 ;\r\nV_2 -> V_7 = F_52 ( V_78 -> V_16 . V_109 ) ;\r\nV_2 -> V_8 = V_2 -> V_7 + V_110 - 1 ;\r\nV_2 -> V_9 = V_111 ;\r\nV_2 -> V_6 = V_2 -> V_11 = V_2 -> V_10 = NULL ;\r\nbreak;\r\ndefault:\r\nF_2 (KERN_WARNING MODULE_NAME\r\nL_30 ,\r\ni, p->type & 0xff ) ;\r\nbreak;\r\n}\r\n}\r\nF_47 ( V_82 ) ;\r\nF_47 ( V_83 ) ;\r\n}\r\nstatic void\r\nF_53 ( struct V_76 * V_77 , struct V_14 * V_78 )\r\n{\r\nstruct V_1 * V_2 ;\r\nint V_112 ;\r\nV_78 -> V_16 . V_100 = V_113 ;\r\nV_112 = F_11 ( V_78 -> V_16 . V_28 + V_114 ) ;\r\nV_2 = & ( V_78 -> V_16 . V_96 ) ;\r\nV_2 -> V_55 = L_31 ;\r\nV_2 -> V_7 = V_112 & 0xff ;\r\nV_2 -> V_8 = ( V_112 >> 8 ) & 0xff ;\r\nV_2 = & ( V_78 -> V_16 . V_56 ) ;\r\nsprintf ( V_78 -> V_16 . V_99 , L_24 ,\r\n( int ) V_78 -> V_16 . V_96 . V_7 ) ;\r\nV_2 -> V_55 = V_78 -> V_16 . V_99 ;\r\n#if 1\r\nF_54 ( V_77 , V_2 ) ;\r\n#else\r\nV_2 -> V_7 = F_11 ( V_78 -> V_16 . V_28 + V_115 ) ;\r\nif ( V_2 -> V_7 & 1 ) {\r\nunsigned long V_116 ;\r\nV_2 -> V_9 = V_102 ;\r\nV_2 -> V_7 &= V_117 ;\r\nV_2 -> V_7 = F_55 ( F_56 ( V_78 ) , V_2 -> V_7 ) ;\r\nV_116 = ~ F_11 ( V_78 -> V_16 . V_28 + V_118 ) ;\r\nV_116 /= V_119 ;\r\nV_2 -> V_7 += ( V_116 + 1 ) * F_57 ( V_77 -> V_120 . V_7 ) ;\r\nV_2 -> V_8 = V_2 -> V_7 + V_116 ;\r\n} else {\r\nV_2 -> V_8 = V_2 -> V_7 = 0 ;\r\n}\r\n#endif\r\nV_2 = & ( V_78 -> V_16 . V_58 ) ;\r\nsprintf ( V_78 -> V_16 . V_101 , L_25 ,\r\n( int ) V_78 -> V_16 . V_96 . V_7 ) ;\r\nV_2 -> V_55 = V_78 -> V_16 . V_101 ;\r\n#if 1\r\nF_58 ( V_77 , V_2 ) ;\r\n#else\r\nV_2 -> V_7 = F_11 ( V_78 -> V_16 . V_28 + V_121 ) ;\r\nif ( V_2 -> V_7 & 1 ) {\r\nunsigned long V_116 ;\r\nV_2 -> V_9 = V_102 ;\r\nV_2 -> V_7 &= V_117 ;\r\nV_2 -> V_7 = F_55 ( F_56 ( V_78 ) , V_2 -> V_7 ) ;\r\nV_116 = F_11 ( V_78 -> V_16 . V_28 + V_122 ) ;\r\nV_2 -> V_8 = V_2 -> V_7 + ~ V_116 ;\r\n}\r\n#endif\r\nV_2 = & ( V_78 -> V_16 . V_54 ) ;\r\nsprintf ( V_78 -> V_16 . V_108 , L_29 ,\r\n( int ) V_78 -> V_16 . V_96 . V_7 ) ;\r\nV_2 -> V_55 = V_78 -> V_16 . V_108 ;\r\nV_2 -> V_9 = V_111 ;\r\nV_2 -> V_7 = F_11 ( V_78 -> V_16 . V_28 + V_123 ) & ~ 1L ;\r\nV_2 -> V_8 = V_2 -> V_7 + ( F_11 ( V_78 -> V_16 . V_28 + V_124 ) ^ ( V_110 - 1 ) ) ;\r\nV_112 = F_52 ( V_78 -> V_16 . V_109 ) ;\r\nV_2 -> V_7 |= V_112 ;\r\nV_2 -> V_8 |= V_112 ;\r\n}\r\nstatic int T_6\r\nF_59 ( struct V_14 * V_3 )\r\n{\r\nT_2 V_125 ;\r\nT_2 V_126 ;\r\n#if 0\r\nprintk(KERN_DEBUG "LBA %lx STAT_CTL %Lx ERROR_CFG %Lx STATUS %Lx DMA_CTL %Lx\n",\r\nd->hba.base_addr,\r\nREAD_REG64(d->hba.base_addr + LBA_STAT_CTL),\r\nREAD_REG64(d->hba.base_addr + LBA_ERROR_CONFIG),\r\nREAD_REG64(d->hba.base_addr + LBA_ERROR_STATUS),\r\nREAD_REG64(d->hba.base_addr + LBA_DMA_CTL) );\r\nprintk(KERN_DEBUG " ARB mask %Lx pri %Lx mode %Lx mtlt %Lx\n",\r\nREAD_REG64(d->hba.base_addr + LBA_ARB_MASK),\r\nREAD_REG64(d->hba.base_addr + LBA_ARB_PRI),\r\nREAD_REG64(d->hba.base_addr + LBA_ARB_MODE),\r\nREAD_REG64(d->hba.base_addr + LBA_ARB_MTLT) );\r\nprintk(KERN_DEBUG " HINT cfg 0x%Lx\n",\r\nREAD_REG64(d->hba.base_addr + LBA_HINT_CFG));\r\nprintk(KERN_DEBUG " HINT reg ");\r\n{ int i;\r\nfor (i=LBA_HINT_BASE; i< (14*8 + LBA_HINT_BASE); i+=8)\r\nprintk(" %Lx", READ_REG64(d->hba.base_addr + i));\r\n}\r\nprintk("\n");\r\n#endif\r\n#ifdef F_37\r\n#endif\r\nV_126 = F_11 ( V_3 -> V_16 . V_28 + V_127 + 4 ) & 1 ;\r\nif ( V_126 ) {\r\nF_2 ( V_5 L_32 ) ;\r\n}\r\nV_125 = F_11 ( V_3 -> V_16 . V_28 + V_128 ) ;\r\nif ( V_125 & V_129 ) {\r\nF_2 ( V_5 L_33 ) ;\r\nV_125 &= ~ V_129 ;\r\nF_22 ( V_125 , V_3 -> V_16 . V_28 + V_128 ) ;\r\n}\r\nV_125 = F_11 ( V_3 -> V_16 . V_28 + V_127 ) ;\r\nF_22 ( V_125 | V_130 , V_3 -> V_16 . V_28 + V_127 ) ;\r\nif ( V_126 )\r\nF_60 ( V_131 ) ;\r\nif ( 0 == F_11 ( V_3 -> V_16 . V_28 + V_132 ) ) {\r\nF_2 ( V_5 L_34 ) ;\r\nF_22 ( 0x3 , V_3 -> V_16 . V_28 + V_132 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_6\r\nF_61 ( struct V_76 * V_46 )\r\n{\r\nstruct V_14 * V_78 ;\r\nF_62 ( V_133 ) ;\r\nstruct V_31 * V_134 ;\r\nstruct V_135 * V_136 ;\r\nT_2 V_137 ;\r\nvoid * V_138 ;\r\nchar * V_139 ;\r\nvoid T_3 * V_140 = F_51 ( V_46 -> V_120 . V_7 , 4096 ) ;\r\nint V_141 ;\r\nV_137 = F_11 ( V_140 + V_142 ) ;\r\nif ( F_63 ( V_46 ) ) {\r\nV_137 &= 0xf ;\r\nswitch ( V_137 ) {\r\ncase 0 : V_139 = L_35 ; break;\r\ncase 1 : V_139 = L_36 ; break;\r\ncase 2 : V_139 = L_37 ; break;\r\ncase 3 : V_139 = L_38 ; break;\r\ncase 4 : V_139 = L_39 ; break;\r\ncase 5 : V_139 = L_40 ; break;\r\ndefault: V_139 = L_41 ;\r\n}\r\nF_2 ( V_143 L_42 ,\r\nV_139 , V_137 & 0xf , ( long ) V_46 -> V_120 . V_7 ) ;\r\nif ( V_137 < 2 ) {\r\nF_2 ( V_44 L_43\r\nL_44 ) ;\r\n}\r\n#if 0\r\nif (func_class > 4) {\r\ncfg_ops = &mercury_cfg_ops;\r\n} else\r\n#endif\r\n{\r\nV_136 = & V_144 ;\r\n}\r\n} else if ( F_64 ( V_46 ) || F_65 ( V_46 ) ) {\r\nint V_145 , V_146 ;\r\nV_137 &= 0xff ;\r\nV_145 = V_137 >> 4 , V_146 = V_137 & 0xf ;\r\nF_2 ( V_143 L_45 ,\r\nF_64 ( V_46 ) ? L_46 : L_47 , V_145 ,\r\nV_146 , V_137 , ( long ) V_46 -> V_120 . V_7 ) ;\r\nV_136 = & V_147 ;\r\n} else {\r\nF_2 ( V_60 L_48 ,\r\n( long ) V_46 -> V_120 . V_7 ) ;\r\nreturn - V_148 ;\r\n}\r\nV_138 = F_66 ( V_46 -> V_120 . V_7 + V_149 ) ;\r\nV_78 = F_46 ( sizeof( struct V_14 ) , V_84 ) ;\r\nif ( ! V_78 ) {\r\nF_2 ( V_60 L_49 ) ;\r\nreturn ( 1 ) ;\r\n}\r\nV_78 -> V_150 = V_137 ;\r\nV_78 -> V_16 . V_28 = V_140 ;\r\nV_78 -> V_16 . V_46 = V_46 ;\r\nV_78 -> V_68 = V_138 ;\r\nV_78 -> V_16 . V_151 = F_67 ( V_46 ) ;\r\nF_68 ( V_46 , V_78 ) ;\r\nV_152 = & V_153 ;\r\nF_69 ( F_56 ( V_78 ) ) ;\r\nF_70 ( & V_78 -> V_154 ) ;\r\nif ( F_59 ( V_78 ) )\r\nreturn ( 1 ) ;\r\nif ( F_71 () ) {\r\nV_155 = & V_156 ;\r\nF_45 ( V_46 , V_78 ) ;\r\n} else {\r\nif ( ! V_157 ) {\r\nV_157 = F_51 ( V_158 , 64 * 1024 ) ;\r\nV_155 = & V_159 ;\r\n}\r\nF_53 ( V_46 , V_78 ) ;\r\n}\r\nif ( V_78 -> V_16 . V_96 . V_7 < V_160 )\r\nV_78 -> V_16 . V_96 . V_7 = V_160 ;\r\nif ( F_30 ( & V_59 ,\r\n& ( V_78 -> V_16 . V_56 ) ) ) {\r\nF_2 ( V_44 L_50 ,\r\n( long ) V_78 -> V_16 . V_56 . V_7 ,\r\n( long ) V_78 -> V_16 . V_56 . V_8 ) ;\r\nV_78 -> V_16 . V_56 . V_9 = 0 ;\r\n}\r\nF_72 ( & V_133 , & V_78 -> V_16 . V_54 ,\r\nF_52 ( V_78 -> V_16 . V_109 ) ) ;\r\nif ( V_78 -> V_16 . V_58 . V_7 )\r\nF_72 ( & V_133 , & V_78 -> V_16 . V_58 ,\r\nV_78 -> V_16 . V_100 ) ;\r\nif ( V_78 -> V_16 . V_56 . V_9 )\r\nF_72 ( & V_133 , & V_78 -> V_16 . V_56 ,\r\nV_78 -> V_16 . V_100 ) ;\r\nif ( V_78 -> V_16 . V_61 . V_9 )\r\nF_73 ( & V_133 , & V_78 -> V_16 . V_61 ) ;\r\nF_73 ( & V_133 , & V_78 -> V_16 . V_96 ) ;\r\nV_46 -> V_46 . V_49 = V_78 ;\r\nV_134 = V_78 -> V_16 . V_17 =\r\nF_74 ( & V_46 -> V_46 , V_78 -> V_16 . V_96 . V_7 ,\r\nV_136 , NULL , & V_133 ) ;\r\nif ( ! V_134 ) {\r\nF_75 ( & V_133 ) ;\r\nreturn 0 ;\r\n}\r\nV_141 = F_76 ( V_134 ) ;\r\nif ( F_71 () ) {\r\nF_77 ( L_51 ) ;\r\nF_78 ( V_134 ) ;\r\nF_77 ( L_52 ) ;\r\nF_79 ( V_134 ) ;\r\n#ifdef F_80\r\nF_77 ( L_53 ) ;\r\nF_1 ( & V_78 -> V_16 . V_54 , 2 ) ;\r\nF_77 ( L_54 ) ;\r\nF_1 ( & V_78 -> V_16 . V_56 , 2 ) ;\r\n#endif\r\n}\r\nF_81 ( V_134 ) ;\r\nif ( V_136 == & V_144 ) {\r\nV_78 -> V_9 |= V_161 ;\r\n}\r\nV_160 = V_141 + 1 ;\r\nF_82 ( V_134 ) ;\r\nreturn 0 ;\r\n}\r\nvoid T_6 F_83 ( void )\r\n{\r\nF_84 ( & V_162 ) ;\r\n}\r\nvoid F_85 ( struct V_76 * V_163 , T_2 V_164 , T_2 V_165 )\r\n{\r\nvoid T_3 * V_28 = F_51 ( V_163 -> V_120 . V_7 , 4096 ) ;\r\nV_165 <<= 2 ;\r\nF_86 ( ( V_164 & 0x001fffff ) != 0 ) ;\r\nF_86 ( ( V_165 & 0x001fffff ) != 0 ) ;\r\nF_29 ( L_55 , V_37 , V_164 , V_165 ) ;\r\nF_22 ( V_165 , V_28 + V_166 ) ;\r\nF_22 ( V_164 , V_28 + V_167 ) ;\r\nF_87 ( V_28 ) ;\r\n}
