Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Aug 14 19:58:32 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.656        0.000                      0                 3035        0.058        0.000                      0                 3035        4.500        0.000                       0                  1240  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
OSC_12MHZ               {0.000 41.666}       83.333          12.000          
  clk_100MHZ_LCLK_MMCM  {0.000 5.000}        10.000          100.000         
  clkfbout_LCLK_MMCM    {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
OSC_12MHZ                                                                                                                                                                16.667        0.000                       0                     1  
  clk_100MHZ_LCLK_MMCM        2.656        0.000                      0                 3017        0.058        0.000                      0                 3017        4.500        0.000                       0                  1237  
  clkfbout_LCLK_MMCM                                                                                                                                                     16.667        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_100MHZ_LCLK_MMCM  clk_100MHZ_LCLK_MMCM        4.934        0.000                      0                   18        0.773        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  OSC_12MHZ
  To Clock:  OSC_12MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OSC_12MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { OSC_12MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHZ_LCLK_MMCM
  To Clock:  clk_100MHZ_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        2.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 2.826ns (40.005%)  route 4.238ns (59.995%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.353     5.390    WFM_ACQ_0/WVB/WR_CTRL/clk_100MHZ
    SLICE_X42Y24         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.433     5.823 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/Q
                         net (fo=9, routed)           0.815     6.638    WFM_ACQ_0/WVB/WR_CTRL/hdr_data_in[62]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     7.200 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.200    WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_6_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.380 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_5/O[0]
                         net (fo=1, routed)           0.473     7.853    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow1[4]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.249     8.102 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.102    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_3_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.559 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.559    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.775 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.489     9.263    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.309     9.572 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1/O
                         net (fo=9, routed)           0.685    10.258    WFM_ACQ_0/WVB/WR_CTRL/OFLOW_PEDGE/wvb_wr_addr_reg[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.105    10.363 r  WFM_ACQ_0/WVB/WR_CTRL/OFLOW_PEDGE/WAVEFORM_DISCR_BUFF_i_2/O
                         net (fo=4, routed)           0.531    10.894    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X46Y18         LUT2 (Prop_lut2_I0_O)        0.105    10.999 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=32, routed)          0.403    11.402    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.105    11.507 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.372    11.879    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_i_reg_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I1_O)        0.105    11.984 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.470    12.454    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X42Y19         FDRE                                         r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.252    15.087    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X42Y19         FDRE                                         r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.285    15.372    
                         clock uncertainty           -0.243    15.129    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)       -0.019    15.110    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -12.454    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 2.826ns (40.045%)  route 4.231ns (59.955%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.353     5.390    WFM_ACQ_0/WVB/WR_CTRL/clk_100MHZ
    SLICE_X42Y24         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.433     5.823 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/Q
                         net (fo=9, routed)           0.815     6.638    WFM_ACQ_0/WVB/WR_CTRL/hdr_data_in[62]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     7.200 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.200    WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_6_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.380 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_5/O[0]
                         net (fo=1, routed)           0.473     7.853    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow1[4]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.249     8.102 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.102    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_3_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.559 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.559    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.775 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.489     9.263    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.309     9.572 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1/O
                         net (fo=9, routed)           0.685    10.258    WFM_ACQ_0/WVB/WR_CTRL/OFLOW_PEDGE/wvb_wr_addr_reg[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.105    10.363 r  WFM_ACQ_0/WVB/WR_CTRL/OFLOW_PEDGE/WAVEFORM_DISCR_BUFF_i_2/O
                         net (fo=4, routed)           0.531    10.894    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X46Y18         LUT2 (Prop_lut2_I0_O)        0.105    10.999 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=32, routed)          0.403    11.402    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.105    11.507 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.372    11.879    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_i_reg_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I1_O)        0.105    11.984 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.463    12.447    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X42Y19         FDRE                                         r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.252    15.087    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X42Y19         FDRE                                         r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.285    15.372    
                         clock uncertainty           -0.243    15.129    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)       -0.017    15.112    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 2.616ns (40.933%)  route 3.775ns (59.067%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.353     5.390    WFM_ACQ_0/WVB/WR_CTRL/clk_100MHZ
    SLICE_X42Y24         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.433     5.823 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/Q
                         net (fo=9, routed)           0.815     6.638    WFM_ACQ_0/WVB/WR_CTRL/hdr_data_in[62]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     7.200 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.200    WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_6_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.380 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_5/O[0]
                         net (fo=1, routed)           0.473     7.853    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow1[4]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.249     8.102 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.102    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_3_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.559 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.559    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.775 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.489     9.263    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.309     9.572 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1/O
                         net (fo=9, routed)           0.685    10.258    WFM_ACQ_0/WVB/WR_CTRL/OFLOW_PEDGE/wvb_wr_addr_reg[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.105    10.363 r  WFM_ACQ_0/WVB/WR_CTRL/OFLOW_PEDGE/WAVEFORM_DISCR_BUFF_i_2/O
                         net (fo=4, routed)           0.531    10.894    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X46Y18         LUT2 (Prop_lut2_I0_O)        0.105    10.999 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=32, routed)          0.782    11.781    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y4          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.291    15.126    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y4          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.269    15.396    
                         clock uncertainty           -0.243    15.153    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.476    14.677    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -11.781    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 2.616ns (40.933%)  route 3.775ns (59.067%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.353     5.390    WFM_ACQ_0/WVB/WR_CTRL/clk_100MHZ
    SLICE_X42Y24         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.433     5.823 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/Q
                         net (fo=9, routed)           0.815     6.638    WFM_ACQ_0/WVB/WR_CTRL/hdr_data_in[62]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     7.200 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.200    WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_6_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.380 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_5/O[0]
                         net (fo=1, routed)           0.473     7.853    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow1[4]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.249     8.102 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.102    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_3_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.559 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.559    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.775 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.489     9.263    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.309     9.572 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1/O
                         net (fo=9, routed)           0.685    10.258    WFM_ACQ_0/WVB/WR_CTRL/OFLOW_PEDGE/wvb_wr_addr_reg[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.105    10.363 r  WFM_ACQ_0/WVB/WR_CTRL/OFLOW_PEDGE/WAVEFORM_DISCR_BUFF_i_2/O
                         net (fo=4, routed)           0.531    10.894    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X46Y18         LUT2 (Prop_lut2_I0_O)        0.105    10.999 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=32, routed)          0.782    11.781    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y4          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.291    15.126    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y4          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.269    15.396    
                         clock uncertainty           -0.243    15.153    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.476    14.677    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -11.781    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.365ns  (logic 2.616ns (41.097%)  route 3.749ns (58.903%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.353     5.390    WFM_ACQ_0/WVB/WR_CTRL/clk_100MHZ
    SLICE_X42Y24         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.433     5.823 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/Q
                         net (fo=9, routed)           0.815     6.638    WFM_ACQ_0/WVB/WR_CTRL/hdr_data_in[62]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     7.200 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.200    WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_6_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.380 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_5/O[0]
                         net (fo=1, routed)           0.473     7.853    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow1[4]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.249     8.102 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.102    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_3_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.559 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.559    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.775 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.489     9.263    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.309     9.572 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1/O
                         net (fo=9, routed)           0.685    10.258    WFM_ACQ_0/WVB/WR_CTRL/OFLOW_PEDGE/wvb_wr_addr_reg[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.105    10.363 r  WFM_ACQ_0/WVB/WR_CTRL/OFLOW_PEDGE/WAVEFORM_DISCR_BUFF_i_2/O
                         net (fo=4, routed)           0.531    10.894    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X46Y18         LUT2 (Prop_lut2_I0_O)        0.105    10.999 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=32, routed)          0.757    11.755    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y4          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.291    15.126    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y4          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.269    15.396    
                         clock uncertainty           -0.243    15.153    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476    14.677    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -11.755    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 2.616ns (41.104%)  route 3.748ns (58.896%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.353     5.390    WFM_ACQ_0/WVB/WR_CTRL/clk_100MHZ
    SLICE_X42Y24         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.433     5.823 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/Q
                         net (fo=9, routed)           0.815     6.638    WFM_ACQ_0/WVB/WR_CTRL/hdr_data_in[62]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     7.200 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.200    WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_6_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.380 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_5/O[0]
                         net (fo=1, routed)           0.473     7.853    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow1[4]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.249     8.102 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.102    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_3_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.559 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.559    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.775 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.489     9.263    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.309     9.572 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1/O
                         net (fo=9, routed)           0.685    10.258    WFM_ACQ_0/WVB/WR_CTRL/OFLOW_PEDGE/wvb_wr_addr_reg[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.105    10.363 r  WFM_ACQ_0/WVB/WR_CTRL/OFLOW_PEDGE/WAVEFORM_DISCR_BUFF_i_2/O
                         net (fo=4, routed)           0.531    10.894    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X46Y18         LUT2 (Prop_lut2_I0_O)        0.105    10.999 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=32, routed)          0.756    11.754    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y4          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.291    15.126    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y4          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.269    15.396    
                         clock uncertainty           -0.243    15.153    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476    14.677    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -11.754    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 2.616ns (41.455%)  route 3.694ns (58.545%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.353     5.390    WFM_ACQ_0/WVB/WR_CTRL/clk_100MHZ
    SLICE_X42Y24         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.433     5.823 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/Q
                         net (fo=9, routed)           0.815     6.638    WFM_ACQ_0/WVB/WR_CTRL/hdr_data_in[62]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     7.200 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.200    WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_6_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.380 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_5/O[0]
                         net (fo=1, routed)           0.473     7.853    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow1[4]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.249     8.102 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.102    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_3_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.559 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.559    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.775 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.489     9.263    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.309     9.572 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1/O
                         net (fo=9, routed)           0.685    10.258    WFM_ACQ_0/WVB/WR_CTRL/OFLOW_PEDGE/wvb_wr_addr_reg[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.105    10.363 r  WFM_ACQ_0/WVB/WR_CTRL/OFLOW_PEDGE/WAVEFORM_DISCR_BUFF_i_2/O
                         net (fo=4, routed)           0.531    10.894    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X46Y18         LUT2 (Prop_lut2_I0_O)        0.105    10.999 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=32, routed)          0.702    11.701    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y4          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.291    15.126    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y4          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.269    15.396    
                         clock uncertainty           -0.243    15.153    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.476    14.677    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 2.616ns (41.455%)  route 3.694ns (58.545%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.353     5.390    WFM_ACQ_0/WVB/WR_CTRL/clk_100MHZ
    SLICE_X42Y24         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.433     5.823 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/Q
                         net (fo=9, routed)           0.815     6.638    WFM_ACQ_0/WVB/WR_CTRL/hdr_data_in[62]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     7.200 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.200    WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_6_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.380 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_5/O[0]
                         net (fo=1, routed)           0.473     7.853    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow1[4]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.249     8.102 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.102    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_3_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.559 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.559    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.775 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.489     9.263    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.309     9.572 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1/O
                         net (fo=9, routed)           0.685    10.258    WFM_ACQ_0/WVB/WR_CTRL/OFLOW_PEDGE/wvb_wr_addr_reg[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.105    10.363 r  WFM_ACQ_0/WVB/WR_CTRL/OFLOW_PEDGE/WAVEFORM_DISCR_BUFF_i_2/O
                         net (fo=4, routed)           0.531    10.894    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X46Y18         LUT2 (Prop_lut2_I0_O)        0.105    10.999 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=32, routed)          0.702    11.701    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y4          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.291    15.126    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y4          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.269    15.396    
                         clock uncertainty           -0.243    15.153    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.476    14.677    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 2.616ns (41.421%)  route 3.700ns (58.579%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.353     5.390    WFM_ACQ_0/WVB/WR_CTRL/clk_100MHZ
    SLICE_X42Y24         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.433     5.823 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/Q
                         net (fo=9, routed)           0.815     6.638    WFM_ACQ_0/WVB/WR_CTRL/hdr_data_in[62]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     7.200 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.200    WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_6_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.380 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_5/O[0]
                         net (fo=1, routed)           0.473     7.853    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow1[4]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.249     8.102 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.102    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_3_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.559 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.559    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.775 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.489     9.263    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.309     9.572 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1/O
                         net (fo=9, routed)           0.685    10.258    WFM_ACQ_0/WVB/WR_CTRL/OFLOW_PEDGE/wvb_wr_addr_reg[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.105    10.363 r  WFM_ACQ_0/WVB/WR_CTRL/OFLOW_PEDGE/WAVEFORM_DISCR_BUFF_i_2/O
                         net (fo=4, routed)           0.531    10.894    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X46Y18         LUT2 (Prop_lut2_I0_O)        0.105    10.999 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=32, routed)          0.707    11.706    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X1Y6          RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.297    15.132    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y6          RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.269    15.402    
                         clock uncertainty           -0.243    15.159    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.476    14.683    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 2.616ns (41.623%)  route 3.669ns (58.377%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.353     5.390    WFM_ACQ_0/WVB/WR_CTRL/clk_100MHZ
    SLICE_X42Y24         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.433     5.823 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[2]/Q
                         net (fo=9, routed)           0.815     6.638    WFM_ACQ_0/WVB/WR_CTRL/hdr_data_in[62]
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     7.200 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.200    WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_6_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.380 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_5/O[0]
                         net (fo=1, routed)           0.473     7.853    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow1[4]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.249     8.102 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.102    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_3_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.559 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.559    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.775 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.489     9.263    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.309     9.572 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1/O
                         net (fo=9, routed)           0.685    10.258    WFM_ACQ_0/WVB/WR_CTRL/OFLOW_PEDGE/wvb_wr_addr_reg[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.105    10.363 r  WFM_ACQ_0/WVB/WR_CTRL/OFLOW_PEDGE/WAVEFORM_DISCR_BUFF_i_2/O
                         net (fo=4, routed)           0.531    10.894    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X46Y18         LUT2 (Prop_lut2_I0_O)        0.105    10.999 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=32, routed)          0.676    11.675    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y4          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.291    15.126    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y4          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.269    15.396    
                         clock uncertainty           -0.243    15.153    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476    14.677    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -11.675    
  -------------------------------------------------------------------
                         slack                                  3.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.219%)  route 0.124ns (46.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.564     1.795    WFM_ACQ_0/WVB/WR_CTRL/clk_100MHZ
    SLICE_X49Y15         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     1.936 r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[0]/Q
                         net (fo=1, routed)           0.124     2.060    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X1Y6          RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.869     2.379    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y6          RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.847    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.155     2.002    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 XDOM_0/wvb_trig_thresh_trig_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WFM_ACQ_0/MDOM_TRIG/trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.825%)  route 0.202ns (49.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.554     1.785    XDOM_0/clk_100MHZ
    SLICE_X34Y22         FDRE                                         r  XDOM_0/wvb_trig_thresh_trig_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164     1.949 r  XDOM_0/wvb_trig_thresh_trig_en_reg/Q
                         net (fo=3, routed)           0.202     2.151    XDOM_0/xdom_trig_bundle[18]
    SLICE_X39Y23         LUT5 (Prop_lut5_I4_O)        0.045     2.196 r  XDOM_0/MDOM_TRIG/trig_i_1/O
                         net (fo=1, routed)           0.000     2.196    WFM_ACQ_0/MDOM_TRIG/trig_reg_2
    SLICE_X39Y23         FDRE                                         r  WFM_ACQ_0/MDOM_TRIG/trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.819     2.328    WFM_ACQ_0/MDOM_TRIG/clk_100MHZ
    SLICE_X39Y23         FDRE                                         r  WFM_ACQ_0/MDOM_TRIG/trig_reg/C
                         clock pessimism             -0.283     2.045    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.091     2.136    WFM_ACQ_0/MDOM_TRIG/trig_reg
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/MDOM_TRIG/discr_stream_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.668%)  route 0.161ns (53.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.558     1.789    WFM_ACQ_0/MDOM_TRIG/clk_100MHZ
    SLICE_X55Y22         FDRE                                         r  WFM_ACQ_0/MDOM_TRIG/discr_stream_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.930 r  WFM_ACQ_0/MDOM_TRIG/discr_stream_out_reg[6]/Q
                         net (fo=1, routed)           0.161     2.091    WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[20]
    RAMB18_X2Y8          RAMB18E1                                     r  WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.865     2.375    WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y8          RAMB18E1                                     r  WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.512     1.863    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     2.018    WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/MDOM_TRIG/discr_stream_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.558%)  route 0.162ns (53.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.558     1.789    WFM_ACQ_0/MDOM_TRIG/clk_100MHZ
    SLICE_X55Y21         FDRE                                         r  WFM_ACQ_0/MDOM_TRIG/discr_stream_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     1.930 r  WFM_ACQ_0/MDOM_TRIG/discr_stream_out_reg[5]/Q
                         net (fo=1, routed)           0.162     2.092    WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[19]
    RAMB18_X2Y8          RAMB18E1                                     r  WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.865     2.375    WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y8          RAMB18E1                                     r  WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.512     1.863    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.155     2.018    WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.025%)  route 0.105ns (44.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.563     1.794    WFM_ACQ_0/WVB/WR_CTRL/clk_100MHZ
    SLICE_X49Y16         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.128     1.922 r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[7]/Q
                         net (fo=1, routed)           0.105     2.027    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X1Y6          RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.869     2.379    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y6          RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.847    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.102     1.949    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.092%)  route 0.165ns (53.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.558     1.789    WFM_ACQ_0/WVB/WR_CTRL/clk_100MHZ
    SLICE_X51Y22         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141     1.930 r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[38]/Q
                         net (fo=1, routed)           0.165     2.095    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[2]
    RAMB36_X1Y4          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.864     2.374    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y4          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.512     1.862    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.155     2.017    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.092%)  route 0.165ns (53.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.558     1.789    WFM_ACQ_0/WVB/WR_CTRL/clk_100MHZ
    SLICE_X51Y22         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141     1.930 r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[40]/Q
                         net (fo=1, routed)           0.165     2.095    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X1Y4          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.864     2.374    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y4          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.512     1.862    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[4])
                                                      0.155     2.017    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.844%)  route 0.167ns (54.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.563     1.794    WFM_ACQ_0/WVB/WR_CTRL/clk_100MHZ
    SLICE_X51Y16         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.935 r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[12]/Q
                         net (fo=1, routed)           0.167     2.102    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB18_X1Y6          RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.869     2.379    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y6          RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.512     1.867    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.155     2.022    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/MDOM_TRIG/adc_stream_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.771%)  route 0.167ns (54.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.559     1.790    WFM_ACQ_0/MDOM_TRIG/clk_100MHZ
    SLICE_X55Y20         FDRE                                         r  WFM_ACQ_0/MDOM_TRIG/adc_stream_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     1.931 r  WFM_ACQ_0/MDOM_TRIG/adc_stream_out_reg[0]/Q
                         net (fo=1, routed)           0.167     2.098    WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X2Y8          RAMB18E1                                     r  WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.865     2.375    WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y8          RAMB18E1                                     r  WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.512     1.863    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     2.018    WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.578%)  route 0.107ns (45.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.559     1.790    WFM_ACQ_0/WVB/WR_CTRL/clk_100MHZ
    SLICE_X48Y20         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.128     1.918 r  WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[3]/Q
                         net (fo=1, routed)           0.107     2.025    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[15]
    RAMB36_X1Y4          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.864     2.374    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y4          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.842    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.101     1.943    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHZ_LCLK_MMCM
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X1Y6      WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X1Y6      WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y4      WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y4      WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X2Y8      WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X2Y8      WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y9      WFM_ACQ_0/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y9      WFM_ACQ_0/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y3      WFM_ACQ_0/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y3      WFM_ACQ_0/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y22     XDOM_0/blue_led_lvl_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y19     rgb_0/red_0/y_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y18     XDOM_0/green_led_lvl_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y18     XDOM_0/green_led_lvl_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y18     XDOM_0/green_led_lvl_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y18     XDOM_0/green_led_lvl_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y22     rgb_0/blue_0/cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y22     rgb_0/blue_0/cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y22     rgb_0/blue_0/cnt_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y22     rgb_0/blue_0/cnt_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y20     WFM_ACQ_0/DATA_GEN_0/adc_stream_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y20     WFM_ACQ_0/DATA_GEN_0/adc_stream_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y20     WFM_ACQ_0/DATA_GEN_0/adc_stream_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y20     WFM_ACQ_0/DATA_GEN_0/adc_stream_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y17     WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y17     WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y17     WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y17     WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y17     WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X47Y17     WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_LCLK_MMCM
  To Clock:  clkfbout_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_LCLK_MMCM
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100MHZ_LCLK_MMCM
  To Clock:  clk_100MHZ_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        4.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.773ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]/PRE
                            (recovery check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 0.853ns (19.324%)  route 3.561ns (80.676%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.438     5.475    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X6Y38          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.433     5.908 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/Q
                         net (fo=2, routed)           0.787     6.695    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[19]
    SLICE_X7Y35          LUT4 (Prop_lut4_I1_O)        0.105     6.800 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13/O
                         net (fo=1, routed)           0.343     7.143    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13_n_0
    SLICE_X7Y35          LUT5 (Prop_lut5_I4_O)        0.105     7.248 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.409     7.657    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I3_O)        0.105     7.762 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          1.233     8.996    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I0_O)        0.105     9.101 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.789     9.889    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X8Y29          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.254    15.089    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X8Y29          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]/C
                         clock pessimism              0.269    15.358    
                         clock uncertainty           -0.243    15.115    
    SLICE_X8Y29          FDPE (Recov_fdpe_C_PRE)     -0.292    14.823    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5]/PRE
                            (recovery check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 0.853ns (19.324%)  route 3.561ns (80.676%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.438     5.475    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X6Y38          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.433     5.908 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/Q
                         net (fo=2, routed)           0.787     6.695    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[19]
    SLICE_X7Y35          LUT4 (Prop_lut4_I1_O)        0.105     6.800 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13/O
                         net (fo=1, routed)           0.343     7.143    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13_n_0
    SLICE_X7Y35          LUT5 (Prop_lut5_I4_O)        0.105     7.248 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.409     7.657    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I3_O)        0.105     7.762 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          1.233     8.996    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I0_O)        0.105     9.101 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.789     9.889    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X8Y29          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.254    15.089    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X8Y29          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5]/C
                         clock pessimism              0.269    15.358    
                         clock uncertainty           -0.243    15.115    
    SLICE_X8Y29          FDPE (Recov_fdpe_C_PRE)     -0.292    14.823    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[6]/PRE
                            (recovery check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 0.853ns (19.324%)  route 3.561ns (80.676%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.438     5.475    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X6Y38          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.433     5.908 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/Q
                         net (fo=2, routed)           0.787     6.695    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[19]
    SLICE_X7Y35          LUT4 (Prop_lut4_I1_O)        0.105     6.800 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13/O
                         net (fo=1, routed)           0.343     7.143    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13_n_0
    SLICE_X7Y35          LUT5 (Prop_lut5_I4_O)        0.105     7.248 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.409     7.657    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I3_O)        0.105     7.762 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          1.233     8.996    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I0_O)        0.105     9.101 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.789     9.889    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X8Y29          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.254    15.089    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X8Y29          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[6]/C
                         clock pessimism              0.269    15.358    
                         clock uncertainty           -0.243    15.115    
    SLICE_X8Y29          FDPE (Recov_fdpe_C_PRE)     -0.292    14.823    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]/PRE
                            (recovery check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 0.853ns (19.324%)  route 3.561ns (80.676%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.438     5.475    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X6Y38          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.433     5.908 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/Q
                         net (fo=2, routed)           0.787     6.695    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[19]
    SLICE_X7Y35          LUT4 (Prop_lut4_I1_O)        0.105     6.800 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13/O
                         net (fo=1, routed)           0.343     7.143    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13_n_0
    SLICE_X7Y35          LUT5 (Prop_lut5_I4_O)        0.105     7.248 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.409     7.657    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I3_O)        0.105     7.762 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          1.233     8.996    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I0_O)        0.105     9.101 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.789     9.889    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X8Y29          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.254    15.089    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X8Y29          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]/C
                         clock pessimism              0.269    15.358    
                         clock uncertainty           -0.243    15.115    
    SLICE_X8Y29          FDPE (Recov_fdpe_C_PRE)     -0.292    14.823    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]/PRE
                            (recovery check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 0.853ns (19.324%)  route 3.561ns (80.676%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.438     5.475    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X6Y38          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.433     5.908 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/Q
                         net (fo=2, routed)           0.787     6.695    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[19]
    SLICE_X7Y35          LUT4 (Prop_lut4_I1_O)        0.105     6.800 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13/O
                         net (fo=1, routed)           0.343     7.143    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13_n_0
    SLICE_X7Y35          LUT5 (Prop_lut5_I4_O)        0.105     7.248 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.409     7.657    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I3_O)        0.105     7.762 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          1.233     8.996    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I0_O)        0.105     9.101 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.789     9.889    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X8Y29          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.254    15.089    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X8Y29          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]/C
                         clock pessimism              0.269    15.358    
                         clock uncertainty           -0.243    15.115    
    SLICE_X8Y29          FDPE (Recov_fdpe_C_PRE)     -0.258    14.857    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]/PRE
                            (recovery check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.853ns (20.528%)  route 3.302ns (79.472%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.438     5.475    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X6Y38          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.433     5.908 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/Q
                         net (fo=2, routed)           0.787     6.695    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[19]
    SLICE_X7Y35          LUT4 (Prop_lut4_I1_O)        0.105     6.800 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13/O
                         net (fo=1, routed)           0.343     7.143    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13_n_0
    SLICE_X7Y35          LUT5 (Prop_lut5_I4_O)        0.105     7.248 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.409     7.657    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I3_O)        0.105     7.762 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          1.233     8.996    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I0_O)        0.105     9.101 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.530     9.630    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X8Y31          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.256    15.091    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X8Y31          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]/C
                         clock pessimism              0.269    15.360    
                         clock uncertainty           -0.243    15.117    
    SLICE_X8Y31          FDPE (Recov_fdpe_C_PRE)     -0.292    14.825    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.853ns (20.905%)  route 3.227ns (79.095%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.438     5.475    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X6Y38          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.433     5.908 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/Q
                         net (fo=2, routed)           0.787     6.695    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[19]
    SLICE_X7Y35          LUT4 (Prop_lut4_I1_O)        0.105     6.800 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13/O
                         net (fo=1, routed)           0.343     7.143    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13_n_0
    SLICE_X7Y35          LUT5 (Prop_lut5_I4_O)        0.105     7.248 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.409     7.657    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I3_O)        0.105     7.762 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          1.233     8.996    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I0_O)        0.105     9.101 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.455     9.555    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X10Y31         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.256    15.091    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X10Y31         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/C
                         clock pessimism              0.269    15.360    
                         clock uncertainty           -0.243    15.117    
    SLICE_X10Y31         FDPE (Recov_fdpe_C_PRE)     -0.292    14.825    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/PRE
                            (recovery check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.853ns (20.905%)  route 3.227ns (79.095%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.438     5.475    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X6Y38          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.433     5.908 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/Q
                         net (fo=2, routed)           0.787     6.695    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[19]
    SLICE_X7Y35          LUT4 (Prop_lut4_I1_O)        0.105     6.800 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13/O
                         net (fo=1, routed)           0.343     7.143    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13_n_0
    SLICE_X7Y35          LUT5 (Prop_lut5_I4_O)        0.105     7.248 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.409     7.657    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I3_O)        0.105     7.762 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          1.233     8.996    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I0_O)        0.105     9.101 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.455     9.555    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X10Y31         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.256    15.091    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X10Y31         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/C
                         clock pessimism              0.269    15.360    
                         clock uncertainty           -0.243    15.117    
    SLICE_X10Y31         FDPE (Recov_fdpe_C_PRE)     -0.292    14.825    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/PRE
                            (recovery check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.853ns (20.905%)  route 3.227ns (79.095%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.438     5.475    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X6Y38          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.433     5.908 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/Q
                         net (fo=2, routed)           0.787     6.695    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[19]
    SLICE_X7Y35          LUT4 (Prop_lut4_I1_O)        0.105     6.800 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13/O
                         net (fo=1, routed)           0.343     7.143    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13_n_0
    SLICE_X7Y35          LUT5 (Prop_lut5_I4_O)        0.105     7.248 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.409     7.657    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I3_O)        0.105     7.762 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          1.233     8.996    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I0_O)        0.105     9.101 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.455     9.555    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X10Y31         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.256    15.091    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X10Y31         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/C
                         clock pessimism              0.269    15.360    
                         clock uncertainty           -0.243    15.117    
    SLICE_X10Y31         FDPE (Recov_fdpe_C_PRE)     -0.258    14.859    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/PRE
                            (recovery check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHZ_LCLK_MMCM rise@10.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.853ns (20.905%)  route 3.227ns (79.095%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.438     5.475    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X6Y38          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.433     5.908 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/Q
                         net (fo=2, routed)           0.787     6.695    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[19]
    SLICE_X7Y35          LUT4 (Prop_lut4_I1_O)        0.105     6.800 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13/O
                         net (fo=1, routed)           0.343     7.143    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_13_n_0
    SLICE_X7Y35          LUT5 (Prop_lut5_I4_O)        0.105     7.248 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.409     7.657    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I3_O)        0.105     7.762 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          1.233     8.996    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I0_O)        0.105     9.101 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.455     9.555    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X10Y31         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000    10.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    11.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    13.758    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        1.256    15.091    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X10Y31         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/C
                         clock pessimism              0.269    15.360    
                         clock uncertainty           -0.243    15.117    
    SLICE_X10Y31         FDPE (Recov_fdpe_C_PRE)     -0.258    14.859    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  5.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
                            (removal check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.254ns (35.373%)  route 0.464ns (64.627%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.592     1.823    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X6Y37          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.987 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]/Q
                         net (fo=2, routed)           0.094     2.081    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[12]
    SLICE_X7Y37          LUT5 (Prop_lut5_I1_O)        0.045     2.126 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_4/O
                         net (fo=1, routed)           0.134     2.260    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_4_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I0_O)        0.045     2.305 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.236     2.541    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/SR[0]
    SLICE_X6Y33          FDCE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.859     2.368    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/clk_100MHZ
    SLICE_X6Y33          FDCE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/C
                         clock pessimism             -0.533     1.835    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.067     1.768    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/PRE
                            (removal check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.209ns (22.975%)  route 0.701ns (77.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.585     1.816    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X6Y27          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.980 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/Q
                         net (fo=62, routed)          0.505     2.485    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm_reg[0][1]
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.045     2.530 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.196     2.726    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X10Y31         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.829     2.338    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X10Y31         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/C
                         clock pessimism             -0.512     1.826    
    SLICE_X10Y31         FDPE (Remov_fdpe_C_PRE)     -0.071     1.755    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/PRE
                            (removal check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.209ns (22.975%)  route 0.701ns (77.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.585     1.816    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X6Y27          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.980 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/Q
                         net (fo=62, routed)          0.505     2.485    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm_reg[0][1]
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.045     2.530 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.196     2.726    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X10Y31         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.829     2.338    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X10Y31         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/C
                         clock pessimism             -0.512     1.826    
    SLICE_X10Y31         FDPE (Remov_fdpe_C_PRE)     -0.071     1.755    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.209ns (22.975%)  route 0.701ns (77.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.585     1.816    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X6Y27          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.980 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/Q
                         net (fo=62, routed)          0.505     2.485    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm_reg[0][1]
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.045     2.530 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.196     2.726    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X10Y31         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.829     2.338    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X10Y31         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/C
                         clock pessimism             -0.512     1.826    
    SLICE_X10Y31         FDPE (Remov_fdpe_C_PRE)     -0.071     1.755    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/PRE
                            (removal check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.209ns (22.975%)  route 0.701ns (77.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.585     1.816    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X6Y27          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.980 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/Q
                         net (fo=62, routed)          0.505     2.485    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm_reg[0][1]
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.045     2.530 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.196     2.726    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X10Y31         FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.829     2.338    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X10Y31         FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/C
                         clock pessimism             -0.512     1.826    
    SLICE_X10Y31         FDPE (Remov_fdpe_C_PRE)     -0.071     1.755    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.209ns (23.030%)  route 0.699ns (76.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.585     1.816    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X6Y27          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.980 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/Q
                         net (fo=62, routed)          0.505     2.485    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm_reg[0][1]
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.045     2.530 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.194     2.724    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X9Y30          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.828     2.337    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X9Y30          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]/C
                         clock pessimism             -0.512     1.825    
    SLICE_X9Y30          FDPE (Remov_fdpe_C_PRE)     -0.095     1.730    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]/PRE
                            (removal check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.209ns (23.030%)  route 0.699ns (76.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.585     1.816    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X6Y27          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.980 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/Q
                         net (fo=62, routed)          0.505     2.485    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm_reg[0][1]
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.045     2.530 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.194     2.724    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X9Y30          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.828     2.337    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X9Y30          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]/C
                         clock pessimism             -0.512     1.825    
    SLICE_X9Y30          FDPE (Remov_fdpe_C_PRE)     -0.095     1.730    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.209ns (23.030%)  route 0.699ns (76.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.585     1.816    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X6Y27          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.980 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/Q
                         net (fo=62, routed)          0.505     2.485    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm_reg[0][1]
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.045     2.530 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.194     2.724    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X9Y30          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.828     2.337    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X9Y30          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1]/C
                         clock pessimism             -0.512     1.825    
    SLICE_X9Y30          FDPE (Remov_fdpe_C_PRE)     -0.095     1.730    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.209ns (23.030%)  route 0.699ns (76.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.585     1.816    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X6Y27          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.980 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/Q
                         net (fo=62, routed)          0.505     2.485    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm_reg[0][1]
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.045     2.530 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.194     2.724    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X9Y30          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.828     2.337    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X9Y30          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]/C
                         clock pessimism             -0.512     1.825    
    SLICE_X9Y30          FDPE (Remov_fdpe_C_PRE)     -0.095     1.730    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8]/PRE
                            (removal check against rising-edge clock clk_100MHZ_LCLK_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHZ_LCLK_MMCM rise@0.000ns - clk_100MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.209ns (23.030%)  route 0.699ns (76.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.585     1.816    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_100MHZ
    SLICE_X6Y27          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.980 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/Q
                         net (fo=62, routed)          0.505     2.485    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm_reg[0][1]
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.045     2.530 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.194     2.724    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X9Y30          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_100MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1235, routed)        0.828     2.337    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_100MHZ
    SLICE_X9Y30          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8]/C
                         clock pessimism             -0.512     1.825    
    SLICE_X9Y30          FDPE (Remov_fdpe_C_PRE)     -0.095     1.730    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.994    





