setting auto_restore_mw_cel_lib_setup true
icc2_shell> o
setting top_design to: 
ORCA_TOP
icc2_shell> set_host_options -max_cores 16
1
icc2_shell> source ../scripts/icc2.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# ORCA
# The RTL version does not currently have macros
# The one pulled from a lab does have macros, but no RTL.  Similar to the version with RTL.
# Below is an effort to get the design pulled from a lap working for ICC2
# Original lab had sram_lp memories, but the NDMs don't seem to be build correctly for the current libraries.  Converted code to regular SRAMs.
set top_design ORCA_TOP
ORCA_TOP
set FCL 1
1
set add_ios 0
0
set pad_design 0
0
set design_size {1000 800}
1000 800
set design_io_border 10
10
set dc_floorplanning 1
1
set enable_dft 1
1
set innovus_enable_manual_macro_placement 1
1
set split_constraints 0
0
# This is the raw RTL without SRAMS
#set rtl_list [list [glob /pkgs/synopsys/32_28nm/SAED_EDK32.28nm_REF_v_15032018/SAED32_EDK/references/orca/dc/rtl/*.vhd ] ../rtl/MUX21X2.sv ]
# This is hacked P&R netlist with SRAMs and test and level shifters removed.
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/ORCA_TOP.sv
set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
#set slow_corner "ss0p95vn40c_i0p95v ss0p95vn40c "
set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set slow_metal 1p9m_Cmax_-40
1p9m_Cmax_-40
set fast_metal 1p9m_Cmax_-40
1p9m_Cmax_-40
set synth_corners $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_slow $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
stdcell_hvt stdcell_rvt stdcell_lvt sram
# Get just the main standard cells, srams
set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ "
saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ 
# Full MCMM Corners
if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/
#declaring sub blocks
set sub_block {SDRAM_TOP 
                                BLENDER_0 
                                PCI_TOP 
                                CONTEXT_MEM 
                                RISC_CORE 
                                CLOCKING 
                                BLENDER_1 
                                PARSER 
                                }
SDRAM_TOP 
                                BLENDER_0 
                                PCI_TOP 
                                CONTEXT_MEM 
                                RISC_CORE 
                                CLOCKING 
                                BLENDER_1 
                                PARSER 
                                
set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING
set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM
######## STARTING INITIALIZE and FLOORPLAN #################
# Look for directories like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm"
# This may not be used
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/ndm }
#set synthetic_library dw_foundation.sldb
# Changed to only be the slow corner libraries
#set target_library "saed32hvt_ss0p75v125c.db saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db"
# enable the lvt and rvt library for now at the slow corner
#set target_library "saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db saed32io_wb_ss0p95v125c_2p25v.db"
set libs ""
# should we use _pg_c.ndm, _c.ndm, dlvl_v.ndm, _ulvl_v.ndm
set suffix "c.ndm 5v.ndm v.ndm"
c.ndm 5v.ndm v.ndm
# Look for files like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm/saed32hvt$suffix"
set libs ""
foreach i $lib_types { 
    foreach j $suffix {
        foreach k $sub_lib_type {
          foreach m [glob -nocomplain $lib_dir/lib/$i/ndm/$k$j ] {
            lappend libs $m
          }
        }
    }
}
set tf_dir "$lib_dir/tech/milkyway/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/milkyway/
set tlu_dir "$lib_dir/tech/star_rcxt/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/star_rcxt/
#set_tlu_plus_files  -max_tluplus $tlu_dir/saed32nm_1p9m_Cmax.tluplus  #                    -min_tluplus $tlu_dir/saed32nm_1p9m_Cmin.tluplus  #                    -tech2itf_map  $tlu_dir/saed32nm_tf_itf_tluplus.map
if { [ info exists dc_floorplanning ] && $dc_floorplanning } {
   set verilog_file ../../syn/outputs/${top_design}.dc.vg
} else {
   set verilog_file ../../syn/outputs/${top_design}.dct.vg
}
../../syn/outputs/ORCA_TOP.dct.vg
file delete -force $my_lib 
# Adding the tech file causes problems later with missing routing directions for some reason.
#create_lib $my_lib -ref_libs $libs -tech $tf_dir/saed32nm_1p9m_mw.tf 
create_lib $my_lib -ref_libs $libs  -use_technology_lib [lindex $libs 0 ] 
{ORCA_TOP_lib}
create_block ${top_design}
Information: Creating block 'ORCA_TOP.design' in library 'ORCA_TOP_lib'. (DES-013)
{ORCA_TOP_lib:ORCA_TOP.design}
open_block ${top_design}
Information: Incrementing open_count of block 'ORCA_TOP_lib:ORCA_TOP.design' to 2. (DES-021)
{ORCA_TOP_lib:ORCA_TOP.design}
#import_designs $verilog_file # -format verilog #       -cel $top_design #      -top $top_design
read_verilog  -top $top_design  $verilog_file
Loading verilog file '/home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/syn/outputs/ORCA_TOP.dct.vg'
Warning: Found redefinition of module 'ORCA_TOP' (overwriting with new version found at line 71597 in /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/syn/outputs/ORCA_TOP.dct.vg). (VR-018)
Number of modules read: 65
Top level ports: 241
Total ports in all modules: 2735
Total nets in all modules: 50901
Total instances in all modules: 45664
Elapsed = 00:00:00.82, CPU = 00:00:00.75
1
# Read the SCANDEF information created by DFTC
# read_def $scandef_file
if { [info exists synopsys_program_name ] } {
        switch $synopsys_program_name {
         "icc2_shell"  {
                # If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
                # We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
                if { [info exists flow ] } {
                    puts " Sourcing the Physical Synthesis DCT UPF"
                    source ../../syn/outputs/ORCA_TOP.dct.upf
                } else {
                    puts " Sourcing the Logical Synthesis DC UPF"
                    source ../../syn/outputs/ORCA_TOP.dc.upf
                }

                puts " Creating ICC2 MCMM "
                foreach mode { func test } {
                  create_mode $mode
                }
                foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
                  set corner_name [lindex $corner 0 ]
                  set corner_temp [lindex $corner 1 ]
                  set corner_op_cond [ lindex $corner 2 ]
                  create_corner $corner_name
                  # Read the TLUplus file and give it a name.  
                  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
                  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
                  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
                  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
                  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
                  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
                  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
                  # UPF may indicate additional information for the voltage in a multivoltage design.
                  set_operating_condition $corner_op_cond -library saed32lvt_c
                }

                foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} } {
                  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
                  current_scenario [lindex $scenario 0]
                  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
                  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
                }

                set_scenario_status func_worst -active true -hold false -setup true
                set_scenario_status func_best  -active true -hold true  -setup false
                set_scenario_status test_worst -active true -hold false -setup true
                set_scenario_status test_best  -active true -hold true  -setup false

                current_scenario "func_worst"

         }
         "dc_shell" {
                 set upf_create_implicit_supply_sets false
                source ../../constraints/ORCA_TOP.upf
                set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                source ../../constraints/ORCA_TOP_func_worst.sdc
                set_false_path -from SDRAM_CLK -to SD_DDR_CLK

                # Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
                # In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
                if { [ info exists mw_lib ] } {
                   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
                }
         }
         "pt_shell" {
                source $topdir/apr/outputs/ORCA_TOP.route2.upf
                if [ regexp "max" $corner_name ] {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_func_worst.sdc
                }
                if [ regexp "min" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_func_best.sdc
                }
                 if [ regexp "min_test" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_test_best.sdc
                }
                if [ regexp "max_test" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_test_worst.sdc
                }
                 if [ regexp "cc_min" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_func_best.sdc
                }
                 if [ regexp "cc_max" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_func_worst.sdc
                }
                 if [ regexp "cc_min_test" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_test_best.sdc
                }
                 if [ regexp "cc_max_test" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_test_worst.sdc
                }
         }
        }
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

        set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
 Sourcing the Physical Synthesis DCT UPF
Using libraries: ORCA_TOP_lib saed32hvt_c saed32hvt_ulvl_v saed32hvt_dlvl_v saed32rvt_c saed32rvt_ulvl_v saed32rvt_dlvl_v saed32lvt_c saed32lvt_ulvl_v saed32lvt_dlvl_v saed32sram_c
Linking block ORCA_TOP_lib:ORCA_TOP.design
Information: User units loaded from library 'saed32hvt_c' (LNK-040)
Design 'ORCA_TOP' was successfully linked.
Information: The lower_domain_boundary design attribute will be made obsolete in future. Consider using -applies_to_boundary option of set_isolation/set_level_shifter/set_repeater strategy commands. (UPF-355)
 Creating ICC2 MCMM 
Warning: use early spec Cmax.tlup for late which is not specified
Warning: use late spec Cmax.tlup for early which spec is not specified. 
Warning: use early spec Cmin.tlup for late which is not specified
Warning: use late spec Cmin.tlup for early which spec is not specified. 
Created scenario func_worst for mode func and corner Cmax
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [func_worst] on Sat Feb 29 19:46:12 2020
###################################################################
set sdc_version 2.0
2.0
if { [info exists synopsys_program_name] == 1} {
        set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
1
#set_operating_conditions -analysis_type on_chip_variation ss0p75vn40c -library saed32lvt_ss0p75vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 30 [get_ports {test_so[5]}]
1
set_load -pin_load 30 [get_ports {test_so[4]}]
1
set_load -pin_load 30 [get_ports {test_so[3]}]
1
set_load -pin_load 30 [get_ports {test_so[2]}]
1
set_load -pin_load 30 [get_ports {test_so[1]}]
1
set_load -pin_load 30 [get_ports {test_so[0]}]
1
set_load -pin_load 100 [get_ports {pad_out[31]}]
1
set_load -pin_load 100 [get_ports {pad_out[30]}]
1
set_load -pin_load 100 [get_ports {pad_out[29]}]
1
set_load -pin_load 100 [get_ports {pad_out[28]}]
1
set_load -pin_load 100 [get_ports {pad_out[27]}]
1
set_load -pin_load 100 [get_ports {pad_out[26]}]
1
set_load -pin_load 100 [get_ports {pad_out[25]}]
1
set_load -pin_load 100 [get_ports {pad_out[24]}]
1
set_load -pin_load 100 [get_ports {pad_out[23]}]
1
set_load -pin_load 100 [get_ports {pad_out[22]}]
1
set_load -pin_load 100 [get_ports {pad_out[21]}]
1
set_load -pin_load 100 [get_ports {pad_out[20]}]
1
set_load -pin_load 100 [get_ports {pad_out[19]}]
1
set_load -pin_load 100 [get_ports {pad_out[18]}]
1
set_load -pin_load 100 [get_ports {pad_out[17]}]
1
set_load -pin_load 100 [get_ports {pad_out[16]}]
1
set_load -pin_load 100 [get_ports {pad_out[15]}]
1
set_load -pin_load 100 [get_ports {pad_out[14]}]
1
set_load -pin_load 100 [get_ports {pad_out[13]}]
1
set_load -pin_load 100 [get_ports {pad_out[12]}]
1
set_load -pin_load 100 [get_ports {pad_out[11]}]
1
set_load -pin_load 100 [get_ports {pad_out[10]}]
1
set_load -pin_load 100 [get_ports {pad_out[9]}]
1
set_load -pin_load 100 [get_ports {pad_out[8]}]
1
set_load -pin_load 100 [get_ports {pad_out[7]}]
1
set_load -pin_load 100 [get_ports {pad_out[6]}]
1
set_load -pin_load 100 [get_ports {pad_out[5]}]
1
set_load -pin_load 100 [get_ports {pad_out[4]}]
1
set_load -pin_load 100 [get_ports {pad_out[3]}]
1
set_load -pin_load 100 [get_ports {pad_out[2]}]
1
set_load -pin_load 100 [get_ports {pad_out[1]}]
1
set_load -pin_load 100 [get_ports {pad_out[0]}]
1
set_load -pin_load 100 [get_ports pad_en]
1
set_load -pin_load 100 [get_ports ppar_out]
1
set_load -pin_load 100 [get_ports ppar_en]
1
set_load -pin_load 100 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 100 [get_ports pc_be_en]
1
set_load -pin_load 100 [get_ports pframe_n_out]
1
set_load -pin_load 100 [get_ports pframe_n_en]
1
set_load -pin_load 100 [get_ports ptrdy_n_out]
1
set_load -pin_load 100 [get_ports ptrdy_n_en]
1
set_load -pin_load 100 [get_ports pirdy_n_out]
1
set_load -pin_load 100 [get_ports pirdy_n_en]
1
set_load -pin_load 100 [get_ports pdevsel_n_out]
1
set_load -pin_load 100 [get_ports pdevsel_n_en]
1
set_load -pin_load 100 [get_ports pstop_n_out]
1
set_load -pin_load 100 [get_ports pstop_n_en]
1
set_load -pin_load 100 [get_ports pperr_n_out]
1
set_load -pin_load 100 [get_ports pperr_n_en]
1
set_load -pin_load 100 [get_ports pserr_n_out]
1
set_load -pin_load 100 [get_ports pserr_n_en]
1
set_load -pin_load 100 [get_ports preq_n]
1
set_load -pin_load 100 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 0 [get_ports test_mode]
1
set_case_analysis 0 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pidsel]
Information: Timer using 16 threads
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
1
if { [info exists synopsys_program_name] == 1} {
        set_timing_derate -early -net_delay 0.95 
        set_timing_derate -early -cell_delay 0.95 
        set_voltage 0  -min 0  -object_list VSS
        set_voltage 0.75  -min 0.75  -object_list VDD
        set_voltage 0.95  -min 0.95  -object_list VDDH
}
1
Created scenario func_best for mode func and corner Cmin
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [func_best] on Sat Feb 29 19:46:11 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
#set_operating_conditions -analysis_type on_chip_variation ff0p95vn40c -library saed32lvt_ff0p95vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 10 [get_ports {test_so[5]}]
1
set_load -pin_load 10 [get_ports {test_so[4]}]
1
set_load -pin_load 10 [get_ports {test_so[3]}]
1
set_load -pin_load 10 [get_ports {test_so[2]}]
1
set_load -pin_load 10 [get_ports {test_so[1]}]
1
set_load -pin_load 10 [get_ports {test_so[0]}]
1
set_load -pin_load 30 [get_ports {pad_out[31]}]
1
set_load -pin_load 30 [get_ports {pad_out[30]}]
1
set_load -pin_load 30 [get_ports {pad_out[29]}]
1
set_load -pin_load 30 [get_ports {pad_out[28]}]
1
set_load -pin_load 30 [get_ports {pad_out[27]}]
1
set_load -pin_load 30 [get_ports {pad_out[26]}]
1
set_load -pin_load 30 [get_ports {pad_out[25]}]
1
set_load -pin_load 30 [get_ports {pad_out[24]}]
1
set_load -pin_load 30 [get_ports {pad_out[23]}]
1
set_load -pin_load 30 [get_ports {pad_out[22]}]
1
set_load -pin_load 30 [get_ports {pad_out[21]}]
1
set_load -pin_load 30 [get_ports {pad_out[20]}]
1
set_load -pin_load 30 [get_ports {pad_out[19]}]
1
set_load -pin_load 30 [get_ports {pad_out[18]}]
1
set_load -pin_load 30 [get_ports {pad_out[17]}]
1
set_load -pin_load 30 [get_ports {pad_out[16]}]
1
set_load -pin_load 30 [get_ports {pad_out[15]}]
1
set_load -pin_load 30 [get_ports {pad_out[14]}]
1
set_load -pin_load 30 [get_ports {pad_out[13]}]
1
set_load -pin_load 30 [get_ports {pad_out[12]}]
1
set_load -pin_load 30 [get_ports {pad_out[11]}]
1
set_load -pin_load 30 [get_ports {pad_out[10]}]
1
set_load -pin_load 30 [get_ports {pad_out[9]}]
1
set_load -pin_load 30 [get_ports {pad_out[8]}]
1
set_load -pin_load 30 [get_ports {pad_out[7]}]
1
set_load -pin_load 30 [get_ports {pad_out[6]}]
1
set_load -pin_load 30 [get_ports {pad_out[5]}]
1
set_load -pin_load 30 [get_ports {pad_out[4]}]
1
set_load -pin_load 30 [get_ports {pad_out[3]}]
1
set_load -pin_load 30 [get_ports {pad_out[2]}]
1
set_load -pin_load 30 [get_ports {pad_out[1]}]
1
set_load -pin_load 30 [get_ports {pad_out[0]}]
1
set_load -pin_load 30 [get_ports pad_en]
1
set_load -pin_load 30 [get_ports ppar_out]
1
set_load -pin_load 30 [get_ports ppar_en]
1
set_load -pin_load 30 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 30 [get_ports pc_be_en]
1
set_load -pin_load 30 [get_ports pframe_n_out]
1
set_load -pin_load 30 [get_ports pframe_n_en]
1
set_load -pin_load 30 [get_ports ptrdy_n_out]
1
set_load -pin_load 30 [get_ports ptrdy_n_en]
1
set_load -pin_load 30 [get_ports pirdy_n_out]
1
set_load -pin_load 30 [get_ports pirdy_n_en]
1
set_load -pin_load 30 [get_ports pdevsel_n_out]
1
set_load -pin_load 30 [get_ports pdevsel_n_en]
1
set_load -pin_load 30 [get_ports pstop_n_out]
1
set_load -pin_load 30 [get_ports pstop_n_en]
1
set_load -pin_load 30 [get_ports pperr_n_out]
1
set_load -pin_load 30 [get_ports pperr_n_en]
1
set_load -pin_load 30 [get_ports pserr_n_out]
1
set_load -pin_load 30 [get_ports pserr_n_en]
1
set_load -pin_load 30 [get_ports preq_n]
1
set_load -pin_load 30 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 0 [get_ports test_mode]
1
set_case_analysis 0 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/constraints/ORCA_TOP_func_worst.sdc, line 256 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/constraints/ORCA_TOP_func_worst.sdc, line 263; /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/constraints/ORCA_TOP_func_worst.sdc, line 264 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.05  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/constraints/ORCA_TOP_func_worst.sdc, line 267 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/constraints/ORCA_TOP_func_worst.sdc, line 281 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/constraints/ORCA_TOP_func_worst.sdc, line 288 (UIC-034)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
0
set_timing_derate -late -net_delay 1.05 
1
set_timing_derate -late -cell_delay 1.05 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.95  -min 0.95  -object_list VDD
1
set_voltage 1.16  -min 1.16  -object_list VDDH
1
Created scenario test_worst for mode test and corner Cmax
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [test_worst] on Sat Feb 29 19:46:17 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
set_operating_conditions -analysis_type on_chip_variation ss0p75vn40c -library saed32lvt_ss0p75vn40c
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 30 [get_ports {test_so[5]}]
1
set_load -pin_load 30 [get_ports {test_so[4]}]
1
set_load -pin_load 30 [get_ports {test_so[3]}]
1
set_load -pin_load 30 [get_ports {test_so[2]}]
1
set_load -pin_load 30 [get_ports {test_so[1]}]
1
set_load -pin_load 30 [get_ports {test_so[0]}]
1
set_load -pin_load 100 [get_ports {pad_out[31]}]
1
set_load -pin_load 100 [get_ports {pad_out[30]}]
1
set_load -pin_load 100 [get_ports {pad_out[29]}]
1
set_load -pin_load 100 [get_ports {pad_out[28]}]
1
set_load -pin_load 100 [get_ports {pad_out[27]}]
1
set_load -pin_load 100 [get_ports {pad_out[26]}]
1
set_load -pin_load 100 [get_ports {pad_out[25]}]
1
set_load -pin_load 100 [get_ports {pad_out[24]}]
1
set_load -pin_load 100 [get_ports {pad_out[23]}]
1
set_load -pin_load 100 [get_ports {pad_out[22]}]
1
set_load -pin_load 100 [get_ports {pad_out[21]}]
1
set_load -pin_load 100 [get_ports {pad_out[20]}]
1
set_load -pin_load 100 [get_ports {pad_out[19]}]
1
set_load -pin_load 100 [get_ports {pad_out[18]}]
1
set_load -pin_load 100 [get_ports {pad_out[17]}]
1
set_load -pin_load 100 [get_ports {pad_out[16]}]
1
set_load -pin_load 100 [get_ports {pad_out[15]}]
1
set_load -pin_load 100 [get_ports {pad_out[14]}]
1
set_load -pin_load 100 [get_ports {pad_out[13]}]
1
set_load -pin_load 100 [get_ports {pad_out[12]}]
1
set_load -pin_load 100 [get_ports {pad_out[11]}]
1
set_load -pin_load 100 [get_ports {pad_out[10]}]
1
set_load -pin_load 100 [get_ports {pad_out[9]}]
1
set_load -pin_load 100 [get_ports {pad_out[8]}]
1
set_load -pin_load 100 [get_ports {pad_out[7]}]
1
set_load -pin_load 100 [get_ports {pad_out[6]}]
1
set_load -pin_load 100 [get_ports {pad_out[5]}]
1
set_load -pin_load 100 [get_ports {pad_out[4]}]
1
set_load -pin_load 100 [get_ports {pad_out[3]}]
1
set_load -pin_load 100 [get_ports {pad_out[2]}]
1
set_load -pin_load 100 [get_ports {pad_out[1]}]
1
set_load -pin_load 100 [get_ports {pad_out[0]}]
1
set_load -pin_load 100 [get_ports pad_en]
1
set_load -pin_load 100 [get_ports ppar_out]
1
set_load -pin_load 100 [get_ports ppar_en]
1
set_load -pin_load 100 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 100 [get_ports pc_be_en]
1
set_load -pin_load 100 [get_ports pframe_n_out]
1
set_load -pin_load 100 [get_ports pframe_n_en]
1
set_load -pin_load 100 [get_ports ptrdy_n_out]
1
set_load -pin_load 100 [get_ports ptrdy_n_en]
1
set_load -pin_load 100 [get_ports pirdy_n_out]
1
set_load -pin_load 100 [get_ports pirdy_n_en]
1
set_load -pin_load 100 [get_ports pdevsel_n_out]
1
set_load -pin_load 100 [get_ports pdevsel_n_en]
1
set_load -pin_load 100 [get_ports pstop_n_out]
1
set_load -pin_load 100 [get_ports pstop_n_en]
1
set_load -pin_load 100 [get_ports pperr_n_out]
1
set_load -pin_load 100 [get_ports pperr_n_en]
1
set_load -pin_load 100 [get_ports pserr_n_out]
1
set_load -pin_load 100 [get_ports pserr_n_en]
1
set_load -pin_load 100 [get_ports preq_n]
1
set_load -pin_load 100 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports ate_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 1 [get_ports test_mode]
1
#set_case_analysis 1 [get_ports pll_bypass]
set_case_analysis 1 [get_ports occ_bypass]
1
set_case_analysis 1 [get_ports occ_reset]
1
set_case_analysis 1 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
1
create_clock [get_ports ate_clk]  -period 30  -waveform {0 15}
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.2 [get_clocks ate_clk]
1
set_false_path   -from [get_ports scan_enable]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
set_false_path   -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
set_input_delay -clock ate_clk  -max 6  [get_ports scan_enable]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[5]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[4]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[3]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[2]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[1]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[0]}]
1
set_input_delay -clock ate_clk  -max 6  [get_ports test_mode]
1
set_input_delay -clock ate_clk  -max 6  [get_ports occ_bypass]
1
set_input_delay -clock ate_clk  -max 6  [get_ports occ_reset]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock ate_clk  -max 6  [get_ports prst_n]
1
set_input_delay -clock ate_clk  -max 6  [get_ports shutdown]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[5]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[4]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[3]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[2]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[1]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
1
set_clock_groups -asynchronous -name my_occ_clock_groups -group [get_clocks ate_clk] -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]]
1
set_timing_derate -early -net_delay 0.95 
1
set_timing_derate -early -cell_delay 0.95 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.75  -min 0.75  -object_list VDD
1
set_voltage 0.95  -min 0.95  -object_list VDDH
1
Created scenario test_best for mode test and corner Cmin
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [test_best] on Sat Feb 29 19:46:16 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
#set_operating_conditions -analysis_type on_chip_variation ff0p95vn40c -library saed32lvt_ff0p95vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 10 [get_ports {test_so[5]}]
1
set_load -pin_load 10 [get_ports {test_so[4]}]
1
set_load -pin_load 10 [get_ports {test_so[3]}]
1
set_load -pin_load 10 [get_ports {test_so[2]}]
1
set_load -pin_load 10 [get_ports {test_so[1]}]
1
set_load -pin_load 10 [get_ports {test_so[0]}]
1
set_load -pin_load 30 [get_ports {pad_out[31]}]
1
set_load -pin_load 30 [get_ports {pad_out[30]}]
1
set_load -pin_load 30 [get_ports {pad_out[29]}]
1
set_load -pin_load 30 [get_ports {pad_out[28]}]
1
set_load -pin_load 30 [get_ports {pad_out[27]}]
1
set_load -pin_load 30 [get_ports {pad_out[26]}]
1
set_load -pin_load 30 [get_ports {pad_out[25]}]
1
set_load -pin_load 30 [get_ports {pad_out[24]}]
1
set_load -pin_load 30 [get_ports {pad_out[23]}]
1
set_load -pin_load 30 [get_ports {pad_out[22]}]
1
set_load -pin_load 30 [get_ports {pad_out[21]}]
1
set_load -pin_load 30 [get_ports {pad_out[20]}]
1
set_load -pin_load 30 [get_ports {pad_out[19]}]
1
set_load -pin_load 30 [get_ports {pad_out[18]}]
1
set_load -pin_load 30 [get_ports {pad_out[17]}]
1
set_load -pin_load 30 [get_ports {pad_out[16]}]
1
set_load -pin_load 30 [get_ports {pad_out[15]}]
1
set_load -pin_load 30 [get_ports {pad_out[14]}]
1
set_load -pin_load 30 [get_ports {pad_out[13]}]
1
set_load -pin_load 30 [get_ports {pad_out[12]}]
1
set_load -pin_load 30 [get_ports {pad_out[11]}]
1
set_load -pin_load 30 [get_ports {pad_out[10]}]
1
set_load -pin_load 30 [get_ports {pad_out[9]}]
1
set_load -pin_load 30 [get_ports {pad_out[8]}]
1
set_load -pin_load 30 [get_ports {pad_out[7]}]
1
set_load -pin_load 30 [get_ports {pad_out[6]}]
1
set_load -pin_load 30 [get_ports {pad_out[5]}]
1
set_load -pin_load 30 [get_ports {pad_out[4]}]
1
set_load -pin_load 30 [get_ports {pad_out[3]}]
1
set_load -pin_load 30 [get_ports {pad_out[2]}]
1
set_load -pin_load 30 [get_ports {pad_out[1]}]
1
set_load -pin_load 30 [get_ports {pad_out[0]}]
1
set_load -pin_load 30 [get_ports pad_en]
1
set_load -pin_load 30 [get_ports ppar_out]
1
set_load -pin_load 30 [get_ports ppar_en]
1
set_load -pin_load 30 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 30 [get_ports pc_be_en]
1
set_load -pin_load 30 [get_ports pframe_n_out]
1
set_load -pin_load 30 [get_ports pframe_n_en]
1
set_load -pin_load 30 [get_ports ptrdy_n_out]
1
set_load -pin_load 30 [get_ports ptrdy_n_en]
1
set_load -pin_load 30 [get_ports pirdy_n_out]
1
set_load -pin_load 30 [get_ports pirdy_n_en]
1
set_load -pin_load 30 [get_ports pdevsel_n_out]
1
set_load -pin_load 30 [get_ports pdevsel_n_en]
1
set_load -pin_load 30 [get_ports pstop_n_out]
1
set_load -pin_load 30 [get_ports pstop_n_en]
1
set_load -pin_load 30 [get_ports pperr_n_out]
1
set_load -pin_load 30 [get_ports pperr_n_en]
1
set_load -pin_load 30 [get_ports pserr_n_out]
1
set_load -pin_load 30 [get_ports pserr_n_en]
1
set_load -pin_load 30 [get_ports preq_n]
1
set_load -pin_load 30 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports ate_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 1 [get_ports test_mode]
1
#set_case_analysis 1 [get_ports pll_bypass]
set_case_analysis 1 [get_ports occ_bypass]
1
set_case_analysis 1 [get_ports occ_reset]
1
set_case_analysis 1 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/constraints/ORCA_TOP_test_worst.sdc, line 259 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/constraints/ORCA_TOP_test_worst.sdc, line 266; /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/constraints/ORCA_TOP_test_worst.sdc, line 267 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.05  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/constraints/ORCA_TOP_test_worst.sdc, line 270 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/constraints/ORCA_TOP_test_worst.sdc, line 284 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/constraints/ORCA_TOP_test_worst.sdc, line 291 (UIC-034)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
create_clock [get_ports ate_clk]  -period 30  -waveform {0 15}
Warning: Redefining clock 'ate_clk'.  
        Previously defined at: /home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/constraints/ORCA_TOP_test_worst.sdc, line 308 (UIC-034)
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.1 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.1 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.1 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.1 [get_clocks ate_clk]
1
set_false_path   -from [get_ports scan_enable]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
set_false_path   -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
set_input_delay -clock ate_clk  -max 5  [get_ports scan_enable]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[5]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[4]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[3]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[2]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[1]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[0]}]
1
set_input_delay -clock ate_clk  -max 5  [get_ports test_mode]
1
set_input_delay -clock ate_clk  -max 5  [get_ports occ_bypass]
1
set_input_delay -clock ate_clk  -max 5  [get_ports occ_reset]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock ate_clk  -max 5  [get_ports prst_n]
1
set_input_delay -clock ate_clk  -max 5  [get_ports shutdown]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[5]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[4]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[3]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[2]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[1]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
0
set_clock_groups -asynchronous -name my_occ_clock_groups -group [get_clocks ate_clk] -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]]
Warning: Clock groups with same clocks are already set in 'my_occ_clock_groups'. (UIC-030)
0
set_timing_derate -late -net_delay 1.05 
1
set_timing_derate -late -cell_delay 1.05 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.95  -min 0.95  -object_list VDD
1
set_voltage 1.16  -min 1.16  -object_list VDDH
1
Scenario func_worst (mode func corner Cmax) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario func_best (mode func corner Cmin) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario test_worst (mode test corner Cmax) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario test_best (mode test corner Cmin) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
{func_worst}
Removing existing floorplan objects
Creating core...
Core utilization ratio = 47.60%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
#set tool [get_db root: .program_short_name]
if {[info exists synopsys_program_name]} {

        if { $synopsys_program_name == "dc_shell" } {
        
                set auto_insert_level_shifters_on_clocks all
        }

        if { $synopsys_program_name == "icc2_shell" } {

                ####### FLOORPLANNING OPTIONS
                if { [sizeof_collection [get_placement_blockage io_pblockage ] ] ==0 } {
                  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {1000 50}} -name io_pblockage
                  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {800 30}} -name io_pblockage
                }

                set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ] -offset 500 -pin_spacing 1 -allowed_layers [ get_layers { M4 M5 M6 M7 } ]
                set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
                place_pins -self
                #set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
            #load_upf ../../syn/outputs/ORCA_TOP.dc.upf.place_2020

                if { [ sizeof_collection [get_voltage_areas * ] ] < 2 && $FCL==0} {
                        create_voltage_area -power_domains {PD_RISC_CORE} -power VDDH -ground VSS -cells [get_cells I_RISC_CORE/*] -region {{11 433} {417 649}} -name RISC_CORE_VA
                #       create_voltage_area  -region {{10.0 433.0480} {418.27 653.72}} -power_domains PD_RISC_CORE
                }

                
                if { [sizeof_collection [ get_placement_blockages pb* ] ] == 0 && $FCL==0 } {
                create_placement_blockage -name pb_PCI -type allow_buffer_only -blocked_percentage 0 -boundary {{12.5400 11.6720} {12.5400 459.1800} {136.7500 459.1800} {136.7500 136.5420} {275.9600 136.5420} {275.9600 11.6720}}
                create_placement_blockage -name pb_SDRAM -type allow_buffer_only -blocked_percentage 0 -boundary {{729.9360 216.8970} {1007.7480 216.8970} {1007.7480 12.0810} {729.9360 12.0810}}
                create_placement_blockage -name pb_CONTEXT -type allow_buffer_only -blocked_percentage 0 -boundary {{829.0800 216.8970} {829.0800 505.3040} {537.9270 505.3040} {537.9270 651.7880} {1008.1820 651.7880} {1008.1820 216.8970}}
                create_placement_blockage -name pb_RISC -type allow_buffer_only -blocked_percentage 0 -boundary {{11.6720 459.1800} {11.6720 650.0060} {303.6600 650.0060} {303.6600 459.1800}}
                
                }
                ######PLACE

                set_app_option -name place.coarse.continue_on_missing_scandef -value true

                set_app_option -name place_opt.initial_place.effort -value medium
                set_app_option -name place_opt.final_place.effort -value medium


                #set enable_recovery_removal_arcs true
                set_app_option -name time.disable_recovery_removal_checks -value false
                #set timing_enable_multiple_clocks_per_reg true
                #set timing_remove_clock_reconvergence_pessimism true
                set_app_option -name timer.remove_clock_reconvergence_pessimism -value true

                #set physopt_enable_via_res_support true
                #set physopt_hard_keepout_distance 5
                #set_preferred_routing_direction -direction vertical -l {M2 M4}
                #set_preferred_routing_direction -direction horizontal -l {M3 M5}
                set_ignored_layers  -min_routing_layer M2 -max_routing_layer M7


                # To optimize DW components (I think only adders right now??) - default is false
                #set physopt_dw_opto true

                #set_ahfs_options -remove_effort high
                #set_buffer_opt_strategy -effort medium


                ###########################  CTS Related
                create_routing_rule clock_double_spacing -spacings {M1 0.1 M2 0.112 M3 0.112 M4 0.112 M5 0.112 M6 0.112 M7 0.112 M8 0.112}
                #set_clock_routing_rules -clock [ get_clocks * ] -net_type leaf -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
                set_clock_routing_rules -clock [ get_clocks * ] -net_type internal -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
                set_clock_routing_rules -clock [ get_clocks * ] -net_type root -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3

                set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]

                # don't allow X16 or X32.  Maybe just stop X32.  They are extremely high drive and could cause EM problems.
                set_lib_cell_purpose -include none [get_lib_cell {*/*X32*} ]

                # dont allow INV* for CTS since I think they are unbalanced rise/fall
                set_lib_cell_purpose -exclude cts [ get_lib_cell */INV* ]

                # potentially try to disallow IBUF (inverter buffers) or NBUF (non-inverting buffers) to see if all inverters or all buffers makes a difference
                set_lib_cell_purpose -exclude cts [ get_lib_cell */IBUF* ]
                #set_lib_cell_purpose -exclude cts [ get_lib_cell */NBUF* ]

                # dont allow slower cells on clock trees.  
                set_lib_cell_purpose -exclude cts [ get_lib_cell { */*HVT */*RVT } ]

                set_max_transition 0.15 -clock_path $cts_clks 

                # Other potential options
                # set_max_capacitance cap_value -clock_path $cts_clks
                # set_app_option -name cts.common.max_net_length  -value float
                # set_app_option -name cts.common.max_fanout  -value <2-1000000>
                # set_clock_tree_options -target_skew value -clock $cts_clks 
                # set_clock_tree_options -target_latency value -clock $cts_clks

                #set_host_options -max_cores 1 -num_processes 1 mo.ece.pdx.edu
                set_app_options -name place_opt.flow.enable_ccd -value false
                set_app_options -name clock_opt.flow.enable_ccd -value false
                set_app_options -name route_opt.flow.enable_ccd -value false
                set_app_options -name ccd.max_postpone -value 0
                set_app_options -name ccd.max_prepone -value 0


                # If design blows up, try turning hold fixing off. 
                # set_app_option -name clock_opt.flow.skip_hold -value true

                # Dont use delay buffers
                #set_dont_use [get_lib_cells */DELLN* ]
                set_lib_cell_purpose -include none [get_lib_cells */DELLN* ]
                set_lib_cell_purpose -include hold [get_lib_cells */DELLN* ]

                ########################## Route related
                set_app_option -name route_opt.flow.xtalk_reduction -value true
                set_app_option -name time.si_enable_analysis -value true

        }
} elseif {[get_db root: .program_short_name] == "innovus"} {

        #Read in upf dumped from genus  
        read_power_intent ../../syn/outputs/ORCA_TOP.genus.upf -1801
        commit_power_intent
        #Edit box when you reduce fp size
        modifyPowerDomainAttr PD_RISC_CORE -box 580 0 1000 400

        setNanoRouteMode -drouteEndIteration 10
        set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]

        #set_max_transition 0.1 -clock_path $cts_clks
        set_ccopt_property target_max_trans 0.3ns

        # Try reducing the search and repair iterations for now.
    
        setNanoRouteMode -drouteEndIteration 5 
        #setNanoRouteMode -drouteEndIteration 0
    
        #setNanoRouteMode -routeWithViaInPin true
        #setNanoRouteMode -routeWithViaInPin 1:1
        setNanoRouteMode -routeWithViaOnlyForMacroCellPin false
        setNanoRouteMode -routeWithViaOnlyForStandardCellPin 1:1
    
        setOptMode -usefulSkew false
        setOptMode -usefulSkewCCOpt none
        setOptMode -usefulSkewPostRoute false
        setOptMode -usefulSkewPreCTS false
    
        #Cadence method.  Not floating with these statements
        setPinAssignMode -pinEditInBatch true
        set all_ports [ get_ports * ]
        set num_ports [ sizeof_collection $all_ports ]
        # Split the ports into two balanced collections
        set ports1 [ range_collection $all_ports 0 [expr $num_ports / 2 ] ]
        set ports2 [ range_collection $all_ports [expr ($num_ports / 2 ) + 1 ]  [ expr $num_ports - 1 ]  ]
        # put the two collections on to two layers of ports
        editPin -edge 3 -pin [get_attribute $ports1 full_name ] -layer M6 -spreadDirection counterclockwise -spreadType START -offsetStart 500 -spacing 1 -unit MICRON -fixedPin 1 
        editPin -edge 3 -pin [get_attribute $ports2 full_name ] -layer M8 -spreadDirection counterclockwise -spreadType START -offsetStart 500 -spacing 1 -unit MICRON -fixedPin 1 
        setPinAssignMode -pinEditInBatch false
}
Warning: No placement_blockage objects matched 'io_pblockage' (SEL-004)
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2023-05-19 14:46:58 / Session: 0.02 hr / Command: 0.00 hr / Memory: 454 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.04u 00:00:00.01s 00:00:00.05e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 241
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 241
CPU Time for Pin Creation: 00:00:00.54u 00:00:00.00s 00:00:00.54e: 
Total Pin Placement CPU Time: 00:00:00.61u 00:00:00.02s 00:00:00.62e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2023-05-19 14:46:59 / Session: 0.02 hr / Command: 0.00 hr / Memory: 464 MB (FLW-8100)
Warning: No placement_blockage objects matched 'pb*' (SEL-004)
Warning: application option <timer.remove_clock_reconvergence_pessimism> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
Warning: clock 'v_PCI_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SYS_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_SDRAM_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SD_DDR_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Error: clock 'SD_DDR_CLKn' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_PCI_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SYS_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_SDRAM_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SD_DDR_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Error: clock 'SD_DDR_CLKn' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:NBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:TNBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX0_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX16_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX1_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX4_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX8_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX16_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX4_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX8_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ANTENNA_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOBUFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOBUFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOBUFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOINVX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOINVX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOINVX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BSLEX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BSLEX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BSLEX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BUSKP_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPRX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPRX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CLOAD1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DCAP_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DEC24X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DEC24X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DHFILLH2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DHFILLHL2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DHFILLHLHLS11_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:FADDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:FADDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:HADDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:HADDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LATCHX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LATCHX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LNANDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LNANDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX41X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX41X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND4X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NMT1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NMT2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NMT3_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR4X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR4X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR4X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PGX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PGX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PGX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PMT1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PMT2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PMT3_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL128_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL3_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL64_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TIEH_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TIEL_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ANTENNA_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOINVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOINVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOINVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BSLEX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BSLEX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BSLEX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BUSKP_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPRX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPRX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CLOAD1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DCAP_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DEC24X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DEC24X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DHFILLH2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DHFILLHL2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DHFILLHLHLS11_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LATCHX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LATCHX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LNANDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LNANDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NMT1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NMT2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NMT3_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR4X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR4X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR4X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PGX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PGX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PGX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PMT1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PMT2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PMT3_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL128_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL3_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL64_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEH_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEL_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Warning: The application option <route_opt.flow.xtalk_reduction> is deprecated and scheduled for removal in a future release. (NDMUI-443)
time.si_enable_analysis true
# Do some extra setting up of the IO ring if we are a pad_design
if { $pad_design } {
  source -echo -verbose ../scripts/floorplan-ios2.tcl
}
#derive_pg_connection -tie
connect_pg_net -automatic
Information: Committing UPF. (MV-134)
Information: Related supplies are not explicitly specified on 241 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 96 level shifter cell(s) in the design. (MV-021)
Information: Total 96 out of 96 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: The power domain PD_RISC_CORE is associated to the voltage area DEFAULT_VA by enable_missing_voltage_area. (MV-231)
Information: Total 0 netlist change(s) have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
****************************************
Report : Power/Ground Connection Summary
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Fri May 19 14:47:00 2023
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  0/43669
Power net VDDH                 0/1966
Ground net VSS                 0/45600
--------------------------------------------------------------------------------
Information: connections of 91235 power/ground pin(s) are created or changed.
puts "Starting FP Placement: ..."
Starting FP Placement: ...
#set_keepout_margin  -type hard -all_macros -outer {2 2 2 2}
read_def -exclude { diearea } ../outputs/${top_design}.floorplan.macros.def
Information: Loading DEF file '/home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/apr/outputs/ORCA_TOP.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'PROPERTYDEFINITIONS' section. (DEFR-016)
Information: Reading 'COMPONENTS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Warning: Existing terminal 'sdram_clk' of port 'sdram_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'sys_2x_clk' of port 'sys_2x_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'shutdown' of port 'shutdown' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_mode' of port 'test_mode' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[5]' of port 'test_si[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[4]' of port 'test_si[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[3]' of port 'test_si[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[2]' of port 'test_si[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[1]' of port 'test_si[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[0]' of port 'test_si[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[5]' of port 'test_so[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[4]' of port 'test_so[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[3]' of port 'test_so[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[2]' of port 'test_so[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[1]' of port 'test_so[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[0]' of port 'test_so[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'scan_enable' of port 'scan_enable' has been replaced. (DEFR-060)
Warning: Existing terminal 'ate_clk' of port 'ate_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_bypass' of port 'occ_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_reset' of port 'occ_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'pclk' of port 'pclk' has been replaced. (DEFR-060)
Warning: Existing terminal 'prst_n' of port 'prst_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pidsel' of port 'pidsel' has been replaced. (DEFR-060)
Warning: Existing terminal 'pgnt_n' of port 'pgnt_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[31]' of port 'pad_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[30]' of port 'pad_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[29]' of port 'pad_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[28]' of port 'pad_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[27]' of port 'pad_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[26]' of port 'pad_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[25]' of port 'pad_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[24]' of port 'pad_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[23]' of port 'pad_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[22]' of port 'pad_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[21]' of port 'pad_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[20]' of port 'pad_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[19]' of port 'pad_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[18]' of port 'pad_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[17]' of port 'pad_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[16]' of port 'pad_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[15]' of port 'pad_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[14]' of port 'pad_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[13]' of port 'pad_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[12]' of port 'pad_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[11]' of port 'pad_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[10]' of port 'pad_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[9]' of port 'pad_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[8]' of port 'pad_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[7]' of port 'pad_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[6]' of port 'pad_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[5]' of port 'pad_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[4]' of port 'pad_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[3]' of port 'pad_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[2]' of port 'pad_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[1]' of port 'pad_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[0]' of port 'pad_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[31]' of port 'pad_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[30]' of port 'pad_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[29]' of port 'pad_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[28]' of port 'pad_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[27]' of port 'pad_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[26]' of port 'pad_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[25]' of port 'pad_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[24]' of port 'pad_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[23]' of port 'pad_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[22]' of port 'pad_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[21]' of port 'pad_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[20]' of port 'pad_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[19]' of port 'pad_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[18]' of port 'pad_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[17]' of port 'pad_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[16]' of port 'pad_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[15]' of port 'pad_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[14]' of port 'pad_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[13]' of port 'pad_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[12]' of port 'pad_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[11]' of port 'pad_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[10]' of port 'pad_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[9]' of port 'pad_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[8]' of port 'pad_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[7]' of port 'pad_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[6]' of port 'pad_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[5]' of port 'pad_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[4]' of port 'pad_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[3]' of port 'pad_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[2]' of port 'pad_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[1]' of port 'pad_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[0]' of port 'pad_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_en' of port 'pad_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_in' of port 'ppar_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_out' of port 'ppar_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_en' of port 'ppar_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[3]' of port 'pc_be_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[2]' of port 'pc_be_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[1]' of port 'pc_be_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[0]' of port 'pc_be_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[3]' of port 'pc_be_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[2]' of port 'pc_be_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[1]' of port 'pc_be_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[0]' of port 'pc_be_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_en' of port 'pc_be_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_in' of port 'pframe_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_out' of port 'pframe_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_en' of port 'pframe_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_in' of port 'ptrdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_out' of port 'ptrdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_en' of port 'ptrdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_in' of port 'pirdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_out' of port 'pirdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_en' of port 'pirdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_in' of port 'pdevsel_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_out' of port 'pdevsel_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_en' of port 'pdevsel_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_in' of port 'pstop_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_out' of port 'pstop_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_en' of port 'pstop_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_in' of port 'pperr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_out' of port 'pperr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_en' of port 'pperr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_in' of port 'pserr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_out' of port 'pserr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_en' of port 'pserr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'preq_n' of port 'preq_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pack_n' of port 'pack_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pm66en' of port 'pm66en' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[9]' of port 'sd_A[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[8]' of port 'sd_A[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[7]' of port 'sd_A[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[6]' of port 'sd_A[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[5]' of port 'sd_A[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[4]' of port 'sd_A[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[3]' of port 'sd_A[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[2]' of port 'sd_A[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[1]' of port 'sd_A[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[0]' of port 'sd_A[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CK' of port 'sd_CK' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CKn' of port 'sd_CKn' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_LD' of port 'sd_LD' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_RW' of port 'sd_RW' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[1]' of port 'sd_BWS[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[0]' of port 'sd_BWS[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[31]' of port 'sd_DQ_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[30]' of port 'sd_DQ_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[29]' of port 'sd_DQ_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[28]' of port 'sd_DQ_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[27]' of port 'sd_DQ_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[26]' of port 'sd_DQ_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[25]' of port 'sd_DQ_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[24]' of port 'sd_DQ_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[23]' of port 'sd_DQ_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[22]' of port 'sd_DQ_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[21]' of port 'sd_DQ_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[20]' of port 'sd_DQ_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[19]' of port 'sd_DQ_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[18]' of port 'sd_DQ_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[17]' of port 'sd_DQ_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[16]' of port 'sd_DQ_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[15]' of port 'sd_DQ_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[14]' of port 'sd_DQ_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[13]' of port 'sd_DQ_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[12]' of port 'sd_DQ_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[11]' of port 'sd_DQ_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[10]' of port 'sd_DQ_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[9]' of port 'sd_DQ_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[8]' of port 'sd_DQ_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[7]' of port 'sd_DQ_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[6]' of port 'sd_DQ_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[5]' of port 'sd_DQ_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[4]' of port 'sd_DQ_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[3]' of port 'sd_DQ_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[2]' of port 'sd_DQ_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[1]' of port 'sd_DQ_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[0]' of port 'sd_DQ_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[31]' of port 'sd_DQ_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[30]' of port 'sd_DQ_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[29]' of port 'sd_DQ_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[28]' of port 'sd_DQ_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[27]' of port 'sd_DQ_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[26]' of port 'sd_DQ_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[25]' of port 'sd_DQ_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[24]' of port 'sd_DQ_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[23]' of port 'sd_DQ_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[22]' of port 'sd_DQ_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[21]' of port 'sd_DQ_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[20]' of port 'sd_DQ_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[19]' of port 'sd_DQ_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[18]' of port 'sd_DQ_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[17]' of port 'sd_DQ_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[16]' of port 'sd_DQ_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[15]' of port 'sd_DQ_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[14]' of port 'sd_DQ_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[13]' of port 'sd_DQ_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[12]' of port 'sd_DQ_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[11]' of port 'sd_DQ_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[10]' of port 'sd_DQ_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[9]' of port 'sd_DQ_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[8]' of port 'sd_DQ_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[7]' of port 'sd_DQ_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[6]' of port 'sd_DQ_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[5]' of port 'sd_DQ_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[4]' of port 'sd_DQ_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[3]' of port 'sd_DQ_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[2]' of port 'sd_DQ_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[1]' of port 'sd_DQ_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[0]' of port 'sd_DQ_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[31]' of port 'sd_DQ_en[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[30]' of port 'sd_DQ_en[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[29]' of port 'sd_DQ_en[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[28]' of port 'sd_DQ_en[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[27]' of port 'sd_DQ_en[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[26]' of port 'sd_DQ_en[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[25]' of port 'sd_DQ_en[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[24]' of port 'sd_DQ_en[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[23]' of port 'sd_DQ_en[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[22]' of port 'sd_DQ_en[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[21]' of port 'sd_DQ_en[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[20]' of port 'sd_DQ_en[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[19]' of port 'sd_DQ_en[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[18]' of port 'sd_DQ_en[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[17]' of port 'sd_DQ_en[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[16]' of port 'sd_DQ_en[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[15]' of port 'sd_DQ_en[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[14]' of port 'sd_DQ_en[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[13]' of port 'sd_DQ_en[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[12]' of port 'sd_DQ_en[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[11]' of port 'sd_DQ_en[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[10]' of port 'sd_DQ_en[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[9]' of port 'sd_DQ_en[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[8]' of port 'sd_DQ_en[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[7]' of port 'sd_DQ_en[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[6]' of port 'sd_DQ_en[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[5]' of port 'sd_DQ_en[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[4]' of port 'sd_DQ_en[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[3]' of port 'sd_DQ_en[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[2]' of port 'sd_DQ_en[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[1]' of port 'sd_DQ_en[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[0]' of port 'sd_DQ_en[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_bypass' of port 'pll_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_reset' of port 'pll_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si7' of port 'test_si7' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so7' of port 'test_so7' has been replaced. (DEFR-060)
Information: Reading 'PINPROPERTIES' section. (DEFR-016)
Information: Reading 'BLOCKAGES' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
PROPERTYDEFINITIONS            : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
PROPERTYDEFINITIONS            : 1/1
DIEAREA                        : 0/1
COMPONENTS                     : 40/40
PINS                           : 244/244
PINPROPERTIES                  : 0/241
BLOCKAGES                      : 6/6
1
set_attribute [get_cells -hier -filter "is_hard_macro==true" ] physical_status fixed
{I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8}
set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
1
place_pins -self
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2023-05-19 14:47:01 / Session: 0.02 hr / Command: 0.00 hr / Memory: 467 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.10u 00:00:00.01s 00:00:00.11e: 

Min routing layer: M2
Max routing layer: M7


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Error: MV voltage area setup is not ready for physical implementation. (MV-511a)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
ORCA_TOP               M2      M7      MRDL     Not allowed

When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   47  Alloctr   49  Proc 2485 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67,-1.67,1021.53,820.89)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   53  Alloctr   55  Proc 2488 
Warning: Power net VSS has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets to route for block pin placement     = 194
Number of interface nets to route for block pin placement = 194
Number of single or zero port nets = 2
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   54  Alloctr   55  Proc 2489 
Average gCell capacity  61.62    on layer (1)    M1
Average gCell capacity  63.05    on layer (2)    M2
Average gCell capacity  31.23    on layer (3)    M3
Average gCell capacity  31.92    on layer (4)    M4
Average gCell capacity  15.70    on layer (5)    M5
Average gCell capacity  21.29    on layer (6)    M6
Average gCell capacity  10.56    on layer (7)    M7
Average gCell capacity  10.65    on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 84.56         on layer (1)    M1
Average number of tracks per gCell 85.22         on layer (2)    M2
Average number of tracks per gCell 42.30         on layer (3)    M3
Average number of tracks per gCell 42.62         on layer (4)    M4
Average number of tracks per gCell 21.17         on layer (5)    M5
Average number of tracks per gCell 21.33         on layer (6)    M6
Average number of tracks per gCell 10.59         on layer (7)    M7
Average number of tracks per gCell 10.67         on layer (8)    M8
Average number of tracks per gCell 5.31  on layer (9)    M9
Average number of tracks per gCell 2.67  on layer (10)   MRDL
Number of gCells = 50560
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc   37 
[End of Build Congestion map] Total (MB): Used   55  Alloctr   57  Proc 2526 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc   37 
[End of Build Data] Total (MB): Used   55  Alloctr   57  Proc 2526 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   67  Alloctr   69  Proc 2526 
Information: Using 16 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   67  Alloctr   69  Proc 2526 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 709.47
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 370.55
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 338.93
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 379
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 189
Initial. Via VIA56SQ_C count = 190
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   16  Alloctr   16  Proc   37 
[End of Whole Chip Routing] Total (MB): Used   67  Alloctr   69  Proc 2526 
Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   66  Alloctr   68  Proc 2526 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   19  Alloctr   19  Proc   41 
[GR: Done] Total (MB): Used   66  Alloctr   68  Proc 2526 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    8  Alloctr    8  Proc   41 
[End of Global Routing] Total (MB): Used   56  Alloctr   57  Proc 2526 
CPU Time for Global Route: 00:00:01.46u 00:00:00.11s 00:00:01.40e: 
Number of block ports: 241
Number of block pin locations assigned from router: 191
CPU Time for Pin Preparation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Number of PG ports on blocks: 0
Number of pins created: 241
CPU Time for Pin Creation: 00:00:00.14u 00:00:00.00s 00:00:00.14e: 
Total Pin Placement CPU Time: 00:00:01.73u 00:00:00.12s 00:00:01.69e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2023-05-19 14:47:02 / Session: 0.03 hr / Command: 0.00 hr / Memory: 548 MB (FLW-8100)
1
# There are layers through M9.  M8/M9 are large.  Maybe use those for power.  Use CTS and signal routing below that?
# ORCA example uses M7/M8 for power.  Leave M9 open.  M9 for Bump hookup or something?  Why leave it open?
create_pg_mesh_pattern mesh_pat -layers {  {{vertical_layer: M8} {width: 4} {spacing: interleaving} {pitch: 16}}       {{horizontal_layer: M7} {width: 2}        {spacing: interleaving} {pitch: 8}}  }
Successfully create mesh pattern mesh_pat.
1
# Orca does 0.350 width VSS two stripes, then 0.7u VDD stripe.  Repeating 16u. for now, do something simpler 
create_pg_mesh_pattern lmesh_pat -layers {  {{vertical_layer: M2} {width: 0.7} {spacing: interleaving} {pitch: 16}}  } 
Successfully create mesh pattern lmesh_pat.
1
create_pg_std_cell_conn_pattern rail_pat -layers {M1} -rail_width {0.06 0.06}
Successfully create standard cell rail pattern rail_pat.
#   -via_rule {       {{layers: M6} {layers: M7} {via_master: default}}        {{layers: M8} {layers: M7} {via_master: VIA78_3x3}}}
set_pg_strategy mesh_strat -core -extension {{stop:outermost_ring}} -pattern {{pattern:mesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy mesh_strat.
set_pg_strategy rail_strat -core -pattern {{pattern:rail_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy rail_strat.
set_pg_strategy lmesh_strat -core -pattern {{pattern:lmesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy lmesh_strat.
compile_pg -strategies {mesh_strat rail_strat lmesh_strat}
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy mesh_strat.
Updating strategy rail_strat.
Updating strategy lmesh_strat.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 40
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies mesh_strat lmesh_strat .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies mesh_strat lmesh_strat .
Check and fix DRC for 323 wires for strategy mesh_strat.
Number of threads: 16
Number of partitions: 42
Direction of partitions: vertical
Number of wires: 124
Checking DRC for 124 wires:5% 40% 45% 50% 100%
Number of threads: 16
Number of partitions: 19
Direction of partitions: horizontal
Number of wires: 199
Checking DRC for 199 wires:35% 45% 60% 65% 70% 80% 100%
Creating 323 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Check and fix DRC for 124 wires for strategy lmesh_strat.
Number of threads: 16
Number of partitions: 42
Direction of partitions: vertical
Number of wires: 124
Checking DRC for 124 wires:10% 15% 25% 30% 40% 45% 50% 55% 60% 65% 75% 80% 85% 90% 95% 100%
Creating 562 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies mesh_strat lmesh_strat .
Number of threads: 16
Working on strategy mesh_strat.
Number of detected intersections: 12338
Working on strategy lmesh_strat.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 12338 stacked vias for strategy mesh_strat.
Number of threads: 16
Number of partitions: 19
Direction of partitions: horizontal
Number of vias: 12338
Checking DRC for 12338 stacked vias:5% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy mesh_strat: 0.00 seconds.
Runtime of via DRC checking for strategy lmesh_strat: 0.00 seconds.
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Number of threads: 16
Number of partitions: 44
Direction of partitions: horizontal
Number of wires: 2071
Checking DRC for 2071 wires:5% 10% 20% 25% 35% 40% 45% 50% 55% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 2087 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 52535 stacked vias.
Number of threads: 16
Number of partitions: 3
Direction of partitions: vertical
Number of vias: 14
Checking DRC for 14 stacked vias:10% 40% 55% 70% 85% 100%
0% Number of threads: 16
Number of partitions: 120
Direction of partitions: horizontal
Number of vias: 52521
Checking DRC for 52521 stacked vias:5% 10% 10% 15% 20% 25% 30% 35% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 11.00 seconds.
via connection runtime: 11 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 12338 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 31546 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 12338 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 25524 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 3:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 12338 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 24898 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 2920 wires.
Committing wires takes 0.00 seconds.
Committed 73912 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 20 seconds.
Successfully compiled PG.
Overall runtime: 20 seconds.
1
set_boundary_cell_rules -left_boundary_cell [get_lib_cell */DCAP_HVT]
1
set_boundary_cell_rules -right_boundary_cell [get_lib_cell */DCAP_HVT]
1
# Tap Cells are usually needed, but they are not in this library. create_tap_cells
compile_boundary_cells
Using CL to insert boundary cells
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Warning: Site master "unit" has both X-Symmetry and Y-Symmetry.Usually, this may not be correct, and may cause the legalization to fail. (LGL-025)
Information: Using "Y-Symmetry" for site master "unit" in legalization because this is a horizontal design. (LGL-026)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 56125 vias (10342 on M7); 199 under straps (199 on M7); 15776 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = 440905de55089c37
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 16 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)
Formatting 9309 sectors on layer M4:
Formatting 9033 sectors on layer M5:
Formatting 9033 sectors on layer M3:
Formatting 9185 sectors on layer M6:
Layer M4: 0 straps, 9309 other, 0 preroute
Layer M4: 33 secDefs  9309 sectors (0 empty)
Layer M3: 0 straps, 9033 other, 0 preroute
Layer M3: 49 secDefs  9033 sectors (0 empty)
Layer M5: 0 straps, 9033 other, 0 preroute
Layer M5: 38 secDefs  9033 sectors (0 empty)
Layer M6: 0 straps, 9185 other, 0 preroute
Layer M6: 60 secDefs  9185 sectors (0 empty)
Formatting 1731 sectors on layer M7:
Layer M7: 928 straps, 803 other, 0 preroute
Layer M7: 241 secDefs  1731 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 32824 sectors on layer M2:
Layer M2: 16093 straps, 16731 other, 0 preroute
Layer M2: 107 secDefs  32824 sectors (0 empty)
Formatting 47211 sectors on layer M1:
Layer M1: 15740 straps, 31471 other, 0 preroute
Layer M1: 14 secDefs  47211 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 137275
Num SecDefs:   698

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Warning: The design already has boundary cells of type DCAP_HVT. (CHF-127)
Information: Starting boundary cell insertion into ORCA_TOP using site master "unit". (CHF-200)
Information: Total 2109 left cells inserted successfully into ORCA_TOP. (CHF-100)
Information: Total 2109 right cells inserted successfully into ORCA_TOP. (CHF-100)
Information: Total 4218 boundary cells inserted successfully into ORCA_TOP. (CHF-100)
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
1
# This is experimenting with ring constraints for SRAM in ICC1
#set_fp_block_ring_constraints -add -horizontal_layer M5 -vertical_layer M6 -horizontal_width 2 -vertical_width 2 -horizontal_off 0.604  -vertical_off 0.604 -block_type master -nets {VDD VSS } -block {  SRAM1RW64x8 }
#set_virtual_pad -net VDD -coordinate { 300 300 }
#set_virtual_pad -net VDD -coordinate { 900 300 }
#set_virtual_pad -net VDD -coordinate { 900 900 }
#set_virtual_pad -net VDD -coordinate { 300 900 }
#set_virtual_pad -net VSS -coordinate { 300 300 }
#set_virtual_pad -net VSS -coordinate { 900 300 }
#set_virtual_pad -net VSS -coordinate { 900 900 }
#set_virtual_pad -net VSS -coordinate { 300 900 }
# to check the quality of the PG grid in ICC2:
#analyze_power_plan
#ICC1: preroute_standard_cells
#ICC2:
#create_pg_std_cell_conn_pattern;
#set_pg_strategy; compile_pg
puts "preroute_instances ..."
preroute_instances ...
#ICC1: preroute_instances
#ICC2
#create_pg_macro_conn_pattern;
#set_pg_strategy; compile_pg
# verify_pg_nets
#write_floorplan  -create_terminal -placement { io hard_macro } -row -track -no_placement_blockage -no_bound -no_plan_group -no_voltage_area -no_route_guide fp.tcl
puts "Logfile message: writing def file now..."
Logfile message: writing def file now...
write_def -compress gzip -include {rows_tracks vias specialnets nets cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.def"
****************************************
Report : Data Mismatches
Version: Q-2019.12-SP4
Date   : Fri May 19 14:47:25 2023
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 478
TRACKS                         : 20
VIAS                           : 69
COMPONENTS                     : 40
PINS                           : 244
PINPROPERTIES                  : 241
BLOCKAGES                      : 6
SPECIALNETS                    : 3
NETS                           : 48229
1
write_def -include {cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.macros.def"
****************************************
Report : Data Mismatches
Version: Q-2019.12-SP4
Date   : Fri May 19 14:47:27 2023
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
COMPONENTS                     : 40
PINS                           : 244
PINPROPERTIES                  : 241
BLOCKAGES                      : 6
1
puts "Logfile message: writing def file completed ..."
Logfile message: writing def file completed ...
Information: Loading DEF file '/home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/apr/outputs/ORCA_TOP.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'PROPERTYDEFINITIONS' section. (DEFR-016)
Information: Reading 'DIEAREA' statement. (DEFR-016)
Information: Reading 'COMPONENTS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Warning: Existing terminal 'sdram_clk' of port 'sdram_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'sys_2x_clk' of port 'sys_2x_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'shutdown' of port 'shutdown' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_mode' of port 'test_mode' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[5]' of port 'test_si[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[4]' of port 'test_si[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[3]' of port 'test_si[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[2]' of port 'test_si[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[1]' of port 'test_si[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[0]' of port 'test_si[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[5]' of port 'test_so[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[4]' of port 'test_so[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[3]' of port 'test_so[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[2]' of port 'test_so[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[1]' of port 'test_so[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[0]' of port 'test_so[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'scan_enable' of port 'scan_enable' has been replaced. (DEFR-060)
Warning: Existing terminal 'ate_clk' of port 'ate_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_bypass' of port 'occ_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_reset' of port 'occ_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'pclk' of port 'pclk' has been replaced. (DEFR-060)
Warning: Existing terminal 'prst_n' of port 'prst_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pidsel' of port 'pidsel' has been replaced. (DEFR-060)
Warning: Existing terminal 'pgnt_n' of port 'pgnt_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[31]' of port 'pad_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[30]' of port 'pad_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[29]' of port 'pad_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[28]' of port 'pad_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[27]' of port 'pad_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[26]' of port 'pad_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[25]' of port 'pad_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[24]' of port 'pad_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[23]' of port 'pad_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[22]' of port 'pad_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[21]' of port 'pad_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[20]' of port 'pad_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[19]' of port 'pad_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[18]' of port 'pad_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[17]' of port 'pad_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[16]' of port 'pad_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[15]' of port 'pad_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[14]' of port 'pad_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[13]' of port 'pad_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[12]' of port 'pad_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[11]' of port 'pad_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[10]' of port 'pad_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[9]' of port 'pad_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[8]' of port 'pad_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[7]' of port 'pad_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[6]' of port 'pad_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[5]' of port 'pad_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[4]' of port 'pad_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[3]' of port 'pad_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[2]' of port 'pad_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[1]' of port 'pad_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[0]' of port 'pad_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[31]' of port 'pad_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[30]' of port 'pad_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[29]' of port 'pad_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[28]' of port 'pad_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[27]' of port 'pad_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[26]' of port 'pad_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[25]' of port 'pad_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[24]' of port 'pad_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[23]' of port 'pad_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[22]' of port 'pad_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[21]' of port 'pad_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[20]' of port 'pad_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[19]' of port 'pad_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[18]' of port 'pad_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[17]' of port 'pad_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[16]' of port 'pad_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[15]' of port 'pad_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[14]' of port 'pad_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[13]' of port 'pad_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[12]' of port 'pad_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[11]' of port 'pad_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[10]' of port 'pad_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[9]' of port 'pad_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[8]' of port 'pad_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[7]' of port 'pad_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[6]' of port 'pad_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[5]' of port 'pad_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[4]' of port 'pad_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[3]' of port 'pad_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[2]' of port 'pad_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[1]' of port 'pad_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[0]' of port 'pad_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_en' of port 'pad_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_in' of port 'ppar_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_out' of port 'ppar_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_en' of port 'ppar_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[3]' of port 'pc_be_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[2]' of port 'pc_be_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[1]' of port 'pc_be_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[0]' of port 'pc_be_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[3]' of port 'pc_be_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[2]' of port 'pc_be_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[1]' of port 'pc_be_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[0]' of port 'pc_be_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_en' of port 'pc_be_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_in' of port 'pframe_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_out' of port 'pframe_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_en' of port 'pframe_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_in' of port 'ptrdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_out' of port 'ptrdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_en' of port 'ptrdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_in' of port 'pirdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_out' of port 'pirdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_en' of port 'pirdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_in' of port 'pdevsel_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_out' of port 'pdevsel_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_en' of port 'pdevsel_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_in' of port 'pstop_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_out' of port 'pstop_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_en' of port 'pstop_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_in' of port 'pperr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_out' of port 'pperr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_en' of port 'pperr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_in' of port 'pserr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_out' of port 'pserr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_en' of port 'pserr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'preq_n' of port 'preq_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pack_n' of port 'pack_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pm66en' of port 'pm66en' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[9]' of port 'sd_A[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[8]' of port 'sd_A[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[7]' of port 'sd_A[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[6]' of port 'sd_A[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[5]' of port 'sd_A[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[4]' of port 'sd_A[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[3]' of port 'sd_A[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[2]' of port 'sd_A[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[1]' of port 'sd_A[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[0]' of port 'sd_A[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CK' of port 'sd_CK' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CKn' of port 'sd_CKn' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_LD' of port 'sd_LD' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_RW' of port 'sd_RW' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[1]' of port 'sd_BWS[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[0]' of port 'sd_BWS[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[31]' of port 'sd_DQ_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[30]' of port 'sd_DQ_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[29]' of port 'sd_DQ_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[28]' of port 'sd_DQ_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[27]' of port 'sd_DQ_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[26]' of port 'sd_DQ_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[25]' of port 'sd_DQ_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[24]' of port 'sd_DQ_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[23]' of port 'sd_DQ_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[22]' of port 'sd_DQ_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[21]' of port 'sd_DQ_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[20]' of port 'sd_DQ_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[19]' of port 'sd_DQ_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[18]' of port 'sd_DQ_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[17]' of port 'sd_DQ_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[16]' of port 'sd_DQ_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[15]' of port 'sd_DQ_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[14]' of port 'sd_DQ_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[13]' of port 'sd_DQ_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[12]' of port 'sd_DQ_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[11]' of port 'sd_DQ_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[10]' of port 'sd_DQ_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[9]' of port 'sd_DQ_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[8]' of port 'sd_DQ_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[7]' of port 'sd_DQ_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[6]' of port 'sd_DQ_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[5]' of port 'sd_DQ_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[4]' of port 'sd_DQ_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[3]' of port 'sd_DQ_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[2]' of port 'sd_DQ_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[1]' of port 'sd_DQ_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[0]' of port 'sd_DQ_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[31]' of port 'sd_DQ_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[30]' of port 'sd_DQ_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[29]' of port 'sd_DQ_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[28]' of port 'sd_DQ_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[27]' of port 'sd_DQ_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[26]' of port 'sd_DQ_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[25]' of port 'sd_DQ_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[24]' of port 'sd_DQ_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[23]' of port 'sd_DQ_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[22]' of port 'sd_DQ_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[21]' of port 'sd_DQ_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[20]' of port 'sd_DQ_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[19]' of port 'sd_DQ_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[18]' of port 'sd_DQ_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[17]' of port 'sd_DQ_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[16]' of port 'sd_DQ_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[15]' of port 'sd_DQ_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[14]' of port 'sd_DQ_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[13]' of port 'sd_DQ_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[12]' of port 'sd_DQ_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[11]' of port 'sd_DQ_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[10]' of port 'sd_DQ_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[9]' of port 'sd_DQ_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[8]' of port 'sd_DQ_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[7]' of port 'sd_DQ_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[6]' of port 'sd_DQ_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[5]' of port 'sd_DQ_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[4]' of port 'sd_DQ_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[3]' of port 'sd_DQ_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[2]' of port 'sd_DQ_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[1]' of port 'sd_DQ_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[0]' of port 'sd_DQ_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[31]' of port 'sd_DQ_en[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[30]' of port 'sd_DQ_en[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[29]' of port 'sd_DQ_en[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[28]' of port 'sd_DQ_en[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[27]' of port 'sd_DQ_en[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[26]' of port 'sd_DQ_en[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[25]' of port 'sd_DQ_en[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[24]' of port 'sd_DQ_en[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[23]' of port 'sd_DQ_en[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[22]' of port 'sd_DQ_en[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[21]' of port 'sd_DQ_en[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[20]' of port 'sd_DQ_en[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[19]' of port 'sd_DQ_en[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[18]' of port 'sd_DQ_en[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[17]' of port 'sd_DQ_en[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[16]' of port 'sd_DQ_en[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[15]' of port 'sd_DQ_en[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[14]' of port 'sd_DQ_en[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[13]' of port 'sd_DQ_en[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[12]' of port 'sd_DQ_en[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[11]' of port 'sd_DQ_en[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[10]' of port 'sd_DQ_en[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[9]' of port 'sd_DQ_en[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[8]' of port 'sd_DQ_en[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[7]' of port 'sd_DQ_en[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[6]' of port 'sd_DQ_en[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[5]' of port 'sd_DQ_en[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[4]' of port 'sd_DQ_en[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[3]' of port 'sd_DQ_en[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[2]' of port 'sd_DQ_en[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[1]' of port 'sd_DQ_en[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[0]' of port 'sd_DQ_en[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_bypass' of port 'pll_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_reset' of port 'pll_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si7' of port 'test_si7' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so7' of port 'test_so7' has been replaced. (DEFR-060)
Information: Reading 'PINPROPERTIES' section. (DEFR-016)
Information: Reading 'BLOCKAGES' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
PROPERTYDEFINITIONS            : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
PROPERTYDEFINITIONS            : 1/1
DIEAREA                        : 1/1
COMPONENTS                     : 40/40
PINS                           : 244/244
PINPROPERTIES                  : 0/241
BLOCKAGES                      : 6/6
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:floorplan.design'. (DES-028)
######## FINISHED INTIIALIZE and FLOORPLAN #################
if { [info exists synopsys_program_name ] } {
    source -echo -verbose ../scripts/fix_macro_outputs_place.tcl
    echo READING SCANDEF
    read_def ../../syn/outputs/ORCA_TOP.dct.scan.def
    echo FINISHED READING SCANDEF

    # Creating seperate voltage area for core area. 
    create_voltage_area -power_domains PD_RISC_CORE -region {{11 400} {450 640}}
    # Commit the UPF settings for ORCA.
    commit_upf
} else {
  source ../scripts/update_vddh_libs.tcl

  setEcoMode -batchMode true

  foreach_in_collection i [ get_cells -hier -filter "ref_name=~LSD*||ref_name==LSUP" ] {
     set vt [regsub  ".VT" [get_db $i .base_cell.base_name ] LVT ] 
      ecoChangeCell -inst [get_db $i .name ] -cell $vt  
  }
  setEcoMode -batchMode false
}
# if before place, place the cells around the design, but don't waste time with it
#create_placement -effort very_low
# Insert buffers on SRAM output pins.  The only timing available for SRAM is at a different voltage than std cells.
# This is causing a multivoltage situation and preventing buffers from being inserted automatically, 
# so insert manually for now.  Try to address the multi-voltage problem better somehow.
set bufs [ insert_buffer -new_cell_names sram_fixcell -new_net_names sram_fixnet [ get_pins -of_obj [get_cells -hier -filter "is_hard_macro==true" ] -filter "direction==out&&net_name!~*UNCONNECTED*" ] -lib_cell NBUFFX16_LVT ]
Cell is added at (772.9150 122.0910).
Cell is added at (759.2350 122.0910).
Cell is added at (777.0200 122.0910).
Cell is added at (764.7070 122.0910).
Cell is added at (781.1230 122.0910).
Cell is added at (774.2830 122.0910).
Cell is added at (768.8110 122.0910).
Cell is added at (783.8590 122.0910).
Cell is added at (770.1790 122.0910).
Cell is added at (775.6510 122.0910).
Cell is added at (778.3870 122.0910).
Cell is added at (782.4910 122.0910).
Cell is added at (757.8670 122.0910).
Cell is added at (786.5950 122.0910).
Cell is added at (787.9630 122.0910).
Cell is added at (793.4350 122.0910).
Cell is added at (779.7550 122.0910).
Cell is added at (756.5000 122.0910).
Cell is added at (761.9710 122.0910).
Cell is added at (796.1710 122.0910).
Cell is added at (766.0750 122.0910).
Cell is added at (789.3310 122.0910).
Cell is added at (790.6990 122.0910).
Cell is added at (794.8030 122.0910).
Cell is added at (785.2270 122.0910).
Cell is added at (755.1310 122.0910).
Cell is added at (760.6030 122.0910).
Cell is added at (767.4420 122.0910).
Cell is added at (792.0670 122.0910).
Cell is added at (753.7590 122.0910).
Cell is added at (763.3390 122.0910).
Cell is added at (771.5470 122.0910).
Cell is added at (818.3630 106.4780).
Cell is added at (832.0430 106.4780).
Cell is added at (814.2580 106.4780).
Cell is added at (826.5710 106.4780).
Cell is added at (810.1550 106.4780).
Cell is added at (816.9950 106.4780).
Cell is added at (822.4670 106.4780).
Cell is added at (807.4190 106.4780).
Cell is added at (821.0990 106.4780).
Cell is added at (815.6270 106.4780).
Cell is added at (812.8910 106.4780).
Cell is added at (808.7870 106.4780).
Cell is added at (833.4110 106.4780).
Cell is added at (804.6830 106.4780).
Cell is added at (803.3150 106.4780).
Cell is added at (797.8430 106.4780).
Cell is added at (811.5230 106.4780).
Cell is added at (834.7780 106.4780).
Cell is added at (829.3070 106.4780).
Cell is added at (795.1070 106.4780).
Cell is added at (825.2030 106.4780).
Cell is added at (801.9470 106.4780).
Cell is added at (800.5790 106.4780).
Cell is added at (796.4750 106.4780).
Cell is added at (806.0510 106.4780).
Cell is added at (836.1470 106.4780).
Cell is added at (830.6750 106.4780).
Cell is added at (823.8360 106.4780).
Cell is added at (799.2110 106.4780).
Cell is added at (837.5190 106.4780).
Cell is added at (827.9390 106.4780).
Cell is added at (819.7310 106.4780).
Cell is added at (919.3210 122.0910).
Cell is added at (905.6410 122.0910).
Cell is added at (923.4260 122.0910).
Cell is added at (911.1130 122.0910).
Cell is added at (927.5290 122.0910).
Cell is added at (920.6890 122.0910).
Cell is added at (915.2170 122.0910).
Cell is added at (930.2650 122.0910).
Cell is added at (916.5850 122.0910).
Cell is added at (922.0570 122.0910).
Cell is added at (924.7930 122.0910).
Cell is added at (928.8970 122.0910).
Cell is added at (904.2730 122.0910).
Cell is added at (933.0010 122.0910).
Cell is added at (934.3690 122.0910).
Cell is added at (939.8410 122.0910).
Cell is added at (926.1610 122.0910).
Cell is added at (902.9060 122.0910).
Cell is added at (908.3770 122.0910).
Cell is added at (942.5770 122.0910).
Cell is added at (912.4810 122.0910).
Cell is added at (935.7370 122.0910).
Cell is added at (937.1050 122.0910).
Cell is added at (941.2090 122.0910).
Cell is added at (931.6330 122.0910).
Cell is added at (901.5370 122.0910).
Cell is added at (907.0090 122.0910).
Cell is added at (913.8480 122.0910).
Cell is added at (938.4730 122.0910).
Cell is added at (900.1650 122.0910).
Cell is added at (909.7450 122.0910).
Cell is added at (917.9530 122.0910).
Cell is added at (919.3210 12.1830).
Cell is added at (905.6410 12.1830).
Cell is added at (923.4260 12.1830).
Cell is added at (911.1130 12.1830).
Cell is added at (927.5290 12.1830).
Cell is added at (920.6890 12.1830).
Cell is added at (915.2170 12.1830).
Cell is added at (930.2650 12.1830).
Cell is added at (916.5850 12.1830).
Cell is added at (922.0570 12.1830).
Cell is added at (924.7930 12.1830).
Cell is added at (928.8970 12.1830).
Cell is added at (904.2730 12.1830).
Cell is added at (933.0010 12.1830).
Cell is added at (934.3690 12.1830).
Cell is added at (939.8410 12.1830).
Cell is added at (926.1610 12.1830).
Cell is added at (902.9060 12.1830).
Cell is added at (908.3770 12.1830).
Cell is added at (942.5770 12.1830).
Cell is added at (912.4810 12.1830).
Cell is added at (935.7370 12.1830).
Cell is added at (937.1050 12.1830).
Cell is added at (941.2090 12.1830).
Cell is added at (931.6330 12.1830).
Cell is added at (901.5370 12.1830).
Cell is added at (907.0090 12.1830).
Cell is added at (913.8480 12.1830).
Cell is added at (938.4730 12.1830).
Cell is added at (900.1650 12.1830).
Cell is added at (909.7450 12.1830).
Cell is added at (917.9530 12.1830).
Cell is added at (168.0870 624.7830).
Cell is added at (168.0870 611.1030).
Cell is added at (168.0870 613.8390).
Cell is added at (168.0870 619.3110).
Cell is added at (168.0870 620.6790).
Cell is added at (168.0870 606.9990).
Cell is added at (168.0870 609.7350).
Cell is added at (168.0870 608.3670).
Cell is added at (168.0870 617.9430).
Cell is added at (168.0870 626.1510).
Cell is added at (168.0870 616.5750).
Cell is added at (168.0870 622.0470).
Cell is added at (168.0870 605.6310).
Cell is added at (168.0870 623.4150).
Cell is added at (168.0870 615.2070).
Cell is added at (168.0870 612.4710).
Cell is added at (147.2450 624.7830).
Cell is added at (147.2450 611.1030).
Cell is added at (147.2450 613.8390).
Cell is added at (147.2450 619.3110).
Cell is added at (147.2450 620.6790).
Cell is added at (147.2450 606.9990).
Cell is added at (147.2450 609.7350).
Cell is added at (147.2450 608.3670).
Cell is added at (168.0870 521.5870).
Cell is added at (168.0870 507.9070).
Cell is added at (168.0870 510.6430).
Cell is added at (168.0870 516.1150).
Cell is added at (168.0870 517.4830).
Cell is added at (168.0870 503.8030).
Cell is added at (168.0870 506.5390).
Cell is added at (168.0870 505.1710).
Cell is added at (168.0870 514.7470).
Cell is added at (168.0870 522.9550).
Cell is added at (168.0870 513.3790).
Cell is added at (168.0870 518.8510).
Cell is added at (168.0870 502.4350).
Cell is added at (168.0870 520.2190).
Cell is added at (168.0870 512.0110).
Cell is added at (168.0870 509.2750).
Cell is added at (147.2450 514.7470).
Cell is added at (147.2450 522.9550).
Cell is added at (147.2450 513.3790).
Cell is added at (147.2450 518.8510).
Cell is added at (147.2450 502.4350).
Cell is added at (147.2450 520.2190).
Cell is added at (147.2450 512.0110).
Cell is added at (147.2450 509.2750).
Cell is added at (619.8780 611.2540).
Cell is added at (619.8780 613.9900).
Cell is added at (619.8780 619.4620).
Cell is added at (619.8780 615.3580).
Cell is added at (619.8780 618.0940).
Cell is added at (619.8780 616.7260).
Cell is added at (619.8780 612.6220).
Cell is added at (619.8780 609.8860).
Cell is added at (716.9290 626.5800).
Cell is added at (716.9290 623.8440).
Cell is added at (716.9290 618.3720).
Cell is added at (716.9290 622.4760).
Cell is added at (716.9290 619.7400).
Cell is added at (716.9290 621.1080).
Cell is added at (716.9290 625.2120).
Cell is added at (716.9290 627.9480).
Cell is added at (619.8780 530.5120).
Cell is added at (619.8780 533.2480).
Cell is added at (619.8780 538.7200).
Cell is added at (619.8780 534.6160).
Cell is added at (619.8780 537.3520).
Cell is added at (619.8780 535.9840).
Cell is added at (619.8780 531.8800).
Cell is added at (619.8780 529.1440).
Cell is added at (716.9290 545.8380).
Cell is added at (716.9290 543.1020).
Cell is added at (716.9290 537.6300).
Cell is added at (716.9290 541.7340).
Cell is added at (716.9290 538.9980).
Cell is added at (716.9290 540.3660).
Cell is added at (716.9290 544.4700).
Cell is added at (716.9290 547.2060).
Cell is added at (926.2310 530.5120).
Cell is added at (926.2310 533.2480).
Cell is added at (926.2310 538.7200).
Cell is added at (926.2310 534.6160).
Cell is added at (926.2310 537.3520).
Cell is added at (926.2310 535.9840).
Cell is added at (926.2310 531.8800).
Cell is added at (926.2310 529.1440).
Cell is added at (911.0310 530.5120).
Cell is added at (911.0310 533.2480).
Cell is added at (911.0310 538.7200).
Cell is added at (911.0310 534.6160).
Cell is added at (911.0310 537.3520).
Cell is added at (911.0310 535.9840).
Cell is added at (911.0310 531.8800).
Cell is added at (911.0310 529.1440).
Cell is added at (926.2310 449.7700).
Cell is added at (926.2310 452.5060).
Cell is added at (926.2310 457.9780).
Cell is added at (926.2310 453.8740).
Cell is added at (926.2310 456.6100).
Cell is added at (926.2310 455.2420).
Cell is added at (926.2310 451.1380).
Cell is added at (926.2310 448.4020).
Cell is added at (911.0310 449.7700).
Cell is added at (911.0310 452.5060).
Cell is added at (911.0310 457.9780).
Cell is added at (911.0310 453.8740).
Cell is added at (911.0310 456.6100).
Cell is added at (911.0310 455.2420).
Cell is added at (911.0310 451.1380).
Cell is added at (911.0310 448.4020).
Cell is added at (813.9800 611.2540).
Cell is added at (813.9800 613.9900).
Cell is added at (813.9800 619.4620).
Cell is added at (813.9800 615.3580).
Cell is added at (813.9800 618.0940).
Cell is added at (813.9800 616.7260).
Cell is added at (813.9800 612.6220).
Cell is added at (813.9800 609.8860).
Cell is added at (813.9800 530.5120).
Cell is added at (813.9800 533.2480).
Cell is added at (813.9800 538.7200).
Cell is added at (813.9800 534.6160).
Cell is added at (813.9800 537.3520).
Cell is added at (813.9800 535.9840).
Cell is added at (813.9800 531.8800).
Cell is added at (813.9800 529.1440).
Cell is added at (926.2310 611.2540).
Cell is added at (926.2310 613.9900).
Cell is added at (926.2310 619.4620).
Cell is added at (926.2310 615.3580).
Cell is added at (926.2310 618.0940).
Cell is added at (926.2310 616.7260).
Cell is added at (926.2310 612.6220).
Cell is added at (926.2310 609.8860).
Cell is added at (911.0310 611.2540).
Cell is added at (911.0310 613.9900).
Cell is added at (911.0310 619.4620).
Cell is added at (911.0310 615.3580).
Cell is added at (911.0310 618.0940).
Cell is added at (911.0310 616.7260).
Cell is added at (911.0310 612.6220).
Cell is added at (911.0310 609.8860).
Cell is added at (926.2310 369.0280).
Cell is added at (926.2310 371.7640).
Cell is added at (926.2310 377.2360).
Cell is added at (926.2310 373.1320).
Cell is added at (926.2310 375.8680).
Cell is added at (926.2310 374.5000).
Cell is added at (926.2310 370.3960).
Cell is added at (926.2310 367.6600).
Cell is added at (911.0310 369.0280).
Cell is added at (911.0310 371.7640).
Cell is added at (911.0310 377.2360).
Cell is added at (911.0310 373.1320).
Cell is added at (911.0310 375.8680).
Cell is added at (911.0310 374.5000).
Cell is added at (911.0310 370.3960).
Cell is added at (911.0310 367.6600).
Cell is added at (926.2310 288.2860).
Cell is added at (926.2310 291.0220).
Cell is added at (926.2310 296.4940).
Cell is added at (926.2310 292.3900).
Cell is added at (926.2310 295.1260).
Cell is added at (926.2310 293.7580).
Cell is added at (926.2310 289.6540).
Cell is added at (926.2310 286.9180).
Cell is added at (911.0310 288.2860).
Cell is added at (911.0310 291.0220).
Cell is added at (911.0310 296.4940).
Cell is added at (911.0310 292.3900).
Cell is added at (911.0310 295.1260).
Cell is added at (911.0310 293.7580).
Cell is added at (911.0310 289.6540).
Cell is added at (911.0310 286.9180).
Cell is added at (36.2060 66.5070).
Cell is added at (37.5400 66.5070).
Cell is added at (40.2520 66.5070).
Cell is added at (38.9010 66.5070).
Cell is added at (105.8110 66.5070).
Cell is added at (107.1450 66.5070).
Cell is added at (109.8570 66.5070).
Cell is added at (108.5060 66.5070).
Cell is added at (36.2060 81.7070).
Cell is added at (37.5400 81.7070).
Cell is added at (40.2520 81.7070).
Cell is added at (38.9010 81.7070).
Cell is added at (105.8110 81.7070).
Cell is added at (107.1450 81.7070).
Cell is added at (109.8570 81.7070).
Cell is added at (108.5060 81.7070).
Cell is added at (175.4160 66.5070).
Cell is added at (176.7500 66.5070).
Cell is added at (179.4620 66.5070).
Cell is added at (178.1110 66.5070).
Cell is added at (175.4160 81.7070).
Cell is added at (176.7500 81.7070).
Cell is added at (179.4620 81.7070).
Cell is added at (178.1110 81.7070).
Cell is added at (245.0210 11.7720).
Cell is added at (246.3550 11.7720).
Cell is added at (249.0670 11.7720).
Cell is added at (247.7160 11.7720).
Cell is added at (245.0210 81.7070).
Cell is added at (246.3550 81.7070).
Cell is added at (249.0670 81.7070).
Cell is added at (247.7160 81.7070).
Cell is added at (36.2060 206.3770).
Cell is added at (37.5400 206.3770).
Cell is added at (40.2520 206.3770).
Cell is added at (38.9010 206.3770).
Cell is added at (105.8110 206.3770).
Cell is added at (107.1450 206.3770).
Cell is added at (109.8570 206.3770).
Cell is added at (108.5060 206.3770).
Cell is added at (36.2060 221.5770).
Cell is added at (37.5400 221.5770).
Cell is added at (40.2520 221.5770).
Cell is added at (38.9010 221.5770).
Cell is added at (105.8110 221.5770).
Cell is added at (107.1450 221.5770).
Cell is added at (109.8570 221.5770).
Cell is added at (108.5060 221.5770).
Cell is added at (36.2060 346.2470).
Cell is added at (37.5400 346.2470).
Cell is added at (40.2520 346.2470).
Cell is added at (38.9010 346.2470).
Cell is added at (105.8110 346.2470).
Cell is added at (107.1450 346.2470).
Cell is added at (109.8570 346.2470).
Cell is added at (108.5060 346.2470).
Cell is added at (36.2060 361.4470).
Cell is added at (37.5400 361.4470).
Cell is added at (40.2520 361.4470).
Cell is added at (38.9010 361.4470).
Cell is added at (105.8110 361.4470).
Cell is added at (107.1450 361.4470).
Cell is added at (109.8570 361.4470).
Cell is added at (108.5060 361.4470).
{I_SDRAM_TOP/sram_fixcell I_SDRAM_TOP/sram_fixcell_1 I_SDRAM_TOP/sram_fixcell_2 I_SDRAM_TOP/sram_fixcell_3 I_SDRAM_TOP/sram_fixcell_4 I_SDRAM_TOP/sram_fixcell_5 I_SDRAM_TOP/sram_fixcell_6 I_SDRAM_TOP/sram_fixcell_7 I_SDRAM_TOP/sram_fixcell_8 I_SDRAM_TOP/sram_fixcell_9 I_SDRAM_TOP/sram_fixcell_10 I_SDRAM_TOP/sram_fixcell_11 I_SDRAM_TOP/sram_fixcell_12 I_SDRAM_TOP/sram_fixcell_13 I_SDRAM_TOP/sram_fixcell_14 I_SDRAM_TOP/sram_fixcell_15 I_SDRAM_TOP/sram_fixcell_16 I_SDRAM_TOP/sram_fixcell_17 I_SDRAM_TOP/sram_fixcell_18 I_SDRAM_TOP/sram_fixcell_19 I_SDRAM_TOP/sram_fixcell_20 I_SDRAM_TOP/sram_fixcell_21 I_SDRAM_TOP/sram_fixcell_22 I_SDRAM_TOP/sram_fixcell_23 I_SDRAM_TOP/sram_fixcell_24 I_SDRAM_TOP/sram_fixcell_25 I_SDRAM_TOP/sram_fixcell_26 I_SDRAM_TOP/sram_fixcell_27 I_SDRAM_TOP/sram_fixcell_28 I_SDRAM_TOP/sram_fixcell_29 I_SDRAM_TOP/sram_fixcell_30 I_SDRAM_TOP/sram_fixcell_31 I_SDRAM_TOP/sram_fixcell_32 I_SDRAM_TOP/sram_fixcell_33 I_SDRAM_TOP/sram_fixcell_34 I_SDRAM_TOP/sram_fixcell_35 I_SDRAM_TOP/sram_fixcell_36 I_SDRAM_TOP/sram_fixcell_37 I_SDRAM_TOP/sram_fixcell_38 I_SDRAM_TOP/sram_fixcell_39 I_SDRAM_TOP/sram_fixcell_40 I_SDRAM_TOP/sram_fixcell_41 I_SDRAM_TOP/sram_fixcell_42 I_SDRAM_TOP/sram_fixcell_43 I_SDRAM_TOP/sram_fixcell_44 I_SDRAM_TOP/sram_fixcell_45 I_SDRAM_TOP/sram_fixcell_46 I_SDRAM_TOP/sram_fixcell_47 I_SDRAM_TOP/sram_fixcell_48 I_SDRAM_TOP/sram_fixcell_49 I_SDRAM_TOP/sram_fixcell_50 I_SDRAM_TOP/sram_fixcell_51 I_SDRAM_TOP/sram_fixcell_52 I_SDRAM_TOP/sram_fixcell_53 I_SDRAM_TOP/sram_fixcell_54 I_SDRAM_TOP/sram_fixcell_55 I_SDRAM_TOP/sram_fixcell_56 I_SDRAM_TOP/sram_fixcell_57 I_SDRAM_TOP/sram_fixcell_58 I_SDRAM_TOP/sram_fixcell_59 I_SDRAM_TOP/sram_fixcell_60 I_SDRAM_TOP/sram_fixcell_61 I_SDRAM_TOP/sram_fixcell_62 I_SDRAM_TOP/sram_fixcell_63 I_SDRAM_TOP/sram_fixcell_64 I_SDRAM_TOP/sram_fixcell_65 I_SDRAM_TOP/sram_fixcell_66 I_SDRAM_TOP/sram_fixcell_67 I_SDRAM_TOP/sram_fixcell_68 I_SDRAM_TOP/sram_fixcell_69 I_SDRAM_TOP/sram_fixcell_70 I_SDRAM_TOP/sram_fixcell_71 I_SDRAM_TOP/sram_fixcell_72 I_SDRAM_TOP/sram_fixcell_73 I_SDRAM_TOP/sram_fixcell_74 I_SDRAM_TOP/sram_fixcell_75 I_SDRAM_TOP/sram_fixcell_76 I_SDRAM_TOP/sram_fixcell_77 I_SDRAM_TOP/sram_fixcell_78 I_SDRAM_TOP/sram_fixcell_79 I_SDRAM_TOP/sram_fixcell_80 I_SDRAM_TOP/sram_fixcell_81 I_SDRAM_TOP/sram_fixcell_82 I_SDRAM_TOP/sram_fixcell_83 I_SDRAM_TOP/sram_fixcell_84 I_SDRAM_TOP/sram_fixcell_85 I_SDRAM_TOP/sram_fixcell_86 I_SDRAM_TOP/sram_fixcell_87 I_SDRAM_TOP/sram_fixcell_88 I_SDRAM_TOP/sram_fixcell_89 I_SDRAM_TOP/sram_fixcell_90 I_SDRAM_TOP/sram_fixcell_91 I_SDRAM_TOP/sram_fixcell_92 I_SDRAM_TOP/sram_fixcell_93 I_SDRAM_TOP/sram_fixcell_94 I_SDRAM_TOP/sram_fixcell_95 I_SDRAM_TOP/sram_fixcell_96 I_SDRAM_TOP/sram_fixcell_97 I_SDRAM_TOP/sram_fixcell_98 I_SDRAM_TOP/sram_fixcell_99 ...}
legalize_placement -cells $bufs
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2023-05-19 14:47:28 / Session: 0.03 hr / Command: 0.00 hr / Memory: 698 MB (FLW-8100)
Information: Using Physical DB scale 10000
Information: Legalizing 368 cells with default moveable distance 0.0, and 49818 out of total 50186 cells will remain unchanged during legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Site master "unit" has both X-Symmetry and Y-Symmetry.Usually, this may not be correct, and may cause the legalization to fail. (LGL-025)
Information: Using "Y-Symmetry" for site master "unit" in legalization because this is a horizontal design. (LGL-026)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 56125 vias (10342 on M7); 199 under straps (199 on M7); 15776 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = 440905de55089c37
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 16 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 9185 sectors on layer M6:
Formatting 9309 sectors on layer M4:
Formatting 9033 sectors on layer M5:
Formatting 9033 sectors on layer M3:
Formatting 1731 sectors on layer M7:
Layer M6: 0 straps, 9185 other, 0 preroute
Layer M6: 60 secDefs  9185 sectors (0 empty)
Layer M5: 0 straps, 9033 other, 0 preroute
Layer M5: 38 secDefs  9033 sectors (0 empty)
Layer M3: 0 straps, 9033 other, 0 preroute
Layer M3: 49 secDefs  9033 sectors (0 empty)
Layer M4: 0 straps, 9309 other, 0 preroute
Layer M4: 33 secDefs  9309 sectors (0 empty)
Layer M7: 928 straps, 803 other, 0 preroute
Layer M7: 241 secDefs  1731 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 32824 sectors on layer M2:
Layer M2: 16093 straps, 16731 other, 0 preroute
Layer M2: 107 secDefs  32824 sectors (0 empty)
Formatting 47211 sectors on layer M1:
Layer M1: 15740 straps, 31471 other, 0 preroute
Layer M1: 14 secDefs  47211 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 137275
Num SecDefs:   698

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.5700 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 204 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      799101        50146        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U6936 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U7228 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U8252 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9026 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9052 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9168 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9171 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9226 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9256 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9313 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
...
Warning: 45560 standard cells were fixed but not placed on rows. All advanced rules will be ignored for those cells.
Starting legalizer.
Warning: Many cells are placed far from legal locations. When the cells
        are simply snapped to their nearest legal location, the
        displacements are:
            Average displacement:   15.610 um (9.34 rows)
            Max Displacement:       70.739 um (42.31 rows)
            Number of cells moved: 368 (out of 368 cells)

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.007-0001-nearest_legal_locations.gif'.
Warning: The following cells were placed more than 5 rows (8.360 um)
        from legal locations:
  Cell: I_SDRAM_TOP/sram_fixcell_115 (NBUFFX16_LVT)
    Input Location: (942.577 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 70.739 um (42.31 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_119 (NBUFFX16_LVT)
    Input Location: (941.209 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 69.371 um (41.49 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_111 (NBUFFX16_LVT)
    Input Location: (939.841 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 68.003 um (40.67 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_124 (NBUFFX16_LVT)
    Input Location: (938.473 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 66.635 um (39.85 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_118 (NBUFFX16_LVT)
    Input Location: (937.105 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 65.267 um (39.04 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_117 (NBUFFX16_LVT)
    Input Location: (935.737 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 63.899 um (38.22 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_110 (NBUFFX16_LVT)
    Input Location: (934.369 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 62.531 um (37.40 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_109 (NBUFFX16_LVT)
    Input Location: (933.001 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 61.163 um (36.58 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_120 (NBUFFX16_LVT)
    Input Location: (931.633 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 59.795 um (35.76 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_103 (NBUFFX16_LVT)
    Input Location: (930.265 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 58.427 um (34.94 rows)
    Optimization Step: unknown
There were 26 more cells with legal displacements larger than 5 rows.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

    Done Exclusive Bound 'DEFAULT_VA' (2/2) (12 sec)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.007-0002-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.007-0003-colored_displacements.gif'.
Legalization complete (19 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50146
number of references:               204
number of site rows:                478
number of locations attempted:    16033
number of locations failed:        3845  (24.0%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   368      11234      2144 ( 19.1%)       4799      1701 ( 35.4%)  NBUFFX16_LVT

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   368      11234      2144 ( 19.1%)       4799      1701 ( 35.4%)  NBUFFX16_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         368 (8832 total sites)
avg row height over cells:        1.672 um
rms cell displacement:           16.546 um ( 9.90 row height)
rms weighted cell displacement:  16.546 um ( 9.90 row height)
max cell displacement:           73.050 um (43.69 row height)
avg cell displacement:            7.737 um ( 4.63 row height)
avg weighted cell displacement:   7.737 um ( 4.63 row height)
number of cells moved:              368
number of large displacements:       87
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/sram_fixcell_119 (NBUFFX16_LVT)
  Input location: (941.209,12.183)
  Legal location: (871.84,35.08)
  Displacement:  73.050 um (43.69 row height)
Cell: I_SDRAM_TOP/sram_fixcell_115 (NBUFFX16_LVT)
  Input location: (942.577,12.183)
  Legal location: (871.84,20.032)
  Displacement:  71.171 um (42.57 row height)
Cell: I_SDRAM_TOP/sram_fixcell_124 (NBUFFX16_LVT)
  Input location: (938.473,12.183)
  Legal location: (871.84,36.752)
  Displacement:  71.018 um (42.48 row height)
Cell: I_SDRAM_TOP/sram_fixcell_111 (NBUFFX16_LVT)
  Input location: (939.841,12.183)
  Legal location: (871.84,28.392)
  Displacement:  69.906 um (41.81 row height)
Cell: I_SDRAM_TOP/sram_fixcell_117 (NBUFFX16_LVT)
  Input location: (935.737,12.183)
  Legal location: (871.84,33.408)
  Displacement:  67.330 um (40.27 row height)
Cell: I_SDRAM_TOP/sram_fixcell_118 (NBUFFX16_LVT)
  Input location: (937.105,12.183)
  Legal location: (871.84,23.376)
  Displacement:  66.218 um (39.60 row height)
Cell: I_SDRAM_TOP/sram_fixcell_110 (NBUFFX16_LVT)
  Input location: (934.369,12.183)
  Legal location: (871.84,15.016)
  Displacement:  62.593 um (37.44 row height)
Cell: I_SDRAM_TOP/sram_fixcell_109 (NBUFFX16_LVT)
  Input location: (933.001,12.183)
  Legal location: (871.84,21.704)
  Displacement:  61.898 um (37.02 row height)
Cell: I_SDRAM_TOP/sram_fixcell_103 (NBUFFX16_LVT)
  Input location: (930.265,12.183)
  Legal location: (871.84,31.736)
  Displacement:  61.610 um (36.85 row height)
Cell: I_SDRAM_TOP/sram_fixcell_120 (NBUFFX16_LVT)
  Input location: (931.633,12.183)
  Legal location: (871.84,11.672)
  Displacement:  59.795 um (35.76 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 3257
NPLDRC Place Cache: hit rate  69.4%  (3257 / 10655)
NPLDRC Access Cache: unique cache elements 5849
NPLDRC Access Cache: hit rate  58.3%  (5849 / 14016)
Legalization succeeded.
Total Legalizer CPU: 27.808
Total Legalizer Wall Time: 22.905
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2023-05-19 14:47:51 / Session: 0.04 hr / Command: 0.01 hr / Memory: 698 MB (FLW-8100)
1
# we want this cell to always be here, but can be resized.
set_size_only $bufs true
1
# if it is resized, we want it to be legalized.  But not moved far.
set_placement_status legalize_only $bufs
1
READING SCANDEF
Information: Loading DEF file '/home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/syn/outputs/ORCA_TOP.dct.scan.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Warning: Ignoring unsupported 'NAMESCASESENSITIVE' statement. (DEFR-015)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'SCANCHAINS' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
NAMESCASESENSITIVE             : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
SCANCHAINS                     : 5/5
FINISHED READING SCANDEF
Information: Power intent has been successfully committed. (UPF-072)
Information: Related supplies are not explicitly specified on 241 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 96 level shifter cell(s) in the design. (MV-021)
Information: Total 96 out of 96 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
1
######## STARTING PLACE #################
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2023-05-19 14:47:51 / Session: 0.04 hr / Command: 0.00 hr / Memory: 698 MB (FLW-8100)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.5500 seconds to build cellmap data
Warning: Corner Cmin:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 36 cells affected for early, 36 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Cmax:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 36 cells affected for early, 36 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.082646 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.099796 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_best'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2023-05-19 14:47:59 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1083 MB (FLW-8100)

Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2023-05-19 14:47:59 / Session: 0.04 hr / Command: 0.00 hr / Memory: 1083 MB (FLW-8100)
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func_worst   (Mode: func; Corner: Cmax)
   func_best    (Mode: func; Corner: Cmin)
   test_worst   (Mode: test; Corner: Cmax)
   test_best    (Mode: test; Corner: Cmin)
Information: CTS will work on all clocks in active scenarios, including 7 master clocks and 6 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 29 ICGs are unique in the design. (CTS-126)
Information: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch: reason - unique (CTS-127)
Information: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch: reason - unique (CTS-127)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       31
    Merged                    2
    Survived                  1
    Removed                   1
    Skipped                   29
      Unique                  29
    ICG at the end            30

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48564, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 368, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 683. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Info: embedded eLpp will optimize for scenario func_worst
Info: embedded eLpp will optimize for scenario func_best
Info: embedded eLpp will optimize for scenario test_worst
Info: embedded eLpp will optimize for scenario test_best
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Scenario func_worst, iteration 1: expecting at least 5
Information: Doing activity propagation for mode 'test' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_best (POW-052)
Scenario test_best, iteration 1: expecting at least 5
Scenario func_worst, iteration 2: expecting at least 6
Scenario test_best, iteration 2: expecting at least 6
Scenario func_worst, iteration 3: expecting at least 7
Scenario test_best, iteration 3: expecting at least 6
Scenario func_worst, iteration 4: expecting at least 7
Scenario test_best, iteration 4: expecting at least 6
Scenario func_worst, iteration 5: expecting at least 7
Scenario test_best, iteration 5: expecting at least 6
Scenario func_worst, iteration 6: expecting at least 7
Scenario test_best, iteration 6: expecting at least 6
Scenario func_worst, iteration 7: expecting at least 7
Scenario test_best, iteration 7: expecting at least 7
Information: Setting the total toggle rate for net 'n606' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n205' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n668' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n624' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n696' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n607' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n200' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n555' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n188' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n1456' to 0.0 since probability has been set as '1.000000'. (POW-035)
Note - message 'POW-035' limit (10) exceeded. Remainder will be suppressed.
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Scenario test_best, iteration 8: expecting at least 8
Scenario test_best, iteration 9: expecting at least 9
Scenario test_best, iteration 10: expecting at least 10
Scenario test_best, iteration 11: expecting at least 11
Scenario test_best, iteration 12: expecting at least 12
Scenario test_best, iteration 13: expecting at least 13
Scenario test_best, iteration 14: expecting at least 14
Scenario test_best, iteration 15: expecting at least 15
Scenario test_best, iteration 16: expecting at least 16
Scenario test_best, iteration 17: expecting at least 17
Scenario test_best, iteration 18: expecting at least 18
Information: Propagated activity on scenario test_worst identical to that on test_best (POW-006)
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

Start transferring placement data.
****** eLpp weights (embedded)
Number of nets: 48564, of which 48459 non-clock nets
Number of nets with 0 toggle rate: 7603
Max toggle rate = 0.833333, average toggle rate = 0.00172437
Max non-clock toggle rate = 0.416667
Weight range = (0, 483.27)
*** 230 nets are filtered out
****** Net weight report ******
Weights included: eLpp  PreEffort  
Number of nets: 48564
Amt power = 0.1
Weight range: (0.9, 20)
Information: Automatic repeater spreading is enabled.
Restructuring in 64 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Using worst RC corner 'Cmax' for buffer aware analysis.
DTDP placement: scenario=func_worst
Information: Adding extra scenario test_worst.
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 16 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Creating placement from scratch.
coarse place 0% done.
Selected 920 sequential cells for slack balancing.
coarse place 9% done.
coarse place 18% done.
coarse place 27% done.
coarse place 36% done.
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.5446e+10
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_best'. (OPT-909)
START_CMD: optimize_dft        CPU:    544 s ( 0.15 hr) ELAPSE:    239 s ( 0.07 hr) MEM-PEAK:  1496 Mb Fri May 19 14:49:31 2023

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

DFT: repartition_method: physical_aware
DFT: reordering_method: physical_aware
Running DFT optimization using 16 thread(s)
Information: Switching output filtering off (MSG-3401)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 148544
DFT: post-opt wirelength: 49294
DFT: post-opt wirelength difference: -99249 (ratio: -66.815002 %)

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

END_CMD: optimize_dft          CPU:    545 s ( 0.15 hr) ELAPSE:    240 s ( 0.07 hr) MEM-PEAK:  1496 Mb Fri May 19 14:49:32 2023
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2023-05-19 14:49:32 / Session: 0.07 hr / Command: 0.03 hr / Memory: 1497 MB (FLW-8100)

Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2023-05-19 14:49:32 / Session: 0.07 hr / Command: 0.03 hr / Memory: 1497 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2023-05-19 14:49:32 / Session: 0.07 hr / Command: 0.03 hr / Memory: 1497 MB (FLW-8100)

Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2023-05-19 14:49:32 / Session: 0.07 hr / Command: 0.03 hr / Memory: 1497 MB (FLW-8100)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Total 0.6900 seconds to load 50106 cell instances into cellmap, 45519 cells are off site row
Moveable cells: 45888; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 1.9632, cell height 1.6733, cell area 3.2864 for total 45888 placed and application fixed cells
Information: Current block utilization is '0.26760', effective utilization is '0.27855'. (OPT-055)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084148 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102013 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48494, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48491, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 683. (TIM-112)

    Scenario func_worst  WNS = 11.758883, TNS = 2289.740500, NVP = 2225
    Scenario test_worst  WNS = 11.758883, TNS = 280.895483, NVP = 103

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:04    11.759  2297.939 3.879e+05   406.852 19146.010      2741      4827         0     0.000      1496 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 31 gates / 380 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_worst  WNS = 11.758883, TNS = 2289.740500, NVP = 2225
    Scenario test_worst  WNS = 11.758883, TNS = 280.895483, NVP = 103

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:15    11.759  2297.939 3.879e+05   406.840 19145.258      2742      4796         0     0.000      1828 


    Scenario func_worst  WNS = 11.758883, TNS = 2289.740500, NVP = 2225
    Scenario func_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario test_worst  WNS = 11.758883, TNS = 280.895483, NVP = 103
    Scenario test_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario func_best  WNHS = 0.157320, TNHS = 4.602673, NHVP = 32
    Scenario test_best  WNHS = 0.157320, TNHS = 4.602673, NHVP = 32

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:04:17    11.759  2297.939 3.879e+05   406.840 19494.568      2742      4796         0     0.000      1846    -0.157

ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Information: Pin sdram_clk is on clock network. Skipping. (OPT-067)
Information: Pin sys_2x_clk is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin ate_clk is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin pclk is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U2/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/sys_clk_in_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin U194/Y is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U3/Y is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin sdram_clk is on clock network. Skipping. (OPT-067)
Information: Pin sys_2x_clk is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin ate_clk is on clock network. Skipping. (OPT-067)
Information: Pin pclk is on clock network. Skipping. (OPT-067)
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U2/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U3/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/sys_clk_in_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Found 1323 buffer-tree drivers
Core Area = 50 X 41 ()

Roi-HfsDrc SN: 1798569713 435980330 (1684.820557)

Processing Buffer Trees  (ROI) ... 

    [133]  10% ...
    [266]  20% ...
    [399]  30% ...
    [532]  40% ...
    [665]  50% ...
    [798]  60% ...
    [931]  70% ...
    [1064]  80% ...
    [1197]  90% ...
Warning: High fanout net "I_SDRAM_TOP/I_SDRAM_IF/n91" could be partially buffered because tool finds some unbufferable segments on it. (OPT-066)
Warning: High fanout net "I_SDRAM_TOP/I_SDRAM_IF/n133" could be partially buffered because tool finds some unbufferable segments on it. (OPT-066)
Warning: High fanout net "I_SDRAM_TOP/I_SDRAM_IF/n67" could be partially buffered because tool finds some unbufferable segments on it. (OPT-066)
    [1323] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:         1472          764
  Inverters:         1065         1319
------------ ------------ ------------
      Total:         2537         2083
------------ ------------ ------------

Number of Drivers Sized: 293 [22.15%]
                      P: 240 [18.14%]
                      N: 53 [4.01%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 1 min : 1.99 sec ELAPSE 0 hr : 0 min : 20.68 sec
Zbuf-RUNTIME         (Min) CPU 1 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 2201864 K / inuse 2176056 K
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083981 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101926 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48041, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48038, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 667. (TIM-112)

    Scenario func_worst  WNS = 1.833788, TNS = 215.975909, NVP = 491
    Scenario test_worst  WNS = 3.202372, TNS = 8.197509, NVP = 4

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:39     3.202   224.173 3.907e+05    49.761 14937.694      2034      5050         0     0.000      2150 


    Scenario func_worst  WNS = 1.833788, TNS = 215.975909, NVP = 491
    Scenario test_worst  WNS = 3.202372, TNS = 8.197509, NVP = 4

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:39     3.202   224.173 3.907e+05    49.761 14937.694      2034      5050         0     0.000      2150 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2023-05-19 14:50:11 / Session: 0.08 hr / Command: 0.04 hr / Memory: 2150 MB (FLW-8100)

Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2023-05-19 14:50:11 / Session: 0.08 hr / Command: 0.04 hr / Memory: 2150 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2023-05-19 14:50:11 / Session: 0.08 hr / Command: 0.04 hr / Memory: 2150 MB (FLW-8100)

Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2023-05-19 14:50:12 / Session: 0.08 hr / Command: 0.04 hr / Memory: 2150 MB (FLW-8100)

Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083981 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101926 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Total 0.6900 seconds to load 49622 cell instances into cellmap, 42951 cells are off site row
Moveable cells: 45404; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0213, cell height 1.6733, cell area 3.3836 for total 45404 placed and application fixed cells
Information: Current block utilization is '0.27260', effective utilization is '0.28359'. (OPT-055)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48041, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48038, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 667. (TIM-112)

    Scenario func_worst  WNS = 1.834094, TNS = 215.991163, NVP = 490
    Scenario func_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario test_worst  WNS = 3.202813, TNS = 8.197534, NVP = 4
    Scenario test_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:43     3.203   224.189 3.907e+05    49.764 15171.988      2034      5050         0     0.000      2150 

Running initial optimization step.
Place-opt command begin                   CPU:   633 s (  0.18 hr )  ELAPSE:   284 s (  0.08 hr )  MEM-PEAK:  2150 MB

Place-opt timing update complete          CPU:   633 s (  0.18 hr )  ELAPSE:   284 s (  0.08 hr )  MEM-PEAK:  2150 MB

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.7033    11.3020        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   1.8341    52.2679        -          -      -
    1  10   1.1906   144.2355        -          -      -
    1  11   0.5202     8.1858        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.5194     0.5194        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   3.2028     3.2028        -          -      -
    3  10   2.0701     2.0701        -          -      -
    3  11   2.4052     2.4052        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  14   0.0000     0.0000        -          -      -
    3  15   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   1.8341   215.9912 215.9912    490        -          -      -      532    49.7492      917  326921568
    2   *        -          -        -      -        -          -      -      132     3.0795      791 335349415936
    3   *   3.2028     8.1975   8.1975      4        -          -      -      532    49.7639      917  330155200
    4   *        -          -        -      -        -          -      -      132     3.0795      791 342358818816
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   3.2028   224.1887 224.1887    494   0.0000     0.0000      0      532    49.7639      918 342358818816    384858.91      45040       1938       5050
--------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    3.2028   224.1887 224.1887    494   0.0000     0.0000      0      532      918 342358818816    384858.91      45040
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 16 threads
Design is MV READY with 2 voltage domains.
Place-opt initialization complete         CPU:   660 s (  0.18 hr )  ELAPSE:   297 s (  0.08 hr )  MEM-PEAK:  2254 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 10 Iter  1       224.19      224.19      0.00      1450       0.385  342358818816.00       45040            0.08      2254

Place-opt optimization Phase 11 Iter  1       224.19      224.19      0.00      1449       0.385  342358818816.00       45040            0.08      2254

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Total 0.7000 seconds to load 49622 cell instances into cellmap, 42951 cells are off site row
Moveable cells: 45404; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0213, cell height 1.6733, cell area 3.3836 for total 45404 placed and application fixed cells
Place-opt optimization Phase 12 Iter  1       224.19      224.19      0.00      1449       0.385  342358818816.00       45040            0.08      2254

Place-opt optimization Phase 13 Iter  1       219.94      219.94      0.00      1395       0.383  324496064512.00       45040            0.08      2254

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 18345 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.aggressive_blockage_via_modeling                 :        false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:      false               
common.allow_pg_as_shield                               :        true                
common.check_and_update_via_regions_by_design_tech_file :        false               
common.check_shield                                     :        true                
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_with_pin_width_on_macros                 :        false               
common.connect_within_pins_by_layer_name                :                            
common.continue_with_frozen_global_route                :        false               
common.create_floating_shields                          :        false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:       false               
common.crosstalk_effort_level                           :        low                 
common.debug_read_patterned_metal_shapes                :        true                
common.derive_connect_within_pin_via_region             :        false               
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_multi_thread                              :        true                
common.enable_pin_width_connection                      :        false               
common.enable_single_connection_for_var_width           :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.filter_redundant_via_mapping                     :        true                
common.floorplan_aware_hier_va_gr                       :        true                
common.focus_scenario                                   :        none                
common.forbid_new_metal_by_layer_name                   :                            
common.forbid_odd_pitch_jog_by_layer_name               :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_soft_drc_at_final_eco_stage               :        false               
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:                        
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.ndr_by_delta_voltage                             :        false               
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.optimize_for_pin_access                          :        false               
common.pg_shield_distance_threshold                     :        0                   
common.pin_spacing_control_mode                         :        true                
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.process_pg_augmentation_shapes                   :        false               
common.rc_driven_setup_effort_level                     :        medium              
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.secondary_pg_pin_effort_level                    :        hard                
common.separate_tie_off_from_secondary_pg               :        false               
common.shield_tie_off_max_detail_route_iteration        :        3                   
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.skip_pg_augmentation_wires_and_vias              :        false               
common.skip_pnet_ignore_shapes                          :        false               
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.track_use_area                                   :        false               
common.track_width_constraint_relaxed_mode              :        0                   
common.treat_all_cover_cells_as_lib_cells_for_routing   :        false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :        false               
common.treat_via_array_as_big_via                       :        false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:    false               
common.use_weighted_secondary_pg_pin_count              :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_ndr_mode                              :        full                
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.virtual_flat                                     :        false               
common.voltage_area_aware                               :        relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :        0                   
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            
common.write_instance_via_color                         :        false               

Printing options for 'route.global.*'
global.advance_node_timing_cost_enhancement             :        0                   
global.auto_gcell                                       :        true                
global.bail_out_for_high_congestion                     :        false               
global.cgr_runtime_improvement                          :        true                
global.clock_ndr_enhancement                            :        true                
global.coarse_grid_refinement                           :        true                
global.congestion_consistent_mode                       :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.double_pattern_utilization_by_layer_name         :                            
global.effort_level                                     :        medium              
global.enable_clock_routing_wide_ndr_flow               :        false               
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.improve_pg_connection_at_partition_boundary      :        false               
global.insert_gr_via_ladders                            :        false               
global.interactive_mode_insert_gr_via_ladders           :        false               
global.interactive_multithread_mode                     :        true                
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.ndr_dr_shape_as_blockage                         :        true                
global.pin_access_factor                                :        1                   
global.report_congestion_enable_cell_snapping           :        false               
global.report_congestion_ignore_buffers                 :        false               
global.river_routing_extra_effort                       :        false               
global.routing_corridor_fast_mode                       :        true                
global.stats_silent_mode                                :        true                
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.tuned_rvi_demand                                 :        true                
global.use_partially_blocked_track_on_zero_cap_gcell    :        false               
global.via_cut_modeling                                 :        false               
global.via_density                                      :        0                   
global.via_optimization                                 :        true                
global.voltage_area_corner_track_utilization            :        100                 
global.wire_hugging_bias_enhancement                    :        true                

Begin global routing.
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 1 tracks on MRDL
Information: Skipping internal port ENL of CGLPPRX2_LVT.frame as it is not physical. (ZRT-585)
Information: Skipping internal port ENL of CGLPPRX8_LVT.frame as it is not physical. (ZRT-585)
Information: Skipping internal port ENL of CGLNPRX2_LVT.frame as it is not physical. (ZRT-585)
Found 0 pin access route guide groups.
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
auto selected default vias for NDR rule clock_double_spacing layer VIA1:
  VIA12SQ_C
  VIA12SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA2:
  VIA23SQ_C-R
  VIA23SQ_C
auto selected default vias for NDR rule clock_double_spacing layer VIA3:
  VIA34SQ_C
  VIA34SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA4:
  VIA45SQ_C
  VIA45SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA5:
  VIA56SQ_C
  VIA56SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA6:
  VIA67SQ_C
  VIA67SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA7:
  VIA78SQ_C
  VIA78SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA8:
  VIA89_C-R
  VIA89_C
  VIA89
  VIA89-R
auto selected default vias for NDR rule clock_double_spacing layer VIARDL:
  VIA9RDL
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Total number of nets = 47595, of which 0 are not extracted
Total number of open nets = 47324, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:02 
[DBIn Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:21 total=0:00:22
[DBIn Done] Stage (MB): Used   68  Alloctr   71  Proc  266 
[DBIn Done] Total (MB): Used   79  Alloctr   82  Proc 18611 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:01 usr=0:00:21 total=0:00:22
[End of Read DB] Stage (MB): Used   70  Alloctr   72  Proc  266 
[End of Read DB] Total (MB): Used   77  Alloctr   80  Proc 18611 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   85  Alloctr   88  Proc 18611 
Net statistics:
Total number of nets     = 47595
Number of nets to route  = 47324
Number of single or zero port nets = 30
241 nets are fully connected,
 of which 241 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   20  Alloctr   21  Proc   13 
[End of Build All Nets] Total (MB): Used  105  Alloctr  109  Proc 18625 
Average gCell capacity  4.84     on layer (1)    M1
Average gCell capacity  6.47     on layer (2)    M2
Average gCell capacity  3.72     on layer (3)    M3
Average gCell capacity  3.78     on layer (4)    M4
Average gCell capacity  1.88     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Build Congestion map] Stage (MB): Used   55  Alloctr   56  Proc   76 
[End of Build Congestion map] Total (MB): Used  161  Alloctr  165  Proc 18701 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[End of Build Data] Stage (MB): Used   84  Alloctr   84  Proc   90 
[End of Build Data] Total (MB): Used  161  Alloctr  165  Proc 18701 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  133 
[End of Blocked Pin Detection] Total (MB): Used  265  Alloctr  269  Proc 18835 
Information: Using 16 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:05
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:10 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Initial Routing] Stage (MB): Used   44  Alloctr   45  Proc   38 
[End of Initial Routing] Total (MB): Used  310  Alloctr  314  Proc 18873 
Initial. Routing result:
Initial. Both Dirs: Overflow = 11212 Max = 11 GRCs = 19929 (3.31%)
Initial. H routing: Overflow =  7945 Max =  6 (GRCs =  3) GRCs = 16465 (5.48%)
Initial. V routing: Overflow =  3266 Max = 11 (GRCs =  1) GRCs =  3464 (1.15%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =  3188 Max = 11 (GRCs =  1) GRCs =  3325 (1.11%)
Initial. M3         Overflow =  6178 Max =  6 (GRCs =  3) GRCs = 10450 (3.48%)
Initial. M4         Overflow =    43 Max =  2 (GRCs =  5) GRCs =    62 (0.02%)
Initial. M5         Overflow =  1049 Max =  2 (GRCs = 10) GRCs =  1115 (0.37%)
Initial. M6         Overflow =    34 Max =  3 (GRCs =  1) GRCs =    77 (0.03%)
Initial. M7         Overflow =   717 Max =  2 (GRCs = 69) GRCs =  4900 (1.63%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   810 Max =  4 GRCs =  5147 (2.97%)
Initial. H routing: Overflow =   761 Max =  4 (GRCs =  2) GRCs =  5033 (5.81%)
Initial. V routing: Overflow =    48 Max =  3 (GRCs =  1) GRCs =   114 (0.13%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     7 Max =  2 (GRCs =  1) GRCs =    18 (0.02%)
Initial. M3         Overflow =    59 Max =  4 (GRCs =  2) GRCs =    79 (0.09%)
Initial. M4         Overflow =    10 Max =  2 (GRCs =  3) GRCs =    22 (0.03%)
Initial. M5         Overflow =    27 Max =  2 (GRCs =  6) GRCs =    97 (0.11%)
Initial. M6         Overflow =    31 Max =  3 (GRCs =  1) GRCs =    74 (0.09%)
Initial. M7         Overflow =   674 Max =  2 (GRCs = 69) GRCs =  4857 (5.60%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1211678.10
Initial. Layer M1 wire length = 190.46
Initial. Layer M2 wire length = 310899.86
Initial. Layer M3 wire length = 406800.37
Initial. Layer M4 wire length = 191437.31
Initial. Layer M5 wire length = 207299.62
Initial. Layer M6 wire length = 70658.64
Initial. Layer M7 wire length = 24391.84
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 406488
Initial. Via VIA12SQ_C count = 171901
Initial. Via VIA23SQ_C count = 171191
Initial. Via VIA34SQ_C count = 41359
Initial. Via VIA45SQ_C count = 17256
Initial. Via VIA56SQ_C count = 3471
Initial. Via VIA67SQ_C count = 1310
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:06
20% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:06
30% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:06
40% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:07
50% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:08
60% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:09
70% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:09
80% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:09
90% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:09
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:09 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Phase1 Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Phase1 Routing] Total (MB): Used  312  Alloctr  316  Proc 18873 
phase1. Routing result:
phase1. Both Dirs: Overflow =  2871 Max = 7 GRCs =  2540 (0.42%)
phase1. H routing: Overflow =  1857 Max = 5 (GRCs =   2) GRCs =  1483 (0.49%)
phase1. V routing: Overflow =  1014 Max = 7 (GRCs =   1) GRCs =  1057 (0.35%)
phase1. M1         Overflow =     3 Max = 1 (GRCs =   5) GRCs =     5 (0.00%)
phase1. M2         Overflow =  1010 Max = 7 (GRCs =   1) GRCs =  1053 (0.35%)
phase1. M3         Overflow =  1728 Max = 5 (GRCs =   2) GRCs =  1352 (0.45%)
phase1. M4         Overflow =     2 Max = 1 (GRCs =   2) GRCs =     2 (0.00%)
phase1. M5         Overflow =   108 Max = 1 (GRCs = 108) GRCs =   108 (0.04%)
phase1. M6         Overflow =     2 Max = 1 (GRCs =   2) GRCs =     2 (0.00%)
phase1. M7         Overflow =    18 Max = 1 (GRCs =  18) GRCs =    18 (0.01%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    28 Max =  2 GRCs =    27 (0.02%)
phase1. H routing: Overflow =    26 Max =  1 (GRCs = 26) GRCs =    26 (0.03%)
phase1. V routing: Overflow =     2 Max =  2 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M3         Overflow =     6 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =    17 Max =  1 (GRCs = 17) GRCs =    17 (0.02%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1257365.41
phase1. Layer M1 wire length = 639.99
phase1. Layer M2 wire length = 311793.47
phase1. Layer M3 wire length = 398156.15
phase1. Layer M4 wire length = 227652.42
phase1. Layer M5 wire length = 220781.27
phase1. Layer M6 wire length = 80445.69
phase1. Layer M7 wire length = 17896.43
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 426748
phase1. Via VIA12SQ_C count = 171961
phase1. Via VIA23SQ_C count = 171038
phase1. Via VIA34SQ_C count = 51123
phase1. Via VIA45SQ_C count = 26140
phase1. Via VIA56SQ_C count = 4978
phase1. Via VIA67SQ_C count = 1508
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Number of multi gcell level routed nets = 70
[End of Whole Chip Routing] Elapsed real time: 0:00:25 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:31 total=0:00:32
[End of Whole Chip Routing] Stage (MB): Used  234  Alloctr  236  Proc  262 
[End of Whole Chip Routing] Total (MB): Used  312  Alloctr  316  Proc 18873 

Congestion utilization per direction:
Average vertical track utilization   = 13.89 %
Peak    vertical track utilization   = 140.00 %
Average horizontal track utilization = 15.33 %
Peak    horizontal track utilization = 300.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -53  Alloctr  -53  Proc    0 
[GR: Done] Total (MB): Used  251  Alloctr  257  Proc 18873 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:28 
[GR: Done] Elapsed cpu  time: sys=0:00:03 usr=0:00:53 total=0:00:56
[GR: Done] Stage (MB): Used  244  Alloctr  249  Proc  528 
[GR: Done] Total (MB): Used  251  Alloctr  257  Proc 18873 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:28 
[End of Global Routing] Elapsed cpu  time: sys=0:00:03 usr=0:00:53 total=0:00:56
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc  528 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 18873 
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Place-opt optimization Phase 14 Iter  1       219.94      219.94      0.00      1395       0.382  321296138240.00       44561            0.09      2750
Place-opt optimization Phase 14 Iter  2       219.94      219.94      0.00      1395       0.382  324644372480.00       44561            0.09      2750
Place-opt optimization Phase 14 Iter  3       219.94      219.94      0.00      1395       0.382  325678727168.00       44561            0.09      2750
Place-opt optimization Phase 14 Iter  4       219.94      219.94      0.00      1395       0.382  326173261824.00       44561            0.09      2750
Place-opt optimization Phase 14 Iter  5       219.94      219.94      0.00      1395       0.383  331696275456.00       44561            0.10      2750

Place-opt optimization Phase 15 Iter  1        51.13       51.13      0.00      1234       0.383  338640535552.00       44805            0.10      2801

Place-opt optimization Phase 16 Iter  1        51.13       51.13      0.00      1235       0.383  338640535552.00       44805            0.10      2801

Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2023-05-19 14:51:39 / Session: 0.10 hr / Command: 0.06 hr / Memory: 2801 MB (FLW-8100)

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2023-05-19 14:51:40 / Session: 0.10 hr / Command: 0.06 hr / Memory: 2801 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2023-05-19 14:51:40 / Session: 0.10 hr / Command: 0.06 hr / Memory: 2801 MB (FLW-8100)

Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2023-05-19 14:51:40 / Session: 0.10 hr / Command: 0.06 hr / Memory: 2801 MB (FLW-8100)
Place-opt optimization Phase 20 Iter  1        51.13       51.13      0.00      1234       0.383  338640535552.00       44805            0.10      2801
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.26960', effective utilization is '0.28056'. (OPT-055)
chip utilization before DTDP: 0.28

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Start transferring placement data.
****** Net weight report ******
Weights included: PreEffort  
Number of nets: 96
Weight range: (16, 16)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2100 seconds to build cellmap data
Snapped 45169 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 18932 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:03 
[End of Read DB] Elapsed cpu  time: sys=0:00:01 usr=0:00:30 total=0:00:31
[End of Read DB] Stage (MB): Used   70  Alloctr   73  Proc    0 
[End of Read DB] Total (MB): Used   78  Alloctr   81  Proc 18932 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   86  Alloctr   88  Proc 18932 
Net statistics:
Total number of nets     = 47839
Number of nets to route  = 47557
Number of single or zero port nets = 30
252 nets are fully connected,
 of which 252 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Build All Nets] Stage (MB): Used   20  Alloctr   21  Proc    0 
[End of Build All Nets] Total (MB): Used  106  Alloctr  110  Proc 18932 
Average gCell capacity  5.15     on layer (1)    M1
Average gCell capacity  6.47     on layer (2)    M2
Average gCell capacity  3.72     on layer (3)    M3
Average gCell capacity  3.78     on layer (4)    M4
Average gCell capacity  1.88     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   55  Alloctr   55  Proc   21 
[End of Build Congestion map] Total (MB): Used  162  Alloctr  166  Proc 18953 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   84  Alloctr   85  Proc   21 
[End of Build Data] Total (MB): Used  162  Alloctr  166  Proc 18953 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  135 
[End of Blocked Pin Detection] Total (MB): Used  266  Alloctr  270  Proc 19088 
Information: Using 16 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:05
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:10 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Initial Routing] Stage (MB): Used   44  Alloctr   44  Proc   36 
[End of Initial Routing] Total (MB): Used  311  Alloctr  315  Proc 19125 
Initial. Routing result:
Initial. Both Dirs: Overflow = 11357 Max = 9 GRCs = 14360 (2.39%)
Initial. H routing: Overflow =  8087 Max = 7 (GRCs =  1) GRCs = 10984 (3.65%)
Initial. V routing: Overflow =  3269 Max = 9 (GRCs =  1) GRCs =  3376 (1.12%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =  3198 Max = 9 (GRCs =  1) GRCs =  3240 (1.08%)
Initial. M3         Overflow =  6447 Max = 7 (GRCs =  1) GRCs =  5465 (1.82%)
Initial. M4         Overflow =    35 Max = 2 (GRCs =  3) GRCs =    47 (0.02%)
Initial. M5         Overflow =  1013 Max = 2 (GRCs = 21) GRCs =  1073 (0.36%)
Initial. M6         Overflow =    36 Max = 2 (GRCs =  4) GRCs =    89 (0.03%)
Initial. M7         Overflow =   626 Max = 2 (GRCs = 68) GRCs =  4446 (1.48%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   751 Max =  4 GRCs =  4737 (2.73%)
Initial. H routing: Overflow =   701 Max =  4 (GRCs =  2) GRCs =  4610 (5.32%)
Initial. V routing: Overflow =    49 Max =  2 (GRCs =  7) GRCs =   127 (0.15%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     7 Max =  2 (GRCs =  2) GRCs =    19 (0.02%)
Initial. M3         Overflow =    39 Max =  4 (GRCs =  2) GRCs =    63 (0.07%)
Initial. M4         Overflow =     8 Max =  2 (GRCs =  1) GRCs =    21 (0.02%)
Initial. M5         Overflow =    39 Max =  2 (GRCs = 15) GRCs =   105 (0.12%)
Initial. M6         Overflow =    34 Max =  2 (GRCs =  4) GRCs =    87 (0.10%)
Initial. M7         Overflow =   622 Max =  2 (GRCs = 68) GRCs =  4442 (5.12%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1217622.99
Initial. Layer M1 wire length = 66.52
Initial. Layer M2 wire length = 322982.77
Initial. Layer M3 wire length = 416347.57
Initial. Layer M4 wire length = 188083.15
Initial. Layer M5 wire length = 198818.39
Initial. Layer M6 wire length = 69640.50
Initial. Layer M7 wire length = 21684.09
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 400353
Initial. Via VIA12SQ_C count = 172103
Initial. Via VIA23SQ_C count = 169347
Initial. Via VIA34SQ_C count = 39580
Initial. Via VIA45SQ_C count = 15054
Initial. Via VIA56SQ_C count = 3162
Initial. Via VIA67SQ_C count = 1107
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:05
20% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:05
30% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:05
40% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:06
50% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:06
60% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:06
70% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:06
80% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:06
90% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:07
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:07 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:09
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  312  Alloctr  316  Proc 19125 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3510 Max = 6 GRCs =  2983 (0.50%)
phase1. H routing: Overflow =  2109 Max = 6 (GRCs =  2) GRCs =  1631 (0.54%)
phase1. V routing: Overflow =  1401 Max = 6 (GRCs =  3) GRCs =  1352 (0.45%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =  1396 Max = 6 (GRCs =  3) GRCs =  1347 (0.45%)
phase1. M3         Overflow =  2004 Max = 6 (GRCs =  2) GRCs =  1526 (0.51%)
phase1. M4         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M5         Overflow =    85 Max = 1 (GRCs = 85) GRCs =    85 (0.03%)
phase1. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M7         Overflow =    20 Max = 1 (GRCs = 20) GRCs =    20 (0.01%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    34 Max =  2 GRCs =    34 (0.02%)
phase1. H routing: Overflow =    31 Max =  2 (GRCs =  1) GRCs =    30 (0.03%)
phase1. V routing: Overflow =     3 Max =  1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     1 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M3         Overflow =     7 Max =  2 (GRCs =  1) GRCs =     6 (0.01%)
phase1. M4         Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M5         Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =    20 Max =  1 (GRCs = 20) GRCs =    20 (0.02%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1251630.36
phase1. Layer M1 wire length = 267.43
phase1. Layer M2 wire length = 322447.52
phase1. Layer M3 wire length = 414015.12
phase1. Layer M4 wire length = 216495.98
phase1. Layer M5 wire length = 206470.65
phase1. Layer M6 wire length = 76036.36
phase1. Layer M7 wire length = 15897.31
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 416899
phase1. Via VIA12SQ_C count = 172197
phase1. Via VIA23SQ_C count = 169867
phase1. Via VIA34SQ_C count = 47090
phase1. Via VIA45SQ_C count = 21931
phase1. Via VIA56SQ_C count = 4483
phase1. Via VIA67SQ_C count = 1331
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:23 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:28 total=0:00:29
[End of Whole Chip Routing] Stage (MB): Used  233  Alloctr  234  Proc  193 
[End of Whole Chip Routing] Total (MB): Used  312  Alloctr  316  Proc 19125 

Congestion utilization per direction:
Average vertical track utilization   = 13.61 %
Peak    vertical track utilization   = 162.50 %
Average horizontal track utilization = 14.69 %
Peak    horizontal track utilization = 400.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -53  Alloctr  -53  Proc    0 
[GR: Done] Total (MB): Used  251  Alloctr  257  Proc 19125 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:26 
[GR: Done] Elapsed cpu  time: sys=0:00:03 usr=0:00:59 total=0:01:02
[GR: Done] Stage (MB): Used  244  Alloctr  248  Proc  193 
[GR: Done] Total (MB): Used  251  Alloctr  257  Proc 19125 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:26 
[End of Global Routing] Elapsed cpu  time: sys=0:00:03 usr=0:00:59 total=0:01:02
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc  193 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 19125 
Using per-layer congestion maps for congestion reduction.
Information: 41.96% of design has horizontal routing density above target_routing_density of 0.80.
Information: 26.81% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 16 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 94.3% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.31 to 0.37. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 1.36732e+10
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 47806, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 47803, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 667. (TIM-112)
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Scenario func_worst, iteration 1: expecting at least 5
Information: Doing activity propagation for mode 'test' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_best (POW-052)
Scenario test_best, iteration 1: expecting at least 5
Scenario func_worst, iteration 2: expecting at least 6
Scenario test_best, iteration 2: expecting at least 6
Scenario func_worst, iteration 3: expecting at least 7
Scenario test_best, iteration 3: expecting at least 6
Scenario func_worst, iteration 4: expecting at least 7
Scenario test_best, iteration 4: expecting at least 6
Scenario func_worst, iteration 5: expecting at least 7
Scenario test_best, iteration 5: expecting at least 6
Scenario func_worst, iteration 6: expecting at least 7
Scenario test_best, iteration 6: expecting at least 6
Scenario func_worst, iteration 7: expecting at least 7
Scenario test_best, iteration 7: expecting at least 7
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Scenario test_best, iteration 8: expecting at least 8
Scenario test_best, iteration 9: expecting at least 9
Scenario test_best, iteration 10: expecting at least 10
Scenario test_best, iteration 11: expecting at least 11
Scenario test_best, iteration 12: expecting at least 12
Scenario test_best, iteration 13: expecting at least 13
Scenario test_best, iteration 14: expecting at least 14
Information: Propagated activity on scenario test_worst identical to that on test_best (POW-006)
****** eLpp weights ******
Number of nets: 47806, of which 47699 non-clock nets
Number of nets with 0 toggle rate: 2652
Max toggle rate = 0.833333, average toggle rate = 0.00188101
Max non-clock toggle rate = 0.416667
Weight range = (0, 181.208)
*** 36 nets are filtered out
Start transferring placement data.
****** Net weight report ******
Weights included: eLpp  PreEffort  
Number of nets: 47806
Amt power = 0.1
Weight range: (0.9, 19.0208)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_worst
Information: Adding extra scenario test_worst.
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 16 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.32001e+10
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
----------------------------------------------------------------

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 47806, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 47803, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 667. (TIM-112)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Total 0.6900 seconds to load 49387 cell instances into cellmap, 44800 cells are off site row
Moveable cells: 45169; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0094, cell height 1.6733, cell area 3.3636 for total 45169 placed and application fixed cells
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 68110, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 68107, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 667. (TIM-112)
Running DFT optimization using 16 thread(s)
Information: Switching output filtering off (MSG-3401)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 87252
DFT: post-opt wirelength: 44735
DFT: post-opt wirelength difference: -42517 (ratio: -48.729148 %)
DFT: Timing on scan path is likely to be met after proper buffering.

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 1:34 
----------------------------------------------------------------
Running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 56125 vias (10342 on M7); 199 under straps (199 on M7); 15776 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = 440905de55089c37
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 16 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)
Formatting 9185 sectors on layer M6:
Formatting 9309 sectors on layer M4:
Formatting 9033 sectors on layer M5:
Formatting 9033 sectors on layer M3:
Layer M6: 0 straps, 9185 other, 0 preroute
Layer M6: 60 secDefs  9185 sectors (0 empty)
Layer M4: 0 straps, 9309 other, 0 preroute
Layer M4: 33 secDefs  9309 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M5: 0 straps, 9033 other, 0 preroute
Layer M5: 38 secDefs  9033 sectors (0 empty)
Layer M3: 0 straps, 9033 other, 0 preroute
Layer M3: 49 secDefs  9033 sectors (0 empty)
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 235 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 32824 sectors on layer M2:
Layer M2: 16093 straps, 16731 other, 0 preroute
Layer M2: 107 secDefs  32824 sectors (0 empty)
Formatting 47211 sectors on layer M1:
Layer M1: 15740 straps, 31471 other, 0 preroute
Layer M1: 14 secDefs  47211 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 137272
Num SecDefs:   692

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 278 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        47408        Yes DEFAULT_VA
      105360         1945        Yes PD_RISC_CORE

Starting legalizer.
Warning: The following cells were placed more than 5 rows (8.360 um)
        from legal locations:
  Cell: I_SDRAM_TOP/icc_clock95 (TIEH_HVT)
    Input Location: (1008.100 12.142)
    Legal Location: (1008.032 108.648)
    Displacement to legal location: 96.506 um (57.72 rows)
    Optimization Step: unknown
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

    Done Exclusive Bound 'DEFAULT_VA' (2/3) (426 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (1 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (41 sec)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.006-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.006-0002-colored_displacements.gif'.
Legalization complete (1163 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  49353
number of references:               278
number of site rows:                478
number of locations attempted:  1555157
number of locations failed:      476686  (30.7%)

Legality of references at locations:
247 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7184     154588     40520 ( 26.2%)     105533     38539 ( 36.5%)  AO22X1_HVT
  2313      45029     22867 ( 50.8%)      35747     19178 ( 53.6%)  SDFFARX1_LVT
  3581      79532     20451 ( 25.7%)      53086     19383 ( 36.5%)  AO22X1_LVT
  3440      72991     16250 ( 22.3%)      46497     15131 ( 32.5%)  OR2X1_HVT
  2153      44272      9738 ( 22.0%)      27126      9000 ( 33.2%)  AND2X1_HVT
   938      18721      9625 ( 51.4%)      15017      8275 ( 55.1%)  SDFFNARX1_HVT
  1715      36736      8455 ( 23.0%)      23104      7860 ( 34.0%)  AND2X1_LVT
  1338      26324      8100 ( 30.8%)      17088      6749 ( 39.5%)  FADDX1_LVT
  2181      43864      6637 ( 15.1%)      25564      5778 ( 22.6%)  NAND2X0_LVT
  2181      43562      6290 ( 14.4%)      24536      5348 ( 21.8%)  INVX1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        20 ( 83.3%)         16        14 ( 87.5%)  NAND3X1_RVT
     3         80        53 ( 66.2%)         72        53 ( 73.6%)  DFFARX1_LVT
     1         24        16 ( 66.7%)         24        16 ( 66.7%)  OAI21X2_HVT
     1         71        40 ( 56.3%)         40        34 ( 85.0%)  LSUPX2_HVT
     2         48        25 ( 52.1%)         32        27 ( 84.4%)  SDFFASX2_LVT
     3        104        55 ( 52.9%)         72        58 ( 80.6%)  OA22X1_RVT
     1         24        12 ( 50.0%)         16        13 ( 81.2%)  OA22X2_RVT
     1          8         5 ( 62.5%)          0         0 (  0.0%)  NAND3X4_RVT
    30       1024       585 ( 57.1%)        776       498 ( 64.2%)  SDFFNX2_LVT
     3        104        60 ( 57.7%)         96        59 ( 61.5%)  NOR2X0_RVT

Legality of references in rows:
7 references had row failures.
Worst 7 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX2_HVT
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX4_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       45135 (597371 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.615 um ( 0.37 row height)
rms weighted cell displacement:   0.615 um ( 0.37 row height)
max cell displacement:           96.506 um (57.72 row height)
avg cell displacement:            0.479 um ( 0.29 row height)
avg weighted cell displacement:   0.479 um ( 0.29 row height)
number of cells moved:            44790
number of large displacements:        1
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/icc_clock95 (TIEH_HVT)
  Input location: (1008.1,12.1418)
  Legal location: (1008.03,108.648)
  Displacement:  96.506 um (57.72 row height)
Cell: I_RISC_CORE/U393 (AND2X2_HVT)
  Input location: (178.872,400)
  Legal location: (181.608,401.248)
  Displacement:   3.008 um ( 1.80 row height)
Cell: I_RISC_CORE/U384 (AND2X2_HVT)
  Input location: (175.577,400.038)
  Legal location: (178.264,401.248)
  Displacement:   2.947 um ( 1.76 row height)
Cell: I_RISC_CORE/U389 (AND2X2_HVT)
  Input location: (183.492,400.144)
  Legal location: (186.168,401.248)
  Displacement:   2.895 um ( 1.73 row height)
Cell: I_RISC_CORE/U263 (INVX0_LVT)
  Input location: (223.067,400.117)
  Legal location: (223.56,402.92)
  Displacement:   2.846 um ( 1.70 row height)
Cell: I_BLENDER_0/U145 (NAND2X0_LVT)
  Input location: (649.635,333.568)
  Legal location: (650.224,336.04)
  Displacement:   2.541 um ( 1.52 row height)
Cell: I_RISC_CORE/U261 (NOR2X0_HVT)
  Input location: (215.793,400.762)
  Legal location: (218.24,401.248)
  Displacement:   2.494 um ( 1.49 row height)
Cell: I_RISC_CORE/U488 (INVX1_HVT)
  Input location: (240.773,400.271)
  Legal location: (243.016,401.248)
  Displacement:   2.446 um ( 1.46 row height)
Cell: I_RISC_CORE/U210 (AND3X1_HVT)
  Input location: (238.04,400)
  Legal location: (240.128,401.248)
  Displacement:   2.432 um ( 1.45 row height)
Cell: I_RISC_CORE/U194 (HADDX1_HVT)
  Input location: (177.237,400.888)
  Legal location: (179.632,401.248)
  Displacement:   2.422 um ( 1.45 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 286330
NPLDRC Place Cache: hit rate  73.2%  (286330 / 1070040)
NPLDRC Access Cache: unique cache elements 386811
NPLDRC Access Cache: hit rate  66.7%  (386811 / 1161572)
Completed Legalization, Elapsed time =   0:19:21 
Moved 44770 out of 49371 cells, ratio = 0.906808
Total displacement = 26579.669922(um)
Max displacement = 96.573898(um), I_SDRAM_TOP/icc_clock95 (1008.859680, 12.141800, 6) => (1008.791992, 108.648003, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.16(um)
  0 ~  20% cells displacement <=      0.27(um)
  0 ~  30% cells displacement <=      0.38(um)
  0 ~  40% cells displacement <=      0.47(um)
  0 ~  50% cells displacement <=      0.57(um)
  0 ~  60% cells displacement <=      0.66(um)
  0 ~  70% cells displacement <=      0.75(um)
  0 ~  80% cells displacement <=      0.84(um)
  0 ~  90% cells displacement <=      1.03(um)
  0 ~ 100% cells displacement <=     96.57(um)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 47772, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 47769, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 667. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2023-05-19 15:12:38 / Session: 0.45 hr / Command: 0.41 hr / Memory: 2994 MB (FLW-8100)

Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2023-05-19 15:12:39 / Session: 0.45 hr / Command: 0.41 hr / Memory: 2994 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2023-05-19 15:12:39 / Session: 0.45 hr / Command: 0.41 hr / Memory: 2994 MB (FLW-8100)

Place-opt optimization Phase 23 Iter  1        23.63       23.63      0.00      1234       0.383  351667388416.00       44771            0.45      2994
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_best'. (OPT-909)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 47772, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 47769, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 667. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2023-05-19 15:12:43 / Session: 0.45 hr / Command: 0.41 hr / Memory: 2994 MB (FLW-8100)

Place-opt optimization Phase 25 Iter  1        23.63       23.63      0.00      1495       0.383  351667388416.00       44771            0.45      2994
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Total 0.7000 seconds to load 49353 cell instances into cellmap
Moveable cells: 45135; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0094, cell height 1.6733, cell area 3.3636 for total 45135 placed and application fixed cells

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Total 0.7100 seconds to load 49353 cell instances into cellmap
Moveable cells: 45135; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0094, cell height 1.6733, cell area 3.3636 for total 45135 placed and application fixed cells
Place-opt optimization Phase 27 Iter  1        23.63       23.63      0.00      1495       0.383  351667388416.00       44771            0.45      2994
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Place-opt optimization Phase 27 Iter  2        23.63       23.63      0.00      1495       0.383  351667388416.00       44771            0.45      2994
Place-opt optimization Phase 27 Iter  3        23.63       23.63      0.00       294       0.386  362576314368.00       44771            0.46      2994

CCL: Total Usage Adjustment : 1
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Place-opt optimization Phase 28 Iter  1        23.63       23.63      0.00       102       0.387  365279739904.00       45948            0.46      3010
Place-opt optimization Phase 28 Iter  2        23.63       23.63      0.00       102       0.387  365275152384.00       45948            0.46      3010
Place-opt optimization Phase 28 Iter  3        23.63       23.63      0.00       102       0.387  365263945728.00       45948            0.46      3010
Place-opt optimization Phase 28 Iter  4        23.63       23.63      0.00       102       0.387  365358546944.00       45948            0.46      3010
Place-opt optimization Phase 28 Iter  5        23.63       23.63      0.00       102       0.387  365794459648.00       45948            0.46      3010
Place-opt optimization Phase 28 Iter  6        23.63       23.63      0.00       102       0.387  368715923456.00       45948            0.47      3010
Place-opt optimization Phase 28 Iter  7        23.63       23.63      0.00       102       0.388  371557236736.00       45948            0.47      3010

CCL: Total Usage Adjustment : 1
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Place-opt optimization Phase 29 Iter  1        23.63       23.63      0.00       102       0.388  371557236736.00       46413            0.47      3010
Place-opt optimization Phase 29 Iter  2        23.63       23.63      0.00       102       0.388  371562020864.00       46413            0.47      3010

INFO: Enable clock_slack updates.
Place-opt optimization Phase 30 Iter  1         5.32        5.32      0.00       102       0.388  371669041152.00       46414            0.47      3010
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Place-opt optimization Phase 31 Iter  1         1.97        1.97      0.00       102       0.388  371853492224.00       46414            0.47      3010

Place-opt optimization Phase 32 Iter  1         1.97        1.97      0.00       102       0.388  371853492224.00       46414            0.47      3010

Place-opt optimization Phase 33 Iter  1         1.95        1.95      0.00       102       0.386  362702471168.00       45753            0.47      3010
Place-opt optimization Phase 33 Iter  2         1.94        1.94      0.00       102       0.383  326139609088.00       45753            0.48      3010

INFO: Enable clock_slack updates.
Place-opt optimization Phase 34 Iter  1         1.94        1.94      0.00        94       0.382  320867074048.00       45753            0.48      3010
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Place-opt optimization Phase 35 Iter  1         1.94        1.94      0.00        94       0.382  314596786176.00       45753            0.48      3010
Place-opt optimization Phase 35 Iter  2         1.94        1.94      0.00        94       0.382  314596786176.00       45753            0.48      3010
Place-opt optimization Phase 35 Iter  3         1.94        1.94      0.00        92       0.382  314633486336.00       45753            0.48      3010

Place-opt optimization Phase 36 Iter  1         1.94        1.94      0.00        91       0.382  314633486336.00       45753            0.48      3010

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Total 0.7500 seconds to load 50335 cell instances into cellmap
Moveable cells: 46117; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 1.9554, cell height 1.6733, cell area 3.2728 for total 46117 placed and application fixed cells
Place-opt optimization Phase 37 Iter  1         1.94        1.94      0.00        91       0.382  314633486336.00       45753            0.48      3010

Place-opt optimization Phase 38 Iter  1         1.94        1.94      0.00        91       0.382  313893126144.00       45613            0.48      3010

Place-opt optimization Phase 39 Iter  1         1.94        1.94      0.00        91       0.382  313343574016.00       45613            0.48      3010
Place-opt optimization Phase 39 Iter  2         1.94        1.94      0.00        91       0.382  313343574016.00       45613            0.48      3010
Place-opt optimization Phase 39 Iter  3         1.94        1.94      0.00        91       0.382  313378111488.00       45613            0.48      3010

INFO: Enable clock_slack updates.
Place-opt optimization Phase 40 Iter  1         1.94        1.94      0.00        91       0.382  313378111488.00       45613            0.48      3010
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Place-opt optimization Phase 41 Iter  1         1.94        1.94      0.00        91       0.382  313278234624.00       45613            0.48      3010

Place-opt optimization Phase 42 Iter  1         1.94        1.94      0.00        91       0.382  314490585088.00       45613            0.48      3010
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 43 Iter  1         1.94        1.94      0.00        91       0.382  314490585088.00       45613            0.48      3010

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2023-05-19 15:14:37 / Session: 0.48 hr / Command: 0.45 hr / Memory: 3010 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2023-05-19 15:14:37 / Session: 0.49 hr / Command: 0.45 hr / Memory: 3010 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :   3159 s ( 0.88 hr) ELAPSE :   1746 s ( 0.48 hr) MEM-PEAK :  3010 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   3159 s ( 0.88 hr) ELAPSE :   1746 s ( 0.48 hr) MEM-PEAK :  3010 Mb
Place-opt optimization Phase 46 Iter  1         1.94        1.94      0.00        91       0.382  314490585088.00       45613            0.49      3010
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 56125 vias (10342 on M7); 199 under straps (199 on M7); 15776 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = 440905de55089c37
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 16 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)
Formatting 9033 sectors on layer M3:
Formatting 9185 sectors on layer M6:
Formatting 9309 sectors on layer M4:
Formatting 9033 sectors on layer M5:
Formatting 1728 sectors on layer M7:
Layer M3: 0 straps, 9033 other, 0 preroute
Layer M3: 49 secDefs  9033 sectors (0 empty)
Layer M6: 0 straps, 9185 other, 0 preroute
Layer M6: 60 secDefs  9185 sectors (0 empty)
Layer M5: 0 straps, 9033 other, 0 preroute
Layer M5: 38 secDefs  9033 sectors (0 empty)
Layer M4: 0 straps, 9309 other, 0 preroute
Layer M4: 33 secDefs  9309 sectors (0 empty)
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 235 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 32824 sectors on layer M2:
Layer M2: 16093 straps, 16731 other, 0 preroute
Layer M2: 107 secDefs  32824 sectors (0 empty)
Formatting 47211 sectors on layer M1:
Layer M1: 15740 straps, 31471 other, 0 preroute
Layer M1: 14 secDefs  47211 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 137272
Num SecDefs:   692

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2700 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 283 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        48191        Yes DEFAULT_VA
      105360         2004        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (436 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (21 sec)
Legalization complete (979 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50195
number of references:               283
number of site rows:                478
number of locations attempted:  1193276
number of locations failed:      294792  (24.7%)

Legality of references at locations:
249 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7230     112887     21664 ( 19.2%)      69032     17047 ( 24.7%)  AO22X1_HVT
  2363      37196     18809 ( 50.6%)      26562     13059 ( 49.2%)  SDFFARX1_LVT
  3645      56407     10789 ( 19.1%)      33972      8460 ( 24.9%)  AO22X1_LVT
  3458      52951      9338 ( 17.6%)      31665      7182 ( 22.7%)  OR2X1_HVT
   988      14241      7299 ( 51.3%)       9817      4825 ( 49.1%)  SDFFNARX1_HVT
  2195      33448      5856 ( 17.5%)      18640      4393 ( 23.6%)  AND2X1_HVT
  1337      21064      6005 ( 28.5%)      12748      4173 ( 32.7%)  FADDX1_LVT
  1778      30860      5545 ( 18.0%)      17404      4347 ( 25.0%)  AND2X1_LVT
  2131      36055      4668 ( 12.9%)      20102      3587 ( 17.8%)  NAND2X0_LVT
  2077      32418      4158 ( 12.8%)      18584      2884 ( 15.5%)  INVX1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         12        12 (100.0%)         14         6 ( 42.9%)  LSUPX2_HVT
     1         64        37 ( 57.8%)         56        39 ( 69.6%)  NOR3X2_LVT
     2         32        18 ( 56.2%)         32        19 ( 59.4%)  OAI22X2_HVT
     2         32        19 ( 59.4%)         32        18 ( 56.2%)  XOR3X2_RVT
     6        144        93 ( 64.6%)        128        62 ( 48.4%)  DFFARX1_LVT
     1         16        10 ( 62.5%)         16         8 ( 50.0%)  XNOR2X2_RVT
     1         32        15 ( 46.9%)         16        12 ( 75.0%)  OR3X2_HVT
     1         16         9 ( 56.2%)         16         9 ( 56.2%)  OAI21X2_HVT
     6         96        44 ( 45.8%)         64        43 ( 67.2%)  OA222X1_HVT
     1         32        15 ( 46.9%)         24        15 ( 62.5%)  AOI21X2_HVT

Legality of references in rows:
8 references had row failures.
Worst 8 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX4_RVT
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX8_HVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX2_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       45977 (592232 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.227 um ( 0.14 row height)
rms weighted cell displacement:   0.227 um ( 0.14 row height)
max cell displacement:            3.648 um ( 2.18 row height)
avg cell displacement:            0.049 um ( 0.03 row height)
avg weighted cell displacement:   0.049 um ( 0.03 row height)
number of cells moved:             3667
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_PCI_TOP/U7407 (AND2X1_HVT)
  Input location: (428.152,15.016)
  Legal location: (424.504,15.016)
  Displacement:   3.648 um ( 2.18 row height)
Cell: I_BLENDER_0/U5943 (AO222X1_HVT)
  Input location: (619.064,341.056)
  Legal location: (615.872,341.056)
  Displacement:   3.192 um ( 1.91 row height)
Cell: I_CONTEXT_MEM/U180 (AOI22X1_LVT)
  Input location: (719.384,519.96)
  Legal location: (722.272,519.96)
  Displacement:   2.888 um ( 1.73 row height)
Cell: I_BLENDER_1/U529 (NAND2X1_LVT)
  Input location: (755.104,344.4)
  Legal location: (752.216,344.4)
  Displacement:   2.888 um ( 1.73 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8089_1079 (NBUFFX2_RVT)
  Input location: (499.136,260.8)
  Legal location: (496.552,260.8)
  Displacement:   2.584 um ( 1.55 row height)
Cell: I_BLENDER_0/ctmTdsLR_6_24172 (INVX0_RVT)
  Input location: (457.488,463.112)
  Legal location: (454.904,463.112)
  Displacement:   2.584 um ( 1.55 row height)
Cell: I_BLENDER_0/ctmTdsLR_1_24837 (AND2X1_LVT)
  Input location: (543.824,381.184)
  Legal location: (541.24,381.184)
  Displacement:   2.584 um ( 1.55 row height)
Cell: I_BLENDER_1/ctmTdsLR_2_24693 (NAND2X0_LVT)
  Input location: (750.24,232.376)
  Legal location: (747.656,232.376)
  Displacement:   2.584 um ( 1.55 row height)
Cell: I_BLENDER_1/ZINV_522_inst_23817 (INVX4_LVT)
  Input location: (782.312,387.872)
  Legal location: (779.728,387.872)
  Displacement:   2.584 um ( 1.55 row height)
Cell: I_BLENDER_0/ZBUF_223_inst_23276 (NBUFFX2_RVT)
  Input location: (649.92,453.08)
  Legal location: (647.336,453.08)
  Displacement:   2.584 um ( 1.55 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 255600
NPLDRC Place Cache: hit rate  67.3%  (255600 / 781575)
NPLDRC Access Cache: unique cache elements 334932
NPLDRC Access Cache: hit rate  60.2%  (334932 / 841992)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48609, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48606, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 700. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2023-05-19 15:31:00 / Session: 0.76 hr / Command: 0.72 hr / Memory: 3022 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2023-05-19 15:31:00 / Session: 0.76 hr / Command: 0.72 hr / Memory: 3022 MB (FLW-8100)

Place-opt optimization Phase 49 Iter  1         4.39        4.39      0.00       117       0.382  314490585088.00       45613            0.76      3022

CCL: Total Usage Adjustment : 1
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Total 0.8000 seconds to load 50195 cell instances into cellmap
Moveable cells: 45977; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 1.9559, cell height 1.6733, cell area 3.2736 for total 45977 placed and application fixed cells
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Total 0.7300 seconds to load 50195 cell instances into cellmap
Moveable cells: 45977; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 1.9559, cell height 1.6733, cell area 3.2736 for total 45977 placed and application fixed cells
Place-opt optimization Phase 50 Iter  1         4.39        4.39      0.00       116       0.382  314490585088.00       45613            0.76      3022
Place-opt optimization Phase 50 Iter  2         4.39        4.39      0.00       116       0.382  314610319360.00       45613            0.76      3022
Place-opt optimization Phase 50 Iter  3         4.39        4.39      0.00       116       0.382  314768818176.00       45613            0.76      3022
Place-opt optimization Phase 50 Iter  4         4.39        4.39      0.00       116       0.382  314894352384.00       45613            0.76      3022
Place-opt optimization Phase 50 Iter  5         4.39        4.39      0.00       116       0.382  316377464832.00       45613            0.76      3086

Place-opt optimization Phase 51 Iter  1         4.39        4.39      0.00       116       0.382  316675948544.00       45657            0.76      3086
Place-opt optimization Phase 51 Iter  2         4.39        4.39      0.00       116       0.382  316675948544.00       45657            0.76      3086
Place-opt optimization Phase 51 Iter  3         4.39        4.39      0.00       107       0.382  316673753088.00       45657            0.76      3086

Place-opt optimization Phase 52 Iter  1         4.39        4.39      0.00       107       0.382  316673753088.00       45657            0.76      3086
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Place-opt optimization Phase 52 Iter  2         4.39        4.39      0.00       107       0.382  316673753088.00       45657            0.76      3086
Place-opt optimization Phase 52 Iter  3         4.39        4.39      0.00        69       0.382  317517463552.00       45657            0.77      3086

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2023-05-19 15:31:30 / Session: 0.77 hr / Command: 0.73 hr / Memory: 3086 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2023-05-19 15:31:30 / Session: 0.77 hr / Command: 0.73 hr / Memory: 3086 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :   4298 s ( 1.19 hr) ELAPSE :   2759 s ( 0.77 hr) MEM-PEAK :  3086 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   4298 s ( 1.19 hr) ELAPSE :   2759 s ( 0.77 hr) MEM-PEAK :  3086 Mb
Place-opt optimization Phase 55 Iter  1         2.34        2.34      0.00        68       0.382  317518086144.00       45711            0.77      3086
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 56125 vias (10342 on M7); 199 under straps (199 on M7); 15776 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = 440905de55089c37
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 16 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)
Formatting 9185 sectors on layer M6:
Formatting 9309 sectors on layer M4:
Formatting 9033 sectors on layer M5:
Formatting 9033 sectors on layer M3:
Formatting 1728 sectors on layer M7:
Layer M6: 0 straps, 9185 other, 0 preroute
Layer M6: 60 secDefs  9185 sectors (0 empty)
Layer M4: 0 straps, 9309 other, 0 preroute
Layer M4: 33 secDefs  9309 sectors (0 empty)
Layer M5: 0 straps, 9033 other, 0 preroute
Layer M5: 38 secDefs  9033 sectors (0 empty)
Layer M3: 0 straps, 9033 other, 0 preroute
Layer M3: 49 secDefs  9033 sectors (0 empty)
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 235 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 32824 sectors on layer M2:
Layer M2: 16093 straps, 16731 other, 0 preroute
Layer M2: 107 secDefs  32824 sectors (0 empty)
Formatting 47211 sectors on layer M1:
Layer M1: 15740 straps, 31471 other, 0 preroute
Layer M1: 14 secDefs  47211 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 137272
Num SecDefs:   692

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 281 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        48286        Yes DEFAULT_VA
      105360         2007        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (222 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (3 sec)
Legalization complete (739 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50293
number of references:               281
number of site rows:                478
number of locations attempted:   832917
number of locations failed:      182658  (21.9%)

Legality of references at locations:
241 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7229      76659     13018 ( 17.0%)      44304      8830 ( 19.9%)  AO22X1_HVT
  2363      24898     12477 ( 50.1%)      14962      6529 ( 43.6%)  SDFFARX1_LVT
  3635      40704      6979 ( 17.1%)      23328      4807 ( 20.6%)  AO22X1_LVT
  3456      36563      5784 ( 15.8%)      20623      3703 ( 18.0%)  OR2X1_HVT
   988       9961      5024 ( 50.4%)       5841      2654 ( 45.4%)  SDFFNARX1_HVT
  1330      15452      4279 ( 27.7%)       8896      2613 ( 29.4%)  FADDX1_LVT
  1764      23400      3972 ( 17.0%)      13072      2821 ( 21.6%)  AND2X1_LVT
  2194      23768      3802 ( 16.0%)      12336      2355 ( 19.1%)  AND2X1_HVT
  2125      28662      3588 ( 12.5%)      15630      2526 ( 16.2%)  NAND2X0_LVT
  2071      25496      3334 ( 13.1%)      14536      2130 ( 14.7%)  INVX1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         8 (100.0%)          8         7 ( 87.5%)  XNOR3X2_LVT
     1          8         7 ( 87.5%)          0         0 (  0.0%)  SDFFASX2_LVT
     1          8         6 ( 75.0%)          0         0 (  0.0%)  AOI21X2_HVT
     1          8         8 (100.0%)         14         6 ( 42.9%)  LSUPX2_HVT
     1          8         5 ( 62.5%)          0         0 (  0.0%)  NAND3X1_RVT
     1         24        15 ( 62.5%)         24        15 ( 62.5%)  OA22X2_HVT
     2         32        19 ( 59.4%)         32        18 ( 56.2%)  XOR3X2_RVT
     3         24        12 ( 50.0%)          8         6 ( 75.0%)  NOR3X0_HVT
     2         32        13 ( 40.6%)         16        14 ( 87.5%)  AND4X4_LVT
     2         24        15 ( 62.5%)         16         6 ( 37.5%)  SDFFX2_RVT

Legality of references in rows:
8 references had row failures.
Worst 8 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX2_HVT
      478       239 ( 50.0%)  LSUPX4_RVT
      478       239 ( 50.0%)  LSUPX8_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       46075 (593959 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.087 um ( 0.05 row height)
rms weighted cell displacement:   0.087 um ( 0.05 row height)
max cell displacement:            2.474 um ( 1.48 row height)
avg cell displacement:            0.007 um ( 0.00 row height)
avg weighted cell displacement:   0.007 um ( 0.00 row height)
number of cells moved:              546
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_BLENDER_0/U6131 (NAND2X0_HVT)
  Input location: (637.304,401.248)
  Legal location: (635.48,402.92)
  Displacement:   2.474 um ( 1.48 row height)
Cell: I_BLENDER_0/ZBUF_37_inst_23930 (NBUFFX2_HVT)
  Input location: (594.896,434.688)
  Legal location: (592.616,434.688)
  Displacement:   2.280 um ( 1.36 row height)
Cell: I_BLENDER_1/ctmTdsLR_4_25327 (AND2X1_HVT)
  Input location: (778.816,369.48)
  Legal location: (776.536,369.48)
  Displacement:   2.280 um ( 1.36 row height)
Cell: I_BLENDER_1/U2268 (AND4X1_LVT)
  Input location: (706.16,257.456)
  Legal location: (703.88,257.456)
  Displacement:   2.280 um ( 1.36 row height)
Cell: I_BLENDER_1/ZBUF_210_inst_25401 (NBUFFX2_RVT)
  Input location: (699.776,304.272)
  Legal location: (698.408,305.944)
  Displacement:   2.160 um ( 1.29 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U1369 (OR2X1_HVT)
  Input location: (634.264,125.368)
  Legal location: (632.136,125.368)
  Displacement:   2.128 um ( 1.27 row height)
Cell: I_BLENDER_0/U1436 (AO22X2_LVT)
  Input location: (666.184,387.872)
  Legal location: (664.056,387.872)
  Displacement:   2.128 um ( 1.27 row height)
Cell: I_BLENDER_0/ZBUF_66_inst_25446 (NBUFFX4_LVT)
  Input location: (617.088,417.968)
  Legal location: (615.872,419.64)
  Displacement:   2.067 um ( 1.24 row height)
Cell: I_BLENDER_0/ZBUF_81_inst_22926 (NBUFFX2_HVT)
  Input location: (602.496,434.688)
  Legal location: (600.52,434.688)
  Displacement:   1.976 um ( 1.18 row height)
Cell: I_BLENDER_0/U2438 (AND3X1_LVT)
  Input location: (650.376,397.904)
  Legal location: (648.4,397.904)
  Displacement:   1.976 um ( 1.18 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 197610
NPLDRC Place Cache: hit rate  63.8%  (197610 / 546301)
NPLDRC Access Cache: unique cache elements 259462
NPLDRC Access Cache: hit rate  55.8%  (259462 / 586699)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48707, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48704, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 700. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2023-05-19 15:43:54 / Session: 0.97 hr / Command: 0.93 hr / Memory: 3086 MB (FLW-8100)

Place-opt optimization Phase 57 Iter  1         2.61        2.61      0.00        72       0.382  317518086144.00       45711            0.97      3086

Place-opt optimization Phase 58 Iter  1         2.61        2.61      0.00        72       0.382  317518086144.00       45711            0.97      3086

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2023-05-19 15:43:56 / Session: 0.97 hr / Command: 0.93 hr / Memory: 3086 MB (FLW-8100)
Enable dominated scenarios

Place-opt optimization complete                 2.61        2.61      0.00        71       0.382  317518086144.00       45711            0.97      3086
Co-efficient Ratio Summary:
4.193421925336  6.578050581599  2.479651695036  7.744126940401  0.485050000353  3.179565833784  5.567214754587  2.894407587461  6.565925183142  9.017928305874  65271.589880828751  4.323473306693  1.233144852744  2.083504038318  1.156544079699
2.250260152645  6.239522059141  3.702234677146  1.840235593142  4.294066690968  7.527899646613  1.807232944146  5.787985447876  3.589185098470  1.351027760963  07649.980208590372  4.316513294125  6.448531502060  5.316069434588  4.229467122011
6.795077816965  7.396790030299  5.671726431638  7.715049728450  9.589705961115  1.237147012873  9.689272051355  1.216935983513  9.826815703530  9.099724144364  32479.367541462050  2.745764228151  4.960485999976  1.759231534708  7.763715639326
6.767907126513  6.983152312175  0.187801475004  8.323046634353  9.122627003732  6.705045049478  0.240392817363  1.613935054405  4.410025612002  0.127459658965  86919.342004263563  4.806094729057  6.851757678475  9.133501063540  9.027421377260
9.823652154243  6.142559033853  1.676673378133  7.474061595051  3.656796621502  7.570618562611  9.813446103618  1.472362907158  1.675369380419  6.041801107958  77743.200386041727  3.809275849285  8.677736750488  6.823501172458  9.024481568484
3.949944023417  5.490201973340  2.444527113305  0.516924895345  9.076892197041  7.095120915900  0.674435466092  3.084202742690  0.558837429124  2.652216144463  02210.788593907054  5.144132056993  8.875114837185  1.099467727083  7.336671727726
8.389467952672  5.211694708528  0.745294579763  6.230914594097  9.555807261369  9.311313977635  1.007217096252  5.475193074176  9.006496044024  7.110148210435  46345.104411826958  2.601393220018  4.932709743502  1.621763931796  1.214745452773
1.115678446704  2.351919275004  5.616123772581  2.201961728426  0.313258584450  2.480255136313  5.935952135354  0.756389720128  0.412340573843  6.530073120004  40524.366088383387  2.493396530620  7.731568984837  3.112610393680  1.055536067149
4.124225657536  5.316615013963  7.270117443011  7.178467360747  1.109985851474  3.640423276467  6.979434932421  6.938714755119  9.989990052081  8.202693975468  83165.744416621411  6.990096299116  4.187735875155  6.509509009893  6.029639902642
5.459020435504  4.649973584696  1.177462560935  0.473186074721  4.219815920740  0.444331414637  1.380413524984  3.613343510198  6.197455510237  1.031970727924  85710.287527795477  2.621945972738  3.678411537847  0.936587257027  4.113864764766
9.442469992801  2.395654323075  8.021891586024  8.944029438324  5.316104193421  6.051556578038  1.737302479639  2.872711344187  5.404013207081  0.003501079565  16132.408127347545  8.756259439649  6.169039712178  6.390241475058  7.431549908009
3.398634514208  5.160783592889  8.527444346650  2.383195556049  0.796992250260  8.324646239500  6.413823702212  2.693826640296  1.931429866945  6.909670527899  99727.046813929444  4.685173287093  7.639268911221  9.113678069609  6.373917309427
0.014844507348  4.045008707276  5.020607679115  6.345898629962  1.220116795077  5.967847396778  6.224305671704  0.238742515000  3.284504151684  9.611144237147  36343.024633320516  5.540463782450  1.392635218372  5.190055033443  6.408747786760
9.731622936599  4.385366229120  9.999763012387  7.347091163210  6.393266767907  8.063326983131  4.288630187880  5.817973123007  2.343534794506  0.037319705045  39003.530244528176  6.344433717169  0.548577310066  1.101332418589  6.554073946653
0.635624097199  8.207828110660  6.784751496825  2.635413427926  3.772609823652  8.340626142538  6.746381676652  9.199132274022  4.950518228675  6.215010270618  81327.826975061039  1.842027086696  5.810120757767  4.860576921079  5.845127897562
0.417273090484  9.211600936797  6.504888186866  4.724593424093  3.684843949944  8.971115490206  8.601492444522  0.001095316919  0.953454648771  1.970400795120  26656.734585954663  9.268146546041  9.009955446071  9.326680182444  6.379959935048
7.070545335118  1.601280900446  3.371853128007  6.270840736178  5.277268389467  7.263765211699  6.953270745299  4.665626730909  7.940979568595  2.613698111313  23280.483962570964  5.282312178016  7.694558732220  9.371382003104  3.513089451966
6.269582895960  3.342434478417  2.435021161789  8.317962914242  2.527731115678  2.104082351914  1.628035616128  6.693802701956  9.284260326946  5.844512480255  40786.072922010241  5.435365729326  2.808764777518  1.265597452200  0.417276213533
1.833872687963  6.448557269260  4.848373644620  2.936802655033  8.671494124225  4.212305316610  9.007627270112  3.308107678452  5.607471112673  8.514753640423  54702.663809438213  2.197181704676  1.993430372300  5.082213750754  6.850817691961
4.214116079692  3.033414279004  3.751556695186  9.098937329136  7.026425459020  2.092084649978  4.714951177467  4.577340973171  2.747214222503  9.207410444331  78548.052026535249  8.464937092226  9.865515927982  0.610506528279  2.452462134072
5.954772700541  0.869633760780  0.378470022164  1.570275413361  5.647669442469  7.665052395659  2.108748021896  4.738238444014  6.383245329892  1.934226051556  84988.156595424796  3.956521770566  8.758681504850  5.000222831795  6.583884355672
1.475458835855  5.438746250978  2.121786485498  3.750588731046  7.080093398634  3.950985160781  2.396408527442  0.834112883181  1.560490709680  2.502618124646  59120.201244926919  1.254548333402  9.613889542940  6.669229875278  9.964176618072
3.294414764780  3.224787835835  8.112219313554  3.696099673414  1.094270014844  3.881384045006  4.440375020605  3.169766845884  2.299621234213  7.950774967847  61653.569647745606  0.430513773300  0.036310395897  0.596344512371  4.701792696892
7.205135629070  8.278351598336  1.183725390065  3.334439808244  5.867609731622  7.173894385364  9.669819999761  7.591487847087  7.632106307363  7.679077163326  29762.710493890767  8.086385298855  0.727900691226  2.700506267050  4.504452102403
9.281736423040  8.525440744278  2.100661301342  7.185899954570  7.466530635624  8.788088207826  8.572536784759  1.334182135409  0.279263786706  8.236526040626  45616.105096305655  5.229107932490  2.243070436567  9.662383275706  1.856776498134
4.610361921634  1.210715903862  6.577674957527  2.210797945624  6.975620417273  8.711939211608  6.733806504886  8.234594224589  0.240933698940  9.499446671115  70483.924647413334  2.238226563819  1.903009890768  9.219937170951  2.091005306744
3.546609347753  6.814269191255  3.460719412299  4.824448479456  7.350487070545  1.168271601288  8.717343371851  0.993956770837  3.361785281365  3.894676363765  52448.271146107454  9.974732077924  0.973960095558  0.726345993113  1.397278810072
1.709625361662  5.947417786675  9.322209467712  7.031044413581  1.519666269582  6.730883342434  9.383292435021  6.216918817961  2.142422531838  1.156781504082  66425.763681845059  2.894012093884  5.696303903132  5.858654024802  5.513146659359
5.213535514474  4.512012990734  4.775181351911  0.522001317760  3.135331833872  4.650816448557  7.371884848373  1.125482436801  0.550338685591  1.242253412305  62998.801114072701  1.261165142559  5.250535011099  8.585356436404  2.327151069794
3.493242276298  7.015511086858  9.723005179085  2.507548850301  7.919614214116  9.627813033414  1.833553751556  5.094379598936  0.291367030522  4.590201292084  95214.660501911774  6.773856219356  7.121933442198  1.592283004443  3.141978013804
1.352498543044  0.991019957819  5.279820706254  0.282794452956  2.340725954772  6.936300869633  6.740310378470  9.364151070274  1.133615651766  4.424696965052  60904.979585280219  9.675456641940  1.467393753161  0.419551160515  5.657318117373
0.247963035638  7.774418840985  1.048505196970  3.317958583378  4.556721475458  7.289445438746  1.656592121786  3.901793250587  4.310467094190  3.986342250985  47417.171462885275  4.236415485331  8.119165207969  9.225235083246  4.623465364138
2.370221333849  7.184029705259  2.429406755931  8.752781964661  3.180723294414  6.578793224787  6.358918112219  1.135103196096  3.734141008377  0.148442181384  35949.692901550207  0.569761925958  8.426457512201  1.679716759678  4.739182162243
0.567170519298  9.771500128780  0.958970682056  5.123716701287  3.968927205135  5.121698278351  3.982681183725  1.909973834436  4.082445871706  7.316226473894  69975.444196999998  6.103088135970  8.770882363932  6.676909780633  2.698828442886
3.018788165080  2.832300819370  3.912262896218  2.670506504947  8.024039281736  3.161398525440  5.441002100661  1.012747685896  5.545707470637  6.356247088088  51121.633223167848  5.941415188854  0.906253937726  0.982574283406  2.614768167463
8.167665308844  8.747402677484  1.365679090039  2.757069156261  1.981344610361  8.147231210715  8.167536577674  8.604182810795  8.456246980805  4.172749811939  52509.815836865049  8.610419209745  8.906960636848  4.394103489711  1.549535986014
9.244452317963  4.051691337413  5.907689647683  1.709510391590  0.067443546609  2.308426814269  0.055883460719  3.265224424446  3.794567365662  0.705462268271  91567.835671233719  5.137003824208  3.737178152772  6.838155772637  6.521674269532
7.074529053509  2.623090307388  7.955580154015  9.931139697763  5.100721709625  2.547515947417  6.900649322209  3.711017631043  5.135811524841  2.695837830883  65682.441330724351  2.190233445679  6.125985525277  3.111776821040  8.235606716280
3.561612973881  0.220195020721  6.031325286324  0.248023813631  3.593595213535  4.075634512012  8.041234775181  2.653000122000  4.177603140516  8.338735750816  75294.721216648484  7.349328181868  0.109064686714  9.412631542123  0.531176390076
2.727011340934  0.717845480347  7.110998719410  4.364045327646  7.697943493242  1.693877015511  9.998999723005  0.820262107546  8.503017924899  2.141170727813  34908.902189826403  5.688143227489  3.606478370264  2.545125120920  8.464402447149
5.117746852626  4.047317351745  1.421981726347  0.044436141463  7.138041352498  4.361330991019  8.619745279820  6.103190882792  4.529562355900  9.547736036300  17520.632701903785  7.021842833827  7.415891856476  6.944469076650  5.239070521087
4.802189754235  3.894401697934  4.531610643444  1.605157557803  8.173730247963  9.287277774418  7.540401048505  0.000353417956  5.833784556847  4.754583089445  74525.414179321218  8.667225180620  8.747675770800  9.339081939509  8.516583723964
0.852744315294  1.238318349706  9.079699459128  0.832466523950  0.641382370221  2.269387184029  6.193142429406  6.690968852789  9.646613180849  2.944142378793  53129.561193581123  1.949569289085  9.631812510942  7.001602938813  8.404015244403
7.502060648540  6.634588656098  2.122011803609  7.596786639677  8.622430567170  4.023879771500  0.328450958970  5.961115223714  7.012873968043  2.051351921698  58586.937430211838  2.547207986469  3.644395558676  0.973380771738  9.438041096698
1.999976282867  8.734708937443  0.639326837812  7.806336198313  1.428863018788  0.581792832300  7.234353912262  7.003732770504  5.049478024365  2.817360261398  83295.852024421007  6.148335624973  9.659928174665  3.063780987880  8.820297285725
3.678475020294  8.263540163814  6.377260143487  2.834066114253  8.674638167665  2.919918747402  2.495051365679  6.621502857061  8.562611981670  6.103615247231  52722.389289765777  7.414259075222  9.588033569756  2.041945887119  3.921675467338
0.650488799298  9.472458163521  3.368484555016  4.897115049020  6.860149244452  2.000104051691  9.095345907689  2.197041809512  0.915900067779  5.466099408426  12177.708162234608  1.960860491369  4.631416773504  8.707272011682  7.160633487173
4.337185216882  5.627083994739  8.527726099068  7.726370021169  9.695327074529  9.466562623090  9.794097955580  7.261369031131  3.977635100057  7.096259647515  25492.567610893223  0.965328323435  4.355829215196  6.626176767308  8.334758093832
9.243502279012  1.831796382546  2.252773372689  8.210402735191  4.162803561612  8.669380220195  6.928426031325  8.584450348025  5.136313593821  2.135351175634  82952.088026747752  8.154748258345  0.045247131353  3.183505746508  1.644360373718

Place-opt final QoR
___________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   0.0000     0.0000        -          -      -
    1  10   0.0768     0.7964        -          -      -
    1  11   0.0000     0.0000        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    2  11        -          -   0.0000     0.0000      0
    2  12        -          -   0.0000     0.0000      0
    2  13        -          -   0.0000     0.0000      0
    2  14        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   1.1795     1.1795        -          -      -
    3  10   0.1575     0.1575        -          -      -
    3  11   0.4778     0.4778        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  14   0.0000     0.0000        -          -      -
    3  15   0.0000     0.0000        -          -      -
    4   1        -          -   0.0000     0.0000      0
    4   2        -          -   0.0000     0.0000      0
    4   3        -          -   0.0000     0.0000      0
    4   4        -          -   0.0000     0.0000      0
    4   5        -          -   0.0000     0.0000      0
    4   6        -          -   0.0000     0.0000      0
    4   7        -          -   0.0000     0.0000      0
    4   8        -          -   0.0000     0.0000      0
    4   9        -          -   0.0000     0.0000      0
    4  10        -          -   0.0000     0.0000      0
    4  11        -          -   0.0000     0.0000      0
    4  12        -          -   0.0000     0.0000      0
    4  13        -          -   0.0000     0.0000      0
    4  14        -          -   0.0000     0.0000      0
    4  15        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0768     0.7964   0.7964     42        -          -      -        1     0.0034       65  376463712
    2   *        -          -        -      -   0.0000     0.0000      0        0     0.0000       19 284585394176
    3   *   1.1795     1.8148   1.8148      3        -          -      -        1     0.0034       65  382547008
    4   *        -          -        -      -   0.0000     0.0000      0        0     0.0000       19 317518086144
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   1.1795     2.6112   2.6112     45   0.0000     0.0000      0        1     0.0034       71 317518086144    382182.53      45711       2285       5156
--------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      1.1795     2.6112   2.6112     45   0.0000     0.0000      0        1       71 317518086144    382182.53      45711

Place-opt command complete                CPU:  5078 s (  1.41 hr )  ELAPSE:  3506 s (  0.97 hr )  MEM-PEAK:  3086 MB
Place-opt command statistics  CPU=4446 sec (1.23 hr) ELAPSED=3222 sec (0.90 hr) MEM-PEAK=3.014 GB
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48707, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48704, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 700. (TIM-112)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2023-05-19 15:44:00 / Session: 0.97 hr / Command: 0.94 hr / Memory: 3086 MB (FLW-8100)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:place2.design'. (DES-028)
######## FINISHED PLACE #################
######## STARTING CTS #################
#set_ccopt_property insertion_delay 350ps -pin occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
#set_ccopt_property use_inverters false 
#set_ccopt_property buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ]
Information: Starting 'clock_opt -from build_clock -to route_clock' (FLW-8000)
Information: Time: 2023-05-19 15:44:08 / Session: 0.98 hr / Command: 0.00 hr / Memory: 3086 MB (FLW-8100)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2023-05-19 15:44:11 / Session: 0.98 hr / Command: 0.00 hr / Memory: 3086 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2023-05-19 15:44:11 / Session: 0.98 hr / Command: 0.00 hr / Memory: 3086 MB (FLW-8100)
Running clock synthesis step.
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2023-05-19 15:44:11 / Session: 0.98 hr / Command: 0.00 hr / Memory: 3086 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Optimization (FLW-8000)
Information: Time: 2023-05-19 15:44:11 / Session: 0.98 hr / Command: 0.00 hr / Memory: 3086 MB (FLW-8100)

Information: Ending clock_opt / build_clock / Optimization (FLW-8001)
Information: Time: 2023-05-19 15:44:11 / Session: 0.98 hr / Command: 0.00 hr / Memory: 3086 MB (FLW-8100)

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2023-05-19 15:44:11 / Session: 0.98 hr / Command: 0.00 hr / Memory: 3086 MB (FLW-8100)
Analyzing timing for OCV-aware CTS
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48707, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48704, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 700. (TIM-112)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_worst   (Mode: func; Corner: Cmax)
   func_best    (Mode: func; Corner: Cmin)
   test_worst   (Mode: test; Corner: Cmax)
   test_best    (Mode: test; Corner: Cmin)
Information: CTS will work on all clocks in active scenarios, including 7 master clocks and 6 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32lvt_c/NBUFFX16_LVT
   saed32lvt_c/NBUFFX2_LVT
   saed32lvt_c/NBUFFX4_LVT
   saed32lvt_c/NBUFFX8_LVT
   saed32lvt_c/AOBUFX1_LVT
   saed32lvt_c/AOBUFX2_LVT
   saed32lvt_c/AOBUFX4_LVT
   saed32lvt_c/AOINVX1_LVT
   saed32lvt_c/AOINVX2_LVT
   saed32lvt_c/AOINVX4_LVT

ICG reference list:
   saed32lvt_c/CGLNPRX2_LVT
   saed32lvt_c/CGLNPRX8_LVT
   saed32lvt_c/CGLNPSX16_LVT
   saed32lvt_c/CGLNPSX2_LVT
   saed32lvt_c/CGLNPSX4_LVT
   saed32lvt_c/CGLNPSX8_LVT
   saed32lvt_c/CGLPPRX2_LVT
   saed32lvt_c/CGLPPRX8_LVT
   saed32lvt_c/CGLPPSX16_LVT
   saed32lvt_c/CGLPPSX2_LVT
   saed32lvt_c/CGLPPSX4_LVT
   saed32lvt_c/CGLPPSX8_LVT

Information: 'Cmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
CTS NDR rule list:
   Clock: PCI_CLK (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: PCI_CLK (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SDRAM_CLK (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SDRAM_CLK (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SYS_2x_CLK (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SYS_2x_CLK (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 2.45 sec, cpu time is 0 hr : 0 min : 11.27 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Information: Initializing classic cellmap without advanced rules enabled and with NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 56125 vias (10342 on M7); 199 under straps (199 on M7); 15776 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = 440905de55089c37
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 16 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)
Formatting 9185 sectors on layer M6:
Formatting 9033 sectors on layer M3:
Formatting 9309 sectors on layer M4:
Formatting 9033 sectors on layer M5:
Layer M6: 0 straps, 9185 other, 0 preroute
Layer M6: 60 secDefs  9185 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M3: 0 straps, 9033 other, 0 preroute
Layer M3: 49 secDefs  9033 sectors (0 empty)
Layer M4: 0 straps, 9309 other, 0 preroute
Layer M4: 33 secDefs  9309 sectors (0 empty)
Layer M5: 0 straps, 9033 other, 0 preroute
Layer M5: 38 secDefs  9033 sectors (0 empty)
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 235 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 32824 sectors on layer M2:
Layer M2: 16093 straps, 16731 other, 0 preroute
Layer M2: 107 secDefs  32824 sectors (0 empty)
Formatting 47211 sectors on layer M1:
Layer M1: 15740 straps, 31471 other, 0 preroute
Layer M1: 14 secDefs  47211 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 137272
Num SecDefs:   692

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Total 5.9600 seconds to build cellmap data
Total 0.7100 seconds to load 50293 cell instances into cellmap
Moveable cells: 46075; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 1.9575, cell height 1.6733, cell area 3.2762 for total 46075 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48707, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 104, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 3. (TIM-112)
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 2.94 sec, cpu time is 0 hr : 0 min : 8.81 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 16
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch' from (365.53, 185.56) to (250.92, 175.53). (CTS-106)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Drc Mode Option: auto
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.993: func_worst: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.870: func_worst: 1
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.993: func_best: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.870: func_best: 1
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.993: test_worst: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.870: test_worst: 1
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.993: test_best: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.870: test_best: 1
ABF: Core Area = 50 X 50 ()
Virtually optimized 9 out of 45931 cells
Virtually buffered 9 cell outputs
Back-annotation statistics for mode 'func'
  5071 back-annotations generated.
  0 have been transition time back annotations.
  0 have been skipped.
Back-annotation statistics for mode 'test'
  5071 back-annotations generated.
  0 have been transition time back annotations.
  0 have been skipped.
  Back-annotation succeeded on all arcs
Information: Exception 'timing' is applied on 'occ_int2/clk[2]'. (CTS-062)
Inst 'occ_int2/U1' did not get relocated
Information: Relocated the clock cell 'occ_int2/fast_clk_2_clkgt/u_icg' from (452.62, 21.70) to (438.18, 25.05). (CTS-106)
Information: Relocated the clock cell 'I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch' from (725.62, 168.84) to (540.48, 91.93). (CTS-106)
Information: Relocated the clock cell 'I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch' from (724.40, 172.18) to (607.36, 202.28). (CTS-106)
Inst 'occ_int2/U2' did not get relocated
Inst 'occ_int2/fast_clk_1_clkgt/u_icg' did not get relocated
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch' from (253.66, 419.64) to (284.51, 426.33). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch' from (250.46, 416.30) to (283.60, 422.98). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch' from (256.09, 419.64) to (282.84, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch' from (262.47, 402.92) to (278.43, 422.98). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch' from (259.58, 412.95) to (280.10, 426.33). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch' from (259.58, 409.61) to (285.88, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch' from (256.24, 416.30) to (278.43, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch' from (244.99, 416.30) to (275.70, 426.33). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch' from (238.46, 419.64) to (260.95, 433.02). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch' from (239.52, 416.30) to (248.03, 406.26). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch' from (244.84, 419.64) to (256.70, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch' from (212.01, 409.61) to (293.94, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch' from (214.14, 416.30) to (179.02, 433.02). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch' from (214.44, 416.30) to (180.24, 453.08). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch' from (228.42, 429.67) to (227.21, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch' from (230.86, 433.02) to (211.70, 436.36). (CTS-106)
Information: Exception 'timing' is applied on 'occ_int2/clk[0]'. (CTS-062)
Inst 'occ_int2/U3' did not get relocated
Inst 'occ_int2/fast_clk_0_clkgt/u_icg' did not get relocated
Information: Relocated the clock cell 'I_BLENDER_1/clk_gate_rem_green_reg/latch' from (398.36, 299.26) to (597.33, 362.79). (CTS-106)
Information: Relocated the clock cell 'I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch' from (405.81, 399.58) to (750.09, 496.55). (CTS-106)
Information: Relocated the clock cell 'I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch' from (837.94, 419.64) to (840.22, 496.55). (CTS-106)
Inst 'I_CLOCKING/occ_int1/U1' did not get relocated
Inst 'I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg' did not get relocated
Inst 'I_CLOCKING/sys_clk_in_reg' did not get relocated
Information: Relocated the clock cell 'occ_int2/slow_clk_2_clkgt/u_icg' from (455.51, 25.05) to (438.18, 28.39). (CTS-106)
Inst 'I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg' did not get relocated
Information: Relocated the clock cell 'occ_int2/slow_clk_0_clkgt/u_icg' from (565.86, 18.36) to (581.37, 25.05). (CTS-106)
Inst 'occ_int2/slow_clk_1_clkgt/u_icg' did not get relocated
A total of 25 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 9.02 sec, cpu time is 0 hr : 0 min : 10.49 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48708, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 105, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 3. (TIM-112)
Running netlink placer..
Core Area = 50 X 41 ()
Information: The run time for netlink placement is 0 hr : 0 min : 0.69 sec, cpu time is 0 hr : 0 min : 0.79 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
 Clocks:
     PCI_CLK (func), PCI_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 384
 Number of ignore points = 0
 Added 8 Repeaters. Built 2 Repeater Levels
 Phase delay: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK : (0.681 0.652) : skew = 0.029
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = occ_int2/U1/Y
 Clocks:
     PCI_CLK (func), PCI_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 2
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'occ_int2/clk[2]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/clk[2]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/clk[2]'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.681343/__ min r/f: 0.651951/__) : skew = 0.029392 : I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK
 Added 4 Repeaters. Built 3 Repeater Levels
 Phase delay: occ_int2/U1/A1 : (0.972 0.429) : skew = 0.543
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/fast_clk_2_clkgt/u_icg/GCLK
 Clocks:
     PCI_CLK (func), PCI_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.971584/__ min r/f: 0.429058/__) : skew = 0.542526 : occ_int2/U1/A1
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/fast_clk_2_clkgt/u_icg/CLK : (1.211 0.669) : skew = 0.543
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = pclk
 Clocks:
     PCI_CLK (func), PCI_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[2]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[2]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[2]'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.211357/__ min r/f: 0.668831/__) : skew = 0.542526 : occ_int2/fast_clk_2_clkgt/u_icg/CLK
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: pclk : (1.201 0.109) : skew = 1.092
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 1343
 Number of ignore points = 0
 Added 25 Repeaters. Built 3 Repeater Levels
 Phase delay: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK : (0.858 0.808) : skew = 0.050
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 1343
 Number of ignore points = 0
 Added 25 Repeaters. Built 3 Repeater Levels
 Phase delay: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK : (0.875 0.712) : skew = 0.164
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = occ_int2/U2/Y
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 166
 Number of ignore points = 2
 Number of gates with existing phase delay = 2
    1. Phase delay = (max r/f: __/0.875340 min r/f: __/0.711823) : skew = 0.163517 : I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK
    2. Phase delay = (max r/f: 0.858326/__ min r/f: 0.808392/__) : skew = 0.049934 : I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK
 Added 9 Repeaters. Built 3 Repeater Levels
 Phase delay: occ_int2/U2/A1 : (1.096 0.634) : skew = 0.462
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/fast_clk_1_clkgt/u_icg/GCLK
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.073990/1.095829 min r/f: 0.633640/0.660877) : skew = 0.462189 : occ_int2/U2/A1
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/fast_clk_1_clkgt/u_icg/CLK : (1.446 0.917) : skew = 0.529
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = sdram_clk
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[1]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[1]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[1]'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.357117/1.446018 min r/f: 0.916786/1.011066) : skew = 0.529232 : occ_int2/fast_clk_1_clkgt/u_icg/CLK
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: sdram_clk : (1.435 0.105) : skew = 1.331
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK : (0.229 0.229) : skew = 0.001
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK : (0.228 0.228) : skew = 0.001
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK : (0.229 0.228) : skew = 0.001
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK : (0.229 0.229) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK : (0.229 0.229) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK : (0.229 0.229) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK : (0.229 0.229) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK : (0.230 0.230) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 5
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK : (0.171 0.171) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK : (0.250 0.243) : skew = 0.007
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 16
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK : (0.181 0.180) : skew = 0.001
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 16
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK : (0.240 0.236) : skew = 0.004
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 17
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK : (0.230 0.230) : skew = 0.000
-------------------------------------------------------------
 Gate level 5 clock tree synthesis
 driving pin = I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 1558
 Number of ignore points = 0
 Added 29 Repeaters. Built 3 Repeater Levels
 Phase delay: I_BLENDER_1/clk_gate_rem_green_reg/latch/CLK : (0.892 0.817) : skew = 0.075
-------------------------------------------------------------
 Gate level 5 clock tree synthesis
 driving pin = I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/CLK : (0.465 0.465) : skew = 0.000
-------------------------------------------------------------
 Gate level 5 clock tree synthesis
 driving pin = I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/CLK : (0.470 0.470) : skew = 0.000
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = occ_int2/U3/Y
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 17
 Number of ignore points = 0
Warning: Net occ_int2/clk[0] has MV violations. Buffering will be limited. (OPT-007)
Information: Exception 'timing' is applied on 'occ_int2/clk[0]'. (CTS-062)
Warning: Net occ_int2/clk[0] has MV violations. Buffering will be limited. (OPT-007)
Information: Exception 'timing' is applied on 'occ_int2/clk[0]'. (CTS-062)
Information: Exception 'va boundary pin' is applied on 'I_RISC_CORE/clk'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/clk[0]'. (CTS-062)
Information: Exception 'va boundary pin' is applied on 'I_RISC_CORE/clk'. (CTS-062)
 Number of gates with existing phase delay = 16
    1. Phase delay = (max r/f: 0.250034/__ min r/f: 0.242577/__) : skew = 0.007458 : I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK
    2. Phase delay = (max r/f: 0.240498/__ min r/f: 0.236473/__) : skew = 0.004025 : I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK
    3. Phase delay = (max r/f: 0.230141/__ min r/f: 0.229778/__) : skew = 0.000362 : I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK
    4. Phase delay = (max r/f: 0.229855/__ min r/f: 0.229683/__) : skew = 0.000172 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK
    5. Phase delay = (max r/f: 0.229454/__ min r/f: 0.228939/__) : skew = 0.000515 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK
    6. Phase delay = (max r/f: 0.229092/__ min r/f: 0.228901/__) : skew = 0.000191 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK
    7. Phase delay = (max r/f: 0.228996/__ min r/f: 0.228558/__) : skew = 0.000439 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK
    8. Phase delay = (max r/f: 0.228882/__ min r/f: 0.228176/__) : skew = 0.000706 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK
    9. Phase delay = (max r/f: 0.228882/__ min r/f: 0.228519/__) : skew = 0.000362 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK
   10. Phase delay = (max r/f: 0.228806/__ min r/f: 0.228539/__) : skew = 0.000267 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK
   11. Phase delay = (max r/f: 0.228252/__ min r/f: 0.227566/__) : skew = 0.000687 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK
   12. Phase delay = (max r/f: 0.186596/__ min r/f: 0.186501/__) : skew = 0.000095 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK
   13. Phase delay = (max r/f: 0.180702/__ min r/f: 0.179863/__) : skew = 0.000839 : I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK
   14. Phase delay = (max r/f: 0.175743/__ min r/f: 0.175667/__) : skew = 0.000076 : I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK
   15. Phase delay = (max r/f: 0.170994/__ min r/f: 0.170918/__) : skew = 0.000076 : I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK
   16. Phase delay = (max r/f: 0.139313/__ min r/f: 0.139217/__) : skew = 0.000095 : I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK
 Added 7 Repeaters. Built 6 Repeater Levels
 Phase delay: occ_int2/U3/A1 : (0.741 0.472) : skew = 0.269
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_CLOCKING/occ_int1/U1/Y
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 146
 Number of ignore points = 0
 Number of gates with existing phase delay = 3
    1. Phase delay = (max r/f: 0.892258/__ min r/f: 0.817127/__) : skew = 0.075130 : I_BLENDER_1/clk_gate_rem_green_reg/latch/CLK
    2. Phase delay = (max r/f: 0.469627/__ min r/f: 0.469570/__) : skew = 0.000057 : I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/CLK
    3. Phase delay = (max r/f: 0.464668/__ min r/f: 0.464592/__) : skew = 0.000076 : I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/CLK
Creating OCV partitions
 Added 13 Repeaters. Built 4 Repeater Levels
 Phase delay: I_CLOCKING/occ_int1/U1/A1 : (1.000 0.428) : skew = 0.572
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/fast_clk_0_clkgt/u_icg/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.741062/__ min r/f: 0.471802/__) : skew = 0.269260 : occ_int2/U3/A1
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/fast_clk_0_clkgt/u_icg/CLK : (0.986 0.717) : skew = 0.269
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.999622/__ min r/f: 0.427914/__) : skew = 0.571709 : I_CLOCKING/occ_int1/U1/A1
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK : (1.285 0.714) : skew = 0.572
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = I_CLOCKING/sys_clk_in_reg/Q
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.285439/__ min r/f: 0.713730/__) : skew = 0.571709 : I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK
 Added 2 Repeaters. Built 1 Repeater Level
 Phase delay: I_CLOCKING/sys_clk_in_reg/CLK : (1.611 0.406) : skew = 1.206
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = sys_2x_clk
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[0]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[0]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[0]'. (CTS-062)
 Number of gates with existing phase delay = 2
    1. Phase delay = (max r/f: 1.611214/__ min r/f: 0.405540/__) : skew = 1.205673 : I_CLOCKING/sys_clk_in_reg/CLK
    2. Phase delay = (max r/f: 0.986462/__ min r/f: 0.717201/__) : skew = 0.269260 : occ_int2/fast_clk_0_clkgt/u_icg/CLK
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/slow_clk_2_clkgt/u_icg/GCLK
 Clocks:
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.917606/__ min r/f: 0.375080/__) : skew = 0.542526 : occ_int2/U1/A3
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/slow_clk_2_clkgt/u_icg/CLK : (1.206 0.663) : skew = 0.543
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
 Clocks:
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 2
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.968609/__ min r/f: 0.396595/__) : skew = 0.572014 : I_CLOCKING/occ_int1/U1/A3
 Added 2 Repeaters. Built 1 Repeater Level
 Phase delay: I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK : (1.269 0.418) : skew = 0.851
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/slow_clk_0_clkgt/u_icg/GCLK
 Clocks:
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.728970/__ min r/f: 0.459709/__) : skew = 0.269260 : occ_int2/U3/A3
 Added 2 Repeaters. Built 1 Repeater Level
 Phase delay: occ_int2/slow_clk_0_clkgt/u_icg/CLK : (1.005 0.443) : skew = 0.562
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/slow_clk_1_clkgt/u_icg/GCLK
 Clocks:
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.025372/1.029625 min r/f: 0.584641/0.594673) : skew = 0.444984 : occ_int2/U2/A3
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/slow_clk_1_clkgt/u_icg/CLK : (1.401 0.872) : skew = 0.529
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = ate_clk
 Clocks:
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
 Number of gates with existing phase delay = 4
    1. Phase delay = (max r/f: 1.312294/1.400585 min r/f: 0.871563/0.965672) : skew = 0.529022 : occ_int2/slow_clk_1_clkgt/u_icg/CLK
    2. Phase delay = (max r/f: 1.269054/0.418472 min r/f: 0.697021/0.418472) : skew = 0.850582 : I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
    3. Phase delay = (max r/f: 1.205902/__ min r/f: 0.663376/__) : skew = 0.542526 : occ_int2/slow_clk_2_clkgt/u_icg/CLK
    4. Phase delay = (max r/f: 1.004639/0.443382 min r/f: 0.735359/0.442715) : skew = 0.561924 : occ_int2/slow_clk_0_clkgt/u_icg/CLK
 Added 3 Repeaters. Built 2 Repeater Levels
 Phase delay: ate_clk : (1.421 0.279) : skew = 1.143
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 49.66 sec, cpu time is 0 hr : 1 min : 38.79 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
* PD jump Gates (sorted by PD jump): Largest latency jumps (> 0.500000)

Clock         Phase     PD Jump   Buf/inv   Sinks     Gates     From Pin  To Pin
Root          Delay
----------------------------------------------------------------------------------------------------
SDRAM_CLK     0.8893    0.8893    9         134       34        occ_int2/U2/Y I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_6_/CLK
SYS_2x_CLK    0.5138    0.5138    29        1558      0         I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK I_BLENDER_0/R_423/CLK
--------------------------------------------------------------------------------
Information: The run time for Latency bottleneck reporting is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: Relocated the clock cell 'U194' from (493.21, 15.02) to (498.22, 11.67). (CTS-106)
Inst 'I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25485' did not get relocated
Running netlink placer..
Core Area = 50 X 41 ()
-------------------------------------------------------------
 Gate level 3 clock DRC fixing
 driving pin = U194/Y
 Clocks:
     SDRAM_CLK (func)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of loads = 1
-------------------------------------------------------------
 Gate level 2 clock DRC fixing
 driving pin = I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25485/Y
 Clocks:
     SDRAM_CLK (func)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of loads = 2
 Added 1 Repeater. Built 1 Repeater Level
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.68 sec, cpu time is 0 hr : 0 min : 0.77 sec. (CTS-104)
There are 166 buffers and 0 inverters added (total area 837.66) by Clock Tree Synthesis.
Information: 0 out of 202 clock cells have been moved due to NDR or via ladder related legalization rules.
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Total number of global routed clock nets: 206
Information: The run time for clock net global routing is 0 hr : 0 min : 6.55 sec, cpu time is 0 hr : 0 min : 38.29 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 48876 nets, 206 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48873, routed nets = 206, across physical hierarchy nets = 0, parasitics cached nets = 273, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 10. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
Started Initial DRC Fixing at Fri May 19 15:46:12 2023
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.6628       1.2642           13       0.0077       0.0375           80     397.9895     537.2604
                                                                                                                            
SDRAM_CLK                  1.4010       1.2980           19       0.0084       0.0367           61     345.3817     366.7298
                                                                                                                            
PCI_CLK                    1.2382       1.1273            2       0.0000       0.0121           14      65.5692      80.3095
                                                                                                                            
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3920       0.3135           10       0.0000       0.0361           80     397.9895     537.2604
                                                                                                                            
SDRAM_CLK                  0.2731       0.2504           21       0.0000       0.0373           61     345.3817     366.7298
                                                                                                                            
PCI_CLK                    0.2619       0.2374            1       0.0000       0.0092           14      65.5692      80.3095
                                                                                                                            
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.6628       1.2642           13       0.0000       0.0375           80     397.9895     537.2604
                                                                                                                            
SDRAM_CLK                  1.4010       1.2980           18       0.0000       0.0367           61     345.3817     366.7298
                                                                                                                            
PCI_CLK                    1.2382       1.1273            2       0.0000       0.0121           14      65.5692      80.3095
                                                                                                                            
ate_clk                    1.4329       1.1382           34       0.0000       0.0375          144     775.6475     942.3660
                                                                                                                            
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3920       0.3135           10       0.0000       0.0361           80     397.9895     537.2604
                                                                                                                            
SDRAM_CLK                  0.2731       0.2504           21       0.0000       0.0373           61     345.3817     366.7298
                                                                                                                            
PCI_CLK                    0.2619       0.2374            1       0.0000       0.0092           14      65.5692      80.3095
                                                                                                                            
ate_clk                    0.2963       0.2441           33       0.0000       0.0373          144     775.6475     942.3660
                                                                                                                            
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: func root: sys_2x_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.2642; ID = 1.6628; NetsWithDRC = 13; Worst Tran/Cap cost = 0.0077/37.4668; ClockBufCount = 80; ClockBufArea = 397.9895; ClockCellArea = 537.2604; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.3135; ID = 0.3920; NetsWithDRC = 10; Worst Tran/Cap cost = 0.0000/36.1249; ClockBufCount = 80; ClockBufArea = 397.9895; ClockCellArea = 537.2604; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 2 cell(s), cloned 11 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 11 repeater gate(s)
Ran incremental ZGR 17 time(s) for 45 net(s) and restored ZGR 2 time(s) for 4 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.2642; ID = 1.6628; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 91; ClockBufArea = 465.0835; ClockCellArea = 604.3544; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.3135; ID = 0.3920; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 91; ClockBufArea = 465.0835; ClockCellArea = 604.3544; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 1.65 sec, cpu time is 0 hr : 0 min : 5.19 sec.
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: test root: sys_2x_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SYS_2x_CLK, Mode: test, Root: sys_2x_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.2642; ID = 1.6628; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 91; ClockBufArea = 465.0835; ClockCellArea = 604.3544; Clock = SYS_2x_CLK; Mode = test; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.3135; ID = 0.3920; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 91; ClockBufArea = 465.0835; ClockCellArea = 604.3544; Clock = SYS_2x_CLK; Mode = test; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: test, Root: sys_2x_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.2642; ID = 1.6628; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 91; ClockBufArea = 465.0835; ClockCellArea = 604.3544; Clock = SYS_2x_CLK; Mode = test; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.3135; ID = 0.3920; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 91; ClockBufArea = 465.0835; ClockCellArea = 604.3544; Clock = SYS_2x_CLK; Mode = test; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.19 sec, cpu time is 0 hr : 0 min : 0.19 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: func root: sdram_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.2980; ID = 1.4010; NetsWithDRC = 19; Worst Tran/Cap cost = 0.0084/36.7498; ClockBufCount = 64; ClockBufArea = 355.5475; ClockCellArea = 376.8955; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2504; ID = 0.2731; NetsWithDRC = 21; Worst Tran/Cap cost = 0.0000/37.2690; ClockBufCount = 64; ClockBufArea = 355.5475; ClockCellArea = 376.8955; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 1 cell(s), relocated 0 cell(s), cloned 22 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 22 repeater gate(s)
Ran incremental ZGR 23 time(s) for 68 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.2667; ID = 1.3697; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 86; ClockBufArea = 491.0062; ClockCellArea = 512.3543; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2522; ID = 0.2749; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 86; ClockBufArea = 491.0062; ClockCellArea = 512.3543; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 2.31 sec, cpu time is 0 hr : 0 min : 8.30 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: test root: sdram_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SDRAM_CLK, Mode: test, Root: sdram_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.2667; ID = 1.3697; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 86; ClockBufArea = 491.0062; ClockCellArea = 512.3543; Clock = SDRAM_CLK; Mode = test; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2522; ID = 0.2749; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 86; ClockBufArea = 491.0062; ClockCellArea = 512.3543; Clock = SDRAM_CLK; Mode = test; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: test, Root: sdram_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.2667; ID = 1.3697; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 86; ClockBufArea = 491.0062; ClockCellArea = 512.3543; Clock = SDRAM_CLK; Mode = test; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2522; ID = 0.2749; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 86; ClockBufArea = 491.0062; ClockCellArea = 512.3543; Clock = SDRAM_CLK; Mode = test; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.23 sec, cpu time is 0 hr : 0 min : 0.23 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: func root: pclk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.1273; ID = 1.2382; NetsWithDRC = 2; Worst Tran/Cap cost = 0.0000/12.0502; ClockBufCount = 14; ClockBufArea = 65.5692; ClockCellArea = 80.3095; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2374; ID = 0.2619; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/9.1833; ClockBufCount = 14; ClockBufArea = 65.5692; ClockCellArea = 80.3095; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 2 cell(s), cloned 1 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 1 repeater gate(s)
Ran incremental ZGR 9 time(s) for 19 net(s) and restored ZGR 2 time(s) for 4 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.1193; ID = 1.2302; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 15; ClockBufArea = 71.6686; ClockCellArea = 86.4090; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2369; ID = 0.2613; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 15; ClockBufArea = 71.6686; ClockCellArea = 86.4090; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.65 sec, cpu time is 0 hr : 0 min : 2.43 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: test root: pclk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: PCI_CLK, Mode: test, Root: pclk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.1193; ID = 1.2302; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 15; ClockBufArea = 71.6686; ClockCellArea = 86.4090; Clock = PCI_CLK; Mode = test; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2369; ID = 0.2613; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 15; ClockBufArea = 71.6686; ClockCellArea = 86.4090; Clock = PCI_CLK; Mode = test; Corner = Cmin; ClockRoot = pclk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: PCI_CLK, Mode: test, Root: pclk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.1193; ID = 1.2302; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 15; ClockBufArea = 71.6686; ClockCellArea = 86.4090; Clock = PCI_CLK; Mode = test; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2369; ID = 0.2613; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 15; ClockBufArea = 71.6686; ClockCellArea = 86.4090; Clock = PCI_CLK; Mode = test; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.05 sec.
-------------------------------------------------------------
Fixing clock: ate_clk mode: test root: ate_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.1074; ID = 1.4021; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/0.9323; ClockBufCount = 181; ClockBufArea = 994.4655; ClockCellArea = 1161.1840; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2361; ID = 0.2883; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/0.2137; ClockBufCount = 181; ClockBufArea = 994.4655; ClockCellArea = 1161.1840; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 1 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 1 time(s) for 2 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.1108; ID = 1.4021; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 181; ClockBufArea = 994.9738; ClockCellArea = 1161.6923; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2373; ID = 0.2883; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 181; ClockBufArea = 994.9738; ClockCellArea = 1161.6923; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.43 sec, cpu time is 0 hr : 0 min : 0.48 sec.
Finished Initial DRC Fixing at Fri May 19 15:46:18 2023 (elapsed: 0:00:05)
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.6628       1.2642            0       0.0000       0.0000           91     465.0835     604.3544
                          +0.0000      +0.0000          -13      -0.0077      -0.0375          +11     +67.0940     +67.0940
SDRAM_CLK                  1.3697       1.2667            0       0.0000       0.0000           83     480.8405     502.1885
                          -0.0313      -0.0313          -19      -0.0084      -0.0367          +22    +135.4588    +135.4588
PCI_CLK                    1.2302       1.1193            0       0.0000       0.0000           15      71.6686      86.4090
                          -0.0080      -0.0080           -2      +0.0000      -0.0121           +1      +6.0995      +6.0995
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3920       0.3135            0       0.0000       0.0000           91     465.0835     604.3544
                          +0.0000      +0.0000          -10      +0.0000      -0.0361          +11     +67.0940     +67.0940
SDRAM_CLK                  0.2749       0.2522            0       0.0000       0.0000           83     480.8405     502.1885
                          +0.0018      +0.0018          -21      +0.0000      -0.0373          +22    +135.4588    +135.4588
PCI_CLK                    0.2613       0.2369            0       0.0000       0.0000           15      71.6686      86.4090
                          -0.0006      -0.0006           -1      +0.0000      -0.0092           +1      +6.0995      +6.0995
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.6628       1.2642            0       0.0000       0.0000           91     465.0835     604.3544
                          +0.0000      +0.0000          -13      +0.0000      -0.0375          +11     +67.0940     +67.0940
SDRAM_CLK                  1.3697       1.2667            0       0.0000       0.0000           83     480.8405     502.1885
                          -0.0313      -0.0313          -18      +0.0000      -0.0367          +22    +135.4588    +135.4588
PCI_CLK                    1.2302       1.1193            0       0.0000       0.0000           15      71.6686      86.4090
                          -0.0080      -0.0080           -2      +0.0000      -0.0121           +1      +6.0995      +6.0995
ate_clk                    1.4021       1.1108            0       0.0000       0.0000          178     984.8080    1151.5265
                          -0.0307      -0.0273          -34      +0.0000      -0.0375          +34    +209.1605    +209.1605
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3920       0.3135            0       0.0000       0.0000           91     465.0835     604.3544
                          +0.0000      +0.0000          -10      +0.0000      -0.0361          +11     +67.0940     +67.0940
SDRAM_CLK                  0.2749       0.2522            0       0.0000       0.0000           83     480.8405     502.1885
                          +0.0018      +0.0018          -21      +0.0000      -0.0373          +22    +135.4588    +135.4588
PCI_CLK                    0.2613       0.2369            0       0.0000       0.0000           15      71.6686      86.4090
                          -0.0006      -0.0006           -1      +0.0000      -0.0092           +1      +6.0995      +6.0995
ate_clk                    0.2883       0.2373            0       0.0000       0.0000          178     984.8080    1151.5265
                          -0.0080      -0.0068          -33      +0.0000      -0.0373          +34    +209.1605    +209.1605
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 5.73 sec, cpu time is 0 hr : 0 min : 17.65 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
Started Optimization at Fri May 19 15:46:18 2023
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.6628       1.2642            0       0.0000       0.0000           91     465.0835     604.3544
                                                                                                                            
SDRAM_CLK                  1.3697       1.2667            0       0.0000       0.0000           83     480.8405     502.1885
                                                                                                                            
PCI_CLK                    1.2302       1.1193            0       0.0000       0.0000           15      71.6686      86.4090
                                                                                                                            
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3920       0.3135            0       0.0000       0.0000           91     465.0835     604.3544
                                                                                                                            
SDRAM_CLK                  0.2749       0.2522            0       0.0000       0.0000           83     480.8405     502.1885
                                                                                                                            
PCI_CLK                    0.2613       0.2369            0       0.0000       0.0000           15      71.6686      86.4090
                                                                                                                            
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.6628       1.2642            0       0.0000       0.0000           91     465.0835     604.3544
                                                                                                                            
SDRAM_CLK                  1.3697       1.2667            0       0.0000       0.0000           83     480.8405     502.1885
                                                                                                                            
PCI_CLK                    1.2302       1.1193            0       0.0000       0.0000           15      71.6686      86.4090
                                                                                                                            
ate_clk                    1.4021       1.1108            0       0.0000       0.0000          178     984.8080    1151.5265
                                                                                                                            
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3920       0.3135            0       0.0000       0.0000           91     465.0835     604.3544
                                                                                                                            
SDRAM_CLK                  0.2749       0.2522            0       0.0000       0.0000           83     480.8405     502.1885
                                                                                                                            
PCI_CLK                    0.2613       0.2369            0       0.0000       0.0000           15      71.6686      86.4090
                                                                                                                            
ate_clk                    0.2883       0.2373            0       0.0000       0.0000          178     984.8080    1151.5265
                                                                                                                            
-------------------------------------------------------------
Optimizing clock tree
clock: SYS_2x_CLK mode: func root: sys_2x_clk
clock: SDRAM_CLK mode: func root: sdram_clk
clock: PCI_CLK mode: func root: pclk
clock: ate_clk mode: test root: ate_clk
Clock QoR Before Optimization:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 1.2642; ID = 1.6628; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 91; ClockBufArea = 465.0835; ClockCellArea = 604.3544; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.3135; ID = 0.3920; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 91; ClockBufArea = 465.0835; ClockCellArea = 604.3544; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 1.2667; ID = 1.3697; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 83; ClockBufArea = 480.8405; ClockCellArea = 502.1885; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.2522; ID = 0.2749; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 83; ClockBufArea = 480.8405; ClockCellArea = 502.1885; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Pre Optimization: GlobalSkew = 1.1193; ID = 1.2302; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 15; ClockBufArea = 71.6686; ClockCellArea = 86.4090; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.2369; ID = 0.2613; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 15; ClockBufArea = 71.6686; ClockCellArea = 86.4090; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 1.1108; ID = 1.4021; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 178; ClockBufArea = 984.8080; ClockCellArea = 1151.5265; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.2373; ID = 0.2883; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 178; ClockBufArea = 984.8080; ClockCellArea = 1151.5265; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 205 successful improvements out of 508 iterations
Resized 24, relocated 44, deleted 18, inserted 74, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 35.31 sec, cpu time is 0 hr : 2 min : 23.78 sec.
Ran incremental ZGR 701 time(s) for 1407 net(s) and restored ZGR 357 time(s) for 639 net(s)
Clock Qor After Network Flow Optimization:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1246; ID = 1.4080; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 106; ClockBufArea = 527.6030; ClockCellArea = 666.6197; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Longest path:
  (0) 0.0118            0.0000          I_CLOCKING/sys_clk_in_reg/CLK
  (1) 0.3178            0.3059          I_CLOCKING/sys_clk_in_reg/Q
  (2) 0.3179            0.0001          I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK
  (3) 0.5256            0.2078          I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK
  (4) 0.5256            0.0000          I_CLOCKING/occ_int1/U1/A1
  (5) 0.6361            0.1105          I_CLOCKING/occ_int1/U1/Y
  (6) 0.6361            0.0000          I_CLOCKING/occ_int1/cts_buf_688632371/A
  (7) 0.7544            0.1182          I_CLOCKING/occ_int1/cts_buf_688632371/Y
  (8) 0.7693            0.0150          I_BLENDER_1/clk_gate_rem_green_reg/latch/CLK
  (9) 1.0098            0.2405          I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK
  (10) 1.0099           0.0000          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_678532270/A
  (11) 1.1191           0.1093          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_678532270/Y
  (12) 1.1193           0.0002          I_BLENDER_1/clk_gate_rem_green_reg/buf_drc_cln32765/A
  (13) 1.2482           0.1289          I_BLENDER_1/clk_gate_rem_green_reg/buf_drc_cln32765/Y
  (14) 1.2485           0.0003          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_676832253/A
  (15) 1.4071           0.1586          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_676832253/Y
  (16) 1.4080           0.0009          I_BLENDER_0/R_548/CLK
Shortest path:
  (0) 0.0118            0.0000          cto_buf_33115/A
  (1) 0.0853            0.0735          cto_buf_33115/Y
  (2) 0.0854            0.0001          cto_buf_33111/A
  (3) 0.1676            0.0822          cto_buf_33111/Y
  (4) 0.1678            0.0002          cts_dlydt_32439/A
  (5) 0.2630            0.0952          cts_dlydt_32439/Y
  (6) 0.2652            0.0022          cto_buf_33136/A
  (7) 0.3707            0.1054          cto_buf_33136/Y
  (8) 0.3739            0.0032          occ_int2/fast_clk_0_clkgt/cto_buf_33179/A
  (9) 0.4533            0.0794          occ_int2/fast_clk_0_clkgt/cto_buf_33179/Y
  (10) 0.4534           0.0001          occ_int2/fast_clk_0_clkgt/u_icg/CLK
  (11) 0.6504           0.1970          occ_int2/fast_clk_0_clkgt/u_icg/GCLK
  (12) 0.6505           0.0001          occ_int2/fast_clk_0_clkgt/cts_buf_689132376/A
  (13) 0.7318           0.0813          occ_int2/fast_clk_0_clkgt/cts_buf_689132376/Y
  (14) 0.7318           0.0001          occ_int2/U3/A1
  (15) 0.8685           0.1367          occ_int2/U3/Y
  (16) 0.8687           0.0002          occ_int2/cts_buf_682432309/A
  (17) 1.0130           0.1443          occ_int2/cts_buf_682432309/Y
  (18) 1.0425           0.0295          I_RISC_CORE/cts_buf_681232297/A
  (19) 1.1208           0.0784          I_RISC_CORE/cts_buf_681232297/Y
  (20) 1.1258           0.0049          I_RISC_CORE/cto_buf_33169/A
  (21) 1.1999           0.0741          I_RISC_CORE/cto_buf_33169/Y
  (22) 1.2011           0.0012          I_RISC_CORE/cts_buf_680032285/A
  (23) 1.2693           0.0682          I_RISC_CORE/cts_buf_680032285/Y
  (24) 1.2834           0.0141          I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0651; ID = 0.3311; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 106; ClockBufArea = 527.6030; ClockCellArea = 666.6197; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Longest path:
  (0) 0.0022            0.0000          cto_buf_33115/A
  (1) 0.0174            0.0153          cto_buf_33115/Y
  (2) 0.0175            0.0001          cto_buf_33111/A
  (3) 0.0349            0.0174          cto_buf_33111/Y
  (4) 0.0351            0.0002          cts_dlydt_32439/A
  (5) 0.0556            0.0205          cts_dlydt_32439/Y
  (6) 0.0575            0.0020          cto_buf_33136/A
  (7) 0.0785            0.0209          cto_buf_33136/Y
  (8) 0.0813            0.0029          occ_int2/fast_clk_0_clkgt/cto_buf_33179/A
  (9) 0.0974            0.0161          occ_int2/fast_clk_0_clkgt/cto_buf_33179/Y
  (10) 0.0975           0.0001          occ_int2/fast_clk_0_clkgt/u_icg/CLK
  (11) 0.1403           0.0428          occ_int2/fast_clk_0_clkgt/u_icg/GCLK
  (12) 0.1404           0.0001          occ_int2/fast_clk_0_clkgt/cts_buf_689132376/A
  (13) 0.1560           0.0156          occ_int2/fast_clk_0_clkgt/cts_buf_689132376/Y
  (14) 0.1561           0.0001          occ_int2/U3/A1
  (15) 0.1864           0.0304          occ_int2/U3/Y
  (16) 0.1866           0.0002          occ_int2/cts_buf_682432309/A
  (17) 0.2103           0.0237          occ_int2/cts_buf_682432309/Y
  (18) 0.2352           0.0249          I_RISC_CORE/cts_buf_681232297/A
  (19) 0.2574           0.0222          I_RISC_CORE/cts_buf_681232297/Y
  (20) 0.2584           0.0010          I_RISC_CORE/cto_buf_33176/A
  (21) 0.2768           0.0184          I_RISC_CORE/cto_buf_33176/Y
  (22) 0.2786           0.0018          I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK
  (23) 0.3129           0.0343          I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
  (24) 0.3129           0.0000          I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_647631961/A
  (25) 0.3307           0.0178          I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_647631961/Y
  (26) 0.3311           0.0005          I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/CLK
Shortest path:
  (0) 0.0022            0.0000          I_CLOCKING/sys_clk_in_reg/CLK
  (1) 0.0620            0.0598          I_CLOCKING/sys_clk_in_reg/Q
  (2) 0.0621            0.0000          I_CLOCKING/cto_buf_33113/A
  (3) 0.0850            0.0229          I_CLOCKING/cto_buf_33113/Y
  (4) 0.0855            0.0005          I_CLOCKING/cto_buf_33183/A
  (5) 0.1074            0.0220          I_CLOCKING/cto_buf_33183/Y
  (6) 0.1079            0.0005          I_CLOCKING/cto_buf_33170/A
  (7) 0.1283            0.0204          I_CLOCKING/cto_buf_33170/Y
  (8) 0.1286            0.0002          I_CLOCKING/cto_buf_33147/A
  (9) 0.1512            0.0226          I_CLOCKING/cto_buf_33147/Y
  (10) 0.1519           0.0007          I_CLOCKING/cto_buf_33110/A
  (11) 0.1703           0.0184          I_CLOCKING/cto_buf_33110/Y
  (12) 0.1703           0.0000          I_CLOCKING/cto_buf_33104/A
  (13) 0.1883           0.0179          I_CLOCKING/cto_buf_33104/Y
  (14) 0.1883           0.0000          I_CLOCKING/cto_buf_33103/A
  (15) 0.2062           0.0179          I_CLOCKING/cto_buf_33103/Y
  (16) 0.2063           0.0000          I_CLOCKING/cto_buf_33102/A
  (17) 0.2245           0.0183          I_CLOCKING/cto_buf_33102/Y
  (18) 0.2246           0.0001          I_CLOCKING/cto_buf_33097/A
  (19) 0.2431           0.0185          I_CLOCKING/cto_buf_33097/Y
  (20) 0.2432           0.0001          I_CLOCKING/cts_buf_690732392/A
  (21) 0.2658           0.0226          I_CLOCKING/cts_buf_690732392/Y
  (22) 0.2661           0.0003          I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1553; ID = 1.2224; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 100; ClockBufArea = 522.5201; ClockCellArea = 543.8682; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Longest path:
  (0) 0.0148            0.0000          occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.2527            0.2378          occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.2527            0.0000          occ_int2/U2/A1
  (3) 0.4354            0.1828          occ_int2/U2/Y
  (4) 0.4355            0.0001          occ_int2/cts_buf_643431919/A
  (5) 0.5703            0.1348          occ_int2/cts_buf_643431919/Y
  (6) 0.5799            0.0097          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK
  (7) 0.8922            0.3123          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  (8) 0.8933            0.0011          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32791/A
  (9) 1.0631            0.1698          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32791/Y
  (10) 1.0659           0.0028          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_636031845/A
  (11) 1.2205           0.1546          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_636031845/Y
  (12) 1.2224           0.0018          I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__19_/CLK
Shortest path:
  (0) 0.0133            0.0000          occ_int2/cto_buf_33194/A
  (1) 0.0794            0.0662          occ_int2/cto_buf_33194/Y
  (2) 0.0795            0.0000          occ_int2/cto_buf_33191/A
  (3) 0.1535            0.0740          occ_int2/cto_buf_33191/Y
  (4) 0.1535            0.0000          occ_int2/cto_buf_33182/A
  (5) 0.2307            0.0772          occ_int2/cto_buf_33182/Y
  (6) 0.2307            0.0000          occ_int2/cto_buf_33177/A
  (7) 0.3080            0.0774          occ_int2/cto_buf_33177/Y
  (8) 0.3080            0.0000          occ_int2/cto_buf_33152/A
  (9) 0.3867            0.0787          occ_int2/cto_buf_33152/Y
  (10) 0.3867           0.0000          occ_int2/cto_buf_33150/A
  (11) 0.4707           0.0840          occ_int2/cto_buf_33150/Y
  (12) 0.4708           0.0001          occ_int2/cto_buf_33149/A
  (13) 0.5513           0.0805          occ_int2/cto_buf_33149/Y
  (14) 0.5513           0.0000          occ_int2/cto_buf_33148/A
  (15) 0.6270           0.0757          occ_int2/cto_buf_33148/Y
  (16) 0.6270           0.0000          occ_int2/cto_buf_33134/A
  (17) 0.7030           0.0760          occ_int2/cto_buf_33134/Y
  (18) 0.7030           0.0000          occ_int2/cto_buf_33114/A
  (19) 0.7801           0.0771          occ_int2/cto_buf_33114/Y
  (20) 0.7801           0.0000          occ_int2/cto_buf_33112/A
  (21) 0.8599           0.0798          occ_int2/cto_buf_33112/Y
  (22) 0.8600           0.0000          occ_int2/cto_buf_33105/A
  (23) 0.9450           0.0850          occ_int2/cto_buf_33105/Y
  (24) 0.9450           0.0001          occ_int2/cts_buf_644831933/A
  (25) 1.0660           0.1209          occ_int2/cts_buf_644831933/Y
  (26) 1.0671           0.0011          occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0203; ID = 0.2356; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 100; ClockBufArea = 522.5201; ClockCellArea = 543.8682; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Longest path:
  (0) 0.0024            0.0000          occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.0416            0.0392          occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.0417            0.0000          occ_int2/U2/A1
  (3) 0.0751            0.0334          occ_int2/U2/Y
  (4) 0.0752            0.0001          occ_int2/cts_buf_643431919/A
  (5) 0.0982            0.0231          occ_int2/cts_buf_643431919/Y
  (6) 0.1040            0.0058          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK
  (7) 0.1477            0.0437          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
  (8) 0.1477            0.0000          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_609831583/A
  (9) 0.1699            0.0221          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_609831583/Y
  (10) 0.1719           0.0021          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_609331578/A
  (11) 0.1981           0.0262          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_609331578/Y
  (12) 0.2000           0.0019          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_607131556/A
  (13) 0.2308           0.0308          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_607131556/Y
  (14) 0.2356           0.0048          I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__23_/CLK
Shortest path:
  (0) 0.0027            0.0000          occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.0397            0.0370          occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.0398            0.0000          occ_int2/U2/A1
  (3) 0.0686            0.0288          occ_int2/U2/Y
  (4) 0.0687            0.0001          occ_int2/cto_buf_33192/A
  (5) 0.0881            0.0194          occ_int2/cto_buf_33192/Y
  (6) 0.0882            0.0001          occ_int2/cto_buf_33181/A
  (7) 0.1054            0.0172          occ_int2/cto_buf_33181/Y
  (8) 0.1055            0.0001          occ_int2/cts_buf_643031915/A
  (9) 0.1296            0.0241          occ_int2/cts_buf_643031915/Y
  (10) 0.1316           0.0020          occ_int2/cts_buf_642531910/A
  (11) 0.1548           0.0232          occ_int2/cts_buf_642531910/Y
  (12) 0.1570           0.0021          occ_int2/cto_buf_33197/A
  (13) 0.1822           0.0253          occ_int2/cto_buf_33197/Y
  (14) 0.1831           0.0009          occ_int2/cts_buf_641431899/A
  (15) 0.2125           0.0294          occ_int2/cts_buf_641431899/Y
  (16) 0.2153           0.0028          I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/CLK
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0758; ID = 0.9908; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 26; ClockBufArea = 98.6079; ClockCellArea = 113.3482; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Longest path:
  (0) 0.0183            0.0000          occ_int2/fast_clk_2_clkgt/u_icg/CLK
  (1) 0.2093            0.1910          occ_int2/fast_clk_2_clkgt/u_icg/GCLK
  (2) 0.2093            0.0000          occ_int2/U1/A1
  (3) 0.3263            0.1170          occ_int2/U1/Y
  (4) 0.3264            0.0000          occ_int2/cts_buf_592231407/A
  (5) 0.4441            0.1177          occ_int2/cts_buf_592231407/Y
  (6) 0.4537            0.0096          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK
  (7) 0.6897            0.2360          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
  (8) 0.6897            0.0000          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589531380/A
  (9) 0.8219            0.1321          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589531380/Y
  (10) 0.8235           0.0016          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589031375/A
  (11) 0.9837           0.1602          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589031375/Y
  (12) 0.9908           0.0071          I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__25_/CLK
Shortest path:
  (0) 0.0184            0.0000          occ_int2/cto_buf_33203/A
  (1) 0.1109            0.0925          occ_int2/cto_buf_33203/Y
  (2) 0.1109            0.0001          occ_int2/cto_buf_33201/A
  (3) 0.1910            0.0800          occ_int2/cto_buf_33201/Y
  (4) 0.1910            0.0000          occ_int2/cto_buf_33199/A
  (5) 0.2678            0.0768          occ_int2/cto_buf_33199/Y
  (6) 0.2678            0.0000          occ_int2/cto_buf_33190/A
  (7) 0.3446            0.0768          occ_int2/cto_buf_33190/Y
  (8) 0.3446            0.0000          occ_int2/cto_buf_33188/A
  (9) 0.4217            0.0771          occ_int2/cto_buf_33188/Y
  (10) 0.4217           0.0000          occ_int2/cto_buf_33187/A
  (11) 0.4986           0.0769          occ_int2/cto_buf_33187/Y
  (12) 0.4986           0.0000          occ_int2/cto_buf_33186/A
  (13) 0.5761           0.0774          occ_int2/cto_buf_33186/Y
  (14) 0.5761           0.0000          occ_int2/cto_buf_33180/A
  (15) 0.6551           0.0790          occ_int2/cto_buf_33180/Y
  (16) 0.6551           0.0000          occ_int2/cto_buf_33178/A
  (17) 0.7348           0.0797          occ_int2/cto_buf_33178/Y
  (18) 0.7348           0.0000          occ_int2/cto_buf_33171/A
  (19) 0.8151           0.0803          occ_int2/cto_buf_33171/Y
  (20) 0.8151           0.0000          occ_int2/cts_buf_594231427/A
  (21) 0.9149           0.0998          occ_int2/cts_buf_594231427/Y
  (22) 0.9150           0.0002          occ_int2/U_clk_control_i_2/load_n_meta_0_l_reg/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0211; ID = 0.2114; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 26; ClockBufArea = 98.6079; ClockCellArea = 113.3482; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Longest path:
  (0) 0.0031            0.0000          occ_int2/fast_clk_2_clkgt/u_icg/CLK
  (1) 0.0430            0.0399          occ_int2/fast_clk_2_clkgt/u_icg/GCLK
  (2) 0.0430            0.0000          occ_int2/U1/A1
  (3) 0.0691            0.0260          occ_int2/U1/Y
  (4) 0.0691            0.0000          occ_int2/cts_buf_592231407/A
  (5) 0.0916            0.0225          occ_int2/cts_buf_592231407/Y
  (6) 0.0999            0.0083          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK
  (7) 0.1440            0.0440          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
  (8) 0.1440            0.0000          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589531380/A
  (9) 0.1704            0.0264          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_589531380/Y
  (10) 0.1742           0.0038          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588531370/A
  (11) 0.2039           0.0297          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588531370/Y
  (12) 0.2114           0.0075          I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__23_/CLK
Shortest path:
  (0) 0.0031            0.0000          occ_int2/fast_clk_2_clkgt/u_icg/CLK
  (1) 0.0430            0.0399          occ_int2/fast_clk_2_clkgt/u_icg/GCLK
  (2) 0.0430            0.0000          occ_int2/U1/A1
  (3) 0.0691            0.0260          occ_int2/U1/Y
  (4) 0.0691            0.0000          occ_int2/cts_buf_592231407/A
  (5) 0.0916            0.0225          occ_int2/cts_buf_592231407/Y
  (6) 0.0919            0.0002          cto_buf_33204/A
  (7) 0.1080            0.0161          cto_buf_33204/Y
  (8) 0.1080            0.0001          cto_buf_33202/A
  (9) 0.1246            0.0165          cto_buf_33202/Y
  (10) 0.1247           0.0001          cto_buf_33200/A
  (11) 0.1431           0.0184          cto_buf_33200/Y
  (12) 0.1434           0.0003          cto_buf_33189/A
  (13) 0.1622           0.0189          cto_buf_33189/Y
  (14) 0.1626           0.0003          cts_buf_591031395/A
  (15) 0.1886           0.0260          cts_buf_591031395/Y
  (16) 0.1903           0.0017          I_CLOCKING/prst_ff_reg/CLK
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1930; ID = 1.2492; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 211; ClockBufArea = 1093.3275; ClockCellArea = 1259.7917; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Longest path:
  (0) 0.0513            0.0000          occ_int2/slow_clk_1_clkgt/u_icg/CLK
  (1) 0.3434            0.2921          occ_int2/slow_clk_1_clkgt/u_icg/GCLK
  (2) 0.3434            0.0000          occ_int2/U2/A3
  (3) 0.4723            0.1289          occ_int2/U2/Y
  (4) 0.4724            0.0001          occ_int2/cts_buf_643431919/A
  (5) 0.5973            0.1250          occ_int2/cts_buf_643431919/Y
  (6) 0.6070            0.0097          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK
  (7) 0.9190            0.3120          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  (8) 0.9201            0.0011          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32791/A
  (9) 1.0900            0.1698          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32791/Y
  (10) 1.0928           0.0028          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_636031845/A
  (11) 1.2474           0.1546          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_636031845/Y
  (12) 1.2492           0.0018          I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__19_/CLK
Shortest path:
  (0) 0.0440            0.0000          cts_buf_712332630/A
  (1) 0.1725            0.1285          cts_buf_712332630/Y
  (2) 0.1731            0.0005          occ_int2/slow_clk_0_clkgt/cto_buf_33210/A
  (3) 0.2473            0.0743          occ_int2/slow_clk_0_clkgt/cto_buf_33210/Y
  (4) 0.2474            0.0000          occ_int2/slow_clk_0_clkgt/u_icg/CLK
  (5) 0.5036            0.2562          occ_int2/slow_clk_0_clkgt/u_icg/GCLK
  (6) 0.5041            0.0005          occ_int2/U3/A3
  (7) 0.6435            0.1394          occ_int2/U3/Y
  (8) 0.6437            0.0002          occ_int2/cts_buf_682432309/A
  (9) 0.7859            0.1421          occ_int2/cts_buf_682432309/Y
  (10) 0.8153           0.0294          I_RISC_CORE/cts_buf_681232297/A
  (11) 0.8936           0.0783          I_RISC_CORE/cts_buf_681232297/Y
  (12) 0.8986           0.0049          I_RISC_CORE/cto_buf_33169/A
  (13) 0.9726           0.0741          I_RISC_CORE/cto_buf_33169/Y
  (14) 0.9738           0.0012          I_RISC_CORE/cts_buf_680032285/A
  (15) 1.0421           0.0682          I_RISC_CORE/cts_buf_680032285/Y
  (16) 1.0562           0.0141          I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0605; ID = 0.2642; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 211; ClockBufArea = 1093.3275; ClockCellArea = 1259.7917; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
Longest path:
  (0) 0.0057            0.0000          cts_buf_712332630/A
  (1) 0.0253            0.0197          cts_buf_712332630/Y
  (2) 0.0257            0.0004          occ_int2/slow_clk_0_clkgt/cto_buf_33210/A
  (3) 0.0405            0.0148          occ_int2/slow_clk_0_clkgt/cto_buf_33210/Y
  (4) 0.0406            0.0000          occ_int2/slow_clk_0_clkgt/u_icg/CLK
  (5) 0.0953            0.0547          occ_int2/slow_clk_0_clkgt/u_icg/GCLK
  (6) 0.0954            0.0001          occ_int2/U3/A3
  (7) 0.1197            0.0243          occ_int2/U3/Y
  (8) 0.1199            0.0002          occ_int2/cts_buf_682432309/A
  (9) 0.1433            0.0234          occ_int2/cts_buf_682432309/Y
  (10) 0.1683           0.0250          I_RISC_CORE/cts_buf_681232297/A
  (11) 0.1904           0.0221          I_RISC_CORE/cts_buf_681232297/Y
  (12) 0.1914           0.0010          I_RISC_CORE/cto_buf_33176/A
  (13) 0.2098           0.0184          I_RISC_CORE/cto_buf_33176/Y
  (14) 0.2116           0.0018          I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK
  (15) 0.2459           0.0343          I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
  (16) 0.2459           0.0000          I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_647631961/A
  (17) 0.2637           0.0178          I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_647631961/Y
  (18) 0.2642           0.0005          I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/CLK
Shortest path:
  (0) 0.0073            0.0000          cts_buf_712332630/A
  (1) 0.0272            0.0199          cts_buf_712332630/Y
  (2) 0.0286            0.0014          I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
  (3) 0.0734            0.0448          I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
  (4) 0.0735            0.0002          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33222/A
  (5) 0.0936            0.0201          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33222/Y
  (6) 0.0938            0.0002          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33221/A
  (7) 0.1126            0.0188          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33221/Y
  (8) 0.1128            0.0002          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33219/A
  (9) 0.1302            0.0174          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33219/Y
  (10) 0.1302           0.0001          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33216/A
  (11) 0.1480           0.0178          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33216/Y
  (12) 0.1481           0.0001          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33212/A
  (13) 0.1654           0.0172          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33212/Y
  (14) 0.1655           0.0001          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33209/A
  (15) 0.1836           0.0181          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33209/Y
  (16) 0.1838           0.0002          I_CLOCKING/occ_int1/slow_clk_clkgt/cts_buf_708032587/A
  (17) 0.2033           0.0196          I_CLOCKING/occ_int1/slow_clk_clkgt/cts_buf_708032587/Y
  (18) 0.2037           0.0003          I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_1/q_reg/CLK

Begin Layer Optimization:

Beginning layer optimization ...
Clock SYS_2x_CLK: 62 nets unchanged because there is no cap variation on their layers
Clock SYS_2x_CLK: 68 nets have their layers changed
Clock SDRAM_CLK: 37 nets unchanged because there is no cap variation on their layers
Clock SDRAM_CLK: 70 nets have their layers changed
Clock PCI_CLK: 19 nets unchanged because there is no cap variation on their layers
Clock PCI_CLK: 10 nets have their layers changed
Clock ate_clk: 30 nets have their layers changed
All clocks: total net count: 296
All clocks: total committed/restored net count: 178/0
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 118

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 6.27 sec, cpu time is 0 hr : 0 min : 14.30 sec.
Ran incremental ZGR 112 time(s) for 112 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Layer Optimization:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.1246; ID = 1.4080; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 106; ClockBufArea = 527.6030; ClockCellArea = 666.6197; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0650; ID = 0.3311; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 106; ClockBufArea = 527.6030; ClockCellArea = 666.6197; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.1553; ID = 1.2224; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 100; ClockBufArea = 522.5201; ClockCellArea = 543.8682; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0204; ID = 0.2356; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 100; ClockBufArea = 522.5201; ClockCellArea = 543.8682; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0758; ID = 0.9908; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 26; ClockBufArea = 98.6079; ClockCellArea = 113.3482; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0211; ID = 0.2114; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 26; ClockBufArea = 98.6079; ClockCellArea = 113.3482; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.1929; ID = 1.2492; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 211; ClockBufArea = 1093.3275; ClockCellArea = 1259.7917; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0605; ID = 0.2641; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 211; ClockBufArea = 1093.3275; ClockCellArea = 1259.7917; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Begin Area Recovery Buffer Removal:
AR: deleted 3 cell(s)
Ran incremental ZGR 83 time(s) for 83 net(s) and restored ZGR 80 time(s) for 240 net(s)
Clock QoR After Area Recovery Removal:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.1246; ID = 1.4080; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 517.4372; ClockCellArea = 656.4540; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0650; ID = 0.3311; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 517.4372; ClockCellArea = 656.4540; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.1553; ID = 1.2224; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 532.6859; ClockCellArea = 554.0339; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0204; ID = 0.2356; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 532.6859; ClockCellArea = 554.0339; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0758; ID = 0.9908; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 26; ClockBufArea = 98.6079; ClockCellArea = 113.3482; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0211; ID = 0.2114; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 26; ClockBufArea = 98.6079; ClockCellArea = 113.3482; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.1929; ID = 1.2492; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 211; ClockBufArea = 1093.3275; ClockCellArea = 1259.7917; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0605; ID = 0.2641; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 211; ClockBufArea = 1093.3275; ClockCellArea = 1259.7917; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 64 out of 293 cell(s)
Ran incremental ZGR 37 time(s) for 110 net(s) and restored ZGR 5 time(s) for 19 net(s)
Clock QoR After Area Recovery Resizing:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1246; ID = 1.4080; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 455.4261; ClockCellArea = 594.4428; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0650; ID = 0.3311; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 455.4261; ClockCellArea = 594.4428; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1529; ID = 1.2200; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 459.4923; ClockCellArea = 480.8405; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0204; ID = 0.2356; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 459.4923; ClockCellArea = 480.8405; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0747; ID = 0.9897; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 26; ClockBufArea = 96.3206; ClockCellArea = 111.0609; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0209; ID = 0.2112; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 26; ClockBufArea = 96.3206; ClockCellArea = 111.0609; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1915; ID = 1.2478; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 211; ClockBufArea = 956.3439; ClockCellArea = 1122.8082; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0605; ID = 0.2641; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 211; ClockBufArea = 956.3439; ClockCellArea = 1122.8082; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 9.12 sec, cpu time is 0 hr : 0 min : 32.27 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 51.35 sec, cpu time is 0 hr : 3 min : 11.45 sec.
Finished Optimization at Fri May 19 15:47:10 2023 (elapsed: 0:00:51)
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4080       0.1246            0       0.0000       0.0000          103     455.4261     594.4428
                          -0.2548      -1.1397           +0      +0.0000      +0.0000          +12      -9.6575      -9.9116
SDRAM_CLK                  1.2200       0.1529            0       0.0000       0.0000          100     451.6139     472.9620
                          -0.1497      -1.1138           +0      +0.0000      +0.0000          +17     -29.2266     -29.2266
PCI_CLK                    0.9897       0.0747            0       0.0000       0.0000           26      96.3206     111.0609
                          -0.2405      -1.0446           +0      +0.0000      +0.0000          +11     +24.6520     +24.6520
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3311       0.0650            0       0.0000       0.0000          103     455.4261     594.4428
                          -0.0609      -0.2485           +0      +0.0000      +0.0000          +12      -9.6575      -9.9116
SDRAM_CLK                  0.2356       0.0204            0       0.0000       0.0000          100     451.6139     472.9620
                          -0.0394      -0.2318           +0      +0.0000      +0.0000          +17     -29.2266     -29.2266
PCI_CLK                    0.2112       0.0209            0       0.0000       0.0000           26      96.3206     111.0609
                          -0.0501      -0.2160           +0      +0.0000      +0.0000          +11     +24.6520     +24.6520
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4080       0.1246            0       0.0000       0.0000          103     455.4261     594.4428
                          -0.2548      -1.1397           +0      +0.0000      +0.0000          +12      -9.6575      -9.9116
SDRAM_CLK                  1.2200       0.1529            0       0.0000       0.0000          100     451.6139     472.9620
                          -0.1497      -1.1138           +0      +0.0000      +0.0000          +17     -29.2266     -29.2266
PCI_CLK                    0.9897       0.0747            0       0.0000       0.0000           26      96.3206     111.0609
                          -0.2405      -1.0446           +0      +0.0000      +0.0000          +11     +24.6520     +24.6520
ate_clk                    1.2478       0.1915            0       0.0000       0.0000          208     948.4654    1114.9297
                          -0.1544      -0.9193           +0      +0.0000      +0.0000          +30     -36.3426     -36.5967
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3311       0.0650            0       0.0000       0.0000          103     455.4261     594.4428
                          -0.0609      -0.2485           +0      +0.0000      +0.0000          +12      -9.6575      -9.9116
SDRAM_CLK                  0.2356       0.0204            0       0.0000       0.0000          100     451.6139     472.9620
                          -0.0394      -0.2318           +0      +0.0000      +0.0000          +17     -29.2266     -29.2266
PCI_CLK                    0.2112       0.0209            0       0.0000       0.0000           26      96.3206     111.0609
                          -0.0501      -0.2160           +0      +0.0000      +0.0000          +11     +24.6520     +24.6520
ate_clk                    0.2641       0.0605            0       0.0000       0.0000          208     948.4654    1114.9297
                          -0.0241      -0.1768           +0      +0.0000      +0.0000          +30     -36.3426     -36.5967
 Clock cells info: buffer count: 817, buffer area: 3669.08, cell count: 104, cell area: 586.82
Information: The run time for skew latency optimization and Area Recovery is 0 hr : 0 min : 51.76 sec, cpu time is 0 hr : 3 min : 13.03 sec. (CTS-104)
Information: The run time for balance multiple source clocks is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
Started Final DRC Fixing at Fri May 19 15:47:10 2023
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4080       0.1246            0       0.0000       0.0000          103     455.4261     594.4428
                                                                                                                            
SDRAM_CLK                  1.2200       0.1529            0       0.0000       0.0000          100     451.6139     472.9620
                                                                                                                            
PCI_CLK                    0.9897       0.0747            0       0.0000       0.0000           26      96.3206     111.0609
                                                                                                                            
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3311       0.0650            0       0.0000       0.0000          103     455.4261     594.4428
                                                                                                                            
SDRAM_CLK                  0.2356       0.0204            0       0.0000       0.0000          100     451.6139     472.9620
                                                                                                                            
PCI_CLK                    0.2112       0.0209            0       0.0000       0.0000           26      96.3206     111.0609
                                                                                                                            
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4080       0.1246            0       0.0000       0.0000          103     455.4261     594.4428
                                                                                                                            
SDRAM_CLK                  1.2200       0.1529            0       0.0000       0.0000          100     451.6139     472.9620
                                                                                                                            
PCI_CLK                    0.9897       0.0747            0       0.0000       0.0000           26      96.3206     111.0609
                                                                                                                            
ate_clk                    1.2478       0.1915            0       0.0000       0.0000          208     948.4654    1114.9297
                                                                                                                            
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3311       0.0650            0       0.0000       0.0000          103     455.4261     594.4428
                                                                                                                            
SDRAM_CLK                  0.2356       0.0204            0       0.0000       0.0000          100     451.6139     472.9620
                                                                                                                            
PCI_CLK                    0.2112       0.0209            0       0.0000       0.0000           26      96.3206     111.0609
                                                                                                                            
ate_clk                    0.2641       0.0605            0       0.0000       0.0000          208     948.4654    1114.9297
                                                                                                                            
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: func root: sys_2x_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1246; ID = 1.4080; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 455.4261; ClockCellArea = 594.4428; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0650; ID = 0.3311; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 455.4261; ClockCellArea = 594.4428; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.06 sec.
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: test root: sys_2x_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: test, Root: sys_2x_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1246; ID = 1.4080; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 455.4261; ClockCellArea = 594.4428; Clock = SYS_2x_CLK; Mode = test; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0650; ID = 0.3311; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 455.4261; ClockCellArea = 594.4428; Clock = SYS_2x_CLK; Mode = test; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.10 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: func root: sdram_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1529; ID = 1.2200; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 459.4923; ClockCellArea = 480.8405; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0204; ID = 0.2356; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 459.4923; ClockCellArea = 480.8405; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.09 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: test root: sdram_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: test, Root: sdram_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1529; ID = 1.2200; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 459.4923; ClockCellArea = 480.8405; Clock = SDRAM_CLK; Mode = test; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0204; ID = 0.2356; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 459.4923; ClockCellArea = 480.8405; Clock = SDRAM_CLK; Mode = test; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.11 sec, cpu time is 0 hr : 0 min : 0.12 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: func root: pclk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0747; ID = 0.9897; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 26; ClockBufArea = 96.3206; ClockCellArea = 111.0609; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0209; ID = 0.2112; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 26; ClockBufArea = 96.3206; ClockCellArea = 111.0609; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.03 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: test root: pclk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: PCI_CLK, Mode: test, Root: pclk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0747; ID = 0.9897; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 26; ClockBufArea = 96.3206; ClockCellArea = 111.0609; Clock = PCI_CLK; Mode = test; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0209; ID = 0.2112; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 26; ClockBufArea = 96.3206; ClockCellArea = 111.0609; Clock = PCI_CLK; Mode = test; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.03 sec.
-------------------------------------------------------------
Fixing clock: ate_clk mode: test root: ate_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1915; ID = 1.2478; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 211; ClockBufArea = 956.3439; ClockCellArea = 1122.8082; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0605; ID = 0.2641; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 211; ClockBufArea = 956.3439; ClockCellArea = 1122.8082; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.21 sec.
Finished Final DRC Fixing at Fri May 19 15:47:11 2023 (elapsed: 0:00:00)
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4080       0.1246            0       0.0000       0.0000          103     455.4261     594.4428
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  1.2200       0.1529            0       0.0000       0.0000          100     451.6139     472.9620
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.9897       0.0747            0       0.0000       0.0000           26      96.3206     111.0609
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3311       0.0650            0       0.0000       0.0000          103     455.4261     594.4428
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  0.2356       0.0204            0       0.0000       0.0000          100     451.6139     472.9620
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.2112       0.0209            0       0.0000       0.0000           26      96.3206     111.0609
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4080       0.1246            0       0.0000       0.0000          103     455.4261     594.4428
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  1.2200       0.1529            0       0.0000       0.0000          100     451.6139     472.9620
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.9897       0.0747            0       0.0000       0.0000           26      96.3206     111.0609
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
ate_clk                    1.2478       0.1915            0       0.0000       0.0000          208     948.4654    1114.9297
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3311       0.0650            0       0.0000       0.0000          103     455.4261     594.4428
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  0.2356       0.0204            0       0.0000       0.0000          100     451.6139     472.9620
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.2112       0.0209            0       0.0000       0.0000           26      96.3206     111.0609
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
ate_clk                    0.2641       0.0605            0       0.0000       0.0000          208     948.4654    1114.9297
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.75 sec, cpu time is 0 hr : 0 min : 1.26 sec. (CTS-104)
All together, ran incremental ZGR 983 time(s) for 1846 net(s) and restoring ZGR invoked 446 time(s) for 906 net(s)
There are 91 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 9498
NPLDRC Place Cache: hit rate  88.1%  (9498 / 79822)
NPLDRC Access Cache: unique cache elements 13449
NPLDRC Access Cache: hit rate  86.1%  (13449 / 96970)
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 56125 vias (10342 on M7); 199 under straps (199 on M7); 15776 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = 440905de55089c37
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 16 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)
Formatting 9185 sectors on layer M6:
Formatting 9309 sectors on layer M4:
Formatting 9033 sectors on layer M5:
Formatting 9033 sectors on layer M3:
Formatting 1728 sectors on layer M7:
Layer M4: 0 straps, 9309 other, 0 preroute
Layer M4: 33 secDefs  9309 sectors (0 empty)
Layer M6: 0 straps, 9185 other, 0 preroute
Layer M6: 60 secDefs  9185 sectors (0 empty)
Layer M5: 0 straps, 9033 other, 0 preroute
Layer M5: 38 secDefs  9033 sectors (0 empty)
Layer M3: 0 straps, 9033 other, 0 preroute
Layer M3: 49 secDefs  9033 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 235 secDefs  1728 sectors (0 empty)
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 32824 sectors on layer M2:
Layer M2: 16093 straps, 16731 other, 0 preroute
Layer M2: 107 secDefs  32824 sectors (0 empty)
Formatting 47211 sectors on layer M1:
Layer M1: 15740 straps, 31471 other, 0 preroute
Layer M1: 14 secDefs  47211 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 137272
Num SecDefs:   692

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 281 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        48527        Yes DEFAULT_VA
      105360         2023        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (218 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (1 sec)
Legalization complete (484 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50550
number of references:               281
number of site rows:                478
number of locations attempted:   987026
number of locations failed:      213522  (21.6%)

Legality of references at locations:
212 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7229     103790     20932 ( 20.2%)      65284     17182 ( 26.3%)  AO22X1_HVT
  3635      54213     10516 ( 19.4%)      33410      8489 ( 25.4%)  AO22X1_LVT
  3456      53588      9574 ( 17.9%)      32790      7839 ( 23.9%)  OR2X1_HVT
  2194      35391      6243 ( 17.6%)      20229      4838 ( 23.9%)  AND2X1_HVT
  1330      21817      6322 ( 29.0%)      13435      4508 ( 33.6%)  FADDX1_LVT
  1764      28938      5167 ( 17.9%)      16776      4010 ( 23.9%)  AND2X1_LVT
  2125      32681      4113 ( 12.6%)      18320      3003 ( 16.4%)  NAND2X0_LVT
  2071      30900      3943 ( 12.8%)      17588      2692 ( 15.3%)  INVX1_HVT
   656      10849      3062 ( 28.2%)       6633      2217 ( 33.4%)  FADDX1_HVT
   945      15448      2685 ( 17.4%)       8570      2053 ( 24.0%)  OR2X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        14 ( 87.5%)         16        15 ( 93.8%)  XNOR3X2_LVT
     1         24        18 ( 75.0%)         16        13 ( 81.2%)  MUX21X2_HVT
     1          8         6 ( 75.0%)          0         0 (  0.0%)  AOI21X2_HVT
     1          8         8 (100.0%)         14         6 ( 42.9%)  LSUPX2_HVT
     1          8         5 ( 62.5%)          0         0 (  0.0%)  NAND3X1_RVT
     1         24        13 ( 54.2%)         16        12 ( 75.0%)  OR3X2_HVT
     4         56        25 ( 44.6%)         24        21 ( 87.5%)  AND2X4_HVT
     2         32        13 ( 40.6%)         16        14 ( 87.5%)  AND4X4_LVT
     1          9         5 ( 55.6%)          9         5 ( 55.6%)  FADDX2_RVT
     1         24        13 ( 54.2%)         24        13 ( 54.2%)  OA22X2_HVT

Legality of references in rows:
8 references had row failures.
Worst 8 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX2_HVT
      478       239 ( 50.0%)  LSUPX4_RVT
      478       239 ( 50.0%)  LSUPX8_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       40908 (410262 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.170 um ( 0.10 row height)
rms weighted cell displacement:   0.170 um ( 0.10 row height)
max cell displacement:            5.098 um ( 3.05 row height)
avg cell displacement:            0.017 um ( 0.01 row height)
avg weighted cell displacement:   0.017 um ( 0.01 row height)
number of cells moved:              565
number of large displacements:        1
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_PCI_TOP/U7398 (NAND2X2_HVT)
  Input location: (461.136,10)
  Legal location: (462.048,15.016)
  Displacement:   5.098 um ( 3.05 row height)
Cell: I_PCI_TOP/U7421 (NAND2X2_HVT)
  Input location: (463.872,10)
  Legal location: (468.432,11.672)
  Displacement:   4.857 um ( 2.90 row height)
Cell: I_SDRAM_TOP/ZBUF_57_inst_23234 (NBUFFX4_HVT)
  Input location: (612.528,10)
  Legal location: (615.872,13.344)
  Displacement:   4.729 um ( 2.83 row height)
Cell: I_BLENDER_0/U6547 (AO222X1_HVT)
  Input location: (638.52,312.632)
  Legal location: (642.168,314.304)
  Displacement:   4.013 um ( 2.40 row height)
Cell: I_PCI_TOP/U7399 (NAND2X2_HVT)
  Input location: (463.264,11.672)
  Legal location: (465.392,15.016)
  Displacement:   3.964 um ( 2.37 row height)
Cell: I_PCI_TOP/U7414 (NAND2X2_HVT)
  Input location: (461.592,11.672)
  Legal location: (463.72,15.016)
  Displacement:   3.964 um ( 2.37 row height)
Cell: I_BLENDER_0/ZBUF_236_inst_23803 (NBUFFX4_LVT)
  Input location: (609.336,369.48)
  Legal location: (610.856,372.824)
  Displacement:   3.673 um ( 2.20 row height)
Cell: I_BLENDER_0/ZBUF_119_inst_23973 (DELLN2X2_HVT)
  Input location: (600.216,367.808)
  Legal location: (598.696,371.152)
  Displacement:   3.673 um ( 2.20 row height)
Cell: occ_int2/U_clk_control_i_2/U14 (INVX2_HVT)
  Input location: (455.36,10)
  Legal location: (452.168,11.672)
  Displacement:   3.603 um ( 2.16 row height)
Cell: occ_int2/U_clk_control_i_2/U_cycle_ctr_i/U9 (AND2X1_HVT)
  Input location: (458.248,13.344)
  Legal location: (459.464,16.688)
  Displacement:   3.558 um ( 2.13 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 182849
NPLDRC Place Cache: hit rate  70.4%  (182849 / 617220)
NPLDRC Access Cache: unique cache elements 245475
NPLDRC Access Cache: hit rate  62.6%  (245475 / 656559)
 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 8 min : 5.54 sec, cpu time is 0 hr : 8 min : 19.35 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 294 flat clock tree nets.
There are 360 non-sink instances (total area 1449.89) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 257 buffers and 0 inverters (total area 1074.27).
135 buffers/inverters were inserted below 16 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:15:02.21u 00:00:28.68s 00:10:59.95e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Total 0.7100 seconds to load 50550 cell instances into cellmap
Moveable cells: 46039; Application fixed cells: 293; Macro cells: 0; User fixed cells: 4218
Average cell width 1.9602, cell height 1.6733, cell area 3.2807 for total 46332 placed and application fixed cells
Information: Current block utilization is '0.26970', effective utilization is '0.28069'. (OPT-055)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48964, routed nets = 297, across physical hierarchy nets = 0, parasitics cached nets = 48964, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 707. (TIM-112)

    Scenario func_worst  WNS = 5.334348, TNS = 8.619447, NVP = 56
    Scenario test_worst  WNS = 0.369258, TNS = 0.369258, NVP = 1

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      1:09:50     5.334     8.989 3.891e+05    18.807  1236.965      2638      5156         0     0.000      3118 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2023-05-19 15:55:22 / Session: 1.16 hr / Command: 0.19 hr / Memory: 3118 MB (FLW-8100)


Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2023-05-19 15:55:22 / Session: 1.16 hr / Command: 0.19 hr / Memory: 3118 MB (FLW-8100)

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2023-05-19 15:55:22 / Session: 1.16 hr / Command: 0.19 hr / Memory: 3118 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2023-05-19 15:55:22 / Session: 1.16 hr / Command: 0.19 hr / Memory: 3118 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route_group -all_clock_nets -reuse_existing_global_route true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   78  Alloctr   81  Proc 19148 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   88  Alloctr   91  Proc 19148 
Net statistics:
Total number of nets     = 48997
Number of nets to route  = 297
Number of single or zero port nets = 30
Number of nets with min-layer-mode soft = 118
Number of nets with min-layer-mode soft-cost-medium = 118
Number of nets with max-layer-mode hard = 118
298 nets are fully connected,
 of which 1 are detail routed and 297 are global routed.
118 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Build All Nets] Stage (MB): Used   20  Alloctr   21  Proc    0 
[End of Build All Nets] Total (MB): Used  109  Alloctr  113  Proc 19148 
Average gCell capacity  4.96     on layer (1)    M1
Average gCell capacity  6.47     on layer (2)    M2
Average gCell capacity  3.72     on layer (3)    M3
Average gCell capacity  3.78     on layer (4)    M4
Average gCell capacity  1.88     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   53  Alloctr   53  Proc    0 
[End of Build Congestion map] Total (MB): Used  162  Alloctr  167  Proc 19148 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   81  Alloctr   82  Proc    0 
[End of Build Data] Total (MB): Used  163  Alloctr  167  Proc 19148 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  163  Alloctr  167  Proc 19148 
Information: Using 16 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc   64 
[End of Initial Routing] Total (MB): Used  339  Alloctr  343  Proc 19212 
Initial. Routing result:
Initial. Both Dirs: Overflow =    60 Max = 3 GRCs =   304 (0.05%)
Initial. H routing: Overflow =    58 Max = 3 (GRCs =   1) GRCs =   302 (0.10%)
Initial. V routing: Overflow =     2 Max = 2 (GRCs =   1) GRCs =     2 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     2 Max = 2 (GRCs =   1) GRCs =     2 (0.00%)
Initial. M3         Overflow =    23 Max = 3 (GRCs =   1) GRCs =    30 (0.01%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     1 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M7         Overflow =    33 Max = 1 (GRCs = 265) GRCs =   265 (0.09%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    34 Max =  1 GRCs =   272 (0.16%)
Initial. H routing: Overflow =    34 Max =  1 (GRCs = 272) GRCs =   272 (0.31%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  1 (GRCs =   1) GRCs =     1 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =   6) GRCs =     6 (0.01%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M7         Overflow =    33 Max =  1 (GRCs = 265) GRCs =   265 (0.31%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 49279.02
Initial. Layer M1 wire length = 4.74
Initial. Layer M2 wire length = 5.37
Initial. Layer M3 wire length = 20664.01
Initial. Layer M4 wire length = 22823.55
Initial. Layer M5 wire length = 3582.33
Initial. Layer M6 wire length = 1745.21
Initial. Layer M7 wire length = 453.82
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 19106
Initial. Via VIA12SQ_C count = 5737
Initial. Via VIA23SQ_C count = 5738
Initial. Via VIA34SQ_C count = 7130
Initial. Via VIA45SQ_C count = 372
Initial. Via VIA56SQ_C count = 119
Initial. Via VIA67SQ_C count = 10
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  339  Alloctr  343  Proc 19212 
phase1. Routing result:
phase1. Both Dirs: Overflow =    39 Max = 2 GRCs =   273 (0.05%)
phase1. H routing: Overflow =    37 Max = 2 (GRCs =   2) GRCs =   271 (0.09%)
phase1. V routing: Overflow =     2 Max = 2 (GRCs =   1) GRCs =     2 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     2 Max = 2 (GRCs =   1) GRCs =     2 (0.00%)
phase1. M3         Overflow =     4 Max = 2 (GRCs =   2) GRCs =    10 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M7         Overflow =    31 Max = 1 (GRCs = 254) GRCs =   254 (0.08%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    32 Max =  1 GRCs =   261 (0.15%)
phase1. H routing: Overflow =    32 Max =  1 (GRCs = 261) GRCs =   261 (0.30%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  1 (GRCs =   7) GRCs =     7 (0.01%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M7         Overflow =    31 Max =  1 (GRCs = 254) GRCs =   254 (0.29%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 49294.17
phase1. Layer M1 wire length = 4.74
phase1. Layer M2 wire length = 47.01
phase1. Layer M3 wire length = 20665.67
phase1. Layer M4 wire length = 22796.02
phase1. Layer M5 wire length = 3613.47
phase1. Layer M6 wire length = 1746.88
phase1. Layer M7 wire length = 420.38
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 19097
phase1. Via VIA12SQ_C count = 5737
phase1. Via VIA23SQ_C count = 5737
phase1. Via VIA34SQ_C count = 7122
phase1. Via VIA45SQ_C count = 370
phase1. Via VIA56SQ_C count = 121
phase1. Via VIA67SQ_C count = 10
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  338  Alloctr  342  Proc 19212 
phase2. Routing result:
phase2. Both Dirs: Overflow =     3 Max = 2 GRCs =     4 (0.00%)
phase2. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. V routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
phase2. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 49285.63
phase2. Layer M1 wire length = 4.74
phase2. Layer M2 wire length = 55.29
phase2. Layer M3 wire length = 20665.59
phase2. Layer M4 wire length = 22804.81
phase2. Layer M5 wire length = 3642.26
phase2. Layer M6 wire length = 1716.61
phase2. Layer M7 wire length = 396.32
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 19087
phase2. Via VIA12SQ_C count = 5737
phase2. Via VIA23SQ_C count = 5738
phase2. Via VIA34SQ_C count = 7121
phase2. Via VIA45SQ_C count = 369
phase2. Via VIA56SQ_C count = 116
phase2. Via VIA67SQ_C count = 6
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  338  Alloctr  342  Proc 19212 
phase3. Routing result:
phase3. Both Dirs: Overflow =     2 Max = 2 GRCs =     3 (0.00%)
phase3. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. V routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
phase3. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 49285.63
phase3. Layer M1 wire length = 6.18
phase3. Layer M2 wire length = 55.29
phase3. Layer M3 wire length = 20664.15
phase3. Layer M4 wire length = 22804.81
phase3. Layer M5 wire length = 3642.26
phase3. Layer M6 wire length = 1716.61
phase3. Layer M7 wire length = 396.32
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 19087
phase3. Via VIA12SQ_C count = 5737
phase3. Via VIA23SQ_C count = 5738
phase3. Via VIA34SQ_C count = 7121
phase3. Via VIA45SQ_C count = 369
phase3. Via VIA56SQ_C count = 116
phase3. Via VIA67SQ_C count = 6
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[End of Whole Chip Routing] Stage (MB): Used  257  Alloctr  258  Proc   64 
[End of Whole Chip Routing] Total (MB): Used  338  Alloctr  342  Proc 19212 

Congestion utilization per direction:
Average vertical track utilization   =  0.59 %
Peak    vertical track utilization   = 70.00 %
Average horizontal track utilization =  0.62 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -44  Alloctr  -44  Proc    0 
[GR: Done] Total (MB): Used  292  Alloctr  297  Proc 19212 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[GR: Done] Stage (MB): Used  214  Alloctr  215  Proc   64 
[GR: Done] Total (MB): Used  292  Alloctr  297  Proc 19212 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:07
[End of Global Routing] Stage (MB): Used   33  Alloctr   33  Proc   64 
[End of Global Routing] Total (MB): Used  111  Alloctr  115  Proc 19212 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 16 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   11  Alloctr   10  Proc    0 
[Track Assign: Read routes] Total (MB): Used   86  Alloctr   89  Proc 19212 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/246     
Routed partition 2/246     
Routed partition 3/246     
Routed partition 4/246     
Routed partition 5/246     
Routed partition 6/246     
Routed partition 7/246     
Routed partition 8/246     
Routed partition 9/246     
Routed partition 10/246    
Routed partition 11/246    
Routed partition 12/246    
Routed partition 13/246    
Routed partition 14/246    
Routed partition 15/246    
Routed partition 16/246    
Routed partition 17/246    
Routed partition 18/246    
Routed partition 19/246    
Routed partition 20/246    
Routed partition 21/246    
Routed partition 22/246    
Routed partition 23/246    
Routed partition 24/246    
Routed partition 25/246    
Routed partition 26/246    
Routed partition 27/246    
Routed partition 28/246    
Routed partition 29/246    
Routed partition 30/246    
Routed partition 31/246    
Routed partition 32/246    
Routed partition 33/246    
Routed partition 34/246    
Routed partition 35/246    
Routed partition 36/246    
Routed partition 37/246    
Routed partition 38/246    
Routed partition 39/246    
Routed partition 40/246    
Routed partition 41/246    
Routed partition 42/246    
Routed partition 43/246    
Routed partition 44/246    
Routed partition 45/246    
Routed partition 46/246    
Routed partition 47/246    
Routed partition 48/246    
Routed partition 49/246    
Routed partition 50/246    
Routed partition 51/246    
Routed partition 52/246    
Routed partition 53/246    
Routed partition 54/246    
Routed partition 55/246    
Routed partition 56/246    
Routed partition 57/246    
Routed partition 58/246    
Routed partition 59/246    
Routed partition 60/246    
Routed partition 61/246    
Routed partition 62/246    
Routed partition 63/246    
Routed partition 64/246    
Routed partition 65/246    
Routed partition 66/246    
Routed partition 67/246    
Routed partition 68/246    
Routed partition 69/246    
Routed partition 70/246    
Routed partition 71/246    
Routed partition 72/246    
Routed partition 73/246    
Routed partition 74/246    
Routed partition 75/246    
Routed partition 76/246    
Routed partition 77/246    
Routed partition 78/246    
Routed partition 79/246    
Routed partition 80/246    
Routed partition 81/246    
Routed partition 82/246    
Routed partition 83/246    
Routed partition 84/246    
Routed partition 85/246    
Routed partition 86/246    
Routed partition 87/246    
Routed partition 88/246    
Routed partition 89/246    
Routed partition 90/246    
Routed partition 91/246    
Routed partition 92/246    
Routed partition 93/246    
Routed partition 94/246    
Routed partition 95/246    
Routed partition 96/246    
Routed partition 97/246    
Routed partition 98/246    
Routed partition 99/246    
Routed partition 100/246   
Routed partition 101/246   
Routed partition 102/246   
Routed partition 103/246   
Routed partition 104/246   
Routed partition 105/246   
Routed partition 106/246   
Routed partition 107/246   
Routed partition 108/246   
Routed partition 109/246   
Routed partition 110/246   
Routed partition 111/246   
Routed partition 112/246   
Routed partition 113/246   
Routed partition 114/246   
Routed partition 115/246   
Routed partition 116/246   
Routed partition 117/246   
Routed partition 118/246   
Routed partition 119/246   
Routed partition 120/246   
Routed partition 121/246   
Routed partition 122/246   
Routed partition 123/246   
Routed partition 124/246   
Routed partition 125/246   
Routed partition 126/246   
Routed partition 127/246   
Routed partition 128/246   
Routed partition 129/246   
Routed partition 130/246   
Routed partition 131/246   
Routed partition 132/246   
Routed partition 133/246   
Routed partition 134/246   
Routed partition 135/246   
Routed partition 136/246   
Routed partition 137/246   
Routed partition 138/246   
Routed partition 139/246   
Routed partition 140/246   
Routed partition 141/246   
Routed partition 142/246   
Routed partition 143/246   
Routed partition 144/246   
Routed partition 145/246   
Routed partition 146/246   
Routed partition 147/246   
Routed partition 148/246   
Routed partition 149/246   
Routed partition 150/246   
Routed partition 151/246   
Routed partition 152/246   
Routed partition 153/246   
Routed partition 154/246   
Routed partition 155/246   
Routed partition 156/246   
Routed partition 157/246   
Routed partition 158/246   
Routed partition 159/246   
Routed partition 160/246   
Routed partition 161/246   
Routed partition 162/246   
Routed partition 163/246   
Routed partition 164/246   
Routed partition 165/246   
Routed partition 166/246   
Routed partition 167/246   
Routed partition 168/246   
Routed partition 169/246   
Routed partition 170/246   
Routed partition 171/246   
Routed partition 172/246   
Routed partition 173/246   
Routed partition 174/246   
Routed partition 175/246   
Routed partition 176/246   
Routed partition 177/246   
Routed partition 178/246   
Routed partition 179/246   
Routed partition 180/246   
Routed partition 181/246   
Routed partition 182/246   
Routed partition 183/246   
Routed partition 184/246   
Routed partition 185/246   
Routed partition 186/246   
Routed partition 187/246   
Routed partition 188/246   
Routed partition 189/246   
Routed partition 190/246   
Routed partition 191/246   
Routed partition 192/246   
Routed partition 193/246   
Routed partition 194/246   
Routed partition 195/246   
Routed partition 196/246   
Routed partition 197/246   
Routed partition 198/246   
Routed partition 199/246   
Routed partition 200/246   
Routed partition 201/246   
Routed partition 202/246   
Routed partition 203/246   
Routed partition 204/246   
Routed partition 205/246   
Routed partition 206/246   
Routed partition 207/246   
Routed partition 208/246   
Routed partition 209/246   
Routed partition 210/246   
Routed partition 211/246   
Routed partition 212/246   
Routed partition 213/246   
Routed partition 214/246   
Routed partition 215/246   
Routed partition 216/246   
Routed partition 217/246   
Routed partition 218/246   
Routed partition 219/246   
Routed partition 220/246   
Routed partition 221/246   
Routed partition 222/246   
Routed partition 223/246   
Routed partition 224/246   
Routed partition 225/246   
Routed partition 226/246   
Routed partition 227/246   
Routed partition 228/246   
Routed partition 229/246   
Routed partition 230/246   
Routed partition 231/246   
Routed partition 232/246   
Routed partition 233/246   
Routed partition 234/246   
Routed partition 235/246   
Routed partition 236/246   
Routed partition 237/246   
Routed partition 238/246   
Routed partition 239/246   
Routed partition 240/246   
Routed partition 241/246   
Routed partition 242/246   
Routed partition 243/246   
Routed partition 244/246   
Routed partition 245/246   
Routed partition 246/246   

Assign Vertical partitions, iteration 0
Routed partition 1/204     
Routed partition 2/204     
Routed partition 3/204     
Routed partition 4/204     
Routed partition 5/204     
Routed partition 6/204     
Routed partition 7/204     
Routed partition 8/204     
Routed partition 9/204     
Routed partition 10/204    
Routed partition 11/204    
Routed partition 12/204    
Routed partition 13/204    
Routed partition 14/204    
Routed partition 15/204    
Routed partition 16/204    
Routed partition 17/204    
Routed partition 18/204    
Routed partition 19/204    
Routed partition 20/204    
Routed partition 21/204    
Routed partition 22/204    
Routed partition 23/204    
Routed partition 24/204    
Routed partition 25/204    
Routed partition 26/204    
Routed partition 27/204    
Routed partition 28/204    
Routed partition 29/204    
Routed partition 30/204    
Routed partition 31/204    
Routed partition 32/204    
Routed partition 33/204    
Routed partition 34/204    
Routed partition 35/204    
Routed partition 36/204    
Routed partition 37/204    
Routed partition 38/204    
Routed partition 39/204    
Routed partition 40/204    
Routed partition 41/204    
Routed partition 42/204    
Routed partition 43/204    
Routed partition 44/204    
Routed partition 45/204    
Routed partition 46/204    
Routed partition 47/204    
Routed partition 48/204    
Routed partition 49/204    
Routed partition 50/204    
Routed partition 51/204    
Routed partition 52/204    
Routed partition 53/204    
Routed partition 54/204    
Routed partition 55/204    
Routed partition 56/204    
Routed partition 57/204    
Routed partition 58/204    
Routed partition 59/204    
Routed partition 60/204    
Routed partition 61/204    
Routed partition 62/204    
Routed partition 63/204    
Routed partition 64/204    
Routed partition 65/204    
Routed partition 66/204    
Routed partition 67/204    
Routed partition 68/204    
Routed partition 69/204    
Routed partition 70/204    
Routed partition 71/204    
Routed partition 72/204    
Routed partition 73/204    
Routed partition 74/204    
Routed partition 75/204    
Routed partition 76/204    
Routed partition 77/204    
Routed partition 78/204    
Routed partition 79/204    
Routed partition 80/204    
Routed partition 81/204    
Routed partition 82/204    
Routed partition 83/204    
Routed partition 84/204    
Routed partition 85/204    
Routed partition 86/204    
Routed partition 87/204    
Routed partition 88/204    
Routed partition 89/204    
Routed partition 90/204    
Routed partition 91/204    
Routed partition 92/204    
Routed partition 93/204    
Routed partition 94/204    
Routed partition 95/204    
Routed partition 96/204    
Routed partition 97/204    
Routed partition 98/204    
Routed partition 99/204    
Routed partition 100/204   
Routed partition 101/204   
Routed partition 102/204   
Routed partition 103/204   
Routed partition 104/204   
Routed partition 105/204   
Routed partition 106/204   
Routed partition 107/204   
Routed partition 108/204   
Routed partition 109/204   
Routed partition 110/204   
Routed partition 111/204   
Routed partition 112/204   
Routed partition 113/204   
Routed partition 114/204   
Routed partition 115/204   
Routed partition 116/204   
Routed partition 117/204   
Routed partition 118/204   
Routed partition 119/204   
Routed partition 120/204   
Routed partition 121/204   
Routed partition 122/204   
Routed partition 123/204   
Routed partition 124/204   
Routed partition 125/204   
Routed partition 126/204   
Routed partition 127/204   
Routed partition 128/204   
Routed partition 129/204   
Routed partition 130/204   
Routed partition 131/204   
Routed partition 132/204   
Routed partition 133/204   
Routed partition 134/204   
Routed partition 135/204   
Routed partition 136/204   
Routed partition 137/204   
Routed partition 138/204   
Routed partition 139/204   
Routed partition 140/204   
Routed partition 141/204   
Routed partition 142/204   
Routed partition 143/204   
Routed partition 144/204   
Routed partition 145/204   
Routed partition 146/204   
Routed partition 147/204   
Routed partition 148/204   
Routed partition 149/204   
Routed partition 150/204   
Routed partition 151/204   
Routed partition 152/204   
Routed partition 153/204   
Routed partition 154/204   
Routed partition 155/204   
Routed partition 156/204   
Routed partition 157/204   
Routed partition 158/204   
Routed partition 159/204   
Routed partition 160/204   
Routed partition 161/204   
Routed partition 162/204   
Routed partition 163/204   
Routed partition 164/204   
Routed partition 165/204   
Routed partition 166/204   
Routed partition 167/204   
Routed partition 168/204   
Routed partition 169/204   
Routed partition 170/204   
Routed partition 171/204   
Routed partition 172/204   
Routed partition 173/204   
Routed partition 174/204   
Routed partition 175/204   
Routed partition 176/204   
Routed partition 177/204   
Routed partition 178/204   
Routed partition 179/204   
Routed partition 180/204   
Routed partition 181/204   
Routed partition 182/204   
Routed partition 183/204   
Routed partition 184/204   
Routed partition 185/204   
Routed partition 186/204   
Routed partition 187/204   
Routed partition 188/204   
Routed partition 189/204   
Routed partition 190/204   
Routed partition 191/204   
Routed partition 192/204   
Routed partition 193/204   
Routed partition 194/204   
Routed partition 195/204   
Routed partition 196/204   
Routed partition 197/204   
Routed partition 198/204   
Routed partition 199/204   
Routed partition 200/204   
Routed partition 201/204   
Routed partition 202/204   
Routed partition 203/204   
Routed partition 204/204   

Number of wires with overlap after iteration 0 = 3106 of 21403


[Track Assign: Iteration 0] Elapsed real time: 0:00:10 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:02:43 total=0:02:44
[Track Assign: Iteration 0] Stage (MB): Used   15  Alloctr   15  Proc  203 
[Track Assign: Iteration 0] Total (MB): Used   90  Alloctr   93  Proc 19415 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/246     
Routed partition 2/246     
Routed partition 3/246     
Routed partition 4/246     
Routed partition 5/246     
Routed partition 6/246     
Routed partition 7/246     
Routed partition 8/246     
Routed partition 9/246     
Routed partition 10/246    
Routed partition 11/246    
Routed partition 12/246    
Routed partition 13/246    
Routed partition 14/246    
Routed partition 15/246    
Routed partition 16/246    
Routed partition 17/246    
Routed partition 18/246    
Routed partition 19/246    
Routed partition 20/246    
Routed partition 21/246    
Routed partition 22/246    
Routed partition 23/246    
Routed partition 24/246    
Routed partition 25/246    
Routed partition 26/246    
Routed partition 27/246    
Routed partition 28/246    
Routed partition 29/246    
Routed partition 30/246    
Routed partition 31/246    
Routed partition 32/246    
Routed partition 33/246    
Routed partition 34/246    
Routed partition 35/246    
Routed partition 36/246    
Routed partition 37/246    
Routed partition 38/246    
Routed partition 39/246    
Routed partition 40/246    
Routed partition 41/246    
Routed partition 42/246    
Routed partition 43/246    
Routed partition 44/246    
Routed partition 45/246    
Routed partition 46/246    
Routed partition 47/246    
Routed partition 48/246    
Routed partition 49/246    
Routed partition 50/246    
Routed partition 51/246    
Routed partition 52/246    
Routed partition 53/246    
Routed partition 54/246    
Routed partition 55/246    
Routed partition 56/246    
Routed partition 57/246    
Routed partition 58/246    
Routed partition 59/246    
Routed partition 60/246    
Routed partition 61/246    
Routed partition 62/246    
Routed partition 63/246    
Routed partition 64/246    
Routed partition 65/246    
Routed partition 66/246    
Routed partition 67/246    
Routed partition 68/246    
Routed partition 69/246    
Routed partition 70/246    
Routed partition 71/246    
Routed partition 72/246    
Routed partition 73/246    
Routed partition 74/246    
Routed partition 75/246    
Routed partition 76/246    
Routed partition 77/246    
Routed partition 78/246    
Routed partition 79/246    
Routed partition 80/246    
Routed partition 81/246    
Routed partition 82/246    
Routed partition 83/246    
Routed partition 84/246    
Routed partition 85/246    
Routed partition 86/246    
Routed partition 87/246    
Routed partition 88/246    
Routed partition 89/246    
Routed partition 90/246    
Routed partition 91/246    
Routed partition 92/246    
Routed partition 93/246    
Routed partition 94/246    
Routed partition 95/246    
Routed partition 96/246    
Routed partition 97/246    
Routed partition 98/246    
Routed partition 99/246    
Routed partition 100/246   
Routed partition 101/246   
Routed partition 102/246   
Routed partition 103/246   
Routed partition 104/246   
Routed partition 105/246   
Routed partition 106/246   
Routed partition 107/246   
Routed partition 108/246   
Routed partition 109/246   
Routed partition 110/246   
Routed partition 111/246   
Routed partition 112/246   
Routed partition 113/246   
Routed partition 114/246   
Routed partition 115/246   
Routed partition 116/246   
Routed partition 117/246   
Routed partition 118/246   
Routed partition 119/246   
Routed partition 120/246   
Routed partition 121/246   
Routed partition 122/246   
Routed partition 123/246   
Routed partition 124/246   
Routed partition 125/246   
Routed partition 126/246   
Routed partition 127/246   
Routed partition 128/246   
Routed partition 129/246   
Routed partition 130/246   
Routed partition 131/246   
Routed partition 132/246   
Routed partition 133/246   
Routed partition 134/246   
Routed partition 135/246   
Routed partition 136/246   
Routed partition 137/246   
Routed partition 138/246   
Routed partition 139/246   
Routed partition 140/246   
Routed partition 141/246   
Routed partition 142/246   
Routed partition 143/246   
Routed partition 144/246   
Routed partition 145/246   
Routed partition 146/246   
Routed partition 147/246   
Routed partition 148/246   
Routed partition 149/246   
Routed partition 150/246   
Routed partition 151/246   
Routed partition 152/246   
Routed partition 153/246   
Routed partition 154/246   
Routed partition 155/246   
Routed partition 156/246   
Routed partition 157/246   
Routed partition 158/246   
Routed partition 159/246   
Routed partition 160/246   
Routed partition 161/246   
Routed partition 162/246   
Routed partition 163/246   
Routed partition 164/246   
Routed partition 165/246   
Routed partition 166/246   
Routed partition 167/246   
Routed partition 168/246   
Routed partition 169/246   
Routed partition 170/246   
Routed partition 171/246   
Routed partition 172/246   
Routed partition 173/246   
Routed partition 174/246   
Routed partition 175/246   
Routed partition 176/246   
Routed partition 177/246   
Routed partition 178/246   
Routed partition 179/246   
Routed partition 180/246   
Routed partition 181/246   
Routed partition 182/246   
Routed partition 183/246   
Routed partition 184/246   
Routed partition 185/246   
Routed partition 186/246   
Routed partition 187/246   
Routed partition 188/246   
Routed partition 189/246   
Routed partition 190/246   
Routed partition 191/246   
Routed partition 192/246   
Routed partition 193/246   
Routed partition 194/246   
Routed partition 195/246   
Routed partition 196/246   
Routed partition 197/246   
Routed partition 198/246   
Routed partition 199/246   
Routed partition 200/246   
Routed partition 201/246   
Routed partition 202/246   
Routed partition 203/246   
Routed partition 204/246   
Routed partition 205/246   
Routed partition 206/246   
Routed partition 207/246   
Routed partition 208/246   
Routed partition 209/246   
Routed partition 210/246   
Routed partition 212/246   
Routed partition 212/246   
Routed partition 213/246   
Routed partition 214/246   
Routed partition 215/246   
Routed partition 216/246   
Routed partition 217/246   
Routed partition 218/246   
Routed partition 219/246   
Routed partition 220/246   
Routed partition 221/246   
Routed partition 222/246   
Routed partition 223/246   
Routed partition 224/246   
Routed partition 225/246   
Routed partition 226/246   
Routed partition 227/246   
Routed partition 228/246   
Routed partition 229/246   
Routed partition 230/246   
Routed partition 231/246   
Routed partition 232/246   
Routed partition 233/246   
Routed partition 234/246   
Routed partition 235/246   
Routed partition 236/246   
Routed partition 237/246   
Routed partition 238/246   
Routed partition 239/246   
Routed partition 240/246   
Routed partition 241/246   
Routed partition 242/246   
Routed partition 243/246   
Routed partition 244/246   
Routed partition 245/246   
Routed partition 246/246   

Assign Vertical partitions, iteration 1
Routed partition 1/204     
Routed partition 2/204     
Routed partition 3/204     
Routed partition 4/204     
Routed partition 5/204     
Routed partition 6/204     
Routed partition 7/204     
Routed partition 8/204     
Routed partition 9/204     
Routed partition 10/204    
Routed partition 11/204    
Routed partition 12/204    
Routed partition 13/204    
Routed partition 14/204    
Routed partition 15/204    
Routed partition 16/204    
Routed partition 17/204    
Routed partition 18/204    
Routed partition 19/204    
Routed partition 20/204    
Routed partition 21/204    
Routed partition 22/204    
Routed partition 23/204    
Routed partition 24/204    
Routed partition 25/204    
Routed partition 26/204    
Routed partition 27/204    
Routed partition 28/204    
Routed partition 29/204    
Routed partition 30/204    
Routed partition 31/204    
Routed partition 32/204    
Routed partition 33/204    
Routed partition 34/204    
Routed partition 35/204    
Routed partition 36/204    
Routed partition 37/204    
Routed partition 38/204    
Routed partition 39/204    
Routed partition 40/204    
Routed partition 41/204    
Routed partition 42/204    
Routed partition 43/204    
Routed partition 44/204    
Routed partition 45/204    
Routed partition 46/204    
Routed partition 47/204    
Routed partition 48/204    
Routed partition 49/204    
Routed partition 50/204    
Routed partition 51/204    
Routed partition 52/204    
Routed partition 53/204    
Routed partition 54/204    
Routed partition 55/204    
Routed partition 56/204    
Routed partition 57/204    
Routed partition 58/204    
Routed partition 59/204    
Routed partition 60/204    
Routed partition 61/204    
Routed partition 62/204    
Routed partition 63/204    
Routed partition 64/204    
Routed partition 65/204    
Routed partition 66/204    
Routed partition 67/204    
Routed partition 68/204    
Routed partition 69/204    
Routed partition 70/204    
Routed partition 71/204    
Routed partition 72/204    
Routed partition 73/204    
Routed partition 74/204    
Routed partition 75/204    
Routed partition 76/204    
Routed partition 77/204    
Routed partition 78/204    
Routed partition 79/204    
Routed partition 80/204    
Routed partition 81/204    
Routed partition 82/204    
Routed partition 83/204    
Routed partition 84/204    
Routed partition 85/204    
Routed partition 86/204    
Routed partition 87/204    
Routed partition 88/204    
Routed partition 89/204    
Routed partition 90/204    
Routed partition 91/204    
Routed partition 92/204    
Routed partition 93/204    
Routed partition 94/204    
Routed partition 95/204    
Routed partition 96/204    
Routed partition 97/204    
Routed partition 98/204    
Routed partition 99/204    
Routed partition 100/204   
Routed partition 101/204   
Routed partition 102/204   
Routed partition 103/204   
Routed partition 104/204   
Routed partition 105/204   
Routed partition 106/204   
Routed partition 107/204   
Routed partition 108/204   
Routed partition 109/204   
Routed partition 110/204   
Routed partition 111/204   
Routed partition 112/204   
Routed partition 113/204   
Routed partition 114/204   
Routed partition 115/204   
Routed partition 116/204   
Routed partition 117/204   
Routed partition 118/204   
Routed partition 119/204   
Routed partition 120/204   
Routed partition 121/204   
Routed partition 122/204   
Routed partition 123/204   
Routed partition 124/204   
Routed partition 125/204   
Routed partition 126/204   
Routed partition 127/204   
Routed partition 128/204   
Routed partition 129/204   
Routed partition 130/204   
Routed partition 131/204   
Routed partition 132/204   
Routed partition 133/204   
Routed partition 134/204   
Routed partition 135/204   
Routed partition 136/204   
Routed partition 137/204   
Routed partition 138/204   
Routed partition 139/204   
Routed partition 140/204   
Routed partition 141/204   
Routed partition 142/204   
Routed partition 143/204   
Routed partition 144/204   
Routed partition 145/204   
Routed partition 146/204   
Routed partition 147/204   
Routed partition 148/204   
Routed partition 149/204   
Routed partition 150/204   
Routed partition 151/204   
Routed partition 152/204   
Routed partition 153/204   
Routed partition 154/204   
Routed partition 155/204   
Routed partition 156/204   
Routed partition 157/204   
Routed partition 158/204   
Routed partition 159/204   
Routed partition 160/204   
Routed partition 161/204   
Routed partition 162/204   
Routed partition 163/204   
Routed partition 164/204   
Routed partition 165/204   
Routed partition 166/204   
Routed partition 167/204   
Routed partition 168/204   
Routed partition 169/204   
Routed partition 170/204   
Routed partition 171/204   
Routed partition 172/204   
Routed partition 173/204   
Routed partition 174/204   
Routed partition 175/204   
Routed partition 176/204   
Routed partition 177/204   
Routed partition 178/204   
Routed partition 179/204   
Routed partition 180/204   
Routed partition 181/204   
Routed partition 182/204   
Routed partition 183/204   
Routed partition 184/204   
Routed partition 185/204   
Routed partition 186/204   
Routed partition 187/204   
Routed partition 188/204   
Routed partition 189/204   
Routed partition 190/204   
Routed partition 191/204   
Routed partition 192/204   
Routed partition 193/204   
Routed partition 194/204   
Routed partition 195/204   
Routed partition 196/204   
Routed partition 197/204   
Routed partition 198/204   
Routed partition 199/204   
Routed partition 200/204   
Routed partition 201/204   
Routed partition 202/204   
Routed partition 203/204   
Routed partition 204/204   

[Track Assign: Iteration 1] Elapsed real time: 0:00:20 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:05:29 total=0:05:30
[Track Assign: Iteration 1] Stage (MB): Used   15  Alloctr   15  Proc  250 
[Track Assign: Iteration 1] Total (MB): Used   90  Alloctr   94  Proc 19462 

Number of wires with overlap after iteration 1 = 1337 of 18786


Wire length and via report:
---------------------------
Number of M1 wires: 234                   : 0
Number of M2 wires: 5575                 VIA12SQ_C: 5799
Number of M3 wires: 7530                 VIA23SQ_C: 5824
Number of M4 wires: 5087                 VIA34SQ_C: 7230
Number of M5 wires: 275                  VIA45SQ_C: 409
Number of M6 wires: 82           VIA56SQ_C: 105
Number of M7 wires: 3            VIA67SQ_C: 6
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 18786             vias: 19373

Total M1 wire length: 64.2
Total M2 wire length: 1655.2
Total M3 wire length: 21390.7
Total M4 wire length: 21672.8
Total M5 wire length: 3621.1
Total M6 wire length: 1696.6
Total M7 wire length: 398.8
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 50499.4

Longest M1 wire length: 2.3
Longest M2 wire length: 7.0
Longest M3 wire length: 274.7
Longest M4 wire length: 207.0
Longest M5 wire length: 198.8
Longest M6 wire length: 183.0
Longest M7 wire length: 133.2
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:21 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:05:30 total=0:05:31
[Track Assign: Done] Stage (MB): Used    5  Alloctr    7  Proc  250 
[Track Assign: Done] Total (MB): Used   80  Alloctr   85  Proc 19462 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   12  Alloctr   12  Proc    0 
[Dr init] Total (MB): Used   93  Alloctr   97  Proc 19462 
Total number of nets = 48997, of which 0 are not extracted
Total number of open nets = 48669, of which 0 are frozen
Information: Using 16 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  18/3050 Partitions, Violations =        0
Routed  30/3050 Partitions, Violations =        0
Routed  34/3050 Partitions, Violations =        0
Routed  46/3050 Partitions, Violations =        0
Routed  61/3050 Partitions, Violations =        0
Routed  75/3050 Partitions, Violations =        0
Routed  91/3050 Partitions, Violations =        0
Routed  105/3050 Partitions, Violations =       0
Routed  120/3050 Partitions, Violations =       0
Routed  136/3050 Partitions, Violations =       0
Routed  151/3050 Partitions, Violations =       0
Routed  165/3050 Partitions, Violations =       0
Routed  180/3050 Partitions, Violations =       1
Routed  195/3050 Partitions, Violations =       2
Routed  210/3050 Partitions, Violations =       5
Routed  225/3050 Partitions, Violations =       5
Routed  467/3050 Partitions, Violations =       4
Routed  469/3050 Partitions, Violations =       4
Routed  470/3050 Partitions, Violations =       4
Routed  471/3050 Partitions, Violations =       4
Routed  475/3050 Partitions, Violations =       10
Routed  477/3050 Partitions, Violations =       10
Routed  477/3050 Partitions, Violations =       10
Routed  479/3050 Partitions, Violations =       10
Routed  480/3050 Partitions, Violations =       10
Routed  482/3050 Partitions, Violations =       10
Routed  484/3050 Partitions, Violations =       10
Routed  495/3050 Partitions, Violations =       10
Routed  501/3050 Partitions, Violations =       10
Routed  502/3050 Partitions, Violations =       10
Routed  503/3050 Partitions, Violations =       10
Routed  506/3050 Partitions, Violations =       10
Routed  528/3050 Partitions, Violations =       10
Routed  529/3050 Partitions, Violations =       10
Routed  530/3050 Partitions, Violations =       10
Routed  533/3050 Partitions, Violations =       10
Routed  547/3050 Partitions, Violations =       10
Routed  556/3050 Partitions, Violations =       10
Routed  572/3050 Partitions, Violations =       4
Routed  597/3050 Partitions, Violations =       4
Routed  602/3050 Partitions, Violations =       4
Routed  615/3050 Partitions, Violations =       4
Routed  655/3050 Partitions, Violations =       4
Routed  656/3050 Partitions, Violations =       4
Routed  710/3050 Partitions, Violations =       5
Routed  711/3050 Partitions, Violations =       5
Routed  712/3050 Partitions, Violations =       5
Routed  713/3050 Partitions, Violations =       5
Routed  721/3050 Partitions, Violations =       5
Routed  735/3050 Partitions, Violations =       8
Routed  752/3050 Partitions, Violations =       6
Routed  773/3050 Partitions, Violations =       9
Routed  877/3050 Partitions, Violations =       8
Routed  878/3050 Partitions, Violations =       8
Routed  970/3050 Partitions, Violations =       8
Routed  971/3050 Partitions, Violations =       8
Routed  972/3050 Partitions, Violations =       8
Routed  991/3050 Partitions, Violations =       8
Routed  994/3050 Partitions, Violations =       8
Routed  995/3050 Partitions, Violations =       8
Routed  996/3050 Partitions, Violations =       8
Routed  997/3050 Partitions, Violations =       8
Routed  999/3050 Partitions, Violations =       8
Routed  1000/3050 Partitions, Violations =      8
Routed  1001/3050 Partitions, Violations =      8
Routed  1002/3050 Partitions, Violations =      8
Routed  1004/3050 Partitions, Violations =      8
Routed  1005/3050 Partitions, Violations =      8
Routed  1023/3050 Partitions, Violations =      8
Routed  1035/3050 Partitions, Violations =      10
Routed  1050/3050 Partitions, Violations =      10
Routed  1067/3050 Partitions, Violations =      10
Routed  1080/3050 Partitions, Violations =      10
Routed  1097/3050 Partitions, Violations =      7
Routed  1110/3050 Partitions, Violations =      12
Routed  1139/3050 Partitions, Violations =      18
Routed  1188/3050 Partitions, Violations =      18
Routed  1189/3050 Partitions, Violations =      18
Routed  1190/3050 Partitions, Violations =      18
Routed  1191/3050 Partitions, Violations =      18
Routed  1204/3050 Partitions, Violations =      18
Routed  1279/3050 Partitions, Violations =      18
Routed  1280/3050 Partitions, Violations =      18
Routed  1281/3050 Partitions, Violations =      18
Routed  1282/3050 Partitions, Violations =      18
Routed  1283/3050 Partitions, Violations =      18
Routed  1290/3050 Partitions, Violations =      18
Routed  1305/3050 Partitions, Violations =      15
Routed  1320/3050 Partitions, Violations =      18
Routed  1335/3050 Partitions, Violations =      21
Routed  1350/3050 Partitions, Violations =      25
Routed  1365/3050 Partitions, Violations =      30
Routed  1380/3050 Partitions, Violations =      31
Routed  1395/3050 Partitions, Violations =      25
Routed  1410/3050 Partitions, Violations =      24
Routed  1425/3050 Partitions, Violations =      27
Routed  1440/3050 Partitions, Violations =      33
Routed  1455/3050 Partitions, Violations =      30
Routed  1470/3050 Partitions, Violations =      25
Routed  1485/3050 Partitions, Violations =      22
Routed  1500/3050 Partitions, Violations =      23
Routed  1515/3050 Partitions, Violations =      28
Routed  1530/3050 Partitions, Violations =      25
Routed  1545/3050 Partitions, Violations =      30
Routed  1560/3050 Partitions, Violations =      30
Routed  1575/3050 Partitions, Violations =      33
Routed  1590/3050 Partitions, Violations =      35
Routed  1605/3050 Partitions, Violations =      28
Routed  1620/3050 Partitions, Violations =      25
Routed  1635/3050 Partitions, Violations =      34
Routed  1650/3050 Partitions, Violations =      38
Routed  1665/3050 Partitions, Violations =      52
Routed  1680/3050 Partitions, Violations =      54
Routed  1695/3050 Partitions, Violations =      55
Routed  1710/3050 Partitions, Violations =      51
Routed  1725/3050 Partitions, Violations =      57
Routed  1740/3050 Partitions, Violations =      41
Routed  1755/3050 Partitions, Violations =      53
Routed  1770/3050 Partitions, Violations =      53
Routed  1785/3050 Partitions, Violations =      54
Routed  1800/3050 Partitions, Violations =      55
Routed  1815/3050 Partitions, Violations =      53
Routed  1830/3050 Partitions, Violations =      60
Routed  1845/3050 Partitions, Violations =      58
Routed  1860/3050 Partitions, Violations =      51
Routed  1875/3050 Partitions, Violations =      57
Routed  1890/3050 Partitions, Violations =      51
Routed  1905/3050 Partitions, Violations =      48
Routed  1920/3050 Partitions, Violations =      48
Routed  1935/3050 Partitions, Violations =      49
Routed  1950/3050 Partitions, Violations =      42
Routed  1965/3050 Partitions, Violations =      43
Routed  1984/3050 Partitions, Violations =      43
Routed  1998/3050 Partitions, Violations =      44
Routed  2011/3050 Partitions, Violations =      44
Routed  2026/3050 Partitions, Violations =      46
Routed  2040/3050 Partitions, Violations =      46
Routed  2055/3050 Partitions, Violations =      45
Routed  2071/3050 Partitions, Violations =      45
Routed  2085/3050 Partitions, Violations =      45
Routed  2101/3050 Partitions, Violations =      44
Routed  2115/3050 Partitions, Violations =      44
Routed  2131/3050 Partitions, Violations =      43
Routed  2145/3050 Partitions, Violations =      43
Routed  2161/3050 Partitions, Violations =      43
Routed  2177/3050 Partitions, Violations =      43
Routed  2190/3050 Partitions, Violations =      41
Routed  2205/3050 Partitions, Violations =      37
Routed  2221/3050 Partitions, Violations =      38
Routed  2235/3050 Partitions, Violations =      39
Routed  2256/3050 Partitions, Violations =      40
Routed  2265/3050 Partitions, Violations =      40
Routed  2285/3050 Partitions, Violations =      40
Routed  2303/3050 Partitions, Violations =      38
Routed  2310/3050 Partitions, Violations =      36
Routed  2342/3050 Partitions, Violations =      36
Routed  2343/3050 Partitions, Violations =      36
Routed  2363/3050 Partitions, Violations =      36
Routed  2373/3050 Partitions, Violations =      36
Routed  2386/3050 Partitions, Violations =      36
Routed  2400/3050 Partitions, Violations =      40
Routed  2415/3050 Partitions, Violations =      40
Routed  2438/3050 Partitions, Violations =      41
Routed  2445/3050 Partitions, Violations =      39
Routed  2460/3050 Partitions, Violations =      37
Routed  2476/3050 Partitions, Violations =      37
Routed  2490/3050 Partitions, Violations =      37
Routed  2505/3050 Partitions, Violations =      35
Routed  2520/3050 Partitions, Violations =      36
Routed  2544/3050 Partitions, Violations =      36
Routed  2561/3050 Partitions, Violations =      36
Routed  2568/3050 Partitions, Violations =      36
Routed  2602/3050 Partitions, Violations =      36
Routed  2603/3050 Partitions, Violations =      36
Routed  2613/3050 Partitions, Violations =      36
Routed  2632/3050 Partitions, Violations =      36
Routed  2640/3050 Partitions, Violations =      36
Routed  2691/3050 Partitions, Violations =      36
Routed  2693/3050 Partitions, Violations =      36
Routed  2733/3050 Partitions, Violations =      36
Routed  2734/3050 Partitions, Violations =      36
Routed  2735/3050 Partitions, Violations =      36
Routed  2736/3050 Partitions, Violations =      36
Routed  2747/3050 Partitions, Violations =      36
Routed  2761/3050 Partitions, Violations =      37
Routed  2883/3050 Partitions, Violations =      36
Routed  2901/3050 Partitions, Violations =      36
Routed  2906/3050 Partitions, Violations =      36
Routed  2907/3050 Partitions, Violations =      36
Routed  2908/3050 Partitions, Violations =      36
Routed  2913/3050 Partitions, Violations =      36
Routed  2914/3050 Partitions, Violations =      36
Routed  2916/3050 Partitions, Violations =      36
Routed  2918/3050 Partitions, Violations =      36
Routed  2919/3050 Partitions, Violations =      36
Routed  2925/3050 Partitions, Violations =      36
Routed  2940/3050 Partitions, Violations =      37
Routed  2955/3050 Partitions, Violations =      37
Routed  2971/3050 Partitions, Violations =      37
Routed  2986/3050 Partitions, Violations =      37
Routed  3000/3050 Partitions, Violations =      37
Routed  3015/3050 Partitions, Violations =      33
Routed  3033/3050 Partitions, Violations =      38
Routed  3045/3050 Partitions, Violations =      28

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        Diff net spacing : 2
        Less than minimum area : 5
        Same net spacing : 10
        Short : 11

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:04 usr=0:00:33 total=0:00:37
[Iter 0] Stage (MB): Used   34  Alloctr   33  Proc  686 
[Iter 0] Total (MB): Used  115  Alloctr  119  Proc 20149 

End DR iteration 0 with 3050 parts

Start DR iteration 1: non-uniform partition
Routed  1/17 Partitions, Violations =   13
Routed  2/17 Partitions, Violations =   13
Routed  3/17 Partitions, Violations =   13
Routed  4/17 Partitions, Violations =   13
Routed  5/17 Partitions, Violations =   14
Routed  6/17 Partitions, Violations =   13
Routed  7/17 Partitions, Violations =   13
Routed  8/17 Partitions, Violations =   10
Routed  9/17 Partitions, Violations =   10
Routed  10/17 Partitions, Violations =  9
Routed  11/17 Partitions, Violations =  9
Routed  12/17 Partitions, Violations =  9
Routed  13/17 Partitions, Violations =  7
Routed  14/17 Partitions, Violations =  3
Routed  15/17 Partitions, Violations =  3
Routed  16/17 Partitions, Violations =  3
Routed  17/17 Partitions, Violations =  3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 1] Elapsed real time: 0:00:04 
[Iter 1] Elapsed cpu  time: sys=0:00:07 usr=0:00:38 total=0:00:45
[Iter 1] Stage (MB): Used   34  Alloctr   33  Proc  686 
[Iter 1] Total (MB): Used  115  Alloctr  119  Proc 20149 

End DR iteration 1 with 17 parts

Start DR iteration 2: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 2] Elapsed real time: 0:00:04 
[Iter 2] Elapsed cpu  time: sys=0:00:10 usr=0:00:42 total=0:00:52
[Iter 2] Stage (MB): Used   34  Alloctr   33  Proc  686 
[Iter 2] Total (MB): Used  115  Alloctr  119  Proc 20149 

End DR iteration 2 with 2 parts

Start DR iteration 3: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 3] Elapsed real time: 0:00:05 
[Iter 3] Elapsed cpu  time: sys=0:00:13 usr=0:00:46 total=0:00:59
[Iter 3] Stage (MB): Used   34  Alloctr   33  Proc  686 
[Iter 3] Total (MB): Used  115  Alloctr  119  Proc 20149 

End DR iteration 3 with 2 parts

Start DR iteration 4: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 4] Elapsed real time: 0:00:05 
[Iter 4] Elapsed cpu  time: sys=0:00:15 usr=0:00:51 total=0:01:06
[Iter 4] Stage (MB): Used   34  Alloctr   33  Proc  686 
[Iter 4] Total (MB): Used  115  Alloctr  119  Proc 20149 

End DR iteration 4 with 2 parts

Start DR iteration 5: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 5] Elapsed real time: 0:00:06 
[Iter 5] Elapsed cpu  time: sys=0:00:18 usr=0:00:55 total=0:01:14
[Iter 5] Stage (MB): Used   34  Alloctr   33  Proc  686 
[Iter 5] Total (MB): Used  115  Alloctr  119  Proc 20149 

End DR iteration 5 with 2 parts

Start DR iteration 6: non-uniform partition
Routed  1/2 Partitions, Violations =    2
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 6] Elapsed real time: 0:00:06 
[Iter 6] Elapsed cpu  time: sys=0:00:21 usr=0:01:00 total=0:01:21
[Iter 6] Stage (MB): Used   34  Alloctr   33  Proc  686 
[Iter 6] Total (MB): Used  115  Alloctr  119  Proc 20149 

End DR iteration 6 with 2 parts

Start DR iteration 7: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 7] Elapsed real time: 0:00:07 
[Iter 7] Elapsed cpu  time: sys=0:00:25 usr=0:01:05 total=0:01:30
[Iter 7] Stage (MB): Used   34  Alloctr   33  Proc  686 
[Iter 7] Total (MB): Used  115  Alloctr  119  Proc 20149 

End DR iteration 7 with 2 parts

Start DR iteration 8: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 8] Elapsed real time: 0:00:08 
[Iter 8] Elapsed cpu  time: sys=0:00:28 usr=0:01:09 total=0:01:38
[Iter 8] Stage (MB): Used   34  Alloctr   33  Proc  686 
[Iter 8] Total (MB): Used  115  Alloctr  119  Proc 20149 

End DR iteration 8 with 2 parts

Start DR iteration 9: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 9] Elapsed real time: 0:00:08 
[Iter 9] Elapsed cpu  time: sys=0:00:31 usr=0:01:14 total=0:01:45
[Iter 9] Stage (MB): Used   34  Alloctr   33  Proc  686 
[Iter 9] Total (MB): Used  115  Alloctr  119  Proc 20149 

End DR iteration 9 with 2 parts

Start DR iteration 10: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 10] Elapsed real time: 0:00:09 
[Iter 10] Elapsed cpu  time: sys=0:00:34 usr=0:01:18 total=0:01:52
[Iter 10] Stage (MB): Used   34  Alloctr   33  Proc  686 
[Iter 10] Total (MB): Used  115  Alloctr  119  Proc 20149 

End DR iteration 10 with 2 parts

Stop DR since not converging

[DR] Elapsed real time: 0:00:09 
[DR] Elapsed cpu  time: sys=0:00:34 usr=0:01:18 total=0:01:52
[DR] Stage (MB): Used    2  Alloctr    2  Proc  686 
[DR] Total (MB): Used   83  Alloctr   88  Proc 20149 
[DR: Done] Elapsed real time: 0:00:09 
[DR: Done] Elapsed cpu  time: sys=0:00:34 usr=0:01:18 total=0:01:52
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc  686 
[DR: Done] Total (MB): Used   83  Alloctr   88  Proc 20149 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 19 aligned/redundant DRCs. (ZRT-305)

DR finished with 2 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 1
        Short : 1



Total Wire Length =                    50720 micron
Total Number of Contacts =             18709
Total Number of Wires =                18231
Total Number of PtConns =              5135
Total Number of Routed Wires =       18231
Total Routed Wire Length =           50298 micron
Total Number of Routed Contacts =       18709
        Layer             M1 :         16 micron
        Layer             M2 :       2066 micron
        Layer             M3 :      21494 micron
        Layer             M4 :      21439 micron
        Layer             M5 :       3611 micron
        Layer             M6 :       1695 micron
        Layer             M7 :        399 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA67SQ_C(rot) :          6
        Via        VIA56SQ_C :        103
        Via        VIA45SQ_C :         62
        Via   VIA45SQ_C(rot) :        326
        Via        VIA34SQ_C :       6763
        Via   VIA34SQ_C(rot) :          1
        Via        VIA23SQ_C :          6
        Via   VIA23SQ_C(rot) :       5713
        Via        VIA12SQ_C :       5564
        Via   VIA12SQ_C(rot) :        165

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 18709 vias)
 
    Layer VIA1       =  0.00% (0      / 5729    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5729    vias)
    Layer VIA2       =  0.00% (0      / 5719    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5719    vias)
    Layer VIA3       =  0.00% (0      / 6764    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6764    vias)
    Layer VIA4       =  0.00% (0      / 388     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (388     vias)
    Layer VIA5       =  0.00% (0      / 103     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (103     vias)
    Layer VIA6       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 18709 vias)
 
    Layer VIA1       =  0.00% (0      / 5729    vias)
    Layer VIA2       =  0.00% (0      / 5719    vias)
    Layer VIA3       =  0.00% (0      / 6764    vias)
    Layer VIA4       =  0.00% (0      / 388     vias)
    Layer VIA5       =  0.00% (0      / 103     vias)
    Layer VIA6       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 18709 vias)
 
    Layer VIA1       =  0.00% (0      / 5729    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5729    vias)
    Layer VIA2       =  0.00% (0      / 5719    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5719    vias)
    Layer VIA3       =  0.00% (0      / 6764    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6764    vias)
    Layer VIA4       =  0.00% (0      / 388     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (388     vias)
    Layer VIA5       =  0.00% (0      / 103     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (103     vias)
    Layer VIA6       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 

Total number of nets = 48997
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 2
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 12 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 48967 nets, 0 global routed, 297 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48964, routed nets = 297, across physical hierarchy nets = 0, parasitics cached nets = 364, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 10. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
PCI_CLK      Yes     0.9011  0.9011  0.9879  0.9879   Cmax
PCI_CLK      Yes     0.2053  0.2053  0.2216  0.2216   Cmin
v_PCI_CLK    No          --      --      --      --   --
SYS_2x_CLK   Yes     1.2072  1.2072  1.3060  1.3060   Cmax
SYS_2x_CLK   Yes     0.3188  0.3188  0.3398  0.3398   Cmin
SYS_CLK      Yes     0.9809  0.9809  1.0775  1.0775   Cmax
SYS_CLK      Yes     0.2220  0.2220  0.2388  0.2388   Cmin
SDRAM_CLK    Yes     1.0173  1.1243  1.1170  1.2161   Cmax
SDRAM_CLK    Yes     0.2256  0.2188  0.2419  0.2375   Cmin
v_SDRAM_CLK  No          --      --      --      --   --
SD_DDR_CLK   Yes         --      --      --      --   Cmax
SD_DDR_CLK   Yes         --      --      --      --   Cmin
SD_DDR_CLKn  Yes         --      --      --      --   Cmax
SD_DDR_CLKn  Yes         --      --      --      --   Cmin

Mode:test             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
PCI_CLK      Yes     0.9011  0.9011  0.9879  0.9879   Cmax
PCI_CLK      Yes     0.2054  0.2054  0.2216  0.2216   Cmin
v_PCI_CLK    No          --      --      --      --   --
SYS_2x_CLK   Yes     1.2031  1.2031  1.3000  1.3000   Cmax
SYS_2x_CLK   Yes     0.3188  0.3188  0.3394  0.3394   Cmin
SYS_CLK      Yes     0.9617  0.9617  1.0458  1.0458   Cmax
SYS_CLK      Yes     0.2180  0.2180  0.2331  0.2331   Cmin
SDRAM_CLK    Yes     1.0133  1.1242  1.1120  1.2160   Cmax
SDRAM_CLK    Yes     0.2254  0.2192  0.2412  0.2407   Cmin
v_SDRAM_CLK  No          --      --      --      --   --
SD_DDR_CLK   Yes         --      --      --      --   Cmax
SD_DDR_CLK   Yes         --      --      --      --   Cmin
SD_DDR_CLKn  Yes         --      --      --      --   Cmax
SD_DDR_CLKn  Yes         --      --      --      --   Cmin
ate_clk      Yes     1.0474  1.0817  1.1434  1.1522   Cmax
ate_clk      Yes     0.2368  0.2062  0.2547  0.2195   Cmin

Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2023-05-19 15:56:01 / Session: 1.17 hr / Command: 0.20 hr / Memory: 4119 MB (FLW-8100)

Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2023-05-19 15:56:01 / Session: 1.17 hr / Command: 0.20 hr / Memory: 4119 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -from build_clock -to route_clock' (FLW-8001)
Information: Time: 2023-05-19 15:56:01 / Session: 1.17 hr / Command: 0.20 hr / Memory: 4119 MB (FLW-8100)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:cts2.design'. (DES-028)
######## FINISHING CTS #################
######## STARTING POST-CTS OPT #################
Information: Starting 'clock_opt -from final_opto -to final_opto' (FLW-8000)
Information: Time: 2023-05-19 15:56:10 / Session: 1.18 hr / Command: 0.00 hr / Memory: 4119 MB (FLW-8100)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 48967 nets, 0 global routed, 297 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2023-05-19 15:56:12 / Session: 1.18 hr / Command: 0.00 hr / Memory: 4119 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 48967 nets, 0 global routed, 297 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48964, routed nets = 297, across physical hierarchy nets = 0, parasitics cached nets = 48964, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 707. (TIM-112)
Clock-opt command begin                   CPU:  6593 s (  1.83 hr )  ELAPSE:  4242 s (  1.18 hr )  MEM-PEAK:  4119 MB
INFO: Removed 0 routing shapes from 50511 signal nets.

Clock-opt timing update complete          CPU:  6593 s (  1.83 hr )  ELAPSE:  4243 s (  1.18 hr )  MEM-PEAK:  4119 MB

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   0.1644     2.4712        -          -      -
    1  10   5.3397     6.2166        -          -      -
    1  11   0.0000     0.0000        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.1190     6.8029     64
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    2  11        -          -   0.0000     0.0000      0
    2  12        -          -   0.0000     0.0000      0
    2  13        -          -   0.0000     0.0000      0
    2  14        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.3697     0.3697        -          -      -
    3  10   0.0000     0.0000        -          -      -
    3  11   0.0000     0.0000        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  14   0.0000     0.0000        -          -      -
    3  15   0.0000     0.0000        -          -      -
    4   1        -          -   0.0000     0.0000      0
    4   2        -          -   0.0000     0.0000      0
    4   3        -          -   0.0000     0.0000      0
    4   4        -          -   0.0000     0.0000      0
    4   5        -          -   0.0000     0.0000      0
    4   6        -          -   0.0000     0.0000      0
    4   7        -          -   0.0000     0.0000      0
    4   8        -          -   0.0000     0.0000      0
    4   9        -          -   0.0000     0.0000      0
    4  10        -          -   0.0000     0.0000      0
    4  11        -          -   0.0000     0.0000      0
    4  12        -          -   0.0000     0.0000      0
    4  13        -          -   0.0000     0.0000      0
    4  14        -          -   0.0000     0.0000      0
    4  15        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   5.3397     8.6878   8.6878     58        -          -      -       77    18.8264       96  382236800
    2   *        -          -        -      -   0.1190     6.8029     64        2     0.2405       33 296956690432
    3   *   0.3697     0.3697   0.3697      1        -          -      -       12     5.8482       96  392187680
    4   *        -          -        -      -   0.0000     0.0000      0        2     0.2405       33 330051059712
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   5.3397     9.0575   9.0575     59   0.1190     6.8029     64       77    18.8264      107 330051059712    383234.94      45968
--------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    5.3397     9.0575   9.0575     59   0.1190     6.8029     64       77      107 330051059712    383234.94      45968
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 16 threads
Design is MV READY with 2 voltage domains.
Clock-opt initialization complete         CPU:  6637 s (  1.84 hr )  ELAPSE:  4257 s (  1.18 hr )  MEM-PEAK:  4119 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Total 0.7300 seconds to load 50550 cell instances into cellmap
Moveable cells: 46039; Application fixed cells: 293; Macro cells: 0; User fixed cells: 4218
0 out of 48700 data nets is detail routed, 297 out of 297 clock nets are detail routed and total 48997 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9602, cell height 1.6733, cell area 3.2807 for total 46332 placed and application fixed cells

Running post-clock optimization step.
Turning on CRPR.

Information: Starting clock_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2023-05-19 15:56:31 / Session: 1.18 hr / Command: 0.01 hr / Memory: 4119 MB (FLW-8100)

Clock-opt optimization Phase 5 Iter  1          9.06        9.06      6.80       183       0.383  330051059712.00       45968            1.18      4119

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 69268, routed nets = 297, across physical hierarchy nets = 0, parasitics cached nets = 69268, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 707. (TIM-112)
Running DFT optimization using 16 thread(s)
Information: Switching output filtering off (MSG-3401)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 47549
DFT: post-opt wirelength: 41695
DFT: post-opt wirelength difference: -5854 (ratio: -12.312141 %)
DFT: Timing on scan path is likely to be met after proper buffering.

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48865, routed nets = 297, across physical hierarchy nets = 0, parasitics cached nets = 48865, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 707. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Total 0.7300 seconds to load 50451 cell instances into cellmap
Moveable cells: 45940; Application fixed cells: 293; Macro cells: 0; User fixed cells: 4218
0 out of 48607 data nets is detail routed, 297 out of 297 clock nets are detail routed and total 48904 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9613, cell height 1.6733, cell area 3.2825 for total 46233 placed and application fixed cells
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1200 seconds to build cellmap data
Total 0.7000 seconds to load 50451 cell instances into cellmap
Moveable cells: 45940; Application fixed cells: 293; Macro cells: 0; User fixed cells: 4218
0 out of 48607 data nets is detail routed, 297 out of 297 clock nets are detail routed and total 48904 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9613, cell height 1.6733, cell area 3.2825 for total 46233 placed and application fixed cells
Clock-opt optimization Phase 6 Iter  1          9.06        9.06      6.80       183       0.383  329617965056.00       45869            1.19      4119
Clock-opt optimization Phase 6 Iter  2          9.06        9.06      6.80       183       0.383  329617965056.00       45869            1.19      4119
Clock-opt optimization Phase 6 Iter  3          9.06        9.06      6.80       183       0.383  329617965056.00       45869            1.19      4119
Clock-opt optimization Phase 6 Iter  4          9.06        9.06      6.80       183       0.383  329617965056.00       45869            1.19      4119

Information: Ending clock_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2023-05-19 15:57:09 / Session: 1.19 hr / Command: 0.02 hr / Memory: 4119 MB (FLW-8100)

Information: Starting clock_opt / final_opto / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2023-05-19 15:57:09 / Session: 1.19 hr / Command: 0.02 hr / Memory: 4119 MB (FLW-8100)
Clock-opt optimization Phase 8 Iter  1          4.04        4.04      6.80        56       0.384  329758834688.00       46081            1.19      4119
Running post-clock timing-driven placement.
Information: Current block utilization is '0.27040', effective utilization is '0.28137'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.27040', effective utilization is '0.28137'. (OPT-055)
chip utilization before DTDP: 0.28

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Start transferring placement data.
****** Net weight report ******
Weights included: PreEffort  
Number of nets: 96
Weight range: (16, 16)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Snapped 46152 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 20253 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:20
[End of Read DB] Stage (MB): Used   74  Alloctr   77  Proc   32 
[End of Read DB] Total (MB): Used   81  Alloctr   85  Proc 20285 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   89  Alloctr   92  Proc 20285 
Net statistics:
Total number of nets     = 49110
Number of nets to route  = 48754
Number of single or zero port nets = 30
Number of nets with min-layer-mode soft = 118
Number of nets with min-layer-mode soft-cost-medium = 118
Number of nets with max-layer-mode hard = 118
326 nets are fully connected,
 of which 326 are detail routed and 0 are global routed.
118 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used   20  Alloctr   21  Proc    0 
[End of Build All Nets] Total (MB): Used  110  Alloctr  114  Proc 20285 
Average gCell capacity  4.96     on layer (1)    M1
Average gCell capacity  6.46     on layer (2)    M2
Average gCell capacity  3.71     on layer (3)    M3
Average gCell capacity  3.77     on layer (4)    M4
Average gCell capacity  1.88     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   55  Alloctr   55  Proc    0 
[End of Build Congestion map] Total (MB): Used  166  Alloctr  170  Proc 20285 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   85  Alloctr   85  Proc    0 
[End of Build Data] Total (MB): Used  166  Alloctr  171  Proc 20285 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  271  Alloctr  275  Proc 20285 
Information: Using 16 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:04
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:06 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[End of Initial Routing] Stage (MB): Used   41  Alloctr   42  Proc    0 
[End of Initial Routing] Total (MB): Used  312  Alloctr  317  Proc 20285 
Initial. Routing result:
Initial. Both Dirs: Overflow =  9233 Max = 8 GRCs = 12689 (2.11%)
Initial. H routing: Overflow =  6774 Max = 5 (GRCs =  4) GRCs = 10239 (3.41%)
Initial. V routing: Overflow =  2459 Max = 8 (GRCs =  1) GRCs =  2450 (0.82%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =  2381 Max = 8 (GRCs =  1) GRCs =  2284 (0.76%)
Initial. M3         Overflow =  5107 Max = 5 (GRCs =  4) GRCs =  4685 (1.56%)
Initial. M4         Overflow =    32 Max = 2 (GRCs =  3) GRCs =    54 (0.02%)
Initial. M5         Overflow =   987 Max = 2 (GRCs = 20) GRCs =  1034 (0.34%)
Initial. M6         Overflow =    45 Max = 2 (GRCs =  4) GRCs =   112 (0.04%)
Initial. M7         Overflow =   679 Max = 3 (GRCs =  2) GRCs =  4520 (1.50%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   773 Max =  4 GRCs =  4821 (2.78%)
Initial. H routing: Overflow =   711 Max =  4 (GRCs =  1) GRCs =  4656 (5.37%)
Initial. V routing: Overflow =    62 Max =  2 (GRCs =  9) GRCs =   165 (0.19%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     9 Max =  2 (GRCs =  2) GRCs =    27 (0.03%)
Initial. M3         Overflow =    35 Max =  4 (GRCs =  1) GRCs =    82 (0.09%)
Initial. M4         Overflow =     9 Max =  2 (GRCs =  3) GRCs =    29 (0.03%)
Initial. M5         Overflow =    20 Max =  2 (GRCs =  4) GRCs =    78 (0.09%)
Initial. M6         Overflow =    42 Max =  2 (GRCs =  4) GRCs =   109 (0.13%)
Initial. M7         Overflow =   655 Max =  3 (GRCs =  2) GRCs =  4496 (5.19%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1151361.82
Initial. Layer M1 wire length = 23.21
Initial. Layer M2 wire length = 314677.16
Initial. Layer M3 wire length = 394494.42
Initial. Layer M4 wire length = 170193.43
Initial. Layer M5 wire length = 187419.25
Initial. Layer M6 wire length = 64336.87
Initial. Layer M7 wire length = 20217.49
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 388022
Initial. Via VIA12SQ_C count = 171252
Initial. Via VIA23SQ_C count = 162654
Initial. Via VIA34SQ_C count = 36373
Initial. Via VIA45SQ_C count = 13729
Initial. Via VIA56SQ_C count = 2948
Initial. Via VIA67SQ_C count = 1066
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:03
50% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:03
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:04 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Phase1 Routing] Total (MB): Used  313  Alloctr  319  Proc 20285 
phase1. Routing result:
phase1. Both Dirs: Overflow =  2963 Max = 5 GRCs =  2577 (0.43%)
phase1. H routing: Overflow =  1818 Max = 5 (GRCs =  3) GRCs =  1544 (0.51%)
phase1. V routing: Overflow =  1144 Max = 5 (GRCs =  1) GRCs =  1033 (0.34%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =  1137 Max = 5 (GRCs =  1) GRCs =  1025 (0.34%)
phase1. M3         Overflow =  1594 Max = 5 (GRCs =  3) GRCs =  1322 (0.44%)
phase1. M4         Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase1. M5         Overflow =   191 Max = 2 (GRCs =  1) GRCs =   191 (0.06%)
phase1. M6         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M7         Overflow =    33 Max = 2 (GRCs =  2) GRCs =    31 (0.01%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    35 Max =  2 GRCs =    32 (0.02%)
phase1. H routing: Overflow =    32 Max =  2 (GRCs =  3) GRCs =    29 (0.03%)
phase1. V routing: Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =    10 Max =  2 (GRCs =  1) GRCs =     9 (0.01%)
phase1. M4         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M6         Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M7         Overflow =    19 Max =  2 (GRCs =  2) GRCs =    17 (0.02%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1180190.65
phase1. Layer M1 wire length = 134.57
phase1. Layer M2 wire length = 317273.88
phase1. Layer M3 wire length = 392037.54
phase1. Layer M4 wire length = 189901.32
phase1. Layer M5 wire length = 194210.96
phase1. Layer M6 wire length = 70695.13
phase1. Layer M7 wire length = 15937.23
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 401275
phase1. Via VIA12SQ_C count = 171279
phase1. Via VIA23SQ_C count = 163331
phase1. Via VIA34SQ_C count = 42258
phase1. Via VIA45SQ_C count = 19184
phase1. Via VIA56SQ_C count = 4026
phase1. Via VIA67SQ_C count = 1197
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:16 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:26 total=0:00:27
[End of Whole Chip Routing] Stage (MB): Used  231  Alloctr  234  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  313  Alloctr  319  Proc 20285 

Congestion utilization per direction:
Average vertical track utilization   = 13.39 %
Peak    vertical track utilization   = 130.00 %
Average horizontal track utilization = 14.63 %
Peak    horizontal track utilization = 400.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -53  Alloctr  -52  Proc    0 
[GR: Done] Total (MB): Used  254  Alloctr  261  Proc 20285 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:19 
[GR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:00:46 total=0:00:49
[GR: Done] Stage (MB): Used  246  Alloctr  252  Proc   32 
[GR: Done] Total (MB): Used  254  Alloctr  261  Proc 20285 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:19 
[End of Global Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:46 total=0:00:49
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   32 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 20285 
Using per-layer congestion maps for congestion reduction.
Information: 42.59% of design has horizontal routing density above target_routing_density of 0.80.
Information: 26.40% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 16 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 97.6% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.31 to 0.45. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 1.31804e+10
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Scenario func_worst, iteration 1: expecting at least 5
Information: Doing activity propagation for mode 'test' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_best (POW-052)
Scenario test_best, iteration 1: expecting at least 5
Scenario func_worst, iteration 2: expecting at least 6
Scenario test_best, iteration 2: expecting at least 6
Scenario func_worst, iteration 3: expecting at least 7
Scenario test_best, iteration 3: expecting at least 6
Scenario func_worst, iteration 4: expecting at least 7
Scenario test_best, iteration 4: expecting at least 6
Scenario func_worst, iteration 5: expecting at least 7
Scenario test_best, iteration 5: expecting at least 6
Scenario func_worst, iteration 6: expecting at least 7
Scenario test_best, iteration 6: expecting at least 6
Scenario func_worst, iteration 7: expecting at least 7
Scenario test_best, iteration 7: expecting at least 7
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Scenario test_best, iteration 8: expecting at least 8
Scenario test_best, iteration 9: expecting at least 9
Scenario test_best, iteration 10: expecting at least 10
Scenario test_best, iteration 11: expecting at least 11
Scenario test_best, iteration 12: expecting at least 12
Information: Propagated activity on scenario test_worst identical to that on test_best (POW-006)
****** eLpp weights ******
Number of nets: 49077, of which 48649 non-clock nets
Number of nets with 0 toggle rate: 3966
Max toggle rate = 0.833333, average toggle rate = 0.00234347
Max non-clock toggle rate = 0.416667
Weight range = (0, 132.502)
*** 42 nets are filtered out
Start transferring placement data.
****** Net weight report ******
Weights included: eLpp  PreEffort  
Number of nets: 49077
Amt power = 0.1
Weight range: (0.9, 16)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_worst
Information: Adding extra scenario test_worst.
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 16 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.4093e+10
Completed Timing-driven placement, Elapsed time =   0: 1:12 
Moved 40631 out of 50681 cells, ratio = 0.801701
Total displacement = 105851.445312(um)
Max displacement = 470.472412(um), ZBUF_2_inst_23128 (443.503998, 11.672000, 4) => (363.445404, 399.805786, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.62(um)
  0 ~  20% cells displacement <=      0.95(um)
  0 ~  30% cells displacement <=      1.24(um)
  0 ~  40% cells displacement <=      1.54(um)
  0 ~  50% cells displacement <=      1.87(um)
  0 ~  60% cells displacement <=      2.25(um)
  0 ~  70% cells displacement <=      2.77(um)
  0 ~  80% cells displacement <=      3.56(um)
  0 ~  90% cells displacement <=      5.03(um)
  0 ~ 100% cells displacement <=    470.47(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Fixing logic constant
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Total 0.7600 seconds to load 50663 cell instances into cellmap, 40653 cells are off site row
Moveable cells: 46152; Application fixed cells: 293; Macro cells: 0; User fixed cells: 4218
0 out of 48819 data nets is detail routed, 297 out of 297 clock nets are detail routed and total 49116 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9604, cell height 1.6733, cell area 3.2810 for total 46445 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 56125 vias (10342 on M7); 199 under straps (199 on M7); 15776 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = 440905de55089c37
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 16 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)
Formatting 9033 sectors on layer M3:
Formatting 9185 sectors on layer M6:
Formatting 9309 sectors on layer M4:
Formatting 9033 sectors on layer M5:
Formatting 1728 sectors on layer M7:
Layer M3: 0 straps, 9033 other, 0 preroute
Layer M3: 49 secDefs  9033 sectors (0 empty)
Layer M4: 0 straps, 9309 other, 0 preroute
Layer M4: 33 secDefs  9309 sectors (0 empty)
Layer M6: 0 straps, 9185 other, 0 preroute
Layer M6: 60 secDefs  9185 sectors (0 empty)
Layer M5: 0 straps, 9033 other, 0 preroute
Layer M5: 38 secDefs  9033 sectors (0 empty)
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 235 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 32824 sectors on layer M2:
Layer M2: 16093 straps, 16731 other, 0 preroute
Layer M2: 107 secDefs  32824 sectors (0 empty)
Formatting 47211 sectors on layer M1:
Layer M1: 15740 straps, 31471 other, 0 preroute
Layer M1: 14 secDefs  47211 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 137272
Num SecDefs:   692

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 281 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        48625        Yes DEFAULT_VA
      105360         2038        Yes PD_RISC_CORE

Starting legalizer.
Warning: The following cells were placed more than 5 rows (8.360 um)
        from legal locations:
  Cell: I_SDRAM_TOP/icc_clock95 (TIEH_HVT)
    Input Location: (1008.655 15.703)
    Legal Location: (1008.336 108.648)
    Displacement to legal location: 92.946 um (55.59 rows)
    Optimization Step: unknown
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

    Done Exclusive Bound 'DEFAULT_VA' (2/3) (427 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (1 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (39 sec)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.007-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.007-0002-colored_displacements.gif'.
Legalization complete (1079 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50663
number of references:               281
number of site rows:                478
number of locations attempted:  1517186
number of locations failed:      455582  (30.0%)

Legality of references at locations:
241 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7197     149490     39993 ( 26.8%)     103796     38008 ( 36.6%)  AO22X1_HVT
  3635      77897     20556 ( 26.4%)      52828     19464 ( 36.8%)  AO22X1_LVT
  2363      38359     19198 ( 50.0%)      24713     12703 ( 51.4%)  SDFFARX1_LVT
  3456      70789     15987 ( 22.6%)      46138     14929 ( 32.4%)  OR2X1_HVT
  2194      44233      9705 ( 21.9%)      27157      9053 ( 33.3%)  AND2X1_HVT
  1764      37731      8556 ( 22.7%)      23873      8004 ( 33.5%)  AND2X1_LVT
  1330      26445      8239 ( 31.2%)      17171      7082 ( 41.2%)  FADDX1_LVT
   988      16275      8200 ( 50.4%)      10482      5604 ( 53.5%)  SDFFNARX1_HVT
  2126      41325      6329 ( 15.3%)      24597      5637 ( 22.9%)  NAND2X0_LVT
  2069      40395      6330 ( 15.7%)      23415      5491 ( 23.5%)  INVX1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        19 ( 79.2%)         16        15 ( 93.8%)  AOI21X2_HVT
     2         64        49 ( 76.6%)         64        49 ( 76.6%)  OR2X4_HVT
     1         44        32 ( 72.7%)         56        37 ( 66.1%)  LSUPX2_HVT
     6         97        66 ( 68.0%)         64        38 ( 59.4%)  SDFFNARX2_HVT
     2         56        32 ( 57.1%)         40        29 ( 72.5%)  NOR4X0_LVT
     3         88        48 ( 54.5%)         72        50 ( 69.4%)  NOR3X0_HVT
     3        136        84 ( 61.8%)        136        82 ( 60.3%)  MUX21X2_RVT
     2         72        36 ( 50.0%)         48        36 ( 75.0%)  AOI222X2_HVT
    16        480       254 ( 52.9%)        352       240 ( 68.2%)  OAI222X1_LVT
     2         72        40 ( 55.6%)         64        38 ( 59.4%)  AO22X2_RVT

Legality of references in rows:
8 references had row failures.
Worst 8 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX2_HVT
      478       239 ( 50.0%)  LSUPX4_RVT
      478       239 ( 50.0%)  LSUPX8_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       46152 (594584 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.519 um ( 0.31 row height)
rms weighted cell displacement:   0.519 um ( 0.31 row height)
max cell displacement:           92.946 um (55.59 row height)
avg cell displacement:            0.317 um ( 0.19 row height)
avg weighted cell displacement:   0.317 um ( 0.19 row height)
number of cells moved:            40700
number of large displacements:        1
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/icc_clock95 (TIEH_HVT)
  Input location: (1008.66,15.7029)
  Legal location: (1008.34,108.648)
  Displacement:  92.946 um (55.59 row height)
Cell: I_RISC_CORE/U192 (HADDX1_HVT)
  Input location: (175.956,400.624)
  Legal location: (178.872,401.248)
  Displacement:   2.982 um ( 1.78 row height)
Cell: I_RISC_CORE/U712 (OR2X1_HVT)
  Input location: (194.388,400.012)
  Legal location: (194.984,402.92)
  Displacement:   2.968 um ( 1.78 row height)
Cell: I_RISC_CORE/ZINV_530_inst_23851 (INVX0_HVT)
  Input location: (228.108,400)
  Legal location: (228.576,402.92)
  Displacement:   2.957 um ( 1.77 row height)
Cell: I_RISC_CORE/U384 (AND2X1_HVT)
  Input location: (173.892,400)
  Legal location: (174.312,402.92)
  Displacement:   2.950 um ( 1.76 row height)
Cell: I_RISC_CORE/U387 (AND2X1_LVT)
  Input location: (162.334,400)
  Legal location: (162.304,402.92)
  Displacement:   2.920 um ( 1.75 row height)
Cell: I_RISC_CORE/U1376 (NBUFFX2_HVT)
  Input location: (300.055,400.209)
  Legal location: (300.016,402.92)
  Displacement:   2.711 um ( 1.62 row height)
Cell: I_BLENDER_1/icc_clock236 (TIEH_HVT)
  Input location: (665.908,313.551)
  Legal location: (666.032,315.976)
  Displacement:   2.429 um ( 1.45 row height)
Cell: I_BLENDER_1/U1251 (NAND2X0_LVT)
  Input location: (817.13,393.673)
  Legal location: (814.84,392.888)
  Displacement:   2.420 um ( 1.45 row height)
Cell: I_BLENDER_1/U1257 (INVX1_HVT)
  Input location: (818.106,392.324)
  Legal location: (815.752,392.888)
  Displacement:   2.420 um ( 1.45 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 286559
NPLDRC Place Cache: hit rate  72.4%  (286559 / 1037965)
NPLDRC Access Cache: unique cache elements 383198
NPLDRC Access Cache: hit rate  65.8%  (383198 / 1120088)
Completed Legalization, Elapsed time =   0:17:57 
Moved 40678 out of 50681 cells, ratio = 0.802628
Total displacement = 22098.480469(um)
Max displacement = 93.264297(um), I_SDRAM_TOP/icc_clock95 (1009.415222, 15.702900, 6) => (1009.096008, 108.648003, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.13(um)
  0 ~  20% cells displacement <=      0.22(um)
  0 ~  30% cells displacement <=      0.31(um)
  0 ~  40% cells displacement <=      0.41(um)
  0 ~  50% cells displacement <=      0.50(um)
  0 ~  60% cells displacement <=      0.60(um)
  0 ~  70% cells displacement <=      0.70(um)
  0 ~  80% cells displacement <=      0.81(um)
  0 ~  90% cells displacement <=      0.97(um)
  0 ~ 100% cells displacement <=     93.26(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 49080 nets, 0 global routed, 297 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084042 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49077, routed nets = 297, across physical hierarchy nets = 0, parasitics cached nets = 49077, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 707. (TIM-112)
Done with post-clock timing-driven placement.
Information: Ending clock_opt / final_opto / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2023-05-19 16:16:24 / Session: 1.51 hr / Command: 0.34 hr / Memory: 4119 MB (FLW-8100)

Information: Starting clock_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2023-05-19 16:16:24 / Session: 1.51 hr / Command: 0.34 hr / Memory: 4119 MB (FLW-8100)


START_FUNC : postDtdpRefresh CPU :   8101 s ( 2.25 hr) ELAPSE :   5453 s ( 1.51 hr) MEM-PEAK :  4119 Mb
Clock-opt optimization Phase 11 Iter  1         3.98        3.98      6.90       211       0.384  325375787008.00       46081            1.51      4119
Running final optimization step.
END_FUNC : postDtdpRefresh CPU :   8101 s ( 2.25 hr) ELAPSE :   5453 s ( 1.51 hr) MEM-PEAK :  4119 Mb
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Total 0.7400 seconds to load 50663 cell instances into cellmap
Moveable cells: 46152; Application fixed cells: 293; Macro cells: 0; User fixed cells: 4218
0 out of 48819 data nets is detail routed, 297 out of 297 clock nets are detail routed and total 49116 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9604, cell height 1.6733, cell area 3.2810 for total 46445 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  1         3.98        3.98      6.90       211       0.384  325375787008.00       46081            1.52      4119
Warning: No tie cell is available for constant fixing. (OPT-200)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.

Clock-opt optimization Phase 13 Iter  1         3.98        3.98      6.90       211       0.384  325375787008.00       46081            1.52      4119
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.


Clock-opt optimization Phase 15 Iter  1         3.98        3.98      6.90       188       0.384  325375787008.00       46081            1.52      4119
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Total 0.7200 seconds to load 50663 cell instances into cellmap
Moveable cells: 46152; Application fixed cells: 293; Macro cells: 0; User fixed cells: 4218
0 out of 48819 data nets is detail routed, 297 out of 297 clock nets are detail routed and total 49116 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9604, cell height 1.6733, cell area 3.2810 for total 46445 placed and application fixed cells
Clock-opt optimization Phase 15 Iter  2         3.98        3.98      6.90       188       0.384  325375787008.00       46081            1.52      4119
Clock-opt optimization Phase 15 Iter  3         3.98        3.98      6.90       188       0.384  325375787008.00       46081            1.52      4119
Clock-opt optimization Phase 15 Iter  4         3.98        3.98      6.90       188       0.384  325375787008.00       46081            1.52      4119
Clock-opt optimization Phase 15 Iter  5         3.98        3.98      6.90       188       0.384  325375787008.00       46081            1.52      4119

Clock-opt optimization Phase 16 Iter  1         3.24        3.24      6.90        62       0.384  325180489728.00       46169            1.52      4119

CCL: Total Usage Adjustment : 1
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Clock-opt optimization Phase 17 Iter  1         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization Phase 17 Iter  2         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization Phase 17 Iter  3         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization Phase 17 Iter  4         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Clock-opt optimization Phase 17 Iter  5         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization Phase 17 Iter  6         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization Phase 17 Iter  7         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization Phase 17 Iter  8         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization Phase 17 Iter  9         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization Phase 17 Iter 10         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization Phase 17 Iter 11         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization Phase 17 Iter 12         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization Phase 17 Iter 13         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization Phase 17 Iter 14         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization Phase 17 Iter 15         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization Phase 17 Iter 16         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization Phase 17 Iter 17         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization Phase 17 Iter 18         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization Phase 17 Iter 19         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization Phase 17 Iter 20         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization Phase 17 Iter 21         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization Phase 17 Iter 22         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.53      4119
Clock-opt optimization Phase 17 Iter 23         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.54      4119
Clock-opt optimization Phase 17 Iter 24         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.54      4119
Clock-opt optimization Phase 17 Iter 25         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.54      4119
Clock-opt optimization Phase 17 Iter 26         3.24        3.24      6.90        62       0.384  219262648320.00       46169            1.54      4119

INFO: Enable clock_slack updates.
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 56125 vias (10342 on M7); 199 under straps (199 on M7); 15776 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = 440905de55089c37
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 16 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)
Formatting 9033 sectors on layer M5:
Formatting 9309 sectors on layer M4:
Formatting 9185 sectors on layer M6:
Formatting 9033 sectors on layer M3:
Layer M5: 0 straps, 9033 other, 0 preroute
Layer M5: 38 secDefs  9033 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M4: 0 straps, 9309 other, 0 preroute
Layer M4: 33 secDefs  9309 sectors (0 empty)
Layer M6: 0 straps, 9185 other, 0 preroute
Layer M6: 60 secDefs  9185 sectors (0 empty)
Layer M3: 0 straps, 9033 other, 0 preroute
Layer M3: 49 secDefs  9033 sectors (0 empty)
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 235 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 32824 sectors on layer M2:
Layer M2: 16093 straps, 16731 other, 0 preroute
Layer M2: 107 secDefs  32824 sectors (0 empty)
Formatting 47211 sectors on layer M1:
Layer M1: 15740 straps, 31471 other, 0 preroute
Layer M1: 14 secDefs  47211 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 137272
Num SecDefs:   692

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 18 Iter  1         0.37        0.37      6.90        62       0.384  220062220288.00       46303            1.54      4119
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Clock-opt optimization Phase 19 Iter  1         0.37        0.37      6.90        62       0.384  220062220288.00       46303            1.54      4119

Clock-opt optimization Phase 20 Iter  1         0.37        0.37      6.90        62       0.383  218521665536.00       45940            1.54      4119

Clock-opt optimization Phase 21 Iter  1         0.37        0.37      6.90        62       0.383  218521665536.00       45940            1.54      4119
Clock-opt optimization Phase 21 Iter  2         0.37        0.37      6.90        62       0.383  218521665536.00       45940            1.54      4119

INFO: Enable clock_slack updates.
Clock-opt optimization Phase 22 Iter  1         0.37        0.37      6.90        62       0.383  215255384064.00       45940            1.54      4119
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Clock-opt optimization Phase 23 Iter  1         0.37        0.37      6.90        62       0.383  211760070656.00       45940            1.55      4119
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Clock-opt optimization Phase 23 Iter  2         0.37        0.37      6.90        62       0.383  211760070656.00       45940            1.55      4119

Clock-opt optimization Phase 24 Iter  1         0.37        0.37      6.90        62       0.384  198007160832.00       45940            1.56      4119
Clock-opt optimization Phase 24 Iter  2         0.37        0.37      6.90        62       0.384  198007160832.00       45940            1.56      4119
Clock-opt optimization Phase 24 Iter  3         0.37        0.37      6.90        62       0.384  198007160832.00       45940            1.56      4119
Clock-opt optimization Phase 24 Iter  4         0.37        0.37      6.90        62       0.384  198007160832.00       45940            1.56      4119

START_FUNC : legalize_placement_pre_run_core CPU :   9116 s ( 2.53 hr) ELAPSE :   5610 s ( 1.56 hr) MEM-PEAK :  4119 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   9116 s ( 2.53 hr) ELAPSE :   5610 s ( 1.56 hr) MEM-PEAK :  4119 Mb
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 1
NPLDRC Place Cache: hit rate   0.0%  (1 / 1)
NPLDRC Access Cache: unique cache elements 1
NPLDRC Access Cache: hit rate   0.0%  (1 / 1)
Clock-opt optimization Phase 25 Iter  1         0.37        0.37      0.12        62       0.385  198806028288.00       46096            1.56      4119
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 56125 vias (10342 on M7); 199 under straps (199 on M7); 15776 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = 440905de55089c37
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 16 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 9185 sectors on layer M6:
Formatting 9309 sectors on layer M4:
Formatting 9033 sectors on layer M3:
Formatting 9033 sectors on layer M5:
Layer M6: 0 straps, 9185 other, 0 preroute
Layer M6: 60 secDefs  9185 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M3: 0 straps, 9033 other, 0 preroute
Layer M3: 49 secDefs  9033 sectors (0 empty)
Layer M4: 0 straps, 9309 other, 0 preroute
Layer M4: 33 secDefs  9309 sectors (0 empty)
Layer M5: 0 straps, 9033 other, 0 preroute
Layer M5: 38 secDefs  9033 sectors (0 empty)
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 235 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 32824 sectors on layer M2:
Layer M2: 16093 straps, 16731 other, 0 preroute
Layer M2: 107 secDefs  32824 sectors (0 empty)
Formatting 47211 sectors on layer M1:
Layer M1: 15740 straps, 31471 other, 0 preroute
Layer M1: 14 secDefs  47211 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 137272
Num SecDefs:   692

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 299 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        48644        Yes DEFAULT_VA
      105360         2034        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (646 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (10 sec)
Legalization complete (1208 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50678
number of references:               299
number of site rows:                478
number of locations attempted:  1293183
number of locations failed:      325647  (25.2%)

Legality of references at locations:
254 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7441     126404     25183 ( 19.9%)      78074     20504 ( 26.3%)  AO22X1_HVT
  1559      27726     13728 ( 49.5%)      18013      9586 ( 53.2%)  SDFFARX1_RVT
  3483      59902     10711 ( 17.9%)      35666      8336 ( 23.4%)  OR2X1_HVT
  2607      44036      8491 ( 19.3%)      27092      6907 ( 25.5%)  AO22X1_RVT
   999      16404      8316 ( 50.7%)      10515      5623 ( 53.5%)  SDFFNARX1_HVT
  2390      41943      7514 ( 17.9%)      23652      5918 ( 25.0%)  AND2X1_HVT
   656      12236      6204 ( 50.7%)       8147      4190 ( 51.4%)  SDFFARX1_HVT
  2003      33186      4518 ( 13.6%)      17971      3136 ( 17.5%)  INVX0_HVT
   917      15221      4465 ( 29.3%)       9237      3119 ( 33.8%)  FADDX1_LVT
   688      17773      3430 ( 19.3%)       8009      3068 ( 38.3%)  NBUFFX2_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        10 ( 62.5%)         16        13 ( 81.2%)  AND4X2_LVT
     4         64        47 ( 73.4%)         56        32 ( 57.1%)  SDFFNARX2_HVT
     1         16         7 ( 43.8%)          8         8 (100.0%)  AND3X2_RVT
     2         16         9 ( 56.2%)          0         0 (  0.0%)  NOR4X1_RVT
     2         40        18 ( 45.0%)         24        18 ( 75.0%)  AOI222X2_HVT
     6         96        47 ( 49.0%)         72        46 ( 63.9%)  OR2X4_HVT
   306       5018      2586 ( 51.5%)       3353      1801 ( 53.7%)  SDFFNARX1_RVT
   999      16404      8316 ( 50.7%)      10515      5623 ( 53.5%)  SDFFNARX1_HVT
     6        104        55 ( 52.9%)         80        40 ( 50.0%)  FADDX2_LVT
   656      12236      6204 ( 50.7%)       8147      4190 ( 51.4%)  SDFFARX1_HVT

Legality of references in rows:
8 references had row failures.
Worst 8 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX8_HVT
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX2_RVT
      478       239 ( 50.0%)  LSUPX1_RVT
      478       239 ( 50.0%)  LSUPX4_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       46167 (598794 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.301 um ( 0.18 row height)
rms weighted cell displacement:   0.301 um ( 0.18 row height)
max cell displacement:            7.485 um ( 4.48 row height)
avg cell displacement:            0.037 um ( 0.02 row height)
avg weighted cell displacement:   0.037 um ( 0.02 row height)
number of cells moved:             1519
number of large displacements:       36
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54223 (NBUFFX2_HVT)
  Input location: (495.944,15.016)
  Legal location: (488.648,16.688)
  Displacement:   7.485 um ( 4.48 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_ (SDFFX1_HVT)
  Input location: (615.568,15.016)
  Legal location: (622.864,15.016)
  Displacement:   7.296 um ( 4.36 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54418 (NBUFFX2_HVT)
  Input location: (556.288,13.344)
  Legal location: (558.416,20.032)
  Displacement:   7.018 um ( 4.20 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54449 (NBUFFX2_HVT)
  Input location: (579.696,13.344)
  Legal location: (581.52,20.032)
  Displacement:   6.932 um ( 4.15 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54386 (NBUFFX2_HVT)
  Input location: (508.408,15.016)
  Legal location: (501.72,16.688)
  Displacement:   6.894 um ( 4.12 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__11_ (SDFFARX1_HVT)
  Input location: (623.472,13.344)
  Legal location: (629.704,15.016)
  Displacement:   6.452 um ( 3.86 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54412 (NBUFFX2_HVT)
  Input location: (523,10)
  Legal location: (519.352,15.016)
  Displacement:   6.202 um ( 3.71 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54331 (NBUFFX2_HVT)
  Input location: (623.472,11.672)
  Legal location: (629.4,13.344)
  Displacement:   6.159 um ( 3.68 row height)
Cell: I_SDRAM_TOP/ZBUF_57_inst_22769 (NBUFFX8_HVT)
  Input location: (609.336,18.36)
  Legal location: (614.352,21.704)
  Displacement:   6.028 um ( 3.61 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54417 (NBUFFX2_HVT)
  Input location: (555.528,11.672)
  Legal location: (549.752,10)
  Displacement:   6.013 um ( 3.60 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 337753
NPLDRC Place Cache: hit rate  62.2%  (337753 / 892508)
NPLDRC Access Cache: unique cache elements 390955
NPLDRC Access Cache: hit rate  57.6%  (390955 / 921037)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 49095 nets, 0 global routed, 297 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084042 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49092, routed nets = 297, across physical hierarchy nets = 0, parasitics cached nets = 49092, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 705. (TIM-112)
INFO: Re-applying min timing blockers.
INFO: Re-applying reduced scenarios after LGL step.

CCL: Total Usage Adjustment : 1
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Total 0.7600 seconds to load 50678 cell instances into cellmap
Moveable cells: 46167; Application fixed cells: 293; Macro cells: 0; User fixed cells: 4218
0 out of 48844 data nets is detail routed, 297 out of 297 clock nets are detail routed and total 49141 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9736, cell height 1.6733, cell area 3.3030 for total 46460 placed and application fixed cells
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Total 0.7400 seconds to load 50678 cell instances into cellmap
Moveable cells: 46167; Application fixed cells: 293; Macro cells: 0; User fixed cells: 4218
0 out of 48844 data nets is detail routed, 297 out of 297 clock nets are detail routed and total 49141 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9736, cell height 1.6733, cell area 3.3030 for total 46460 placed and application fixed cells
Clock-opt optimization Phase 26 Iter  1         1.32        1.07      0.12       157       0.385  198806028288.00       46096            1.90      4119
Clock-opt optimization Phase 26 Iter  2         1.32        1.07      0.12       157       0.385  198806028288.00       46096            1.90      4119
Clock-opt optimization Phase 26 Iter  3         1.32        1.07      0.12       157       0.385  198806028288.00       46096            1.90      4119
Clock-opt optimization Phase 26 Iter  4         1.32        1.07      0.12       157       0.385  198806028288.00       46096            1.90      4119
Clock-opt optimization Phase 26 Iter  5         1.32        1.07      0.12       157       0.385  198806028288.00       46096            1.90      4119
Clock-opt optimization Phase 26 Iter  6         1.32        1.07      0.12       157       0.385  198806028288.00       46096            1.90      4119
Clock-opt optimization Phase 26 Iter  7         1.32        1.07      0.12       157       0.385  198806028288.00       46096            1.90      4119
Clock-opt optimization Phase 26 Iter  8         1.32        1.07      0.12       157       0.385  198806028288.00       46096            1.90      4119
Clock-opt optimization Phase 26 Iter  9         1.32        1.07      0.12       157       0.385  198806028288.00       46096            1.90      4119
Clock-opt optimization Phase 26 Iter 10         1.32        1.07      0.12       157       0.385  198806028288.00       46096            1.90      4119
Clock-opt optimization Phase 26 Iter 11         1.32        1.07      0.12       157       0.385  198806028288.00       46096            1.90      4119
Clock-opt optimization Phase 26 Iter 12         1.32        1.07      0.12       157       0.385  198806028288.00       46096            1.90      4119
Clock-opt optimization Phase 26 Iter 13         1.32        1.07      0.12       157       0.385  198806028288.00       46096            1.90      4119
Clock-opt optimization Phase 26 Iter 14         1.32        1.07      0.12       157       0.385  198806028288.00       46096            1.90      4119
Clock-opt optimization Phase 26 Iter 15         1.32        1.07      0.12       157       0.385  198806028288.00       46096            1.90      4119
Clock-opt optimization Phase 26 Iter 16         1.32        1.07      0.12       157       0.385  198806028288.00       46096            1.90      4119
Clock-opt optimization Phase 26 Iter 17         1.32        1.07      0.12       157       0.385  198806028288.00       46096            1.90      4119

Clock-opt optimization Phase 27 Iter  1         0.47        0.37      0.12       155       0.385  199704985600.00       46152            1.90      4119

Clock-opt optimization Phase 28 Iter  1         0.47        0.37      0.12       155       0.385  199377960960.00       46052            1.90      4119
Clock-opt optimization Phase 28 Iter  2         0.47        0.37      0.12       155       0.385  199377960960.00       46052            1.90      4119
Clock-opt optimization Phase 28 Iter  3         0.47        0.37      0.12       155       0.385  199377960960.00       46052            1.90      4119
Clock-opt optimization Phase 28 Iter  4         0.47        0.37      0.12       155       0.385  199377960960.00       46052            1.90      4119
Clock-opt optimization Phase 28 Iter  5         0.47        0.37      0.12       155       0.385  199377960960.00       46052            1.90      4119
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Clock-opt optimization Phase 28 Iter  6         0.47        0.37      0.12       155       0.385  199377960960.00       46052            1.90      4119
Clock-opt optimization Phase 28 Iter  7         0.47        0.37      0.12       155       0.385  199377960960.00       46052            1.90      4119
Clock-opt optimization Phase 28 Iter  8         0.47        0.37      0.12       155       0.385  199377960960.00       46052            1.90      4119
Clock-opt optimization Phase 28 Iter  9         0.47        0.37      0.12       155       0.385  199377960960.00       46052            1.90      4119
Clock-opt optimization Phase 28 Iter 10         0.47        0.37      0.12       155       0.385  199377960960.00       46052            1.90      4119
Clock-opt optimization Phase 28 Iter 11         0.47        0.37      0.12       155       0.385  199377960960.00       46052            1.90      4119
Clock-opt optimization Phase 28 Iter 12         0.47        0.37      0.12       155       0.385  199377960960.00       46052            1.90      4119
Clock-opt optimization Phase 28 Iter 13         0.47        0.37      0.12       155       0.385  199377960960.00       46052            1.90      4119
Clock-opt optimization Phase 28 Iter 14         0.47        0.37      0.12       155       0.385  199377960960.00       46052            1.90      4119

Clock-opt optimization Phase 29 Iter  1         0.47        0.37      0.12       155       0.385  199373619200.00       46052            1.90      4119
Clock-opt optimization Phase 29 Iter  2         0.47        0.37      0.12       155       0.385  199373619200.00       46052            1.90      4119
Clock-opt optimization Phase 29 Iter  3         0.47        0.37      0.12       155       0.385  199373619200.00       46052            1.91      4119
Clock-opt optimization Phase 29 Iter  4         0.47        0.37      0.12       155       0.385  199373619200.00       46052            1.91      4119
Clock-opt optimization Phase 29 Iter  5         0.47        0.37      0.12       155       0.385  199373619200.00       46052            1.91      4119

Clock-opt optimization Phase 30 Iter  1         0.47        0.37      0.12       134       0.385  200288010240.00       46052            1.91      4119
Clock-opt optimization Phase 30 Iter  2         0.47        0.37      0.12       134       0.385  200288010240.00       46052            1.91      4119
Clock-opt optimization Phase 30 Iter  3         0.47        0.37      0.12       134       0.385  200288010240.00       46052            1.91      4119
Clock-opt optimization Phase 30 Iter  4         0.47        0.37      0.12       134       0.385  200288010240.00       46052            1.91      4119
Clock-opt optimization Phase 30 Iter  5         0.47        0.37      0.12       134       0.385  200288010240.00       46052            1.91      4119


Information: Ending clock_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2023-05-19 16:40:11 / Session: 1.91 hr / Command: 0.73 hr / Memory: 4119 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :  10573 s ( 2.94 hr) ELAPSE :   6879 s ( 1.91 hr) MEM-PEAK :  4119 Mb
END_FUNC : legalize_placement_pre_run_core CPU :  10573 s ( 2.94 hr) ELAPSE :   6879 s ( 1.91 hr) MEM-PEAK :  4119 Mb
Clock-opt optimization Phase 33 Iter  1         0.47        0.37      0.12        57       0.385  200880570368.00       46128            1.91      4119
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 56125 vias (10342 on M7); 199 under straps (199 on M7); 15776 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = 440905de55089c37
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 16 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 9033 sectors on layer M3:
Formatting 9309 sectors on layer M4:
Formatting 9185 sectors on layer M6:
Formatting 9033 sectors on layer M5:
Formatting 1728 sectors on layer M7:
Layer M3: 0 straps, 9033 other, 0 preroute
Layer M3: 49 secDefs  9033 sectors (0 empty)
Layer M5: 0 straps, 9033 other, 0 preroute
Layer M5: 38 secDefs  9033 sectors (0 empty)
Layer M6: 0 straps, 9185 other, 0 preroute
Layer M6: 60 secDefs  9185 sectors (0 empty)
Layer M4: 0 straps, 9309 other, 0 preroute
Layer M4: 33 secDefs  9309 sectors (0 empty)
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 235 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 32824 sectors on layer M2:
Layer M2: 16093 straps, 16731 other, 0 preroute
Layer M2: 107 secDefs  32824 sectors (0 empty)
Formatting 47211 sectors on layer M1:
Layer M1: 15740 straps, 31471 other, 0 preroute
Layer M1: 14 secDefs  47211 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 137272
Num SecDefs:   692

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 305 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        48667        Yes DEFAULT_VA
      105360         2043        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (519 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (11 sec)
Legalization complete (1084 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50710
number of references:               305
number of site rows:                478
number of locations attempted:  1202461
number of locations failed:      293329  (24.4%)

Legality of references at locations:
260 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7439     122643     24483 ( 20.0%)      76385     19810 ( 25.9%)  AO22X1_HVT
  1559      25591     12712 ( 49.7%)      16337      8554 ( 52.4%)  SDFFARX1_RVT
  3481      57630     10133 ( 17.6%)      34658      7744 ( 22.3%)  OR2X1_HVT
  2609      43900      8410 ( 19.2%)      26956      6820 ( 25.3%)  AO22X1_RVT
   999      16420      8327 ( 50.7%)      10555      5589 ( 53.0%)  SDFFNARX1_HVT
  2389      39142      6927 ( 17.7%)      22432      5333 ( 23.8%)  AND2X1_HVT
   656      10909      5591 ( 51.3%)       7131      3588 ( 50.3%)  SDFFARX1_HVT
   916      15213      4465 ( 29.3%)       9229      3142 ( 34.0%)  FADDX1_LVT
  2005      31288      4345 ( 13.9%)      17359      2979 ( 17.2%)  INVX0_HVT
   914      15705      3177 ( 20.2%)       9810      2584 ( 26.3%)  AO22X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        10 ( 62.5%)         16        13 ( 81.2%)  AND4X2_LVT
     4         64        47 ( 73.4%)         56        32 ( 57.1%)  SDFFNARX2_HVT
     1         16         7 ( 43.8%)          8         8 (100.0%)  AND3X2_RVT
     7         96        50 ( 52.1%)         80        51 ( 63.8%)  OR2X4_HVT
     2         40        18 ( 45.0%)         24        18 ( 75.0%)  AOI222X2_HVT
     2         16         9 ( 56.2%)          0         0 (  0.0%)  NOR4X1_RVT
   306       4994      2562 ( 51.3%)       3305      1779 ( 53.8%)  SDFFNARX1_RVT
   999      16420      8327 ( 50.7%)      10555      5589 ( 53.0%)  SDFFNARX1_HVT
     2         32        17 ( 53.1%)         32        16 ( 50.0%)  XNOR2X2_RVT
   349       5944      3027 ( 50.9%)       4054      2071 ( 51.1%)  SDFFARX1_LVT

Legality of references in rows:
10 references had row failures.
Worst 10 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX2_RVT
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX4_HVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX1_RVT
      478       239 ( 50.0%)  LSUPX8_HVT
      478       239 ( 50.0%)  LSUPX4_RVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       46199 (599634 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.097 um ( 0.06 row height)
rms weighted cell displacement:   0.097 um ( 0.06 row height)
max cell displacement:            3.952 um ( 2.36 row height)
avg cell displacement:            0.007 um ( 0.00 row height)
avg weighted cell displacement:   0.007 um ( 0.00 row height)
number of cells moved:              440
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_RISC_CORE/U374 (AO22X1_HVT)
  Input location: (230.248,401.248)
  Legal location: (234.2,401.248)
  Displacement:   3.952 um ( 2.36 row height)
Cell: I_RISC_CORE/U43 (NBUFFX2_HVT)
  Input location: (232.528,402.92)
  Legal location: (235.72,401.248)
  Displacement:   3.603 um ( 2.16 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_54469 (NBUFFX2_HVT)
  Input location: (613.288,15.016)
  Legal location: (613.288,11.672)
  Displacement:   3.344 um ( 2.00 row height)
Cell: I_PCI_TOP/U7376 (HADDX1_HVT)
  Input location: (475.424,11.672)
  Legal location: (472.08,11.672)
  Displacement:   3.344 um ( 2.00 row height)
Cell: I_RISC_CORE/U318 (AND2X1_HVT)
  Input location: (215.048,401.248)
  Legal location: (218.24,401.248)
  Displacement:   3.192 um ( 1.91 row height)
Cell: I_RISC_CORE/U261 (NOR2X1_HVT)
  Input location: (216.264,401.248)
  Legal location: (219.456,401.248)
  Displacement:   3.192 um ( 1.91 row height)
Cell: I_RISC_CORE/U264 (NOR2X0_HVT)
  Input location: (220.368,401.248)
  Legal location: (223.104,401.248)
  Displacement:   2.736 um ( 1.64 row height)
Cell: I_RISC_CORE/U263 (INVX0_LVT)
  Input location: (219.608,401.248)
  Legal location: (222.344,401.248)
  Displacement:   2.736 um ( 1.64 row height)
Cell: I_RISC_CORE/U293 (NAND2X0_HVT)
  Input location: (221.888,401.248)
  Legal location: (224.624,401.248)
  Displacement:   2.736 um ( 1.64 row height)
Cell: I_RISC_CORE/U316 (AND2X2_HVT)
  Input location: (218.24,401.248)
  Legal location: (220.976,401.248)
  Displacement:   2.736 um ( 1.64 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 311325
NPLDRC Place Cache: hit rate  62.0%  (311325 / 818573)
NPLDRC Access Cache: unique cache elements 363218
NPLDRC Access Cache: hit rate  57.1%  (363218 / 846697)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 49127 nets, 0 global routed, 297 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084042 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49124, routed nets = 297, across physical hierarchy nets = 0, parasitics cached nets = 49124, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 704. (TIM-112)
INFO: Re-applying min timing blockers.

Clock-opt optimization Phase 34 Iter  1         0.57        0.45      0.18        59       0.385  200880570368.00       46128            2.21      4119

Clock-opt optimization Phase 35 Iter  1         0.57        0.45      0.18        59       0.385  200880570368.00       46128            2.21      4119
route_group -all_clock_nets
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   79  Alloctr   82  Proc 20209 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   90  Alloctr   92  Proc 20209 
Net statistics:
Total number of nets     = 49157
Number of nets to route  = 297
Number of single or zero port nets = 30
Number of nets with min-layer-mode soft = 118
Number of nets with min-layer-mode soft-cost-medium = 118
Number of nets with max-layer-mode hard = 118
60 nets are partially connected,
 of which 60 are detail routed and 0 are global routed.
238 nets are fully connected,
 of which 238 are detail routed and 0 are global routed.
118 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used   20  Alloctr   22  Proc    0 
[End of Build All Nets] Total (MB): Used  111  Alloctr  114  Proc 20209 
Average gCell capacity  4.89     on layer (1)    M1
Average gCell capacity  6.46     on layer (2)    M2
Average gCell capacity  3.71     on layer (3)    M3
Average gCell capacity  3.77     on layer (4)    M4
Average gCell capacity  1.88     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   53  Alloctr   53  Proc    0 
[End of Build Congestion map] Total (MB): Used  164  Alloctr  168  Proc 20209 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   81  Alloctr   82  Proc    0 
[End of Build Data] Total (MB): Used  164  Alloctr  168  Proc 20209 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  340  Alloctr  344  Proc 20209 
Information: Using 16 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  341  Alloctr  345  Proc 20209 
Initial. Routing result:
Initial. Both Dirs: Overflow =    36 Max = 1 GRCs =   282 (0.05%)
Initial. H routing: Overflow =    34 Max = 1 (GRCs = 278) GRCs =   278 (0.09%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs =   4) GRCs =     4 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     1 Max = 1 (GRCs =   3) GRCs =     3 (0.00%)
Initial. M3         Overflow =     4 Max = 1 (GRCs =  35) GRCs =    35 (0.01%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =   1) GRCs =     1 (0.00%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =   4) GRCs =     4 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M7         Overflow =    29 Max = 1 (GRCs = 239) GRCs =   239 (0.08%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    30 Max =  1 GRCs =   243 (0.14%)
Initial. H routing: Overflow =    30 Max =  1 (GRCs = 243) GRCs =   243 (0.28%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =   4) GRCs =     4 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M7         Overflow =    29 Max =  1 (GRCs = 239) GRCs =   239 (0.28%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 183.09
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 74.82
Initial. Layer M3 wire length = 107.26
Initial. Layer M4 wire length = 1.01
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 239
Initial. Via VIA12SQ_C count = 135
Initial. Via VIA23SQ_C count = 96
Initial. Via VIA34SQ_C count = 7
Initial. Via VIA45SQ_C count = 1
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  341  Alloctr  345  Proc 20209 
phase1. Routing result:
phase1. Both Dirs: Overflow =    36 Max = 1 GRCs =   282 (0.05%)
phase1. H routing: Overflow =    34 Max = 1 (GRCs = 278) GRCs =   278 (0.09%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =   4) GRCs =     4 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     1 Max = 1 (GRCs =   3) GRCs =     3 (0.00%)
phase1. M3         Overflow =     4 Max = 1 (GRCs =  35) GRCs =    35 (0.01%)
phase1. M4         Overflow =     0 Max = 1 (GRCs =   1) GRCs =     1 (0.00%)
phase1. M5         Overflow =     0 Max = 1 (GRCs =   4) GRCs =     4 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M7         Overflow =    29 Max = 1 (GRCs = 239) GRCs =   239 (0.08%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    30 Max =  1 GRCs =   243 (0.14%)
phase1. H routing: Overflow =    30 Max =  1 (GRCs = 243) GRCs =   243 (0.28%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  1 (GRCs =   4) GRCs =     4 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M7         Overflow =    29 Max =  1 (GRCs = 239) GRCs =   239 (0.28%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 183.09
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 74.82
phase1. Layer M3 wire length = 107.26
phase1. Layer M4 wire length = 1.01
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 239
phase1. Via VIA12SQ_C count = 135
phase1. Via VIA23SQ_C count = 96
phase1. Via VIA34SQ_C count = 7
phase1. Via VIA45SQ_C count = 1
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  340  Alloctr  344  Proc 20209 
phase2. Routing result:
phase2. Both Dirs: Overflow =     6 Max = 1 GRCs =    39 (0.01%)
phase2. H routing: Overflow =     4 Max = 1 (GRCs = 36) GRCs =    36 (0.01%)
phase2. V routing: Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M3         Overflow =     4 Max = 1 (GRCs = 36) GRCs =    36 (0.01%)
phase2. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 183.09
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 74.82
phase2. Layer M3 wire length = 107.26
phase2. Layer M4 wire length = 1.01
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 239
phase2. Via VIA12SQ_C count = 135
phase2. Via VIA23SQ_C count = 96
phase2. Via VIA34SQ_C count = 7
phase2. Via VIA45SQ_C count = 1
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  340  Alloctr  344  Proc 20209 
phase3. Routing result:
phase3. Both Dirs: Overflow =     6 Max = 1 GRCs =    39 (0.01%)
phase3. H routing: Overflow =     4 Max = 1 (GRCs = 36) GRCs =    36 (0.01%)
phase3. V routing: Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M3         Overflow =     4 Max = 1 (GRCs = 36) GRCs =    36 (0.01%)
phase3. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 183.09
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 74.82
phase3. Layer M3 wire length = 107.26
phase3. Layer M4 wire length = 1.01
phase3. Layer M5 wire length = 0.00
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 239
phase3. Via VIA12SQ_C count = 135
phase3. Via VIA23SQ_C count = 96
phase3. Via VIA34SQ_C count = 7
phase3. Via VIA45SQ_C count = 1
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used  257  Alloctr  258  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  340  Alloctr  344  Proc 20209 

Congestion utilization per direction:
Average vertical track utilization   =  0.50 %
Peak    vertical track utilization   = 66.67 %
Average horizontal track utilization =  0.52 %
Peak    horizontal track utilization = 200.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -44  Alloctr  -44  Proc    0 
[GR: Done] Total (MB): Used  294  Alloctr  298  Proc 20209 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[GR: Done] Stage (MB): Used  214  Alloctr  215  Proc    0 
[GR: Done] Total (MB): Used  294  Alloctr  298  Proc 20209 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Global Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Global Routing] Total (MB): Used  112  Alloctr  116  Proc 20209 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 16 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Track Assign: Read routes] Total (MB): Used   87  Alloctr   90  Proc 20209 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/246     
Routed partition 2/246     
Routed partition 3/246     
Routed partition 4/246     
Routed partition 5/246     
Routed partition 6/246     
Routed partition 7/246     
Routed partition 8/246     
Routed partition 9/246     
Routed partition 10/246    
Routed partition 11/246    
Routed partition 12/246    
Routed partition 13/246    
Routed partition 14/246    
Routed partition 15/246    
Routed partition 16/246    
Routed partition 17/246    
Routed partition 18/246    
Routed partition 19/246    
Routed partition 20/246    
Routed partition 21/246    
Routed partition 22/246    
Routed partition 23/246    
Routed partition 24/246    
Routed partition 25/246    
Routed partition 26/246    
Routed partition 27/246    
Routed partition 28/246    
Routed partition 29/246    
Routed partition 30/246    
Routed partition 31/246    
Routed partition 32/246    
Routed partition 33/246    
Routed partition 34/246    
Routed partition 35/246    
Routed partition 36/246    
Routed partition 37/246    
Routed partition 38/246    
Routed partition 39/246    
Routed partition 40/246    
Routed partition 41/246    
Routed partition 42/246    
Routed partition 43/246    
Routed partition 44/246    
Routed partition 45/246    
Routed partition 46/246    
Routed partition 47/246    
Routed partition 48/246    
Routed partition 49/246    
Routed partition 50/246    
Routed partition 51/246    
Routed partition 52/246    
Routed partition 53/246    
Routed partition 54/246    
Routed partition 55/246    
Routed partition 56/246    
Routed partition 57/246    
Routed partition 58/246    
Routed partition 59/246    
Routed partition 60/246    
Routed partition 61/246    
Routed partition 62/246    
Routed partition 63/246    
Routed partition 64/246    
Routed partition 65/246    
Routed partition 66/246    
Routed partition 67/246    
Routed partition 68/246    
Routed partition 69/246    
Routed partition 70/246    
Routed partition 71/246    
Routed partition 72/246    
Routed partition 73/246    
Routed partition 74/246    
Routed partition 75/246    
Routed partition 76/246    
Routed partition 77/246    
Routed partition 78/246    
Routed partition 79/246    
Routed partition 80/246    
Routed partition 81/246    
Routed partition 82/246    
Routed partition 83/246    
Routed partition 84/246    
Routed partition 85/246    
Routed partition 86/246    
Routed partition 87/246    
Routed partition 88/246    
Routed partition 89/246    
Routed partition 90/246    
Routed partition 91/246    
Routed partition 92/246    
Routed partition 93/246    
Routed partition 94/246    
Routed partition 95/246    
Routed partition 96/246    
Routed partition 97/246    
Routed partition 98/246    
Routed partition 99/246    
Routed partition 100/246   
Routed partition 101/246   
Routed partition 102/246   
Routed partition 103/246   
Routed partition 104/246   
Routed partition 105/246   
Routed partition 106/246   
Routed partition 107/246   
Routed partition 108/246   
Routed partition 109/246   
Routed partition 110/246   
Routed partition 111/246   
Routed partition 112/246   
Routed partition 113/246   
Routed partition 114/246   
Routed partition 115/246   
Routed partition 116/246   
Routed partition 117/246   
Routed partition 118/246   
Routed partition 119/246   
Routed partition 120/246   
Routed partition 121/246   
Routed partition 122/246   
Routed partition 123/246   
Routed partition 124/246   
Routed partition 125/246   
Routed partition 126/246   
Routed partition 127/246   
Routed partition 128/246   
Routed partition 129/246   
Routed partition 130/246   
Routed partition 131/246   
Routed partition 132/246   
Routed partition 133/246   
Routed partition 134/246   
Routed partition 135/246   
Routed partition 136/246   
Routed partition 137/246   
Routed partition 138/246   
Routed partition 139/246   
Routed partition 140/246   
Routed partition 141/246   
Routed partition 142/246   
Routed partition 143/246   
Routed partition 144/246   
Routed partition 145/246   
Routed partition 146/246   
Routed partition 147/246   
Routed partition 148/246   
Routed partition 149/246   
Routed partition 150/246   
Routed partition 151/246   
Routed partition 152/246   
Routed partition 153/246   
Routed partition 154/246   
Routed partition 155/246   
Routed partition 156/246   
Routed partition 157/246   
Routed partition 158/246   
Routed partition 159/246   
Routed partition 160/246   
Routed partition 161/246   
Routed partition 162/246   
Routed partition 163/246   
Routed partition 164/246   
Routed partition 165/246   
Routed partition 166/246   
Routed partition 167/246   
Routed partition 168/246   
Routed partition 169/246   
Routed partition 170/246   
Routed partition 171/246   
Routed partition 172/246   
Routed partition 173/246   
Routed partition 174/246   
Routed partition 175/246   
Routed partition 176/246   
Routed partition 177/246   
Routed partition 178/246   
Routed partition 179/246   
Routed partition 180/246   
Routed partition 181/246   
Routed partition 182/246   
Routed partition 183/246   
Routed partition 184/246   
Routed partition 185/246   
Routed partition 186/246   
Routed partition 187/246   
Routed partition 188/246   
Routed partition 189/246   
Routed partition 190/246   
Routed partition 191/246   
Routed partition 192/246   
Routed partition 193/246   
Routed partition 194/246   
Routed partition 195/246   
Routed partition 196/246   
Routed partition 197/246   
Routed partition 198/246   
Routed partition 199/246   
Routed partition 200/246   
Routed partition 201/246   
Routed partition 202/246   
Routed partition 203/246   
Routed partition 204/246   
Routed partition 205/246   
Routed partition 206/246   
Routed partition 207/246   
Routed partition 208/246   
Routed partition 209/246   
Routed partition 210/246   
Routed partition 211/246   
Routed partition 212/246   
Routed partition 213/246   
Routed partition 214/246   
Routed partition 215/246   
Routed partition 216/246   
Routed partition 217/246   
Routed partition 218/246   
Routed partition 219/246   
Routed partition 220/246   
Routed partition 221/246   
Routed partition 222/246   
Routed partition 223/246   
Routed partition 224/246   
Routed partition 225/246   
Routed partition 226/246   
Routed partition 227/246   
Routed partition 228/246   
Routed partition 229/246   
Routed partition 230/246   
Routed partition 231/246   
Routed partition 232/246   
Routed partition 233/246   
Routed partition 234/246   
Routed partition 235/246   
Routed partition 236/246   
Routed partition 237/246   
Routed partition 238/246   
Routed partition 239/246   
Routed partition 240/246   
Routed partition 241/246   
Routed partition 242/246   
Routed partition 243/246   
Routed partition 244/246   
Routed partition 245/246   
Routed partition 246/246   

Assign Vertical partitions, iteration 0
Routed partition 1/204     
Routed partition 2/204     
Routed partition 3/204     
Routed partition 4/204     
Routed partition 5/204     
Routed partition 6/204     
Routed partition 7/204     
Routed partition 8/204     
Routed partition 9/204     
Routed partition 10/204    
Routed partition 11/204    
Routed partition 13/204    
Routed partition 14/204    
Routed partition 15/204    
Routed partition 16/204    
Routed partition 16/204    
Routed partition 17/204    
Routed partition 18/204    
Routed partition 19/204    
Routed partition 20/204    
Routed partition 21/204    
Routed partition 22/204    
Routed partition 23/204    
Routed partition 24/204    
Routed partition 25/204    
Routed partition 28/204    
Routed partition 28/204    
Routed partition 29/204    
Routed partition 29/204    
Routed partition 30/204    
Routed partition 31/204    
Routed partition 32/204    
Routed partition 33/204    
Routed partition 34/204    
Routed partition 35/204    
Routed partition 36/204    
Routed partition 37/204    
Routed partition 38/204    
Routed partition 39/204    
Routed partition 40/204    
Routed partition 41/204    
Routed partition 42/204    
Routed partition 43/204    
Routed partition 44/204    
Routed partition 45/204    
Routed partition 46/204    
Routed partition 47/204    
Routed partition 48/204    
Routed partition 49/204    
Routed partition 50/204    
Routed partition 51/204    
Routed partition 52/204    
Routed partition 53/204    
Routed partition 54/204    
Routed partition 55/204    
Routed partition 56/204    
Routed partition 57/204    
Routed partition 58/204    
Routed partition 59/204    
Routed partition 60/204    
Routed partition 61/204    
Routed partition 62/204    
Routed partition 63/204    
Routed partition 64/204    
Routed partition 65/204    
Routed partition 66/204    
Routed partition 67/204    
Routed partition 68/204    
Routed partition 69/204    
Routed partition 70/204    
Routed partition 71/204    
Routed partition 72/204    
Routed partition 73/204    
Routed partition 74/204    
Routed partition 75/204    
Routed partition 76/204    
Routed partition 77/204    
Routed partition 78/204    
Routed partition 79/204    
Routed partition 80/204    
Routed partition 81/204    
Routed partition 82/204    
Routed partition 83/204    
Routed partition 84/204    
Routed partition 85/204    
Routed partition 86/204    
Routed partition 87/204    
Routed partition 88/204    
Routed partition 89/204    
Routed partition 90/204    
Routed partition 91/204    
Routed partition 92/204    
Routed partition 93/204    
Routed partition 94/204    
Routed partition 95/204    
Routed partition 96/204    
Routed partition 97/204    
Routed partition 98/204    
Routed partition 99/204    
Routed partition 100/204   
Routed partition 101/204   
Routed partition 102/204   
Routed partition 103/204   
Routed partition 104/204   
Routed partition 105/204   
Routed partition 106/204   
Routed partition 107/204   
Routed partition 108/204   
Routed partition 109/204   
Routed partition 110/204   
Routed partition 111/204   
Routed partition 112/204   
Routed partition 113/204   
Routed partition 114/204   
Routed partition 115/204   
Routed partition 116/204   
Routed partition 117/204   
Routed partition 118/204   
Routed partition 119/204   
Routed partition 120/204   
Routed partition 121/204   
Routed partition 122/204   
Routed partition 123/204   
Routed partition 124/204   
Routed partition 125/204   
Routed partition 126/204   
Routed partition 127/204   
Routed partition 128/204   
Routed partition 129/204   
Routed partition 130/204   
Routed partition 131/204   
Routed partition 132/204   
Routed partition 133/204   
Routed partition 134/204   
Routed partition 135/204   
Routed partition 136/204   
Routed partition 137/204   
Routed partition 138/204   
Routed partition 139/204   
Routed partition 140/204   
Routed partition 141/204   
Routed partition 142/204   
Routed partition 143/204   
Routed partition 144/204   
Routed partition 145/204   
Routed partition 146/204   
Routed partition 147/204   
Routed partition 148/204   
Routed partition 149/204   
Routed partition 150/204   
Routed partition 151/204   
Routed partition 152/204   
Routed partition 153/204   
Routed partition 154/204   
Routed partition 155/204   
Routed partition 156/204   
Routed partition 157/204   
Routed partition 158/204   
Routed partition 159/204   
Routed partition 160/204   
Routed partition 161/204   
Routed partition 162/204   
Routed partition 163/204   
Routed partition 164/204   
Routed partition 165/204   
Routed partition 166/204   
Routed partition 167/204   
Routed partition 168/204   
Routed partition 169/204   
Routed partition 170/204   
Routed partition 171/204   
Routed partition 172/204   
Routed partition 173/204   
Routed partition 174/204   
Routed partition 175/204   
Routed partition 176/204   
Routed partition 177/204   
Routed partition 178/204   
Routed partition 179/204   
Routed partition 180/204   
Routed partition 181/204   
Routed partition 182/204   
Routed partition 183/204   
Routed partition 184/204   
Routed partition 185/204   
Routed partition 186/204   
Routed partition 187/204   
Routed partition 188/204   
Routed partition 189/204   
Routed partition 190/204   
Routed partition 191/204   
Routed partition 192/204   
Routed partition 193/204   
Routed partition 194/204   
Routed partition 195/204   
Routed partition 196/204   
Routed partition 197/204   
Routed partition 198/204   
Routed partition 199/204   
Routed partition 200/204   
Routed partition 201/204   
Routed partition 202/204   
Routed partition 203/204   
Routed partition 204/204   

Number of wires with overlap after iteration 0 = 120 of 674


[Track Assign: Iteration 0] Elapsed real time: 0:00:04 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:01:12 total=0:01:12
[Track Assign: Iteration 0] Stage (MB): Used   15  Alloctr   14  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   91  Alloctr   94  Proc 20209 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/246     
Routed partition 2/246     
Routed partition 3/246     
Routed partition 4/246     
Routed partition 5/246     
Routed partition 6/246     
Routed partition 7/246     
Routed partition 8/246     
Routed partition 9/246     
Routed partition 10/246    
Routed partition 11/246    
Routed partition 12/246    
Routed partition 13/246    
Routed partition 14/246    
Routed partition 15/246    
Routed partition 16/246    
Routed partition 17/246    
Routed partition 18/246    
Routed partition 19/246    
Routed partition 20/246    
Routed partition 21/246    
Routed partition 22/246    
Routed partition 23/246    
Routed partition 24/246    
Routed partition 25/246    
Routed partition 26/246    
Routed partition 27/246    
Routed partition 28/246    
Routed partition 29/246    
Routed partition 30/246    
Routed partition 31/246    
Routed partition 32/246    
Routed partition 33/246    
Routed partition 34/246    
Routed partition 35/246    
Routed partition 36/246    
Routed partition 37/246    
Routed partition 38/246    
Routed partition 39/246    
Routed partition 40/246    
Routed partition 41/246    
Routed partition 42/246    
Routed partition 43/246    
Routed partition 44/246    
Routed partition 45/246    
Routed partition 46/246    
Routed partition 47/246    
Routed partition 48/246    
Routed partition 49/246    
Routed partition 50/246    
Routed partition 51/246    
Routed partition 52/246    
Routed partition 53/246    
Routed partition 54/246    
Routed partition 55/246    
Routed partition 56/246    
Routed partition 57/246    
Routed partition 58/246    
Routed partition 59/246    
Routed partition 60/246    
Routed partition 61/246    
Routed partition 62/246    
Routed partition 63/246    
Routed partition 64/246    
Routed partition 65/246    
Routed partition 66/246    
Routed partition 67/246    
Routed partition 68/246    
Routed partition 69/246    
Routed partition 70/246    
Routed partition 71/246    
Routed partition 72/246    
Routed partition 73/246    
Routed partition 74/246    
Routed partition 75/246    
Routed partition 76/246    
Routed partition 77/246    
Routed partition 78/246    
Routed partition 79/246    
Routed partition 80/246    
Routed partition 81/246    
Routed partition 82/246    
Routed partition 83/246    
Routed partition 84/246    
Routed partition 85/246    
Routed partition 86/246    
Routed partition 87/246    
Routed partition 88/246    
Routed partition 89/246    
Routed partition 90/246    
Routed partition 91/246    
Routed partition 92/246    
Routed partition 93/246    
Routed partition 94/246    
Routed partition 95/246    
Routed partition 96/246    
Routed partition 97/246    
Routed partition 98/246    
Routed partition 99/246    
Routed partition 100/246   
Routed partition 101/246   
Routed partition 102/246   
Routed partition 103/246   
Routed partition 104/246   
Routed partition 105/246   
Routed partition 106/246   
Routed partition 107/246   
Routed partition 108/246   
Routed partition 109/246   
Routed partition 110/246   
Routed partition 111/246   
Routed partition 112/246   
Routed partition 113/246   
Routed partition 114/246   
Routed partition 115/246   
Routed partition 116/246   
Routed partition 117/246   
Routed partition 118/246   
Routed partition 119/246   
Routed partition 120/246   
Routed partition 121/246   
Routed partition 122/246   
Routed partition 123/246   
Routed partition 124/246   
Routed partition 125/246   
Routed partition 126/246   
Routed partition 127/246   
Routed partition 128/246   
Routed partition 129/246   
Routed partition 130/246   
Routed partition 131/246   
Routed partition 132/246   
Routed partition 133/246   
Routed partition 134/246   
Routed partition 135/246   
Routed partition 136/246   
Routed partition 137/246   
Routed partition 138/246   
Routed partition 139/246   
Routed partition 140/246   
Routed partition 141/246   
Routed partition 142/246   
Routed partition 143/246   
Routed partition 144/246   
Routed partition 145/246   
Routed partition 146/246   
Routed partition 147/246   
Routed partition 148/246   
Routed partition 149/246   
Routed partition 150/246   
Routed partition 151/246   
Routed partition 152/246   
Routed partition 153/246   
Routed partition 154/246   
Routed partition 155/246   
Routed partition 156/246   
Routed partition 157/246   
Routed partition 158/246   
Routed partition 159/246   
Routed partition 160/246   
Routed partition 161/246   
Routed partition 162/246   
Routed partition 163/246   
Routed partition 164/246   
Routed partition 165/246   
Routed partition 166/246   
Routed partition 167/246   
Routed partition 168/246   
Routed partition 169/246   
Routed partition 170/246   
Routed partition 171/246   
Routed partition 172/246   
Routed partition 173/246   
Routed partition 174/246   
Routed partition 175/246   
Routed partition 176/246   
Routed partition 177/246   
Routed partition 178/246   
Routed partition 179/246   
Routed partition 180/246   
Routed partition 181/246   
Routed partition 182/246   
Routed partition 183/246   
Routed partition 184/246   
Routed partition 185/246   
Routed partition 186/246   
Routed partition 187/246   
Routed partition 188/246   
Routed partition 189/246   
Routed partition 190/246   
Routed partition 191/246   
Routed partition 192/246   
Routed partition 193/246   
Routed partition 194/246   
Routed partition 195/246   
Routed partition 196/246   
Routed partition 197/246   
Routed partition 198/246   
Routed partition 199/246   
Routed partition 200/246   
Routed partition 201/246   
Routed partition 202/246   
Routed partition 203/246   
Routed partition 204/246   
Routed partition 205/246   
Routed partition 206/246   
Routed partition 207/246   
Routed partition 208/246   
Routed partition 209/246   
Routed partition 210/246   
Routed partition 211/246   
Routed partition 212/246   
Routed partition 213/246   
Routed partition 214/246   
Routed partition 215/246   
Routed partition 216/246   
Routed partition 217/246   
Routed partition 218/246   
Routed partition 219/246   
Routed partition 220/246   
Routed partition 221/246   
Routed partition 222/246   
Routed partition 223/246   
Routed partition 224/246   
Routed partition 225/246   
Routed partition 226/246   
Routed partition 227/246   
Routed partition 228/246   
Routed partition 229/246   
Routed partition 230/246   
Routed partition 231/246   
Routed partition 232/246   
Routed partition 233/246   
Routed partition 234/246   
Routed partition 235/246   
Routed partition 236/246   
Routed partition 237/246   
Routed partition 238/246   
Routed partition 239/246   
Routed partition 240/246   
Routed partition 241/246   
Routed partition 242/246   
Routed partition 243/246   
Routed partition 244/246   
Routed partition 245/246   
Routed partition 246/246   

Assign Vertical partitions, iteration 1
Routed partition 1/204     
Routed partition 2/204     
Routed partition 3/204     
Routed partition 4/204     
Routed partition 5/204     
Routed partition 6/204     
Routed partition 7/204     
Routed partition 8/204     
Routed partition 9/204     
Routed partition 10/204    
Routed partition 11/204    
Routed partition 12/204    
Routed partition 13/204    
Routed partition 14/204    
Routed partition 15/204    
Routed partition 16/204    
Routed partition 17/204    
Routed partition 18/204    
Routed partition 19/204    
Routed partition 20/204    
Routed partition 21/204    
Routed partition 22/204    
Routed partition 23/204    
Routed partition 24/204    
Routed partition 25/204    
Routed partition 26/204    
Routed partition 27/204    
Routed partition 28/204    
Routed partition 29/204    
Routed partition 30/204    
Routed partition 31/204    
Routed partition 32/204    
Routed partition 33/204    
Routed partition 34/204    
Routed partition 35/204    
Routed partition 36/204    
Routed partition 37/204    
Routed partition 38/204    
Routed partition 39/204    
Routed partition 40/204    
Routed partition 41/204    
Routed partition 42/204    
Routed partition 43/204    
Routed partition 44/204    
Routed partition 45/204    
Routed partition 46/204    
Routed partition 47/204    
Routed partition 48/204    
Routed partition 49/204    
Routed partition 50/204    
Routed partition 51/204    
Routed partition 52/204    
Routed partition 53/204    
Routed partition 54/204    
Routed partition 55/204    
Routed partition 56/204    
Routed partition 57/204    
Routed partition 58/204    
Routed partition 59/204    
Routed partition 60/204    
Routed partition 61/204    
Routed partition 62/204    
Routed partition 63/204    
Routed partition 64/204    
Routed partition 65/204    
Routed partition 66/204    
Routed partition 67/204    
Routed partition 68/204    
Routed partition 69/204    
Routed partition 70/204    
Routed partition 71/204    
Routed partition 72/204    
Routed partition 73/204    
Routed partition 74/204    
Routed partition 75/204    
Routed partition 76/204    
Routed partition 77/204    
Routed partition 78/204    
Routed partition 79/204    
Routed partition 80/204    
Routed partition 81/204    
Routed partition 82/204    
Routed partition 83/204    
Routed partition 84/204    
Routed partition 85/204    
Routed partition 86/204    
Routed partition 87/204    
Routed partition 88/204    
Routed partition 89/204    
Routed partition 90/204    
Routed partition 91/204    
Routed partition 92/204    
Routed partition 93/204    
Routed partition 94/204    
Routed partition 95/204    
Routed partition 96/204    
Routed partition 97/204    
Routed partition 98/204    
Routed partition 99/204    
Routed partition 100/204   
Routed partition 101/204   
Routed partition 102/204   
Routed partition 103/204   
Routed partition 104/204   
Routed partition 105/204   
Routed partition 106/204   
Routed partition 107/204   
Routed partition 108/204   
Routed partition 109/204   
Routed partition 110/204   
Routed partition 111/204   
Routed partition 112/204   
Routed partition 113/204   
Routed partition 114/204   
Routed partition 115/204   
Routed partition 116/204   
Routed partition 117/204   
Routed partition 118/204   
Routed partition 119/204   
Routed partition 120/204   
Routed partition 121/204   
Routed partition 122/204   
Routed partition 123/204   
Routed partition 124/204   
Routed partition 125/204   
Routed partition 126/204   
Routed partition 127/204   
Routed partition 128/204   
Routed partition 129/204   
Routed partition 130/204   
Routed partition 131/204   
Routed partition 132/204   
Routed partition 133/204   
Routed partition 134/204   
Routed partition 135/204   
Routed partition 136/204   
Routed partition 137/204   
Routed partition 138/204   
Routed partition 139/204   
Routed partition 140/204   
Routed partition 141/204   
Routed partition 142/204   
Routed partition 143/204   
Routed partition 144/204   
Routed partition 145/204   
Routed partition 146/204   
Routed partition 147/204   
Routed partition 148/204   
Routed partition 149/204   
Routed partition 150/204   
Routed partition 151/204   
Routed partition 152/204   
Routed partition 153/204   
Routed partition 154/204   
Routed partition 155/204   
Routed partition 156/204   
Routed partition 157/204   
Routed partition 158/204   
Routed partition 159/204   
Routed partition 160/204   
Routed partition 161/204   
Routed partition 162/204   
Routed partition 163/204   
Routed partition 164/204   
Routed partition 165/204   
Routed partition 166/204   
Routed partition 167/204   
Routed partition 168/204   
Routed partition 169/204   
Routed partition 170/204   
Routed partition 171/204   
Routed partition 172/204   
Routed partition 173/204   
Routed partition 174/204   
Routed partition 175/204   
Routed partition 176/204   
Routed partition 177/204   
Routed partition 178/204   
Routed partition 179/204   
Routed partition 180/204   
Routed partition 181/204   
Routed partition 182/204   
Routed partition 183/204   
Routed partition 184/204   
Routed partition 185/204   
Routed partition 186/204   
Routed partition 187/204   
Routed partition 188/204   
Routed partition 189/204   
Routed partition 190/204   
Routed partition 191/204   
Routed partition 192/204   
Routed partition 193/204   
Routed partition 194/204   
Routed partition 195/204   
Routed partition 196/204   
Routed partition 197/204   
Routed partition 198/204   
Routed partition 199/204   
Routed partition 200/204   
Routed partition 201/204   
Routed partition 202/204   
Routed partition 203/204   
Routed partition 204/204   

[Track Assign: Iteration 1] Elapsed real time: 0:00:09 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:02:23 total=0:02:24
[Track Assign: Iteration 1] Stage (MB): Used   15  Alloctr   14  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   91  Alloctr   94  Proc 20209 

Number of wires with overlap after iteration 1 = 98 of 636


Wire length and via report:
---------------------------
Number of M1 wires: 25            : 0
Number of M2 wires: 386                  VIA12SQ_C: 329
Number of M3 wires: 217                  VIA23SQ_C: 324
Number of M4 wires: 7            VIA34SQ_C: 9
Number of M5 wires: 1            VIA45SQ_C: 1
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 636               vias: 663

Total M1 wire length: 4.2
Total M2 wire length: 131.9
Total M3 wire length: 188.7
Total M4 wire length: 2.6
Total M5 wire length: 0.1
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 327.5

Longest M1 wire length: 0.5
Longest M2 wire length: 3.5
Longest M3 wire length: 4.1
Longest M4 wire length: 0.9
Longest M5 wire length: 0.1
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:09 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:02:24 total=0:02:24
[Track Assign: Done] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Done] Total (MB): Used   81  Alloctr   85  Proc 20209 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   12  Alloctr   12  Proc    0 
[Dr init] Total (MB): Used   94  Alloctr   98  Proc 20209 
Total number of nets = 49157, of which 0 are not extracted
Total number of open nets = 48829, of which 0 are frozen
Information: Using 16 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  18/3050 Partitions, Violations =        0
Routed  30/3050 Partitions, Violations =        0
Routed  34/3050 Partitions, Violations =        0
Routed  50/3050 Partitions, Violations =        0
Routed  61/3050 Partitions, Violations =        0
Routed  76/3050 Partitions, Violations =        0
Routed  94/3050 Partitions, Violations =        0
Routed  110/3050 Partitions, Violations =       0
Routed  120/3050 Partitions, Violations =       0
Routed  136/3050 Partitions, Violations =       0
Routed  150/3050 Partitions, Violations =       0
Routed  166/3050 Partitions, Violations =       0
Routed  181/3050 Partitions, Violations =       0
Routed  197/3050 Partitions, Violations =       0
Routed  454/3050 Partitions, Violations =       0
Routed  466/3050 Partitions, Violations =       0
Routed  467/3050 Partitions, Violations =       0
Routed  468/3050 Partitions, Violations =       0
Routed  473/3050 Partitions, Violations =       0
Routed  476/3050 Partitions, Violations =       0
Routed  484/3050 Partitions, Violations =       0
Routed  489/3050 Partitions, Violations =       0
Routed  490/3050 Partitions, Violations =       0
Routed  493/3050 Partitions, Violations =       0
Routed  494/3050 Partitions, Violations =       0
Routed  495/3050 Partitions, Violations =       0
Routed  496/3050 Partitions, Violations =       0
Routed  534/3050 Partitions, Violations =       0
Routed  535/3050 Partitions, Violations =       0
Routed  539/3050 Partitions, Violations =       0
Routed  540/3050 Partitions, Violations =       0
Routed  541/3050 Partitions, Violations =       0
Routed  543/3050 Partitions, Violations =       0
Routed  544/3050 Partitions, Violations =       0
Routed  545/3050 Partitions, Violations =       0
Routed  547/3050 Partitions, Violations =       0
Routed  548/3050 Partitions, Violations =       0
Routed  603/3050 Partitions, Violations =       0
Routed  604/3050 Partitions, Violations =       0
Routed  687/3050 Partitions, Violations =       0
Routed  688/3050 Partitions, Violations =       0
Routed  692/3050 Partitions, Violations =       0
Routed  694/3050 Partitions, Violations =       0
Routed  695/3050 Partitions, Violations =       0
Routed  708/3050 Partitions, Violations =       0
Routed  709/3050 Partitions, Violations =       0
Routed  710/3050 Partitions, Violations =       0
Routed  716/3050 Partitions, Violations =       0
Routed  720/3050 Partitions, Violations =       0
Routed  737/3050 Partitions, Violations =       0
Routed  752/3050 Partitions, Violations =       0
Routed  765/3050 Partitions, Violations =       0
Routed  781/3050 Partitions, Violations =       0
Routed  795/3050 Partitions, Violations =       0
Routed  811/3050 Partitions, Violations =       0
Routed  826/3050 Partitions, Violations =       0
Routed  931/3050 Partitions, Violations =       0
Routed  932/3050 Partitions, Violations =       0
Routed  933/3050 Partitions, Violations =       0
Routed  1001/3050 Partitions, Violations =      0
Routed  1002/3050 Partitions, Violations =      0
Routed  1053/3050 Partitions, Violations =      0
Routed  1054/3050 Partitions, Violations =      3
Routed  1056/3050 Partitions, Violations =      3
Routed  1057/3050 Partitions, Violations =      3
Routed  1058/3050 Partitions, Violations =      3
Routed  1062/3050 Partitions, Violations =      3
Routed  1063/3050 Partitions, Violations =      3
Routed  1066/3050 Partitions, Violations =      3
Routed  1067/3050 Partitions, Violations =      3
Routed  1068/3050 Partitions, Violations =      3
Routed  1069/3050 Partitions, Violations =      3
Routed  1088/3050 Partitions, Violations =      3
Routed  1095/3050 Partitions, Violations =      3
Routed  1110/3050 Partitions, Violations =      3
Routed  1125/3050 Partitions, Violations =      3
Routed  1145/3050 Partitions, Violations =      3
Routed  1155/3050 Partitions, Violations =      3
Routed  1171/3050 Partitions, Violations =      3
Routed  1185/3050 Partitions, Violations =      3
Routed  1200/3050 Partitions, Violations =      3
Routed  1216/3050 Partitions, Violations =      3
Routed  1230/3050 Partitions, Violations =      3
Routed  1245/3050 Partitions, Violations =      3
Routed  1260/3050 Partitions, Violations =      4
Routed  1275/3050 Partitions, Violations =      4
Routed  1290/3050 Partitions, Violations =      0
Routed  1305/3050 Partitions, Violations =      0
Routed  1320/3050 Partitions, Violations =      1
Routed  1335/3050 Partitions, Violations =      1
Routed  1350/3050 Partitions, Violations =      1
Routed  1365/3050 Partitions, Violations =      1
Routed  1380/3050 Partitions, Violations =      1
Routed  1396/3050 Partitions, Violations =      1
Routed  1410/3050 Partitions, Violations =      1
Routed  1425/3050 Partitions, Violations =      2
Routed  1440/3050 Partitions, Violations =      2
Routed  1455/3050 Partitions, Violations =      2
Routed  1470/3050 Partitions, Violations =      2
Routed  1485/3050 Partitions, Violations =      1
Routed  1500/3050 Partitions, Violations =      1
Routed  1515/3050 Partitions, Violations =      1
Routed  1530/3050 Partitions, Violations =      1
Routed  1545/3050 Partitions, Violations =      1
Routed  1560/3050 Partitions, Violations =      1
Routed  1575/3050 Partitions, Violations =      1
Routed  1590/3050 Partitions, Violations =      1
Routed  1605/3050 Partitions, Violations =      1
Routed  1620/3050 Partitions, Violations =      5
Routed  1635/3050 Partitions, Violations =      5
Routed  1650/3050 Partitions, Violations =      5
Routed  1665/3050 Partitions, Violations =      5
Routed  1682/3050 Partitions, Violations =      3
Routed  1698/3050 Partitions, Violations =      5
Routed  1710/3050 Partitions, Violations =      5
Routed  1726/3050 Partitions, Violations =      5
Routed  1740/3050 Partitions, Violations =      5
Routed  1760/3050 Partitions, Violations =      5
Routed  1770/3050 Partitions, Violations =      5
Routed  1785/3050 Partitions, Violations =      5
Routed  1800/3050 Partitions, Violations =      5
Routed  1823/3050 Partitions, Violations =      5
Routed  1842/3050 Partitions, Violations =      4
Routed  1845/3050 Partitions, Violations =      2
Routed  1860/3050 Partitions, Violations =      8
Routed  1875/3050 Partitions, Violations =      8
Routed  1961/3050 Partitions, Violations =      8
Routed  1963/3050 Partitions, Violations =      8
Routed  1964/3050 Partitions, Violations =      8
Routed  1965/3050 Partitions, Violations =      8
Routed  1966/3050 Partitions, Violations =      8
Routed  1967/3050 Partitions, Violations =      8
Routed  1989/3050 Partitions, Violations =      6
Routed  1995/3050 Partitions, Violations =      6
Routed  2010/3050 Partitions, Violations =      8
Routed  2025/3050 Partitions, Violations =      8
Routed  2042/3050 Partitions, Violations =      8
Routed  2055/3050 Partitions, Violations =      8
Routed  2070/3050 Partitions, Violations =      8
Routed  2085/3050 Partitions, Violations =      8
Routed  2100/3050 Partitions, Violations =      10
Routed  2115/3050 Partitions, Violations =      10
Routed  2132/3050 Partitions, Violations =      8
Routed  2146/3050 Partitions, Violations =      8
Routed  2160/3050 Partitions, Violations =      8
Routed  2181/3050 Partitions, Violations =      8
Routed  2191/3050 Partitions, Violations =      8
Routed  2206/3050 Partitions, Violations =      8
Routed  2220/3050 Partitions, Violations =      10
Routed  2235/3050 Partitions, Violations =      10
Routed  2250/3050 Partitions, Violations =      10
Routed  2265/3050 Partitions, Violations =      10
Routed  2280/3050 Partitions, Violations =      10
Routed  2295/3050 Partitions, Violations =      10
Routed  2310/3050 Partitions, Violations =      10
Routed  2325/3050 Partitions, Violations =      10
Routed  2342/3050 Partitions, Violations =      10
Routed  2355/3050 Partitions, Violations =      10
Routed  2389/3050 Partitions, Violations =      10
Routed  2393/3050 Partitions, Violations =      10
Routed  2400/3050 Partitions, Violations =      10
Routed  2415/3050 Partitions, Violations =      10
Routed  2431/3050 Partitions, Violations =      10
Routed  2445/3050 Partitions, Violations =      10
Routed  2461/3050 Partitions, Violations =      10
Routed  2477/3050 Partitions, Violations =      13
Routed  2490/3050 Partitions, Violations =      14
Routed  2507/3050 Partitions, Violations =      12
Routed  2524/3050 Partitions, Violations =      12
Routed  2535/3050 Partitions, Violations =      12
Routed  2556/3050 Partitions, Violations =      12
Routed  2573/3050 Partitions, Violations =      12
Routed  2584/3050 Partitions, Violations =      12
Routed  2640/3050 Partitions, Violations =      12
Routed  2644/3050 Partitions, Violations =      12
Routed  2645/3050 Partitions, Violations =      12
Routed  2646/3050 Partitions, Violations =      12
Routed  2657/3050 Partitions, Violations =      12
Routed  2671/3050 Partitions, Violations =      12
Routed  2688/3050 Partitions, Violations =      12
Routed  2701/3050 Partitions, Violations =      12
Routed  2715/3050 Partitions, Violations =      12
Routed  2762/3050 Partitions, Violations =      12
Routed  2763/3050 Partitions, Violations =      12
Routed  2867/3050 Partitions, Violations =      12
Routed  2869/3050 Partitions, Violations =      12
Routed  2870/3050 Partitions, Violations =      12
Routed  2886/3050 Partitions, Violations =      12
Routed  2891/3050 Partitions, Violations =      12
Routed  2892/3050 Partitions, Violations =      12
Routed  2896/3050 Partitions, Violations =      12
Routed  2897/3050 Partitions, Violations =      12
Routed  2898/3050 Partitions, Violations =      12
Routed  2904/3050 Partitions, Violations =      12
Routed  2910/3050 Partitions, Violations =      12
Routed  2926/3050 Partitions, Violations =      12
Routed  2941/3050 Partitions, Violations =      12
Routed  2960/3050 Partitions, Violations =      12
Routed  2971/3050 Partitions, Violations =      12
Routed  2988/3050 Partitions, Violations =      12
Routed  3000/3050 Partitions, Violations =      12
Routed  3015/3050 Partitions, Violations =      9
Routed  3030/3050 Partitions, Violations =      9
Routed  3045/3050 Partitions, Violations =      9

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      9
        Diff net spacing : 1
        Less than minimum area : 2
        Same net spacing : 4
        Short : 2

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:05 usr=0:00:30 total=0:00:36
[Iter 0] Stage (MB): Used   34  Alloctr   34  Proc  360 
[Iter 0] Total (MB): Used  116  Alloctr  119  Proc 20570 

End DR iteration 0 with 3050 parts

Start DR iteration 1: non-uniform partition
Routed  1/5 Partitions, Violations =    2
Routed  2/5 Partitions, Violations =    3
Routed  3/5 Partitions, Violations =    1
Routed  4/5 Partitions, Violations =    3
Routed  5/5 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:08 usr=0:00:35 total=0:00:44
[Iter 1] Stage (MB): Used   34  Alloctr   34  Proc  360 
[Iter 1] Total (MB): Used  116  Alloctr  119  Proc 20570 

End DR iteration 1 with 5 parts

Start DR iteration 2: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 2] Elapsed real time: 0:00:04 
[Iter 2] Elapsed cpu  time: sys=0:00:11 usr=0:00:40 total=0:00:51
[Iter 2] Stage (MB): Used   34  Alloctr   34  Proc  360 
[Iter 2] Total (MB): Used  116  Alloctr  119  Proc 20570 

End DR iteration 2 with 2 parts

Start DR iteration 3: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 3] Elapsed real time: 0:00:04 
[Iter 3] Elapsed cpu  time: sys=0:00:14 usr=0:00:44 total=0:00:59
[Iter 3] Stage (MB): Used   34  Alloctr   34  Proc  360 
[Iter 3] Total (MB): Used  116  Alloctr  119  Proc 20570 

End DR iteration 3 with 2 parts

Start DR iteration 4: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 4] Elapsed real time: 0:00:05 
[Iter 4] Elapsed cpu  time: sys=0:00:17 usr=0:00:49 total=0:01:06
[Iter 4] Stage (MB): Used   34  Alloctr   34  Proc  360 
[Iter 4] Total (MB): Used  116  Alloctr  119  Proc 20570 

End DR iteration 4 with 2 parts

Start DR iteration 5: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 5] Elapsed real time: 0:00:05 
[Iter 5] Elapsed cpu  time: sys=0:00:20 usr=0:00:54 total=0:01:14
[Iter 5] Stage (MB): Used   34  Alloctr   34  Proc  360 
[Iter 5] Total (MB): Used  116  Alloctr  119  Proc 20570 

End DR iteration 5 with 2 parts

Start DR iteration 6: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 6] Elapsed real time: 0:00:06 
[Iter 6] Elapsed cpu  time: sys=0:00:23 usr=0:00:58 total=0:01:21
[Iter 6] Stage (MB): Used   34  Alloctr   34  Proc  360 
[Iter 6] Total (MB): Used  116  Alloctr  119  Proc 20570 

End DR iteration 6 with 2 parts

Start DR iteration 7: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 7] Elapsed real time: 0:00:07 
[Iter 7] Elapsed cpu  time: sys=0:00:25 usr=0:01:03 total=0:01:28
[Iter 7] Stage (MB): Used   34  Alloctr   34  Proc  360 
[Iter 7] Total (MB): Used  116  Alloctr  119  Proc 20570 

End DR iteration 7 with 2 parts

Start DR iteration 8: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 8] Elapsed real time: 0:00:07 
[Iter 8] Elapsed cpu  time: sys=0:00:29 usr=0:01:07 total=0:01:37
[Iter 8] Stage (MB): Used   34  Alloctr   34  Proc  360 
[Iter 8] Total (MB): Used  116  Alloctr  119  Proc 20570 

End DR iteration 8 with 2 parts

Start DR iteration 9: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 9] Elapsed real time: 0:00:08 
[Iter 9] Elapsed cpu  time: sys=0:00:32 usr=0:01:12 total=0:01:44
[Iter 9] Stage (MB): Used   34  Alloctr   34  Proc  360 
[Iter 9] Total (MB): Used  116  Alloctr  119  Proc 20570 

End DR iteration 9 with 2 parts

Start DR iteration 10: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 10] Elapsed real time: 0:00:08 
[Iter 10] Elapsed cpu  time: sys=0:00:35 usr=0:01:16 total=0:01:51
[Iter 10] Stage (MB): Used   34  Alloctr   34  Proc  360 
[Iter 10] Total (MB): Used  116  Alloctr  119  Proc 20570 

End DR iteration 10 with 2 parts

Stop DR since not converging

[DR] Elapsed real time: 0:00:08 
[DR] Elapsed cpu  time: sys=0:00:35 usr=0:01:16 total=0:01:51
[DR] Stage (MB): Used    2  Alloctr    2  Proc  360 
[DR] Total (MB): Used   84  Alloctr   88  Proc 20570 
[DR: Done] Elapsed real time: 0:00:08 
[DR: Done] Elapsed cpu  time: sys=0:00:35 usr=0:01:16 total=0:01:51
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc  360 
[DR: Done] Total (MB): Used   84  Alloctr   88  Proc 20570 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 20 aligned/redundant DRCs. (ZRT-305)

DR finished with 2 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 1
        Short : 1



Total Wire Length =                    50884 micron
Total Number of Contacts =             18775
Total Number of Wires =                18348
Total Number of PtConns =              5134
Total Number of Routed Wires =       18348
Total Routed Wire Length =           50461 micron
Total Number of Routed Contacts =       18775
        Layer             M1 :         15 micron
        Layer             M2 :       2149 micron
        Layer             M3 :      21615 micron
        Layer             M4 :      21404 micron
        Layer             M5 :       3606 micron
        Layer             M6 :       1695 micron
        Layer             M7 :        399 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA67SQ_C(rot) :          6
        Via        VIA56SQ_C :        103
        Via        VIA45SQ_C :         62
        Via   VIA45SQ_C(rot) :        324
        Via        VIA34SQ_C :       6729
        Via   VIA34SQ_C(rot) :          1
        Via        VIA23SQ_C :          7
        Via   VIA23SQ_C(rot) :       5808
        Via        VIA12SQ_C :       5566
        Via   VIA12SQ_C(rot) :        169

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 18775 vias)
 
    Layer VIA1       =  0.00% (0      / 5735    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5735    vias)
    Layer VIA2       =  0.00% (0      / 5815    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5815    vias)
    Layer VIA3       =  0.00% (0      / 6730    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6730    vias)
    Layer VIA4       =  0.00% (0      / 386     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (386     vias)
    Layer VIA5       =  0.00% (0      / 103     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (103     vias)
    Layer VIA6       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 18775 vias)
 
    Layer VIA1       =  0.00% (0      / 5735    vias)
    Layer VIA2       =  0.00% (0      / 5815    vias)
    Layer VIA3       =  0.00% (0      / 6730    vias)
    Layer VIA4       =  0.00% (0      / 386     vias)
    Layer VIA5       =  0.00% (0      / 103     vias)
    Layer VIA6       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 18775 vias)
 
    Layer VIA1       =  0.00% (0      / 5735    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5735    vias)
    Layer VIA2       =  0.00% (0      / 5815    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5815    vias)
    Layer VIA3       =  0.00% (0      / 6730    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6730    vias)
    Layer VIA4       =  0.00% (0      / 386     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (386     vias)
    Layer VIA5       =  0.00% (0      / 103     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (103     vias)
    Layer VIA6       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 

Total number of nets = 49157
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 2
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 12 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 49127 nets, 0 global routed, 297 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084042 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49124, routed nets = 297, across physical hierarchy nets = 0, parasitics cached nets = 49124, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 704. (TIM-112)

Clock-opt optimization Phase 36 Iter  1         0.54        0.46      0.19        59       0.385  200880570368.00       46128            2.22      4479

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2023-05-19 16:58:49 / Session: 2.22 hr / Command: 1.04 hr / Memory: 4480 MB (FLW-8100)
Enable dominated scenarios

Clock-opt optimization complete                 0.54        0.46      0.19        59       0.385  200880570368.00       46128            2.22      4479
Co-efficient Ratio Summary:
4.193421712008  6.578038334852  2.479639448399  7.744181040401  0.485050000353  3.179565833784  5.567214754587  2.894454487461  6.565921217199  9.017934605874  62797.506613739864  4.323206769193  1.233111952744  2.083639738318  1.156554679699
2.250260365320  6.239500546020  3.702212164025  1.840291093142  4.294066601862  7.527899226803  1.807238344146  5.787939947876  3.589182904720  1.351046660963  06419.204398190373  4.316451897250  6.448523302060
5.316976167444  4.229962027759  6.795077491422  7.396773522430  5.671704023879  7.715000328450  9.589705961115  1.237144712873  9.689273833984  1.216992483513  21263.213243608988  7.361766033574  4.580256773162
2.717389961492  4.966981894614  1.759148639446  7.763215539326  6.767907806332  6.983131428863  0.187880581792  8.323004934353  9.122628885361  6.705055749478  35408.023044720502  9.880867447160  0.214552910127
4.718589188313  0.746654130891  4.878809997011  6.857252778475  9.133418263540  9.027926377260  9.823652834062  6.142542174638  1.676654726384  7.474030495051  68428.652710627573  6.113815369813  4.465512081472
3.121071517531  3.657767880476  8.221079988997  4.697569241727  3.871193921160  8.673380650488  6.823459472458  9.024093368484  3.949944897111  5.490201560149  56310.003469739405  9.128214117726  8.925578517095
1.209159036530  4.354660327419  2.681426304983  8.346078132652  2.482444637945  6.735048707054  5.116827160128  8.871734337185  1.099395627083  7.336173227726  15769.450621454100  6.924214938495  2.998263726230
9.097940905474  8.072613986101  3.139776648897  2.170960725475  1.594741771030  4.932220516721  1.703100751358  1.151969926958  2.673088434949  4.938336143502  48743.486017761215  2.450888499865  6.786702182351
9.141628061535  1.286693199091  9.569284557103  2.585842702480  2.551363147969  9.521353129367  3.451207680412  3.477511426530  0.052200141472  0.313540083387  56187.384148357738  1.812109031862  5.486534901055
0.338671420043  2.254212692106  6.109007914060  1.123306307178  4.525607471109  9.858514743640  4.232764676979  4.349327516938  7.701551299685  9.972317408202  94034.014550101792  9.642575874612  7.817631514183
3.553751582428  4.379098223819  1.367026712249  0.202090284649  9.784714951177  4.674577340473  1.712747214219  8.159200700444  3.314146471086  4.135256743613  62428.587561774528  9.858971077778  2.796050056234
0.725954708512  6.300869920464  0.310378767726  4.151578474113  3.615647669442  4.697665052395  6.592108748021  8.964731538944  0.146383345012  1.041941116051  87184.371517173025  7.991289485427  4.412352140104
8.505000061250  7.956583665245  6.721475745518  9.445436946165  6.592121786390  1.793750587431  0.467080093398  6.343953285160  7.812396508223  4.420849712383  40642.172607769923  5.054344904112  3.954662238237
0.221226941214  4.029619637178  9.406669319701  2.789961461318  0.723294414657  8.793224787635  8.918112219113  5.103696196373  4.141094270186  8.443887584045  32152.441622995942  1.625942929617  2.990828101167
9.507759604392  9.677863565440  7.170403609361  1.500049145095  8.970596111512  3.714701287396  8.927205135512  1.698271251398  2.681183806883  9.973339336408  45374.830829316228  1.766220468264  6.692705897617
5.914873406796  6.321063968586  6.790780669188  8.313142986301  8.788058179283  2.300723435391  2.262700373267  0.504507847802  4.039281817009  1.398521440544  32027.228639701636  1.886383194072  4.669936656248
7.880882004187  5.725367873410  3.341826380919  2.792637826098  2.365283406261  4.253867463816  7.665291991874  7.402242405136  5.679662231968  7.061852261198  35442.325636836120  2.135576716801  5.770378904182
2.107958482165  9.756204108677  7.119392142925  7.338065548868  2.345947245890  2.409336848439  4.994489711154  9.020680014924  4.452200178944  1.691905434590  97644.253594309512  0.943238657068  5.460586308426
8.142690081702  4.607193291163  8.244463720406  3.504870205451  1.682716012888  7.173433718510  9.939562708373  3.617856772683  8.946772795191  1.169965432707  66041.522015223090  9.722325545105  7.265853931131
3.977635136640  7.096252587733  9.474176940867  3.222095011017  0.310435135811  5.196662695826  7.308833424349  3.832927250216  2.169183237221  1.424221077311  36193.748804524080  4.190071589737  8.663874220195
6.928426067244  8.584450277514  5.136313522084  2.135356175634  5.120128041234  7.751812653000  5.220004177603  1.353311238724  6.508164543047  3.718844983731  33614.290645694492  3.895458018672  5.425724531661
0.900762753930  2.330810752926  2.560747155079  5.851477764042  3.276467697943  4.932421693877  0.155119998999  7.230056820262  5.075468705371  9.196141141169  71581.019324618336  5.303570056193  7.903387602913
6.702642571821  0.209208409158  8.471495152827  7.457737547317  1.274721424108  5.920740056806  1.414637738041  3.524980361330  9.910198811009  2.798205103190  37059.847013423409  2.523835921863  0.080562967403
1.037847029348  5.157027543391  1.564766041587  9.766504939565  9.210874802189  6.473823894401  4.638324531610  4.193427905155  6.578038377424  2.479638787277  86221.477222810487  0.538461295679  5.652936445567
2.147545808591  4.543874652276  9.212178665820  9.375059743104  6.708009339863  4.395098516078  1.239640852744  2.083417538318  1.156049273383  2.250269132464  71265.494973823702  2.150078370115  2.965546624294
0.666909613224  8.996466177529  2.329441491500  9.322479963589  1.811221914173  0.369609644149  4.109428001484  4.388134704500  6.444037706754  5.316975234588  51126.317215005683  0.703320112396  7.780829505671
7.040238723412  0.003284545201  7.059611187050  1.470129939689  2.720513551216  9.827835139826  8.118372519099  7.333449940824  4.586760177856  2.717388038536  58596.170808650648  1.415701149263  2.100998466767
9.078063329310  1.314288640192  8.805817928439  0.072344639122  6.270037326705  0.450494780240  3.928173631613  9.852546554410  0.210066134214  4.718590655457  27484.331659624878  8.016665616472  2.530389959133
4.182635402454  9.263772619838  6.528340626258  5.386747481676  6.529199187474  0.224950513656  7.966215027570  6.185626119813  4.461036181472  3.121076381675  56555.621896218222  0.723235723962  5.624029073871
1.939211634370  3.806504822545  4.594724515847  0.933685043949  9.448971115490  2.068601492444  5.220001040516  9.190953459076  8.921970417095  1.209154800674  63524.656266642682  4.297495687611  0.713938322482
4.446379482432  0.487070581838  8.271601214694  7.343372051099  3.956270837336  1.785277268389  4.677263765211  6.996953270745  2.994665626230  9.097945779555  00704.183929913130  7.791900171445  9.629866551594
7.417690090643  2.209371157411  1.043513526124  9.666262282673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.782104082351  9.141624035616  32844.985058819560  2.870093231850  8.449636602551
3.631359385232  3.535407519169  2.012804168440  5.181268000052  2.000417760313  5.331833872465  0.816448557737  1.884848373112  5.482936801055  0.338677494124  42520.170089966100  0.004662800498  3.085683584525
6.074711026828  5.147436458306  7.646769730619  3.242163587701  5.511999892824  3.005082035365  7.546851501791  9.614214116962  7.813033414183  3.553757556509  63778.936396091368  0.292644699577  0.924458299784
7.149511701644  5.773404785886  7.472142134429  2.074008643314  1.463713807087  2.498436142104  1.019862174527  9.820610319028  2.792452956234  0.725950772693  83086.643362540311  3.712199463426  5.706353933615
6.476694451667  6.650523900666  1.087480254234  7.382383640146  3.832453164993  9.342160524670  7.803818573024  7.963928727777  4.418754040104  8.505006035331  99543.880710356722  4.782977388710  4.381073456592

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0243     0.0780        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0010     0.0010        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   0.0102     0.0377        -          -      -
    1  10   0.0090     0.0542        -          -      -
    1  11   0.0001     0.0001        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0395     0.1911     12
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    2  11        -          -   0.0000     0.0000      0
    2  12        -          -   0.0000     0.0000      0
    2  13        -          -   0.0000     0.0000      0
    2  14        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.3707     0.3707        -          -      -
    3  10   0.0000     0.0000        -          -      -
    3  11   0.0000     0.0000        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  14   0.0000     0.0000        -          -      -
    3  15   0.0000     0.0000        -          -      -
    4   1        -          -   0.0000     0.0000      0
    4   2        -          -   0.0000     0.0000      0
    4   3        -          -   0.0000     0.0000      0
    4   4        -          -   0.0000     0.0000      0
    4   5        -          -   0.0000     0.0000      0
    4   6        -          -   0.0000     0.0000      0
    4   7        -          -   0.0000     0.0000      0
    4   8        -          -   0.0000     0.0000      0
    4   9        -          -   0.0000     0.0000      0
    4  10        -          -   0.0000     0.0000      0
    4  11        -          -   0.0000     0.0000      0
    4  12        -          -   0.0000     0.0000      0
    4  13        -          -   0.0000     0.0000      0
    4  14        -          -   0.0000     0.0000      0
    4  15        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0243     0.1710   0.0930     41        -          -      -        0     0.0000       53  391540608
    2   *        -          -        -      -   0.0395     0.1911     12        0     0.0000       17 190854922240
    3   *   0.3707     0.3707   0.3707      1        -          -      -        0     0.0000       53  359516096
    4   *        -          -        -      -   0.0000     0.0000      0        0     0.0000       17 200880570368
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.3707     0.5417   0.4637     42   0.0395     0.1911     12        0     0.0000       60 200880570368    384901.09      46128
--------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.3707     0.5417   0.4637     42   0.0395     0.1911     12        0       60 200880570368    384901.09      46128

Clock-opt command complete                CPU: 11983 s (  3.33 hr )  ELAPSE:  7998 s (  2.22 hr )  MEM-PEAK:  4479 MB
Clock-opt command statistics  CPU=5390 sec (1.50 hr) ELAPSED=3756 sec (1.04 hr) MEM-PEAK=4.374 GB
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 49127 nets, 0 global routed, 297 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084042 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49124, routed nets = 297, across physical hierarchy nets = 0, parasitics cached nets = 49124, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 704. (TIM-112)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -from final_opto -to final_opto' (FLW-8001)
Information: Time: 2023-05-19 16:58:52 / Session: 2.22 hr / Command: 1.05 hr / Memory: 4480 MB (FLW-8100)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:postcts2.design'. (DES-028)
######## FINISHING POST-CTS OPT #################
######## ROUTE_OPT #################
****************************************
Report : Power/Ground Connection Summary
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Fri May 19 16:58:57 2023
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  48738/48738
Power net VDDH                 2047/2047
Ground net VSS                 50750/50750
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2023-05-19 16:58:58 / Session: 2.22 hr / Command: 0.00 hr / Memory: 4480 MB (FLW-8100)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   79  Alloctr   82  Proc 6725 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   90  Alloctr   92  Proc 6725 
Net statistics:
Total number of nets     = 49157
Number of nets to route  = 48829
Number of single or zero port nets = 30
Number of nets with min-layer-mode soft = 118
Number of nets with min-layer-mode soft-cost-medium = 118
Number of nets with max-layer-mode hard = 118
298 nets are fully connected,
 of which 298 are detail routed and 0 are global routed.
118 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used   20  Alloctr   21  Proc    0 
[End of Build All Nets] Total (MB): Used  111  Alloctr  114  Proc 6725 
Average gCell capacity  4.89     on layer (1)    M1
Average gCell capacity  6.46     on layer (2)    M2
Average gCell capacity  3.71     on layer (3)    M3
Average gCell capacity  3.77     on layer (4)    M4
Average gCell capacity  1.88     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   53  Alloctr   53  Proc    0 
[End of Build Congestion map] Total (MB): Used  164  Alloctr  168  Proc 6725 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   82  Alloctr   83  Proc    0 
[End of Build Data] Total (MB): Used  165  Alloctr  169  Proc 6725 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  341  Alloctr  345  Proc 6725 
Information: Using 16 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:05
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:07 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Initial Routing] Stage (MB): Used   41  Alloctr   42  Proc    0 
[End of Initial Routing] Total (MB): Used  383  Alloctr  388  Proc 6725 
Initial. Routing result:
Initial. Both Dirs: Overflow = 11270 Max = 7 GRCs = 14569 (2.42%)
Initial. H routing: Overflow =  8845 Max = 5 (GRCs =  4) GRCs = 12014 (4.00%)
Initial. V routing: Overflow =  2425 Max = 7 (GRCs =  3) GRCs =  2555 (0.85%)
Initial. M1         Overflow =    41 Max = 1 (GRCs = 78) GRCs =    78 (0.03%)
Initial. M2         Overflow =  2341 Max = 7 (GRCs =  3) GRCs =  2403 (0.80%)
Initial. M3         Overflow =  6445 Max = 5 (GRCs =  4) GRCs =  5589 (1.86%)
Initial. M4         Overflow =    43 Max = 3 (GRCs =  1) GRCs =    63 (0.02%)
Initial. M5         Overflow =  1553 Max = 3 (GRCs =  5) GRCs =  1558 (0.52%)
Initial. M6         Overflow =    40 Max = 3 (GRCs =  1) GRCs =    89 (0.03%)
Initial. M7         Overflow =   805 Max = 3 (GRCs =  3) GRCs =  4789 (1.59%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   936 Max =  5 GRCs =  5072 (2.93%)
Initial. H routing: Overflow =   883 Max =  5 (GRCs =  1) GRCs =  4952 (5.71%)
Initial. V routing: Overflow =    52 Max =  3 (GRCs =  4) GRCs =   120 (0.14%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     8 Max =  3 (GRCs =  3) GRCs =    12 (0.01%)
Initial. M3         Overflow =    65 Max =  5 (GRCs =  1) GRCs =    82 (0.09%)
Initial. M4         Overflow =     4 Max =  2 (GRCs =  1) GRCs =    20 (0.02%)
Initial. M5         Overflow =    53 Max =  3 (GRCs =  3) GRCs =   122 (0.14%)
Initial. M6         Overflow =    39 Max =  3 (GRCs =  1) GRCs =    88 (0.10%)
Initial. M7         Overflow =   764 Max =  3 (GRCs =  3) GRCs =  4748 (5.48%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1164112.44
Initial. Layer M1 wire length = 409.48
Initial. Layer M2 wire length = 314679.86
Initial. Layer M3 wire length = 401569.48
Initial. Layer M4 wire length = 172945.72
Initial. Layer M5 wire length = 188633.73
Initial. Layer M6 wire length = 64815.60
Initial. Layer M7 wire length = 21058.58
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 388910
Initial. Via VIA12SQ_C count = 173743
Initial. Via VIA23SQ_C count = 165547
Initial. Via VIA34SQ_C count = 34727
Initial. Via VIA45SQ_C count = 11447
Initial. Via VIA56SQ_C count = 2570
Initial. Via VIA67SQ_C count = 876
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:03
20% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:03
30% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:03
40% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:03
50% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:04
60% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:04
70% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:04
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:04 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Phase1 Routing] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Phase1 Routing] Total (MB): Used  384  Alloctr  390  Proc 6725 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3238 Max = 8 GRCs =  6052 (1.01%)
phase1. H routing: Overflow =  1426 Max = 5 (GRCs =   2) GRCs =  4507 (1.50%)
phase1. V routing: Overflow =  1811 Max = 8 (GRCs =   1) GRCs =  1545 (0.51%)
phase1. M1         Overflow =    46 Max = 1 (GRCs =  87) GRCs =    87 (0.03%)
phase1. M2         Overflow =  1808 Max = 8 (GRCs =   1) GRCs =  1530 (0.51%)
phase1. M3         Overflow =   870 Max = 5 (GRCs =   2) GRCs =   816 (0.27%)
phase1. M4         Overflow =     2 Max = 1 (GRCs =   8) GRCs =     8 (0.00%)
phase1. M5         Overflow =    61 Max = 1 (GRCs = 103) GRCs =   103 (0.03%)
phase1. M6         Overflow =     1 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
phase1. M7         Overflow =   448 Max = 2 (GRCs =   6) GRCs =  3501 (1.16%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =   474 Max =  2 GRCs =  3622 (2.09%)
phase1. H routing: Overflow =   470 Max =  2 (GRCs =  8) GRCs =  3605 (4.16%)
phase1. V routing: Overflow =     4 Max =  1 (GRCs = 17) GRCs =    17 (0.02%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     1 Max =  1 (GRCs =  5) GRCs =     5 (0.01%)
phase1. M3         Overflow =    15 Max =  2 (GRCs =  2) GRCs =    57 (0.07%)
phase1. M4         Overflow =     1 Max =  1 (GRCs =  5) GRCs =     5 (0.01%)
phase1. M5         Overflow =     9 Max =  1 (GRCs = 50) GRCs =    50 (0.06%)
phase1. M6         Overflow =     1 Max =  1 (GRCs =  7) GRCs =     7 (0.01%)
phase1. M7         Overflow =   445 Max =  2 (GRCs =  6) GRCs =  3498 (4.04%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1200489.21
phase1. Layer M1 wire length = 521.80
phase1. Layer M2 wire length = 317166.17
phase1. Layer M3 wire length = 396920.19
phase1. Layer M4 wire length = 199243.09
phase1. Layer M5 wire length = 198759.97
phase1. Layer M6 wire length = 72437.76
phase1. Layer M7 wire length = 15440.22
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 404982
phase1. Via VIA12SQ_C count = 173730
phase1. Via VIA23SQ_C count = 166576
phase1. Via VIA34SQ_C count = 41736
phase1. Via VIA45SQ_C count = 18100
phase1. Via VIA56SQ_C count = 3771
phase1. Via VIA67SQ_C count = 1069
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:03
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:03 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  384  Alloctr  390  Proc 6725 
phase2. Routing result:
phase2. Both Dirs: Overflow =  2317 Max = 5 GRCs =  2069 (0.34%)
phase2. H routing: Overflow =  1254 Max = 5 (GRCs =  1) GRCs =  1097 (0.36%)
phase2. V routing: Overflow =  1063 Max = 5 (GRCs =  1) GRCs =   972 (0.32%)
phase2. M1         Overflow =    42 Max = 1 (GRCs = 80) GRCs =    80 (0.03%)
phase2. M2         Overflow =  1060 Max = 5 (GRCs =  1) GRCs =   968 (0.32%)
phase2. M3         Overflow =  1182 Max = 5 (GRCs =  1) GRCs =   987 (0.33%)
phase2. M4         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M5         Overflow =    16 Max = 1 (GRCs = 17) GRCs =    17 (0.01%)
phase2. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M7         Overflow =    13 Max = 1 (GRCs = 13) GRCs =    13 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     1 Max =  1 GRCs =     1 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1213335.23
phase2. Layer M1 wire length = 617.38
phase2. Layer M2 wire length = 318896.69
phase2. Layer M3 wire length = 398726.46
phase2. Layer M4 wire length = 205112.38
phase2. Layer M5 wire length = 199518.51
phase2. Layer M6 wire length = 77702.86
phase2. Layer M7 wire length = 12760.95
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 406699
phase2. Via VIA12SQ_C count = 173750
phase2. Via VIA23SQ_C count = 166814
phase2. Via VIA34SQ_C count = 42471
phase2. Via VIA45SQ_C count = 18699
phase2. Via VIA56SQ_C count = 3955
phase2. Via VIA67SQ_C count = 1010
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:05
20% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:05
30% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:06
40% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:06
50% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:06
60% of nets complete Elapsed cpu time: 0:00:18 Elapsed real time: 0:00:11
70% of nets complete Elapsed cpu time: 0:00:18 Elapsed real time: 0:00:12
80% of nets complete Elapsed cpu time: 0:00:18 Elapsed real time: 0:00:12
90% of nets complete Elapsed cpu time: 0:00:18 Elapsed real time: 0:00:12
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:12 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:19
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  384  Alloctr  390  Proc 6725 
phase3. Routing result:
phase3. Both Dirs: Overflow =  1827 Max = 5 GRCs =  1646 (0.27%)
phase3. H routing: Overflow =   772 Max = 5 (GRCs =  1) GRCs =   680 (0.23%)
phase3. V routing: Overflow =  1054 Max = 5 (GRCs =  1) GRCs =   966 (0.32%)
phase3. M1         Overflow =    46 Max = 1 (GRCs = 84) GRCs =    84 (0.03%)
phase3. M2         Overflow =  1054 Max = 5 (GRCs =  1) GRCs =   965 (0.32%)
phase3. M3         Overflow =   724 Max = 5 (GRCs =  1) GRCs =   593 (0.20%)
phase3. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M5         Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     2 Max =  1 GRCs =     2 (0.00%)
phase3. H routing: Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1214154.50
phase3. Layer M1 wire length = 718.81
phase3. Layer M2 wire length = 320129.75
phase3. Layer M3 wire length = 396555.80
phase3. Layer M4 wire length = 204891.68
phase3. Layer M5 wire length = 200346.73
phase3. Layer M6 wire length = 77482.51
phase3. Layer M7 wire length = 14029.22
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 406775
phase3. Via VIA12SQ_C count = 173811
phase3. Via VIA23SQ_C count = 166604
phase3. Via VIA34SQ_C count = 42485
phase3. Via VIA45SQ_C count = 18813
phase3. Via VIA56SQ_C count = 4001
phase3. Via VIA67SQ_C count = 1061
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:34 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:53 total=0:00:55
[End of Whole Chip Routing] Stage (MB): Used  301  Alloctr  304  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  384  Alloctr  390  Proc 6725 

Congestion utilization per direction:
Average vertical track utilization   = 13.83 %
Peak    vertical track utilization   = 122.22 %
Average horizontal track utilization = 14.93 %
Peak    horizontal track utilization = 300.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -53  Alloctr  -52  Proc    0 
[GR: Done] Total (MB): Used  327  Alloctr  335  Proc 6725 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:35 
[GR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:00:54 total=0:00:56
[GR: Done] Stage (MB): Used  248  Alloctr  252  Proc    0 
[GR: Done] Total (MB): Used  327  Alloctr  335  Proc 6725 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:36 
[End of Global Routing] Elapsed cpu  time: sys=0:00:02 usr=0:01:04 total=0:01:06
[End of Global Routing] Stage (MB): Used   66  Alloctr   66  Proc    0 
[End of Global Routing] Total (MB): Used  145  Alloctr  149  Proc 6725 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'

Information: Using 16 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:01 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Track Assign: Read routes] Stage (MB): Used   19  Alloctr   18  Proc    0 
[Track Assign: Read routes] Total (MB): Used  128  Alloctr  131  Proc 6725 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/246     
Routed partition 2/246     
Routed partition 3/246     
Routed partition 4/246     
Routed partition 5/246     
Routed partition 6/246     
Routed partition 7/246     
Routed partition 8/246     
Routed partition 9/246     
Routed partition 10/246    
Routed partition 11/246    
Routed partition 12/246    
Routed partition 13/246    
Routed partition 14/246    
Routed partition 15/246    
Routed partition 16/246    
Routed partition 17/246    
Routed partition 18/246    
Routed partition 19/246    
Routed partition 20/246    
Routed partition 21/246    
Routed partition 22/246    
Routed partition 23/246    
Routed partition 24/246    
Routed partition 25/246    
Routed partition 26/246    
Routed partition 27/246    
Routed partition 28/246    
Routed partition 29/246    
Routed partition 30/246    
Routed partition 31/246    
Routed partition 32/246    
Routed partition 33/246    
Routed partition 34/246    
Routed partition 35/246    
Routed partition 36/246    
Routed partition 37/246    
Routed partition 38/246    
Routed partition 39/246    
Routed partition 40/246    
Routed partition 41/246    
Routed partition 42/246    
Routed partition 43/246    
Routed partition 44/246    
Routed partition 45/246    
Routed partition 46/246    
Routed partition 47/246    
Routed partition 48/246    
Routed partition 49/246    
Routed partition 50/246    
Routed partition 51/246    
Routed partition 52/246    
Routed partition 53/246    
Routed partition 54/246    
Routed partition 55/246    
Routed partition 56/246    
Routed partition 57/246    
Routed partition 58/246    
Routed partition 59/246    
Routed partition 60/246    
Routed partition 61/246    
Routed partition 62/246    
Routed partition 63/246    
Routed partition 64/246    
Routed partition 65/246    
Routed partition 66/246    
Routed partition 67/246    
Routed partition 68/246    
Routed partition 69/246    
Routed partition 70/246    
Routed partition 71/246    
Routed partition 72/246    
Routed partition 73/246    
Routed partition 74/246    
Routed partition 75/246    
Routed partition 76/246    
Routed partition 77/246    
Routed partition 78/246    
Routed partition 79/246    
Routed partition 80/246    
Routed partition 81/246    
Routed partition 82/246    
Routed partition 83/246    
Routed partition 84/246    
Routed partition 85/246    
Routed partition 86/246    
Routed partition 87/246    
Routed partition 88/246    
Routed partition 89/246    
Routed partition 90/246    
Routed partition 91/246    
Routed partition 92/246    
Routed partition 93/246    
Routed partition 94/246    
Routed partition 95/246    
Routed partition 96/246    
Routed partition 97/246    
Routed partition 98/246    
Routed partition 99/246    
Routed partition 100/246   
Routed partition 101/246   
Routed partition 102/246   
Routed partition 103/246   
Routed partition 104/246   
Routed partition 105/246   
Routed partition 106/246   
Routed partition 107/246   
Routed partition 108/246   
Routed partition 109/246   
Routed partition 110/246   
Routed partition 111/246   
Routed partition 112/246   
Routed partition 113/246   
Routed partition 114/246   
Routed partition 115/246   
Routed partition 116/246   
Routed partition 117/246   
Routed partition 118/246   
Routed partition 119/246   
Routed partition 120/246   
Routed partition 121/246   
Routed partition 122/246   
Routed partition 123/246   
Routed partition 124/246   
Routed partition 125/246   
Routed partition 126/246   
Routed partition 127/246   
Routed partition 128/246   
Routed partition 129/246   
Routed partition 130/246   
Routed partition 131/246   
Routed partition 132/246   
Routed partition 133/246   
Routed partition 134/246   
Routed partition 135/246   
Routed partition 136/246   
Routed partition 137/246   
Routed partition 138/246   
Routed partition 139/246   
Routed partition 140/246   
Routed partition 141/246   
Routed partition 142/246   
Routed partition 143/246   
Routed partition 144/246   
Routed partition 145/246   
Routed partition 146/246   
Routed partition 147/246   
Routed partition 148/246   
Routed partition 149/246   
Routed partition 150/246   
Routed partition 151/246   
Routed partition 152/246   
Routed partition 153/246   
Routed partition 154/246   
Routed partition 155/246   
Routed partition 156/246   
Routed partition 157/246   
Routed partition 158/246   
Routed partition 159/246   
Routed partition 160/246   
Routed partition 161/246   
Routed partition 162/246   
Routed partition 163/246   
Routed partition 164/246   
Routed partition 165/246   
Routed partition 166/246   
Routed partition 167/246   
Routed partition 168/246   
Routed partition 169/246   
Routed partition 170/246   
Routed partition 171/246   
Routed partition 172/246   
Routed partition 173/246   
Routed partition 174/246   
Routed partition 175/246   
Routed partition 176/246   
Routed partition 177/246   
Routed partition 178/246   
Routed partition 179/246   
Routed partition 180/246   
Routed partition 181/246   
Routed partition 182/246   
Routed partition 183/246   
Routed partition 184/246   
Routed partition 185/246   
Routed partition 186/246   
Routed partition 187/246   
Routed partition 188/246   
Routed partition 189/246   
Routed partition 190/246   
Routed partition 191/246   
Routed partition 192/246   
Routed partition 193/246   
Routed partition 194/246   
Routed partition 195/246   
Routed partition 196/246   
Routed partition 197/246   
Routed partition 198/246   
Routed partition 200/246   
Routed partition 200/246   
Routed partition 201/246   
Routed partition 202/246   
Routed partition 203/246   
Routed partition 204/246   
Routed partition 205/246   
Routed partition 206/246   
Routed partition 207/246   
Routed partition 208/246   
Routed partition 209/246   
Routed partition 210/246   
Routed partition 211/246   
Routed partition 212/246   
Routed partition 213/246   
Routed partition 214/246   
Routed partition 216/246   
Routed partition 216/246   
Routed partition 217/246   
Routed partition 218/246   
Routed partition 219/246   
Routed partition 220/246   
Routed partition 221/246   
Routed partition 222/246   
Routed partition 223/246   
Routed partition 224/246   
Routed partition 225/246   
Routed partition 226/246   
Routed partition 227/246   
Routed partition 228/246   
Routed partition 229/246   
Routed partition 230/246   
Routed partition 231/246   
Routed partition 232/246   
Routed partition 233/246   
Routed partition 234/246   
Routed partition 235/246   
Routed partition 236/246   
Routed partition 237/246   
Routed partition 238/246   
Routed partition 239/246   
Routed partition 240/246   
Routed partition 241/246   
Routed partition 242/246   
Routed partition 243/246   
Routed partition 244/246   
Routed partition 245/246   
Routed partition 246/246   

Assign Vertical partitions, iteration 0
Routed partition 1/204     
Routed partition 2/204     
Routed partition 3/204     
Routed partition 4/204     
Routed partition 5/204     
Routed partition 6/204     
Routed partition 7/204     
Routed partition 8/204     
Routed partition 9/204     
Routed partition 10/204    
Routed partition 11/204    
Routed partition 12/204    
Routed partition 13/204    
Routed partition 14/204    
Routed partition 15/204    
Routed partition 16/204    
Routed partition 17/204    
Routed partition 18/204    
Routed partition 19/204    
Routed partition 20/204    
Routed partition 21/204    
Routed partition 22/204    
Routed partition 23/204    
Routed partition 24/204    
Routed partition 25/204    
Routed partition 26/204    
Routed partition 27/204    
Routed partition 28/204    
Routed partition 29/204    
Routed partition 30/204    
Routed partition 31/204    
Routed partition 32/204    
Routed partition 33/204    
Routed partition 34/204    
Routed partition 35/204    
Routed partition 36/204    
Routed partition 37/204    
Routed partition 38/204    
Routed partition 39/204    
Routed partition 40/204    
Routed partition 41/204    
Routed partition 42/204    
Routed partition 43/204    
Routed partition 44/204    
Routed partition 45/204    
Routed partition 46/204    
Routed partition 47/204    
Routed partition 48/204    
Routed partition 49/204    
Routed partition 50/204    
Routed partition 51/204    
Routed partition 52/204    
Routed partition 53/204    
Routed partition 54/204    
Routed partition 55/204    
Routed partition 56/204    
Routed partition 57/204    
Routed partition 58/204    
Routed partition 59/204    
Routed partition 60/204    
Routed partition 61/204    
Routed partition 62/204    
Routed partition 63/204    
Routed partition 64/204    
Routed partition 65/204    
Routed partition 66/204    
Routed partition 67/204    
Routed partition 68/204    
Routed partition 69/204    
Routed partition 70/204    
Routed partition 71/204    
Routed partition 72/204    
Routed partition 73/204    
Routed partition 74/204    
Routed partition 75/204    
Routed partition 76/204    
Routed partition 77/204    
Routed partition 78/204    
Routed partition 79/204    
Routed partition 80/204    
Routed partition 81/204    
Routed partition 82/204    
Routed partition 83/204    
Routed partition 84/204    
Routed partition 85/204    
Routed partition 86/204    
Routed partition 87/204    
Routed partition 88/204    
Routed partition 89/204    
Routed partition 90/204    
Routed partition 91/204    
Routed partition 92/204    
Routed partition 93/204    
Routed partition 94/204    
Routed partition 95/204    
Routed partition 96/204    
Routed partition 97/204    
Routed partition 98/204    
Routed partition 99/204    
Routed partition 100/204   
Routed partition 101/204   
Routed partition 102/204   
Routed partition 103/204   
Routed partition 104/204   
Routed partition 105/204   
Routed partition 106/204   
Routed partition 107/204   
Routed partition 108/204   
Routed partition 109/204   
Routed partition 110/204   
Routed partition 111/204   
Routed partition 112/204   
Routed partition 113/204   
Routed partition 114/204   
Routed partition 115/204   
Routed partition 116/204   
Routed partition 117/204   
Routed partition 118/204   
Routed partition 119/204   
Routed partition 120/204   
Routed partition 121/204   
Routed partition 122/204   
Routed partition 123/204   
Routed partition 124/204   
Routed partition 125/204   
Routed partition 126/204   
Routed partition 127/204   
Routed partition 128/204   
Routed partition 129/204   
Routed partition 130/204   
Routed partition 131/204   
Routed partition 132/204   
Routed partition 133/204   
Routed partition 134/204   
Routed partition 135/204   
Routed partition 136/204   
Routed partition 137/204   
Routed partition 138/204   
Routed partition 139/204   
Routed partition 140/204   
Routed partition 141/204   
Routed partition 142/204   
Routed partition 143/204   
Routed partition 144/204   
Routed partition 145/204   
Routed partition 146/204   
Routed partition 147/204   
Routed partition 148/204   
Routed partition 149/204   
Routed partition 150/204   
Routed partition 151/204   
Routed partition 152/204   
Routed partition 153/204   
Routed partition 154/204   
Routed partition 155/204   
Routed partition 156/204   
Routed partition 157/204   
Routed partition 158/204   
Routed partition 159/204   
Routed partition 160/204   
Routed partition 161/204   
Routed partition 162/204   
Routed partition 163/204   
Routed partition 164/204   
Routed partition 165/204   
Routed partition 166/204   
Routed partition 167/204   
Routed partition 168/204   
Routed partition 169/204   
Routed partition 170/204   
Routed partition 171/204   
Routed partition 172/204   
Routed partition 173/204   
Routed partition 174/204   
Routed partition 175/204   
Routed partition 176/204   
Routed partition 177/204   
Routed partition 178/204   
Routed partition 179/204   
Routed partition 180/204   
Routed partition 181/204   
Routed partition 182/204   
Routed partition 183/204   
Routed partition 184/204   
Routed partition 185/204   
Routed partition 186/204   
Routed partition 187/204   
Routed partition 188/204   
Routed partition 189/204   
Routed partition 190/204   
Routed partition 191/204   
Routed partition 192/204   
Routed partition 193/204   
Routed partition 194/204   
Routed partition 195/204   
Routed partition 196/204   
Routed partition 197/204   
Routed partition 198/204   
Routed partition 199/204   
Routed partition 200/204   
Routed partition 201/204   
Routed partition 202/204   
Routed partition 203/204   
Routed partition 204/204   

Number of wires with overlap after iteration 0 = 179802 of 518049


[Track Assign: Iteration 0] Elapsed real time: 0:00:11 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:03:00 total=0:03:01
[Track Assign: Iteration 0] Stage (MB): Used   25  Alloctr   36  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  135  Alloctr  149  Proc 6725 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/246     
Routed partition 2/246     
Routed partition 3/246     
Routed partition 4/246     
Routed partition 5/246     
Routed partition 6/246     
Routed partition 7/246     
Routed partition 8/246     
Routed partition 9/246     
Routed partition 10/246    
Routed partition 11/246    
Routed partition 12/246    
Routed partition 13/246    
Routed partition 14/246    
Routed partition 15/246    
Routed partition 16/246    
Routed partition 17/246    
Routed partition 18/246    
Routed partition 19/246    
Routed partition 20/246    
Routed partition 21/246    
Routed partition 22/246    
Routed partition 23/246    
Routed partition 24/246    
Routed partition 25/246    
Routed partition 26/246    
Routed partition 27/246    
Routed partition 28/246    
Routed partition 29/246    
Routed partition 30/246    
Routed partition 31/246    
Routed partition 32/246    
Routed partition 33/246    
Routed partition 34/246    
Routed partition 35/246    
Routed partition 36/246    
Routed partition 37/246    
Routed partition 38/246    
Routed partition 39/246    
Routed partition 40/246    
Routed partition 41/246    
Routed partition 42/246    
Routed partition 43/246    
Routed partition 44/246    
Routed partition 45/246    
Routed partition 46/246    
Routed partition 47/246    
Routed partition 48/246    
Routed partition 49/246    
Routed partition 50/246    
Routed partition 51/246    
Routed partition 52/246    
Routed partition 53/246    
Routed partition 54/246    
Routed partition 55/246    
Routed partition 56/246    
Routed partition 57/246    
Routed partition 58/246    
Routed partition 59/246    
Routed partition 60/246    
Routed partition 61/246    
Routed partition 62/246    
Routed partition 63/246    
Routed partition 64/246    
Routed partition 65/246    
Routed partition 66/246    
Routed partition 67/246    
Routed partition 68/246    
Routed partition 69/246    
Routed partition 70/246    
Routed partition 71/246    
Routed partition 72/246    
Routed partition 73/246    
Routed partition 74/246    
Routed partition 75/246    
Routed partition 76/246    
Routed partition 77/246    
Routed partition 78/246    
Routed partition 79/246    
Routed partition 80/246    
Routed partition 81/246    
Routed partition 82/246    
Routed partition 83/246    
Routed partition 84/246    
Routed partition 85/246    
Routed partition 86/246    
Routed partition 87/246    
Routed partition 88/246    
Routed partition 89/246    
Routed partition 90/246    
Routed partition 91/246    
Routed partition 92/246    
Routed partition 93/246    
Routed partition 94/246    
Routed partition 95/246    
Routed partition 96/246    
Routed partition 97/246    
Routed partition 98/246    
Routed partition 99/246    
Routed partition 100/246   
Routed partition 101/246   
Routed partition 102/246   
Routed partition 103/246   
Routed partition 104/246   
Routed partition 105/246   
Routed partition 106/246   
Routed partition 107/246   
Routed partition 108/246   
Routed partition 109/246   
Routed partition 110/246   
Routed partition 111/246   
Routed partition 112/246   
Routed partition 113/246   
Routed partition 114/246   
Routed partition 115/246   
Routed partition 116/246   
Routed partition 117/246   
Routed partition 118/246   
Routed partition 119/246   
Routed partition 120/246   
Routed partition 121/246   
Routed partition 122/246   
Routed partition 123/246   
Routed partition 124/246   
Routed partition 125/246   
Routed partition 126/246   
Routed partition 127/246   
Routed partition 128/246   
Routed partition 129/246   
Routed partition 130/246   
Routed partition 131/246   
Routed partition 132/246   
Routed partition 133/246   
Routed partition 134/246   
Routed partition 135/246   
Routed partition 136/246   
Routed partition 137/246   
Routed partition 138/246   
Routed partition 139/246   
Routed partition 140/246   
Routed partition 141/246   
Routed partition 142/246   
Routed partition 143/246   
Routed partition 144/246   
Routed partition 145/246   
Routed partition 146/246   
Routed partition 147/246   
Routed partition 148/246   
Routed partition 149/246   
Routed partition 150/246   
Routed partition 151/246   
Routed partition 152/246   
Routed partition 153/246   
Routed partition 154/246   
Routed partition 155/246   
Routed partition 156/246   
Routed partition 157/246   
Routed partition 158/246   
Routed partition 159/246   
Routed partition 160/246   
Routed partition 161/246   
Routed partition 162/246   
Routed partition 163/246   
Routed partition 164/246   
Routed partition 165/246   
Routed partition 166/246   
Routed partition 167/246   
Routed partition 168/246   
Routed partition 169/246   
Routed partition 170/246   
Routed partition 171/246   
Routed partition 172/246   
Routed partition 173/246   
Routed partition 174/246   
Routed partition 175/246   
Routed partition 176/246   
Routed partition 177/246   
Routed partition 178/246   
Routed partition 179/246   
Routed partition 180/246   
Routed partition 181/246   
Routed partition 182/246   
Routed partition 183/246   
Routed partition 184/246   
Routed partition 185/246   
Routed partition 186/246   
Routed partition 187/246   
Routed partition 188/246   
Routed partition 189/246   
Routed partition 190/246   
Routed partition 191/246   
Routed partition 192/246   
Routed partition 193/246   
Routed partition 194/246   
Routed partition 195/246   
Routed partition 196/246   
Routed partition 197/246   
Routed partition 198/246   
Routed partition 199/246   
Routed partition 200/246   
Routed partition 201/246   
Routed partition 202/246   
Routed partition 203/246   
Routed partition 204/246   
Routed partition 205/246   
Routed partition 206/246   
Routed partition 207/246   
Routed partition 208/246   
Routed partition 209/246   
Routed partition 210/246   
Routed partition 211/246   
Routed partition 212/246   
Routed partition 213/246   
Routed partition 214/246   
Routed partition 215/246   
Routed partition 216/246   
Routed partition 217/246   
Routed partition 218/246   
Routed partition 219/246   
Routed partition 220/246   
Routed partition 221/246   
Routed partition 222/246   
Routed partition 223/246   
Routed partition 224/246   
Routed partition 225/246   
Routed partition 226/246   
Routed partition 227/246   
Routed partition 228/246   
Routed partition 229/246   
Routed partition 230/246   
Routed partition 231/246   
Routed partition 232/246   
Routed partition 233/246   
Routed partition 234/246   
Routed partition 235/246   
Routed partition 236/246   
Routed partition 237/246   
Routed partition 238/246   
Routed partition 239/246   
Routed partition 240/246   
Routed partition 241/246   
Routed partition 242/246   
Routed partition 243/246   
Routed partition 244/246   
Routed partition 245/246   
Routed partition 246/246   

Assign Vertical partitions, iteration 1
Routed partition 1/204     
Routed partition 2/204     
Routed partition 3/204     
Routed partition 4/204     
Routed partition 5/204     
Routed partition 6/204     
Routed partition 7/204     
Routed partition 8/204     
Routed partition 9/204     
Routed partition 10/204    
Routed partition 11/204    
Routed partition 12/204    
Routed partition 13/204    
Routed partition 14/204    
Routed partition 15/204    
Routed partition 16/204    
Routed partition 17/204    
Routed partition 18/204    
Routed partition 19/204    
Routed partition 20/204    
Routed partition 21/204    
Routed partition 22/204    
Routed partition 23/204    
Routed partition 24/204    
Routed partition 25/204    
Routed partition 26/204    
Routed partition 27/204    
Routed partition 28/204    
Routed partition 29/204    
Routed partition 30/204    
Routed partition 31/204    
Routed partition 32/204    
Routed partition 33/204    
Routed partition 34/204    
Routed partition 35/204    
Routed partition 36/204    
Routed partition 37/204    
Routed partition 38/204    
Routed partition 39/204    
Routed partition 40/204    
Routed partition 41/204    
Routed partition 42/204    
Routed partition 43/204    
Routed partition 44/204    
Routed partition 45/204    
Routed partition 46/204    
Routed partition 47/204    
Routed partition 48/204    
Routed partition 49/204    
Routed partition 50/204    
Routed partition 51/204    
Routed partition 52/204    
Routed partition 53/204    
Routed partition 54/204    
Routed partition 55/204    
Routed partition 56/204    
Routed partition 57/204    
Routed partition 58/204    
Routed partition 59/204    
Routed partition 60/204    
Routed partition 61/204    
Routed partition 62/204    
Routed partition 63/204    
Routed partition 64/204    
Routed partition 65/204    
Routed partition 66/204    
Routed partition 67/204    
Routed partition 68/204    
Routed partition 69/204    
Routed partition 70/204    
Routed partition 71/204    
Routed partition 72/204    
Routed partition 73/204    
Routed partition 74/204    
Routed partition 75/204    
Routed partition 76/204    
Routed partition 77/204    
Routed partition 78/204    
Routed partition 79/204    
Routed partition 80/204    
Routed partition 81/204    
Routed partition 82/204    
Routed partition 83/204    
Routed partition 84/204    
Routed partition 85/204    
Routed partition 86/204    
Routed partition 87/204    
Routed partition 88/204    
Routed partition 89/204    
Routed partition 90/204    
Routed partition 91/204    
Routed partition 92/204    
Routed partition 93/204    
Routed partition 94/204    
Routed partition 95/204    
Routed partition 96/204    
Routed partition 97/204    
Routed partition 98/204    
Routed partition 99/204    
Routed partition 100/204   
Routed partition 101/204   
Routed partition 102/204   
Routed partition 103/204   
Routed partition 104/204   
Routed partition 105/204   
Routed partition 106/204   
Routed partition 107/204   
Routed partition 108/204   
Routed partition 109/204   
Routed partition 110/204   
Routed partition 111/204   
Routed partition 112/204   
Routed partition 113/204   
Routed partition 114/204   
Routed partition 115/204   
Routed partition 116/204   
Routed partition 117/204   
Routed partition 118/204   
Routed partition 119/204   
Routed partition 120/204   
Routed partition 121/204   
Routed partition 122/204   
Routed partition 123/204   
Routed partition 124/204   
Routed partition 125/204   
Routed partition 126/204   
Routed partition 127/204   
Routed partition 128/204   
Routed partition 129/204   
Routed partition 130/204   
Routed partition 131/204   
Routed partition 132/204   
Routed partition 133/204   
Routed partition 134/204   
Routed partition 135/204   
Routed partition 136/204   
Routed partition 137/204   
Routed partition 138/204   
Routed partition 139/204   
Routed partition 140/204   
Routed partition 141/204   
Routed partition 142/204   
Routed partition 143/204   
Routed partition 144/204   
Routed partition 145/204   
Routed partition 146/204   
Routed partition 147/204   
Routed partition 148/204   
Routed partition 149/204   
Routed partition 150/204   
Routed partition 151/204   
Routed partition 152/204   
Routed partition 153/204   
Routed partition 154/204   
Routed partition 155/204   
Routed partition 156/204   
Routed partition 157/204   
Routed partition 158/204   
Routed partition 159/204   
Routed partition 160/204   
Routed partition 161/204   
Routed partition 162/204   
Routed partition 163/204   
Routed partition 164/204   
Routed partition 165/204   
Routed partition 166/204   
Routed partition 167/204   
Routed partition 168/204   
Routed partition 169/204   
Routed partition 170/204   
Routed partition 171/204   
Routed partition 172/204   
Routed partition 173/204   
Routed partition 174/204   
Routed partition 175/204   
Routed partition 176/204   
Routed partition 177/204   
Routed partition 178/204   
Routed partition 179/204   
Routed partition 180/204   
Routed partition 181/204   
Routed partition 182/204   
Routed partition 183/204   
Routed partition 184/204   
Routed partition 185/204   
Routed partition 186/204   
Routed partition 187/204   
Routed partition 188/204   
Routed partition 189/204   
Routed partition 190/204   
Routed partition 191/204   
Routed partition 192/204   
Routed partition 193/204   
Routed partition 194/204   
Routed partition 195/204   
Routed partition 196/204   
Routed partition 197/204   
Routed partition 198/204   
Routed partition 199/204   
Routed partition 200/204   
Routed partition 201/204   
Routed partition 202/204   
Routed partition 203/204   
Routed partition 204/204   

[Track Assign: Iteration 1] Elapsed real time: 0:00:21 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:01 usr=0:05:38 total=0:05:39
[Track Assign: Iteration 1] Stage (MB): Used   26  Alloctr   37  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  135  Alloctr  150  Proc 6725 

Number of wires with overlap after iteration 1 = 97509 of 437019


Wire length and via report:
---------------------------
Number of M1 wires: 27277                 : 0
Number of M2 wires: 208656               VIA12SQ_C: 179052
Number of M3 wires: 148467               VIA23SQ_C: 215870
Number of M4 wires: 35714                VIA34SQ_C: 51140
Number of M5 wires: 13383                VIA45SQ_C: 19902
Number of M6 wires: 2986                 VIA56SQ_C: 4269
Number of M7 wires: 536                  VIA67SQ_C: 1060
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 437019            vias: 471293

Total M1 wire length: 10007.1
Total M2 wire length: 334874.8
Total M3 wire length: 412938.0
Total M4 wire length: 208622.9
Total M5 wire length: 199600.2
Total M6 wire length: 78111.8
Total M7 wire length: 14025.1
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1258179.9

Longest M1 wire length: 4.7
Longest M2 wire length: 296.7
Longest M3 wire length: 384.9
Longest M4 wire length: 311.9
Longest M5 wire length: 399.5
Longest M6 wire length: 363.0
Longest M7 wire length: 383.6
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:23 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:01 usr=0:05:51 total=0:05:52
[Track Assign: Done] Stage (MB): Used    8  Alloctr   11  Proc    0 
[Track Assign: Done] Total (MB): Used  118  Alloctr  124  Proc 6725 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Dr init] Total (MB): Used  131  Alloctr  137  Proc 6725 
Total number of nets = 49157, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 16 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/3050 Partitions, Violations = 0
Routed  15/3050 Partitions, Violations =        2
Routed  30/3050 Partitions, Violations =        0
Routed  45/3050 Partitions, Violations =        5
Routed  60/3050 Partitions, Violations =        4
Routed  75/3050 Partitions, Violations =        14
Routed  90/3050 Partitions, Violations =        7
Routed  105/3050 Partitions, Violations =       10
Routed  120/3050 Partitions, Violations =       12
Routed  135/3050 Partitions, Violations =       23
Routed  150/3050 Partitions, Violations =       25
Routed  165/3050 Partitions, Violations =       36
Routed  180/3050 Partitions, Violations =       35
Routed  195/3050 Partitions, Violations =       72
Routed  210/3050 Partitions, Violations =       77
Routed  225/3050 Partitions, Violations =       75
Routed  240/3050 Partitions, Violations =       80
Routed  255/3050 Partitions, Violations =       89
Routed  270/3050 Partitions, Violations =       96
Routed  285/3050 Partitions, Violations =       119
Routed  301/3050 Partitions, Violations =       123
Routed  351/3050 Partitions, Violations =       123
Routed  385/3050 Partitions, Violations =       123
Routed  440/3050 Partitions, Violations =       126
Routed  441/3050 Partitions, Violations =       126
Routed  442/3050 Partitions, Violations =       126
Routed  443/3050 Partitions, Violations =       126
Routed  444/3050 Partitions, Violations =       126
Routed  488/3050 Partitions, Violations =       126
Routed  490/3050 Partitions, Violations =       123
Routed  491/3050 Partitions, Violations =       123
Routed  492/3050 Partitions, Violations =       123
Routed  493/3050 Partitions, Violations =       123
Routed  495/3050 Partitions, Violations =       123
Routed  510/3050 Partitions, Violations =       132
Routed  530/3050 Partitions, Violations =       124
Routed  548/3050 Partitions, Violations =       124
Routed  555/3050 Partitions, Violations =       124
Routed  571/3050 Partitions, Violations =       120
Routed  585/3050 Partitions, Violations =       120
Routed  600/3050 Partitions, Violations =       129
Routed  615/3050 Partitions, Violations =       153
Routed  630/3050 Partitions, Violations =       195
Routed  646/3050 Partitions, Violations =       199
Routed  660/3050 Partitions, Violations =       182
Routed  677/3050 Partitions, Violations =       270
Routed  690/3050 Partitions, Violations =       198
Routed  705/3050 Partitions, Violations =       232
Routed  720/3050 Partitions, Violations =       270
Routed  735/3050 Partitions, Violations =       280
Routed  759/3050 Partitions, Violations =       315
Routed  766/3050 Partitions, Violations =       315
Routed  780/3050 Partitions, Violations =       349
Routed  795/3050 Partitions, Violations =       360
Routed  810/3050 Partitions, Violations =       388
Routed  825/3050 Partitions, Violations =       425
Routed  843/3050 Partitions, Violations =       486
Routed  855/3050 Partitions, Violations =       477
Routed  875/3050 Partitions, Violations =       474
Routed  893/3050 Partitions, Violations =       474
Routed  909/3050 Partitions, Violations =       473
Routed  925/3050 Partitions, Violations =       478
Routed  930/3050 Partitions, Violations =       496
Routed  945/3050 Partitions, Violations =       609
Routed  960/3050 Partitions, Violations =       609
Routed  975/3050 Partitions, Violations =       691
Routed  990/3050 Partitions, Violations =       809
Routed  1005/3050 Partitions, Violations =      792
Routed  1020/3050 Partitions, Violations =      947
Routed  1035/3050 Partitions, Violations =      930
Routed  1050/3050 Partitions, Violations =      854
Routed  1065/3050 Partitions, Violations =      945
Routed  1080/3050 Partitions, Violations =      890
Routed  1095/3050 Partitions, Violations =      970
Routed  1110/3050 Partitions, Violations =      1014
Routed  1125/3050 Partitions, Violations =      1106
Routed  1140/3050 Partitions, Violations =      1088
Routed  1155/3050 Partitions, Violations =      1089
Routed  1170/3050 Partitions, Violations =      1028
Routed  1199/3050 Partitions, Violations =      1078
Routed  1200/3050 Partitions, Violations =      1078
Routed  1215/3050 Partitions, Violations =      1076
Routed  1230/3050 Partitions, Violations =      1099
Routed  1245/3050 Partitions, Violations =      1218
Routed  1260/3050 Partitions, Violations =      1109
Routed  1282/3050 Partitions, Violations =      1135
Routed  1290/3050 Partitions, Violations =      1201
Routed  1308/3050 Partitions, Violations =      1186
Routed  1320/3050 Partitions, Violations =      1134
Routed  1335/3050 Partitions, Violations =      1085
Routed  1350/3050 Partitions, Violations =      1143
Routed  1373/3050 Partitions, Violations =      1191
Routed  1390/3050 Partitions, Violations =      1190
Routed  1396/3050 Partitions, Violations =      1204
Routed  1410/3050 Partitions, Violations =      1248
Routed  1431/3050 Partitions, Violations =      1255
Routed  1446/3050 Partitions, Violations =      1251
Routed  1460/3050 Partitions, Violations =      1260
Routed  1470/3050 Partitions, Violations =      1227
Routed  1485/3050 Partitions, Violations =      1325
Routed  1500/3050 Partitions, Violations =      1375
Routed  1515/3050 Partitions, Violations =      1457
Routed  1530/3050 Partitions, Violations =      1524
Routed  1545/3050 Partitions, Violations =      1523
Routed  1565/3050 Partitions, Violations =      1524
Routed  1575/3050 Partitions, Violations =      1653
Routed  1590/3050 Partitions, Violations =      1709
Routed  1605/3050 Partitions, Violations =      1790
Routed  1620/3050 Partitions, Violations =      1863
Routed  1635/3050 Partitions, Violations =      1933
Routed  1650/3050 Partitions, Violations =      1917
Routed  1665/3050 Partitions, Violations =      2001
Routed  1680/3050 Partitions, Violations =      1996
Routed  1695/3050 Partitions, Violations =      2072
Routed  1710/3050 Partitions, Violations =      2086
Routed  1725/3050 Partitions, Violations =      2042
Routed  1740/3050 Partitions, Violations =      2076
Routed  1760/3050 Partitions, Violations =      2033
Routed  1770/3050 Partitions, Violations =      2063
Routed  1785/3050 Partitions, Violations =      2041
Routed  1800/3050 Partitions, Violations =      2010
Routed  1815/3050 Partitions, Violations =      1924
Routed  1830/3050 Partitions, Violations =      1974
Routed  1845/3050 Partitions, Violations =      1908
Routed  1860/3050 Partitions, Violations =      1944
Routed  1875/3050 Partitions, Violations =      2000
Routed  1890/3050 Partitions, Violations =      2023
Routed  1905/3050 Partitions, Violations =      1979
Routed  1920/3050 Partitions, Violations =      1976
Routed  1935/3050 Partitions, Violations =      2025
Routed  1950/3050 Partitions, Violations =      1950
Routed  1965/3050 Partitions, Violations =      1950
Routed  1980/3050 Partitions, Violations =      1867
Routed  1995/3050 Partitions, Violations =      1931
Routed  2010/3050 Partitions, Violations =      1842
Routed  2025/3050 Partitions, Violations =      1924
Routed  2040/3050 Partitions, Violations =      1828
Routed  2055/3050 Partitions, Violations =      1803
Routed  2070/3050 Partitions, Violations =      1841
Routed  2085/3050 Partitions, Violations =      1858
Routed  2100/3050 Partitions, Violations =      1905
Routed  2115/3050 Partitions, Violations =      1885
Routed  2130/3050 Partitions, Violations =      1861
Routed  2145/3050 Partitions, Violations =      1903
Routed  2160/3050 Partitions, Violations =      1911
Routed  2175/3050 Partitions, Violations =      1891
Routed  2190/3050 Partitions, Violations =      1926
Routed  2205/3050 Partitions, Violations =      1851
Routed  2220/3050 Partitions, Violations =      1842
Routed  2235/3050 Partitions, Violations =      1856
Routed  2250/3050 Partitions, Violations =      1874
Routed  2265/3050 Partitions, Violations =      1882
Routed  2280/3050 Partitions, Violations =      1921
Routed  2295/3050 Partitions, Violations =      1941
Routed  2310/3050 Partitions, Violations =      1961
Routed  2325/3050 Partitions, Violations =      1981
Routed  2340/3050 Partitions, Violations =      1967
Routed  2355/3050 Partitions, Violations =      1927
Routed  2370/3050 Partitions, Violations =      1938
Routed  2385/3050 Partitions, Violations =      1947
Routed  2401/3050 Partitions, Violations =      1920
Routed  2415/3050 Partitions, Violations =      1929
Routed  2430/3050 Partitions, Violations =      1928
Routed  2445/3050 Partitions, Violations =      2013
Routed  2464/3050 Partitions, Violations =      1982
Routed  2477/3050 Partitions, Violations =      1980
Routed  2490/3050 Partitions, Violations =      2070
Routed  2506/3050 Partitions, Violations =      2074
Routed  2520/3050 Partitions, Violations =      2081
Routed  2536/3050 Partitions, Violations =      1959
Routed  2560/3050 Partitions, Violations =      1979
Routed  2565/3050 Partitions, Violations =      1921
Routed  2582/3050 Partitions, Violations =      1938
Routed  2601/3050 Partitions, Violations =      1951
Routed  2610/3050 Partitions, Violations =      1962
Routed  2672/3050 Partitions, Violations =      1962
Routed  2673/3050 Partitions, Violations =      1962
Routed  2674/3050 Partitions, Violations =      1960
Routed  2675/3050 Partitions, Violations =      1968
Routed  2685/3050 Partitions, Violations =      2001
Routed  2700/3050 Partitions, Violations =      1998
Routed  2715/3050 Partitions, Violations =      2017
Routed  2730/3050 Partitions, Violations =      2018
Routed  2745/3050 Partitions, Violations =      2000
Routed  2820/3050 Partitions, Violations =      1990
Routed  2821/3050 Partitions, Violations =      1990
Routed  2822/3050 Partitions, Violations =      1990
Routed  2823/3050 Partitions, Violations =      1990
Routed  2824/3050 Partitions, Violations =      1990
Routed  2888/3050 Partitions, Violations =      1995
Routed  2889/3050 Partitions, Violations =      1995
Routed  2890/3050 Partitions, Violations =      1995
Routed  2891/3050 Partitions, Violations =      1995
Routed  2895/3050 Partitions, Violations =      1995
Routed  2912/3050 Partitions, Violations =      1998
Routed  2925/3050 Partitions, Violations =      1978
Routed  2940/3050 Partitions, Violations =      2013
Routed  2955/3050 Partitions, Violations =      1856
Routed  2970/3050 Partitions, Violations =      1867
Routed  2985/3050 Partitions, Violations =      1726
Routed  3000/3050 Partitions, Violations =      1619
Routed  3015/3050 Partitions, Violations =      1507
Routed  3030/3050 Partitions, Violations =      1405
Routed  3045/3050 Partitions, Violations =      1259

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1160
        Diff net spacing : 580
        Diff net via-cut spacing : 7
        Less than minimum area : 90
        Less than minimum enclosed area : 1
        Less than minimum width : 2
        Same net spacing : 201
        Short : 279

[Iter 0] Elapsed real time: 0:00:17 
[Iter 0] Elapsed cpu  time: sys=0:00:04 usr=0:03:44 total=0:03:49
[Iter 0] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 0] Total (MB): Used  158  Alloctr  165  Proc 6725 

End DR iteration 0 with 3050 parts

Start DR iteration 1: non-uniform partition
Routed  1/537 Partitions, Violations =  1100
Routed  2/537 Partitions, Violations =  1100
Routed  4/537 Partitions, Violations =  1100
Routed  6/537 Partitions, Violations =  1068
Routed  8/537 Partitions, Violations =  1031
Routed  10/537 Partitions, Violations = 1007
Routed  12/537 Partitions, Violations = 1010
Routed  14/537 Partitions, Violations = 1007
Routed  16/537 Partitions, Violations = 1000
Routed  18/537 Partitions, Violations = 973
Routed  20/537 Partitions, Violations = 968
Routed  22/537 Partitions, Violations = 961
Routed  24/537 Partitions, Violations = 961
Routed  26/537 Partitions, Violations = 959
Routed  28/537 Partitions, Violations = 950
Routed  30/537 Partitions, Violations = 948
Routed  32/537 Partitions, Violations = 948
Routed  34/537 Partitions, Violations = 917
Routed  36/537 Partitions, Violations = 916
Routed  38/537 Partitions, Violations = 893
Routed  40/537 Partitions, Violations = 888
Routed  42/537 Partitions, Violations = 886
Routed  44/537 Partitions, Violations = 884
Routed  46/537 Partitions, Violations = 853
Routed  48/537 Partitions, Violations = 840
Routed  50/537 Partitions, Violations = 831
Routed  52/537 Partitions, Violations = 833
Routed  54/537 Partitions, Violations = 833
Routed  56/537 Partitions, Violations = 823
Routed  58/537 Partitions, Violations = 812
Routed  60/537 Partitions, Violations = 798
Routed  62/537 Partitions, Violations = 795
Routed  64/537 Partitions, Violations = 791
Routed  66/537 Partitions, Violations = 790
Routed  68/537 Partitions, Violations = 788
Routed  70/537 Partitions, Violations = 763
Routed  72/537 Partitions, Violations = 757
Routed  74/537 Partitions, Violations = 748
Routed  76/537 Partitions, Violations = 743
Routed  78/537 Partitions, Violations = 743
Routed  80/537 Partitions, Violations = 743
Routed  82/537 Partitions, Violations = 732
Routed  84/537 Partitions, Violations = 722
Routed  86/537 Partitions, Violations = 718
Routed  88/537 Partitions, Violations = 718
Routed  90/537 Partitions, Violations = 718
Routed  92/537 Partitions, Violations = 717
Routed  94/537 Partitions, Violations = 703
Routed  96/537 Partitions, Violations = 695
Routed  98/537 Partitions, Violations = 695
Routed  100/537 Partitions, Violations =        691
Routed  102/537 Partitions, Violations =        689
Routed  104/537 Partitions, Violations =        681
Routed  106/537 Partitions, Violations =        681
Routed  108/537 Partitions, Violations =        679
Routed  110/537 Partitions, Violations =        672
Routed  112/537 Partitions, Violations =        672
Routed  114/537 Partitions, Violations =        668
Routed  116/537 Partitions, Violations =        667
Routed  118/537 Partitions, Violations =        654
Routed  120/537 Partitions, Violations =        654
Routed  122/537 Partitions, Violations =        651
Routed  124/537 Partitions, Violations =        645
Routed  126/537 Partitions, Violations =        644
Routed  128/537 Partitions, Violations =        642
Routed  130/537 Partitions, Violations =        639
Routed  132/537 Partitions, Violations =        639
Routed  134/537 Partitions, Violations =        639
Routed  136/537 Partitions, Violations =        622
Routed  138/537 Partitions, Violations =        615
Routed  140/537 Partitions, Violations =        612
Routed  142/537 Partitions, Violations =        608
Routed  144/537 Partitions, Violations =        606
Routed  146/537 Partitions, Violations =        602
Routed  148/537 Partitions, Violations =        602
Routed  150/537 Partitions, Violations =        597
Routed  152/537 Partitions, Violations =        597
Routed  154/537 Partitions, Violations =        595
Routed  156/537 Partitions, Violations =        587
Routed  158/537 Partitions, Violations =        578
Routed  160/537 Partitions, Violations =        577
Routed  162/537 Partitions, Violations =        570
Routed  164/537 Partitions, Violations =        569
Routed  166/537 Partitions, Violations =        566
Routed  168/537 Partitions, Violations =        565
Routed  170/537 Partitions, Violations =        561
Routed  172/537 Partitions, Violations =        561
Routed  174/537 Partitions, Violations =        559
Routed  176/537 Partitions, Violations =        558
Routed  178/537 Partitions, Violations =        557
Routed  180/537 Partitions, Violations =        547
Routed  182/537 Partitions, Violations =        541
Routed  184/537 Partitions, Violations =        539
Routed  186/537 Partitions, Violations =        537
Routed  188/537 Partitions, Violations =        530
Routed  190/537 Partitions, Violations =        530
Routed  192/537 Partitions, Violations =        528
Routed  194/537 Partitions, Violations =        528
Routed  196/537 Partitions, Violations =        527
Routed  198/537 Partitions, Violations =        527
Routed  200/537 Partitions, Violations =        525
Routed  202/537 Partitions, Violations =        518
Routed  204/537 Partitions, Violations =        505
Routed  206/537 Partitions, Violations =        497
Routed  208/537 Partitions, Violations =        497
Routed  210/537 Partitions, Violations =        492
Routed  212/537 Partitions, Violations =        490
Routed  214/537 Partitions, Violations =        490
Routed  216/537 Partitions, Violations =        487
Routed  218/537 Partitions, Violations =        481
Routed  220/537 Partitions, Violations =        481
Routed  222/537 Partitions, Violations =        480
Routed  224/537 Partitions, Violations =        470
Routed  226/537 Partitions, Violations =        470
Routed  228/537 Partitions, Violations =        467
Routed  230/537 Partitions, Violations =        451
Routed  232/537 Partitions, Violations =        450
Routed  234/537 Partitions, Violations =        447
Routed  236/537 Partitions, Violations =        444
Routed  238/537 Partitions, Violations =        444
Routed  240/537 Partitions, Violations =        442
Routed  242/537 Partitions, Violations =        432
Routed  244/537 Partitions, Violations =        426
Routed  246/537 Partitions, Violations =        425
Routed  248/537 Partitions, Violations =        424
Routed  250/537 Partitions, Violations =        423
Routed  252/537 Partitions, Violations =        421
Routed  254/537 Partitions, Violations =        420
Routed  256/537 Partitions, Violations =        413
Routed  258/537 Partitions, Violations =        413
Routed  260/537 Partitions, Violations =        408
Routed  262/537 Partitions, Violations =        408
Routed  264/537 Partitions, Violations =        404
Routed  266/537 Partitions, Violations =        395
Routed  268/537 Partitions, Violations =        395
Routed  270/537 Partitions, Violations =        395
Routed  272/537 Partitions, Violations =        395
Routed  274/537 Partitions, Violations =        387
Routed  276/537 Partitions, Violations =        387
Routed  278/537 Partitions, Violations =        378
Routed  280/537 Partitions, Violations =        378
Routed  282/537 Partitions, Violations =        378
Routed  284/537 Partitions, Violations =        374
Routed  286/537 Partitions, Violations =        369
Routed  288/537 Partitions, Violations =        361
Routed  290/537 Partitions, Violations =        359
Routed  292/537 Partitions, Violations =        354
Routed  294/537 Partitions, Violations =        354
Routed  296/537 Partitions, Violations =        354
Routed  298/537 Partitions, Violations =        353
Routed  300/537 Partitions, Violations =        351
Routed  302/537 Partitions, Violations =        347
Routed  304/537 Partitions, Violations =        345
Routed  306/537 Partitions, Violations =        343
Routed  308/537 Partitions, Violations =        341
Routed  310/537 Partitions, Violations =        341
Routed  312/537 Partitions, Violations =        341
Routed  314/537 Partitions, Violations =        328
Routed  316/537 Partitions, Violations =        315
Routed  318/537 Partitions, Violations =        309
Routed  320/537 Partitions, Violations =        309
Routed  322/537 Partitions, Violations =        309
Routed  324/537 Partitions, Violations =        309
Routed  326/537 Partitions, Violations =        308
Routed  328/537 Partitions, Violations =        304
Routed  330/537 Partitions, Violations =        304
Routed  332/537 Partitions, Violations =        301
Routed  334/537 Partitions, Violations =        293
Routed  336/537 Partitions, Violations =        283
Routed  338/537 Partitions, Violations =        281
Routed  340/537 Partitions, Violations =        274
Routed  342/537 Partitions, Violations =        270
Routed  344/537 Partitions, Violations =        264
Routed  346/537 Partitions, Violations =        264
Routed  348/537 Partitions, Violations =        261
Routed  350/537 Partitions, Violations =        261
Routed  352/537 Partitions, Violations =        256
Routed  354/537 Partitions, Violations =        255
Routed  356/537 Partitions, Violations =        254
Routed  358/537 Partitions, Violations =        254
Routed  360/537 Partitions, Violations =        250
Routed  362/537 Partitions, Violations =        248
Routed  364/537 Partitions, Violations =        245
Routed  366/537 Partitions, Violations =        238
Routed  368/537 Partitions, Violations =        232
Routed  370/537 Partitions, Violations =        228
Routed  372/537 Partitions, Violations =        225
Routed  374/537 Partitions, Violations =        224
Routed  376/537 Partitions, Violations =        223
Routed  378/537 Partitions, Violations =        222
Routed  380/537 Partitions, Violations =        221
Routed  382/537 Partitions, Violations =        217
Routed  384/537 Partitions, Violations =        213
Routed  386/537 Partitions, Violations =        210
Routed  388/537 Partitions, Violations =        204
Routed  390/537 Partitions, Violations =        200
Routed  392/537 Partitions, Violations =        199
Routed  394/537 Partitions, Violations =        194
Routed  396/537 Partitions, Violations =        194
Routed  398/537 Partitions, Violations =        193
Routed  400/537 Partitions, Violations =        192
Routed  402/537 Partitions, Violations =        188
Routed  404/537 Partitions, Violations =        182
Routed  406/537 Partitions, Violations =        182
Routed  408/537 Partitions, Violations =        182
Routed  410/537 Partitions, Violations =        181
Routed  412/537 Partitions, Violations =        175
Routed  414/537 Partitions, Violations =        175
Routed  416/537 Partitions, Violations =        173
Routed  418/537 Partitions, Violations =        173
Routed  420/537 Partitions, Violations =        167
Routed  422/537 Partitions, Violations =        162
Routed  424/537 Partitions, Violations =        161
Routed  426/537 Partitions, Violations =        160
Routed  428/537 Partitions, Violations =        156
Routed  430/537 Partitions, Violations =        154
Routed  432/537 Partitions, Violations =        148
Routed  434/537 Partitions, Violations =        146
Routed  436/537 Partitions, Violations =        146
Routed  438/537 Partitions, Violations =        145
Routed  440/537 Partitions, Violations =        139
Routed  442/537 Partitions, Violations =        134
Routed  444/537 Partitions, Violations =        129
Routed  446/537 Partitions, Violations =        126
Routed  448/537 Partitions, Violations =        125
Routed  450/537 Partitions, Violations =        125
Routed  452/537 Partitions, Violations =        125
Routed  454/537 Partitions, Violations =        118
Routed  456/537 Partitions, Violations =        118
Routed  458/537 Partitions, Violations =        114
Routed  460/537 Partitions, Violations =        114
Routed  462/537 Partitions, Violations =        114
Routed  464/537 Partitions, Violations =        113
Routed  466/537 Partitions, Violations =        112
Routed  468/537 Partitions, Violations =        109
Routed  470/537 Partitions, Violations =        103
Routed  472/537 Partitions, Violations =        103
Routed  474/537 Partitions, Violations =        102
Routed  476/537 Partitions, Violations =        100
Routed  478/537 Partitions, Violations =        100
Routed  480/537 Partitions, Violations =        94
Routed  482/537 Partitions, Violations =        94
Routed  484/537 Partitions, Violations =        92
Routed  486/537 Partitions, Violations =        87
Routed  488/537 Partitions, Violations =        86
Routed  490/537 Partitions, Violations =        83
Routed  492/537 Partitions, Violations =        83
Routed  494/537 Partitions, Violations =        82
Routed  496/537 Partitions, Violations =        71
Routed  498/537 Partitions, Violations =        71
Routed  500/537 Partitions, Violations =        68
Routed  502/537 Partitions, Violations =        67
Routed  504/537 Partitions, Violations =        65
Routed  506/537 Partitions, Violations =        61
Routed  508/537 Partitions, Violations =        59
Routed  510/537 Partitions, Violations =        56
Routed  512/537 Partitions, Violations =        50
Routed  514/537 Partitions, Violations =        50
Routed  516/537 Partitions, Violations =        46
Routed  518/537 Partitions, Violations =        46
Routed  520/537 Partitions, Violations =        40
Routed  522/537 Partitions, Violations =        39
Routed  524/537 Partitions, Violations =        34
Routed  526/537 Partitions, Violations =        34
Routed  528/537 Partitions, Violations =        31
Routed  530/537 Partitions, Violations =        31
Routed  532/537 Partitions, Violations =        29
Routed  534/537 Partitions, Violations =        22
Routed  536/537 Partitions, Violations =        22

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      21
        Diff net spacing : 16
        Less than minimum area : 2
        Same net spacing : 1
        Short : 2

[Iter 1] Elapsed real time: 0:00:19 
[Iter 1] Elapsed cpu  time: sys=0:00:07 usr=0:04:06 total=0:04:14
[Iter 1] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 1] Total (MB): Used  158  Alloctr  166  Proc 6725 

End DR iteration 1 with 537 parts

Start DR iteration 2: non-uniform partition
Routed  1/12 Partitions, Violations =   13
Routed  2/12 Partitions, Violations =   13
Routed  3/12 Partitions, Violations =   11
Routed  4/12 Partitions, Violations =   8
Routed  5/12 Partitions, Violations =   9
Routed  6/12 Partitions, Violations =   6
Routed  7/12 Partitions, Violations =   5
Routed  8/12 Partitions, Violations =   4
Routed  9/12 Partitions, Violations =   4
Routed  10/12 Partitions, Violations =  4
Routed  11/12 Partitions, Violations =  6
Routed  12/12 Partitions, Violations =  7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 5
        Short : 2

[Iter 2] Elapsed real time: 0:00:20 
[Iter 2] Elapsed cpu  time: sys=0:00:10 usr=0:04:11 total=0:04:21
[Iter 2] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 2] Total (MB): Used  158  Alloctr  166  Proc 6725 

End DR iteration 2 with 12 parts

Start DR iteration 3: non-uniform partition
Routed  1/4 Partitions, Violations =    4
Routed  2/4 Partitions, Violations =    4
Routed  3/4 Partitions, Violations =    5
Routed  4/4 Partitions, Violations =    7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 5
        Short : 2

[Iter 3] Elapsed real time: 0:00:20 
[Iter 3] Elapsed cpu  time: sys=0:00:12 usr=0:04:16 total=0:04:28
[Iter 3] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 3] Total (MB): Used  158  Alloctr  166  Proc 6725 

End DR iteration 3 with 4 parts

Start DR iteration 4: non-uniform partition
Routed  1/4 Partitions, Violations =    5
Routed  2/4 Partitions, Violations =    4
Routed  3/4 Partitions, Violations =    5
Routed  4/4 Partitions, Violations =    7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 5
        Short : 2

[Iter 4] Elapsed real time: 0:00:21 
[Iter 4] Elapsed cpu  time: sys=0:00:15 usr=0:04:20 total=0:04:35
[Iter 4] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 4] Total (MB): Used  158  Alloctr  166  Proc 6725 

End DR iteration 4 with 4 parts

Start DR iteration 5: non-uniform partition
Routed  1/4 Partitions, Violations =    5
Routed  2/4 Partitions, Violations =    4
Routed  3/4 Partitions, Violations =    5
Routed  4/4 Partitions, Violations =    7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 5
        Short : 2

[Iter 5] Elapsed real time: 0:00:22 
[Iter 5] Elapsed cpu  time: sys=0:00:17 usr=0:04:25 total=0:04:42
[Iter 5] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 5] Total (MB): Used  158  Alloctr  166  Proc 6725 

End DR iteration 5 with 4 parts

Start DR iteration 6: non-uniform partition
Routed  1/4 Partitions, Violations =    3
Routed  2/4 Partitions, Violations =    4
Routed  3/4 Partitions, Violations =    5
Routed  4/4 Partitions, Violations =    7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 5
        Short : 2

[Iter 6] Elapsed real time: 0:00:22 
[Iter 6] Elapsed cpu  time: sys=0:00:20 usr=0:04:29 total=0:04:50
[Iter 6] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 6] Total (MB): Used  158  Alloctr  166  Proc 6725 

End DR iteration 6 with 4 parts

Start DR iteration 7: non-uniform partition
Routed  1/4 Partitions, Violations =    5
Routed  2/4 Partitions, Violations =    4
Routed  3/4 Partitions, Violations =    5
Routed  4/4 Partitions, Violations =    7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 5
        Short : 2

[Iter 7] Elapsed real time: 0:00:23 
[Iter 7] Elapsed cpu  time: sys=0:00:23 usr=0:04:34 total=0:04:57
[Iter 7] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 7] Total (MB): Used  158  Alloctr  166  Proc 6725 

End DR iteration 7 with 4 parts

Start DR iteration 8: non-uniform partition
Routed  1/4 Partitions, Violations =    3
Routed  2/4 Partitions, Violations =    4
Routed  3/4 Partitions, Violations =    5
Routed  4/4 Partitions, Violations =    7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 5
        Short : 2

[Iter 8] Elapsed real time: 0:00:23 
[Iter 8] Elapsed cpu  time: sys=0:00:26 usr=0:04:38 total=0:05:05
[Iter 8] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 8] Total (MB): Used  158  Alloctr  166  Proc 6725 

End DR iteration 8 with 4 parts

Start DR iteration 9: non-uniform partition
Routed  1/4 Partitions, Violations =    1
Routed  2/4 Partitions, Violations =    4
Routed  3/4 Partitions, Violations =    6
Routed  4/4 Partitions, Violations =    7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 5
        Short : 2

[Iter 9] Elapsed real time: 0:00:24 
[Iter 9] Elapsed cpu  time: sys=0:00:29 usr=0:04:43 total=0:05:12
[Iter 9] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 9] Total (MB): Used  158  Alloctr  166  Proc 6725 

End DR iteration 9 with 4 parts

Start DR iteration 10: non-uniform partition
Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    1
Routed  3/4 Partitions, Violations =    2
Routed  4/4 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 2
        Short : 2

[Iter 10] Elapsed real time: 0:00:24 
[Iter 10] Elapsed cpu  time: sys=0:00:32 usr=0:04:47 total=0:05:19
[Iter 10] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 10] Total (MB): Used  158  Alloctr  166  Proc 6725 

End DR iteration 10 with 4 parts

Start DR iteration 11: non-uniform partition
Routed  1/3 Partitions, Violations =    1
Routed  2/3 Partitions, Violations =    2
Routed  3/3 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 2
        Short : 2

[Iter 11] Elapsed real time: 0:00:25 
[Iter 11] Elapsed cpu  time: sys=0:00:34 usr=0:04:52 total=0:05:27
[Iter 11] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 11] Total (MB): Used  158  Alloctr  166  Proc 6725 

End DR iteration 11 with 3 parts

Start DR iteration 12: non-uniform partition
Routed  1/3 Partitions, Violations =    1
Routed  2/3 Partitions, Violations =    1
Routed  3/3 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 12] Elapsed real time: 0:00:26 
[Iter 12] Elapsed cpu  time: sys=0:00:37 usr=0:04:56 total=0:05:34
[Iter 12] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 12] Total (MB): Used  158  Alloctr  166  Proc 6725 

End DR iteration 12 with 3 parts

Start DR iteration 13: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 13] Elapsed real time: 0:00:26 
[Iter 13] Elapsed cpu  time: sys=0:00:40 usr=0:05:01 total=0:05:41
[Iter 13] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 13] Total (MB): Used  158  Alloctr  166  Proc 6725 

End DR iteration 13 with 2 parts

Start DR iteration 14: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 1
        Short : 1

[Iter 14] Elapsed real time: 0:00:27 
[Iter 14] Elapsed cpu  time: sys=0:00:42 usr=0:05:05 total=0:05:48
[Iter 14] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 14] Total (MB): Used  158  Alloctr  166  Proc 6725 

End DR iteration 14 with 2 parts

Start DR iteration 15: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 15] Elapsed real time: 0:00:27 
[Iter 15] Elapsed cpu  time: sys=0:00:45 usr=0:05:10 total=0:05:56
[Iter 15] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 15] Total (MB): Used  158  Alloctr  166  Proc 6725 

End DR iteration 15 with 2 parts

Start DR iteration 16: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 16] Elapsed real time: 0:00:28 
[Iter 16] Elapsed cpu  time: sys=0:00:49 usr=0:05:15 total=0:06:04
[Iter 16] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 16] Total (MB): Used  158  Alloctr  166  Proc 6725 

End DR iteration 16 with 2 parts

Start DR iteration 17: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 17] Elapsed real time: 0:00:29 
[Iter 17] Elapsed cpu  time: sys=0:00:52 usr=0:05:19 total=0:06:12
[Iter 17] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 17] Total (MB): Used  158  Alloctr  166  Proc 6725 

End DR iteration 17 with 2 parts

Start DR iteration 18: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 18] Elapsed real time: 0:00:29 
[Iter 18] Elapsed cpu  time: sys=0:00:55 usr=0:05:24 total=0:06:19
[Iter 18] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 18] Total (MB): Used  158  Alloctr  166  Proc 6725 

End DR iteration 18 with 2 parts

Start DR iteration 19: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 19] Elapsed real time: 0:00:30 
[Iter 19] Elapsed cpu  time: sys=0:00:58 usr=0:05:29 total=0:06:27
[Iter 19] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 19] Total (MB): Used  158  Alloctr  166  Proc 6725 

End DR iteration 19 with 2 parts

Stop DR since not converging

[DR] Elapsed real time: 0:00:30 
[DR] Elapsed cpu  time: sys=0:00:58 usr=0:05:29 total=0:06:27
[DR] Stage (MB): Used    8  Alloctr   10  Proc    0 
[DR] Total (MB): Used  126  Alloctr  134  Proc 6725 
[DR: Done] Elapsed real time: 0:00:30 
[DR: Done] Elapsed cpu  time: sys=0:00:58 usr=0:05:29 total=0:06:27
[DR: Done] Stage (MB): Used    8  Alloctr   10  Proc    0 
[DR: Done] Total (MB): Used  126  Alloctr  134  Proc 6725 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 123 aligned/redundant DRCs. (ZRT-305)

DR finished with 2 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 1
        Short : 1



Total Wire Length =                    1314024 micron
Total Number of Contacts =             463704
Total Number of Wires =                453974
Total Number of PtConns =              60920
Total Number of Routed Wires =       453974
Total Routed Wire Length =           1306602 micron
Total Number of Routed Contacts =       463704
        Layer                 M1 :       8014 micron
        Layer                 M2 :     348421 micron
        Layer                 M3 :     433853 micron
        Layer                 M4 :     229589 micron
        Layer                 M5 :     200445 micron
        Layer                 M6 :      79233 micron
        Layer                 M7 :      14469 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA67SQ_C(rot) :       1100
        Via   VIA67SQ_C(rot)_1x2 :         11
        Via            VIA56SQ_C :       4333
        Via            VIA45SQ_C :         62
        Via       VIA45SQ_C(rot) :      19035
        Via            VIA34SQ_C :      56355
        Via       VIA34SQ_C(rot) :        212
        Via        VIA34SQ_C_2x1 :          1
        Via            VIA23SQ_C :       1768
        Via       VIA23SQ_C(rot) :     201906
        Via            VIA12SQ_C :     160126
        Via       VIA12SQ_C(rot) :      12044
        Via           VIA12BAR_C :       5080
        Via      VIA12BAR_C(rot) :         20
        Via             VIA12BAR :          7
        Via        VIA12BAR(rot) :         72
        Via        VIA12SQ_C_2x1 :       1569
        Via          VIA12SQ_2x1 :          2
        Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.34% (1584 / 463704 vias)
 
    Layer VIA1       =  0.88% (1572   / 178921  vias)
        Weight 1     =  0.88% (1572    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.12% (177349  vias)
    Layer VIA2       =  0.00% (0      / 203674  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (203674  vias)
    Layer VIA3       =  0.00% (1      / 56568   vias)
        Weight 1     =  0.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (56567   vias)
    Layer VIA4       =  0.00% (0      / 19097   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (19097   vias)
    Layer VIA5       =  0.00% (0      / 4333    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4333    vias)
    Layer VIA6       =  0.99% (11     / 1111    vias)
        Weight 1     =  0.99% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.01% (1100    vias)
 
  Total double via conversion rate    =  0.34% (1584 / 463704 vias)
 
    Layer VIA1       =  0.88% (1572   / 178921  vias)
    Layer VIA2       =  0.00% (0      / 203674  vias)
    Layer VIA3       =  0.00% (1      / 56568   vias)
    Layer VIA4       =  0.00% (0      / 19097   vias)
    Layer VIA5       =  0.00% (0      / 4333    vias)
    Layer VIA6       =  0.99% (11     / 1111    vias)
 
  The optimized via conversion rate based on total routed via count =  0.34% (1584 / 463704 vias)
 
    Layer VIA1       =  0.88% (1572   / 178921  vias)
        Weight 1     =  0.88% (1572    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.12% (177349  vias)
    Layer VIA2       =  0.00% (0      / 203674  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (203674  vias)
    Layer VIA3       =  0.00% (1      / 56568   vias)
        Weight 1     =  0.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (56567   vias)
    Layer VIA4       =  0.00% (0      / 19097   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (19097   vias)
    Layer VIA5       =  0.00% (0      / 4333    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4333    vias)
    Layer VIA6       =  0.99% (11     / 1111    vias)
        Weight 1     =  0.99% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.01% (1100    vias)
 

Total number of nets = 49157
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 2
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 167 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2023-05-19 17:00:33 / Session: 2.25 hr / Command: 0.03 hr / Memory: 4480 MB (FLW-8100)
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2023-05-19 17:00:33 / Session: 2.25 hr / Command: 0.00 hr / Memory: 4480 MB (FLW-8100)
Route-opt command begin                   CPU: 12781 s (  3.55 hr )  ELAPSE:  8102 s (  2.25 hr )  MEM-PEAK:  4479 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 49127 nets, 0 global routed, 49124 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'ORCA_TOP'. (NEX-022)
---extraction options---
Corner: Cmax
 late_cap_scale                : 1.
 late_res_scale                : 1.
 late_ccap_scale               : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
 early_ccap_scale              : 1.
Corner: Cmin
 late_cap_scale                : 1.
 late_res_scale                : 1.
 late_ccap_scale               : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
 early_ccap_scale              : 1.
Global options:
 late_ccap_threshold       : 3 fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 16
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: ORCA_TOP 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 49124 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49124, routed nets = 49124, across physical hierarchy nets = 0, parasitics cached nets = 49124, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 704. (TIM-112)

Route-opt timing update complete          CPU: 12889 s (  3.58 hr )  ELAPSE:  8112 s (  2.25 hr )  MEM-PEAK:  4479 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0965     0.5682        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.2346     2.3913        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   0.1340     0.7333        -          -      -
    1  10   0.4016    13.4090        -          -      -
    1  11   0.2388     4.7143        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0347     0.1662      8
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    2  11        -          -   0.0000     0.0000      0
    2  12        -          -   0.0000     0.0000      0
    2  13        -          -   0.0000     0.0000      0
    2  14        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.2980     0.2980        -          -      -
    3  10   0.0343     0.1238        -          -      -
    3  11   0.0000     0.0000        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  14   0.0000     0.0000        -          -      -
    3  15   0.0000     0.0000        -          -      -
    4   1        -          -   0.0000     0.0000      0
    4   2        -          -   0.0000     0.0000      0
    4   3        -          -   0.0000     0.0000      0
    4   4        -          -   0.0000     0.0000      0
    4   5        -          -   0.0000     0.0000      0
    4   6        -          -   0.0000     0.0000      0
    4   7        -          -   0.0000     0.0000      0
    4   8        -          -   0.0000     0.0000      0
    4   9        -          -   0.0000     0.0000      0
    4  10        -          -   0.0000     0.0000      0
    4  11        -          -   0.0000     0.0000      0
    4  12        -          -   0.0000     0.0000      0
    4  13        -          -   0.0000     0.0000      0
    4  14        -          -   0.0000     0.0000      0
    4  15        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.4016    21.8161  21.2479    416        -          -      -       52     2.4004      125  391540608
    2   *        -          -        -      -   0.0347     0.1662      8        0     0.0000       45 190854922240
    3   *   0.2980     0.4218   0.4218      9        -          -      -       52     2.4004      125  359516096
    4   *        -          -        -      -   0.0000     0.0000      0        0     0.0000       45 200880570368
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.4016    22.2378  21.6696    425   0.0347     0.1662      8       52     2.4004      127 200880570368    384901.09      46128
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.4016    22.2378  21.6696    425   0.0347     0.1662      8       52      127 200880570368    384901.09      46128
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 16 threads
Design is MV READY with 2 voltage domains.
Route-opt initialization complete         CPU: 12916 s (  3.59 hr )  ELAPSE:  8126 s (  2.26 hr )  MEM-PEAK:  4479 MB
Information: Initializing classic cellmap without advanced rules enabled and with NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 56125 vias (10342 on M7); 199 under straps (199 on M7); 15776 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = 440905de55089c37
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 16 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)
Formatting 9185 sectors on layer M6:
Formatting 9033 sectors on layer M3:
Formatting 9033 sectors on layer M5:
Formatting 9309 sectors on layer M4:
Layer M6: 0 straps, 9185 other, 0 preroute
Layer M6: 60 secDefs  9185 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M5: 0 straps, 9033 other, 0 preroute
Layer M5: 38 secDefs  9033 sectors (0 empty)
Layer M3: 0 straps, 9033 other, 0 preroute
Layer M3: 49 secDefs  9033 sectors (0 empty)
Layer M4: 0 straps, 9309 other, 0 preroute
Layer M4: 33 secDefs  9309 sectors (0 empty)
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 235 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 32824 sectors on layer M2:
Layer M2: 16093 straps, 16731 other, 0 preroute
Layer M2: 107 secDefs  32824 sectors (0 empty)
Formatting 47211 sectors on layer M1:
Layer M1: 15740 straps, 31471 other, 0 preroute
Layer M1: 14 secDefs  47211 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 137272
Num SecDefs:   692

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Total 6.3100 seconds to build cellmap data
Total 0.7700 seconds to load 50710 cell instances into cellmap
Moveable cells: 46199; Application fixed cells: 293; Macro cells: 0; User fixed cells: 4218
48827 out of 48860 data nets are detail routed, 297 out of 297 clock nets are detail routed and total 49157 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 1.9749, cell height 1.6733, cell area 3.3053 for total 46492 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)


Route-opt optimization Phase 2 Iter  1         31.61       30.80      0.18      1233       0.385  200880570368.00       46128            2.26      4479

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Route-opt optimization Phase 3 Iter  1         31.61       30.80      0.18      1233       0.385  200880537600.00       46126            2.26      4479
Route-opt optimization Phase 3 Iter  2         31.61       30.80      0.18      1233       0.385  200880537600.00       46126            2.26      4479

Route-opt optimization Phase 4 Iter  1         31.61       30.80      0.18       616       0.385  200869593088.00       46128            2.26      4479
Route-opt optimization Phase 4 Iter  2         31.61       30.80      0.18       616       0.385  200869593088.00       46128            2.26      4479
Route-opt optimization Phase 4 Iter  3         31.61       30.80      0.18       616       0.385  200869593088.00       46128            2.26      4479
Route-opt optimization Phase 4 Iter  4         31.61       30.80      0.18       616       0.385  200869593088.00       46128            2.26      4479
Route-opt optimization Phase 4 Iter  5         31.61       30.80      0.18       616       0.385  200869593088.00       46128            2.26      4479
Route-opt optimization Phase 4 Iter  6         31.61       30.80      0.18       616       0.385  200869593088.00       46128            2.26      4479
Route-opt optimization Phase 4 Iter  7         31.61       30.80      0.18       616       0.385  200869593088.00       46128            2.26      4479
Route-opt optimization Phase 4 Iter  8         31.61       30.80      0.18       616       0.385  200869593088.00       46128            2.26      4479
Route-opt optimization Phase 4 Iter  9         31.61       30.80      0.18       616       0.385  200869593088.00       46128            2.26      4479

INFO: Enable clock_slack updates.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 5 Iter  1          0.91        0.43      0.18       616       0.385  205090766848.00       46128            2.26      4479
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)
INFO: Disable clock_slack updates.

INFO: Enable clock_slack updates.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 6 Iter  1          0.42        0.42      0.18       616       0.385  205120700416.00       46128            2.26      4479
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)
INFO: Disable clock_slack updates.

Route-opt optimization Phase 7 Iter  1          0.42        0.42      0.18       616       0.385  205016072192.00       46128            2.27      4479

Route-opt optimization Phase 8 Iter  1          0.42        0.42      0.18       588       0.384  204074401792.00       46128            2.27      4479


Route-opt optimization Phase 10 Iter  1         0.42        0.42      0.18       588       0.383  203476303872.00       45916            2.27      4479
Route-opt optimization Phase 10 Iter  2         0.42        0.42      0.18       588       0.383  203476303872.00       45916            2.27      4479

Route-opt optimization Phase 11 Iter  1         0.42        0.42      0.18       588       0.383  203382587392.00       45936            2.27      4479
Route-opt optimization Phase 11 Iter  2         0.42        0.42      0.18       588       0.383  203382587392.00       45936            2.27      4479


Route-opt optimization complete                 0.42        0.42      0.00       588       0.383  203901992960.00       45936            2.27      4479
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 6510
NPLDRC Place Cache: hit rate  62.5%  (6510 / 17359)
NPLDRC Access Cache: unique cache elements 9311
NPLDRC Access Cache: hit rate  51.8%  (9319 / 19314)

Route-opt route preserve complete         CPU: 13346 s (  3.71 hr )  ELAPSE:  8188 s (  2.27 hr )  MEM-PEAK:  4479 MB
INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/ORCA_TOP_26677_447385176.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 56125 vias (10342 on M7); 199 under straps (199 on M7); 15776 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = 440905de55089c37
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 16 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)
Formatting 9185 sectors on layer M6:
Formatting 9309 sectors on layer M4:
Formatting 9033 sectors on layer M3:
Formatting 9033 sectors on layer M5:
Layer M6: 0 straps, 9185 other, 0 preroute
Layer M6: 60 secDefs  9185 sectors (0 empty)
Layer M4: 0 straps, 9309 other, 0 preroute
Layer M4: 33 secDefs  9309 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M3: 0 straps, 9033 other, 0 preroute
Layer M3: 49 secDefs  9033 sectors (0 empty)
Layer M5: 0 straps, 9033 other, 0 preroute
Layer M5: 38 secDefs  9033 sectors (0 empty)
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 235 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 32824 sectors on layer M2:
Layer M2: 16093 straps, 16731 other, 0 preroute
Layer M2: 107 secDefs  32824 sectors (0 empty)
Formatting 47211 sectors on layer M1:
Layer M1: 15740 straps, 31471 other, 0 preroute
Layer M1: 14 secDefs  47211 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 137272
Num SecDefs:   692

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 300 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        48486        Yes DEFAULT_VA
      105360         2032        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (523 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (1 sec)
Legalization complete (1065 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50518
number of references:               300
number of site rows:                478
number of locations attempted:  1196239
number of locations failed:      291626  (24.4%)

Legality of references at locations:
255 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7356     121880     24442 ( 20.1%)      75789     19786 ( 26.1%)  AO22X1_HVT
  1559      25874     12849 ( 49.7%)      16460      8606 ( 52.3%)  SDFFARX1_RVT
  3348      55700      9696 ( 17.4%)      33258      7407 ( 22.3%)  OR2X1_HVT
  2592      43663      8482 ( 19.4%)      26848      6872 ( 25.6%)  AO22X1_RVT
   999      16428      8401 ( 51.1%)      10779      5702 ( 52.9%)  SDFFNARX1_HVT
  2335      38485      6692 ( 17.4%)      21606      5119 ( 23.7%)  AND2X1_HVT
   656      10869      5573 ( 51.3%)       7036      3564 ( 50.7%)  SDFFARX1_HVT
   928      15317      4489 ( 29.3%)       9333      3156 ( 33.8%)  FADDX1_LVT
  1978      30147      4051 ( 13.4%)      16837      2687 ( 16.0%)  INVX0_HVT
  1017      17313      3433 ( 19.8%)      10610      2718 ( 25.6%)  AO22X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     4         64        40 ( 62.5%)         56        35 ( 62.5%)  SDFFNARX2_HVT
     5         48        24 ( 50.0%)         32        25 ( 78.1%)  OR2X4_HVT
     2         16         9 ( 56.2%)          0         0 (  0.0%)  NOR4X1_RVT
     3         64        31 ( 48.4%)         56        34 ( 60.7%)  HADDX1_RVT
     2         48        26 ( 54.2%)         48        26 ( 54.2%)  FADDX2_RVT
     2         64        34 ( 53.1%)         64        34 ( 53.1%)  AO222X2_LVT
   306       5002      2627 ( 52.5%)       3409      1815 ( 53.2%)  SDFFNARX1_RVT
     3         64        29 ( 45.3%)         48        30 ( 62.5%)  OA21X2_RVT
   999      16428      8401 ( 51.1%)      10779      5702 ( 52.9%)  SDFFNARX1_HVT
    24        339       178 ( 52.5%)        227       115 ( 50.7%)  SDFFARX2_HVT

Legality of references in rows:
10 references had row failures.
Worst 10 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX2_RVT
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX1_RVT
      478       239 ( 50.0%)  LSUPX4_RVT
      478       239 ( 50.0%)  LSUPX8_HVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX4_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       46007 (593999 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.108 um ( 0.06 row height)
rms weighted cell displacement:   0.108 um ( 0.06 row height)
max cell displacement:            3.800 um ( 2.27 row height)
avg cell displacement:            0.007 um ( 0.00 row height)
avg weighted cell displacement:   0.007 um ( 0.00 row height)
number of cells moved:              230
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/ZBUF_28_inst_54618 (NBUFFX2_HVT)
  Input location: (599,16.688)
  Legal location: (602.8,16.688)
  Displacement:   3.800 um ( 2.27 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_ (SDFFX2_HVT)
  Input location: (591.856,16.688)
  Legal location: (595.656,16.688)
  Displacement:   3.800 um ( 2.27 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54448 (NBUFFX2_RVT)
  Input location: (580.304,13.344)
  Legal location: (579.24,16.688)
  Displacement:   3.509 um ( 2.10 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54325 (NBUFFX2_HVT)
  Input location: (591.096,15.016)
  Legal location: (594.136,16.688)
  Displacement:   3.469 um ( 2.08 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54339 (NBUFFX2_HVT)
  Input location: (587.904,13.344)
  Legal location: (590.64,11.672)
  Displacement:   3.206 um ( 1.92 row height)
Cell: I_CLOCKING/occ_int1/U_clk_control_i_0/U14 (INVX2_HVT)
  Input location: (547.928,11.672)
  Legal location: (550.664,13.344)
  Displacement:   3.206 um ( 1.92 row height)
Cell: I_PCI_TOP/U7375 (INVX0_HVT)
  Input location: (475.728,11.672)
  Legal location: (472.992,11.672)
  Displacement:   2.736 um ( 1.64 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U10224 (AO22X1_HVT)
  Input location: (635.632,15.016)
  Legal location: (638.368,15.016)
  Displacement:   2.736 um ( 1.64 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_ (SDFFX1_HVT)
  Input location: (623.32,15.016)
  Legal location: (626.056,15.016)
  Displacement:   2.736 um ( 1.64 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__11_ (SDFFARX1_HVT)
  Input location: (630.16,15.016)
  Legal location: (632.896,15.016)
  Displacement:   2.736 um ( 1.64 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 304592
NPLDRC Place Cache: hit rate  62.5%  (304592 / 812980)
NPLDRC Access Cache: unique cache elements 358007
NPLDRC Access Cache: hit rate  57.5%  (358007 / 841456)
Legalization succeeded.
Total Legalizer CPU: 1088.313
Total Legalizer Wall Time: 1064.204
----------------------------------------------------------------

Route-opt legalization complete           CPU: 14418 s (  4.01 hr )  ELAPSE:  9253 s (  2.57 hr )  MEM-PEAK:  4479 MB
****************************************
Report : Power/Ground Connection Summary
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Fri May 19 17:19:45 2023
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  48537/48557
Power net VDDH                 2034/2036
Ground net VSS                 50536/50558
--------------------------------------------------------------------------------
Information: connections of 44 power/ground pin(s) are created or changed.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
[ECO: DbIn With Extraction] Elapsed real time: 0:00:02 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:01 usr=0:00:22 total=0:00:24
[ECO: DbIn With Extraction] Stage (MB): Used  111  Alloctr  114  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  115  Alloctr  118  Proc 6725 
Warning: Power net VDDH has no power preroutes, skip tie-off. (ZRT-101)
[ECO: Analysis] Elapsed real time: 0:00:02 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:01 usr=0:00:22 total=0:00:24
[ECO: Analysis] Stage (MB): Used  111  Alloctr  114  Proc    0 
[ECO: Analysis] Total (MB): Used  115  Alloctr  118  Proc 6725 
Num of eco nets = 48964
Num of open eco nets = 1942
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:01 usr=0:00:22 total=0:00:24
[ECO: Init] Stage (MB): Used  118  Alloctr  120  Proc    0 
[ECO: Init] Total (MB): Used  122  Alloctr  124  Proc 6725 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  126  Alloctr  129  Proc 6725 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used  136  Alloctr  139  Proc 6725 
Net statistics:
Total number of nets     = 48965
Number of nets to route  = 1942
Number of single or zero port nets = 30
Number of nets with min-layer-mode soft = 118
Number of nets with min-layer-mode soft-cost-medium = 118
Number of nets with max-layer-mode hard = 118
1942 nets are partially connected,
 of which 1942 are detail routed and 75 are global routed.
46993 nets are fully connected,
 of which 46835 are detail routed and 0 are global routed.
118 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Build All Nets] Stage (MB): Used   18  Alloctr   20  Proc    0 
[End of Build All Nets] Total (MB): Used  155  Alloctr  159  Proc 6725 
Average gCell capacity  4.90     on layer (1)    M1
Average gCell capacity  6.46     on layer (2)    M2
Average gCell capacity  3.71     on layer (3)    M3
Average gCell capacity  3.77     on layer (4)    M4
Average gCell capacity  1.88     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   53  Alloctr   53  Proc    0 
[End of Build Congestion map] Total (MB): Used  209  Alloctr  213  Proc 6725 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[End of Build Data] Stage (MB): Used   80  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  210  Alloctr  214  Proc 6725 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Blocked Pin Detection] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  386  Alloctr  390  Proc 6725 
Information: Using 16 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Initial Routing] Total (MB): Used  389  Alloctr  393  Proc 6725 
Initial. Routing result:
Initial. Both Dirs: Overflow =  9005 Max = 9 GRCs = 13932 (2.32%)
Initial. H routing: Overflow =  4549 Max = 4 (GRCs =    2) GRCs = 10520 (3.50%)
Initial. V routing: Overflow =  4455 Max = 9 (GRCs =    4) GRCs =  3412 (1.14%)
Initial. M1         Overflow =    44 Max = 2 (GRCs =    1) GRCs =    43 (0.01%)
Initial. M2         Overflow =  4294 Max = 9 (GRCs =    4) GRCs =  3017 (1.00%)
Initial. M3         Overflow =  4008 Max = 4 (GRCs =    2) GRCs =  7144 (2.38%)
Initial. M4         Overflow =   150 Max = 3 (GRCs =    1) GRCs =   368 (0.12%)
Initial. M5         Overflow =   143 Max = 2 (GRCs =    6) GRCs =   508 (0.17%)
Initial. M6         Overflow =    10 Max = 1 (GRCs =   27) GRCs =    27 (0.01%)
Initial. M7         Overflow =   353 Max = 1 (GRCs = 2825) GRCs =  2825 (0.94%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   504 Max =  3 GRCs =  3231 (1.86%)
Initial. H routing: Overflow =   455 Max =  3 (GRCs =    4) GRCs =  3088 (3.56%)
Initial. V routing: Overflow =    48 Max =  3 (GRCs =    1) GRCs =   143 (0.16%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     7 Max =  2 (GRCs =    3) GRCs =    16 (0.02%)
Initial. M3         Overflow =    78 Max =  3 (GRCs =    4) GRCs =   174 (0.20%)
Initial. M4         Overflow =    34 Max =  3 (GRCs =    1) GRCs =   106 (0.12%)
Initial. M5         Overflow =    23 Max =  2 (GRCs =    3) GRCs =    91 (0.10%)
Initial. M6         Overflow =     7 Max =  1 (GRCs =   21) GRCs =    21 (0.02%)
Initial. M7         Overflow =   352 Max =  1 (GRCs = 2823) GRCs =  2823 (3.26%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1362.57
Initial. Layer M1 wire length = 157.20
Initial. Layer M2 wire length = 382.99
Initial. Layer M3 wire length = 730.51
Initial. Layer M4 wire length = 67.51
Initial. Layer M5 wire length = 24.36
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2249
Initial. Via VIA12SQ_C count = 1381
Initial. Via VIA23SQ_C count = 781
Initial. Via VIA34SQ_C count = 72
Initial. Via VIA45SQ_C count = 15
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  389  Alloctr  393  Proc 6725 
phase1. Routing result:
phase1. Both Dirs: Overflow =  8977 Max = 9 GRCs = 13910 (2.31%)
phase1. H routing: Overflow =  4529 Max = 4 (GRCs =    2) GRCs = 10501 (3.49%)
phase1. V routing: Overflow =  4448 Max = 9 (GRCs =    4) GRCs =  3409 (1.13%)
phase1. M1         Overflow =    44 Max = 2 (GRCs =    1) GRCs =    43 (0.01%)
phase1. M2         Overflow =  4287 Max = 9 (GRCs =    4) GRCs =  3014 (1.00%)
phase1. M3         Overflow =  3988 Max = 4 (GRCs =    2) GRCs =  7125 (2.37%)
phase1. M4         Overflow =   150 Max = 3 (GRCs =    1) GRCs =   368 (0.12%)
phase1. M5         Overflow =   143 Max = 2 (GRCs =    6) GRCs =   508 (0.17%)
phase1. M6         Overflow =    10 Max = 1 (GRCs =   27) GRCs =    27 (0.01%)
phase1. M7         Overflow =   353 Max = 1 (GRCs = 2825) GRCs =  2825 (0.94%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =   504 Max =  3 GRCs =  3231 (1.86%)
phase1. H routing: Overflow =   455 Max =  3 (GRCs =    4) GRCs =  3088 (3.56%)
phase1. V routing: Overflow =    48 Max =  3 (GRCs =    1) GRCs =   143 (0.16%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     7 Max =  2 (GRCs =    3) GRCs =    16 (0.02%)
phase1. M3         Overflow =    78 Max =  3 (GRCs =    4) GRCs =   174 (0.20%)
phase1. M4         Overflow =    34 Max =  3 (GRCs =    1) GRCs =   106 (0.12%)
phase1. M5         Overflow =    23 Max =  2 (GRCs =    3) GRCs =    91 (0.10%)
phase1. M6         Overflow =     7 Max =  1 (GRCs =   21) GRCs =    21 (0.02%)
phase1. M7         Overflow =   352 Max =  1 (GRCs = 2823) GRCs =  2823 (3.26%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1483.07
phase1. Layer M1 wire length = 157.20
phase1. Layer M2 wire length = 461.56
phase1. Layer M3 wire length = 726.41
phase1. Layer M4 wire length = 103.34
phase1. Layer M5 wire length = 34.56
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 2280
phase1. Via VIA12SQ_C count = 1381
phase1. Via VIA23SQ_C count = 783
phase1. Via VIA34SQ_C count = 92
phase1. Via VIA45SQ_C count = 24
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  389  Alloctr  393  Proc 6725 
phase2. Routing result:
phase2. Both Dirs: Overflow =  8971 Max = 9 GRCs = 13898 (2.31%)
phase2. H routing: Overflow =  4523 Max = 4 (GRCs =    2) GRCs = 10489 (3.49%)
phase2. V routing: Overflow =  4448 Max = 9 (GRCs =    4) GRCs =  3409 (1.13%)
phase2. M1         Overflow =    44 Max = 2 (GRCs =    1) GRCs =    43 (0.01%)
phase2. M2         Overflow =  4287 Max = 9 (GRCs =    4) GRCs =  3014 (1.00%)
phase2. M3         Overflow =  3982 Max = 4 (GRCs =    2) GRCs =  7113 (2.37%)
phase2. M4         Overflow =   150 Max = 3 (GRCs =    1) GRCs =   368 (0.12%)
phase2. M5         Overflow =   143 Max = 2 (GRCs =    6) GRCs =   508 (0.17%)
phase2. M6         Overflow =    10 Max = 1 (GRCs =   27) GRCs =    27 (0.01%)
phase2. M7         Overflow =   353 Max = 1 (GRCs = 2825) GRCs =  2825 (0.94%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =   504 Max =  3 GRCs =  3231 (1.86%)
phase2. H routing: Overflow =   455 Max =  3 (GRCs =    4) GRCs =  3088 (3.56%)
phase2. V routing: Overflow =    48 Max =  3 (GRCs =    1) GRCs =   143 (0.16%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     7 Max =  2 (GRCs =    3) GRCs =    16 (0.02%)
phase2. M3         Overflow =    78 Max =  3 (GRCs =    4) GRCs =   174 (0.20%)
phase2. M4         Overflow =    34 Max =  3 (GRCs =    1) GRCs =   106 (0.12%)
phase2. M5         Overflow =    23 Max =  2 (GRCs =    3) GRCs =    91 (0.10%)
phase2. M6         Overflow =     7 Max =  1 (GRCs =   21) GRCs =    21 (0.02%)
phase2. M7         Overflow =   352 Max =  1 (GRCs = 2823) GRCs =  2823 (3.26%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1553.56
phase2. Layer M1 wire length = 158.75
phase2. Layer M2 wire length = 501.17
phase2. Layer M3 wire length = 710.93
phase2. Layer M4 wire length = 135.22
phase2. Layer M5 wire length = 47.49
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 2303
phase2. Via VIA12SQ_C count = 1383
phase2. Via VIA23SQ_C count = 783
phase2. Via VIA34SQ_C count = 103
phase2. Via VIA45SQ_C count = 34
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:05 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:07 total=0:00:09
[End of Whole Chip Routing] Stage (MB): Used  259  Alloctr  261  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  389  Alloctr  393  Proc 6725 

Congestion utilization per direction:
Average vertical track utilization   = 17.23 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 16.60 %
Peak    horizontal track utilization = 300.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -48  Alloctr  -48  Proc    0 
[GR: Done] Total (MB): Used  339  Alloctr  343  Proc 6725 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:05 
[GR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:08 total=0:00:10
[GR: Done] Stage (MB): Used  213  Alloctr  214  Proc    0 
[GR: Done] Total (MB): Used  339  Alloctr  343  Proc 6725 
Warning: Shape {8734830 3399880 8736175 3400470} on layer M1 is not on min manufacturing grid. Snap it to {8734830 3399880 8736180 3400470}. The shape belongs to Net: I_CONTEXT_MEM/ZINV_4_5. (ZRT-543)
Warning: Shape {2799230 1481130 2800575 1481720} on layer M1 is not on min manufacturing grid. Snap it to {2799230 1481130 2800580 1481720}. The shape belongs to Net: I_PCI_TOP/n5910. (ZRT-543)
Warning: Shape {4839825 3065480 4841170 3066070} on layer M1 is not on min manufacturing grid. Snap it to {4839820 3065480 4841170 3066070}. The shape belongs to Net: I_BLENDER_0/HFSNET_117. (ZRT-543)
Warning: Shape {7648030 4858570 7649375 4859160} on layer M1 is not on min manufacturing grid. Snap it to {7648030 4858570 7649380 4859160}. The shape belongs to Net: I_BLENDER_1/ZBUF_17_48. (ZRT-543)
Warning: Shape {5124065 243850 5125410 244440} on layer M1 is not on min manufacturing grid. Snap it to {5124060 243850 5125410 244440}. The shape belongs to Net: sd_DQ_out[11]. (ZRT-543)
Warning: Shape {8150385 3788490 8153250 3789080} on layer M1 is not on min manufacturing grid. Snap it to {8150380 3788490 8153250 3789080}. The shape belongs to Net: I_BLENDER_1/n9215. (ZRT-543)
Warning: Shape {7163150 4737480 7164495 4738070} on layer M1 is not on min manufacturing grid. Snap it to {7163150 4737480 7164500 4738070}. The shape belongs to Net: I_BLENDER_1/n9204. (ZRT-543)
Warning: Shape {6645585 690570 6646930 691160} on layer M1 is not on min manufacturing grid. Snap it to {6645580 690570 6646930 691160}. The shape belongs to Net: I_SDRAM_TOP/I_SDRAM_IF/HFSNET_922. (ZRT-543)
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:09 total=0:00:11
[End of Global Routing] Stage (MB): Used   31  Alloctr   34  Proc    0 
[End of Global Routing] Total (MB): Used  157  Alloctr  163  Proc 6725 
[ECO: GR] Elapsed real time: 0:00:08 
[ECO: GR] Elapsed cpu  time: sys=0:00:03 usr=0:00:32 total=0:00:35
[ECO: GR] Stage (MB): Used  154  Alloctr  159  Proc    0 
[ECO: GR] Total (MB): Used  157  Alloctr  163  Proc 6725 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 16 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    6  Alloctr    5  Proc    0 
[Track Assign: Read routes] Total (MB): Used  127  Alloctr  133  Proc 6725 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/246     
Routed partition 2/246     
Routed partition 3/246     
Routed partition 4/246     
Routed partition 5/246     
Routed partition 6/246     
Routed partition 7/246     
Routed partition 8/246     
Routed partition 9/246     
Routed partition 10/246    
Routed partition 11/246    
Routed partition 12/246    
Routed partition 13/246    
Routed partition 14/246    
Routed partition 15/246    
Routed partition 16/246    
Routed partition 17/246    
Routed partition 18/246    
Routed partition 19/246    
Routed partition 20/246    
Routed partition 21/246    
Routed partition 22/246    
Routed partition 23/246    
Routed partition 24/246    
Routed partition 25/246    
Routed partition 26/246    
Routed partition 27/246    
Routed partition 28/246    
Routed partition 29/246    
Routed partition 30/246    
Routed partition 31/246    
Routed partition 32/246    
Routed partition 33/246    
Routed partition 34/246    
Routed partition 35/246    
Routed partition 36/246    
Routed partition 37/246    
Routed partition 38/246    
Routed partition 39/246    
Routed partition 40/246    
Routed partition 41/246    
Routed partition 42/246    
Routed partition 43/246    
Routed partition 44/246    
Routed partition 45/246    
Routed partition 46/246    
Routed partition 47/246    
Routed partition 48/246    
Routed partition 49/246    
Routed partition 50/246    
Routed partition 51/246    
Routed partition 52/246    
Routed partition 53/246    
Routed partition 54/246    
Routed partition 55/246    
Routed partition 56/246    
Routed partition 57/246    
Routed partition 58/246    
Routed partition 59/246    
Routed partition 60/246    
Routed partition 61/246    
Routed partition 62/246    
Routed partition 63/246    
Routed partition 64/246    
Routed partition 65/246    
Routed partition 66/246    
Routed partition 67/246    
Routed partition 68/246    
Routed partition 69/246    
Routed partition 70/246    
Routed partition 71/246    
Routed partition 72/246    
Routed partition 73/246    
Routed partition 74/246    
Routed partition 75/246    
Routed partition 76/246    
Routed partition 77/246    
Routed partition 78/246    
Routed partition 79/246    
Routed partition 80/246    
Routed partition 81/246    
Routed partition 82/246    
Routed partition 83/246    
Routed partition 84/246    
Routed partition 85/246    
Routed partition 86/246    
Routed partition 87/246    
Routed partition 88/246    
Routed partition 89/246    
Routed partition 90/246    
Routed partition 91/246    
Routed partition 92/246    
Routed partition 93/246    
Routed partition 94/246    
Routed partition 95/246    
Routed partition 96/246    
Routed partition 97/246    
Routed partition 98/246    
Routed partition 99/246    
Routed partition 100/246   
Routed partition 101/246   
Routed partition 102/246   
Routed partition 103/246   
Routed partition 104/246   
Routed partition 105/246   
Routed partition 106/246   
Routed partition 107/246   
Routed partition 108/246   
Routed partition 109/246   
Routed partition 110/246   
Routed partition 111/246   
Routed partition 112/246   
Routed partition 113/246   
Routed partition 114/246   
Routed partition 115/246   
Routed partition 116/246   
Routed partition 117/246   
Routed partition 118/246   
Routed partition 119/246   
Routed partition 120/246   
Routed partition 121/246   
Routed partition 122/246   
Routed partition 123/246   
Routed partition 124/246   
Routed partition 125/246   
Routed partition 126/246   
Routed partition 127/246   
Routed partition 128/246   
Routed partition 129/246   
Routed partition 130/246   
Routed partition 131/246   
Routed partition 132/246   
Routed partition 133/246   
Routed partition 134/246   
Routed partition 135/246   
Routed partition 136/246   
Routed partition 137/246   
Routed partition 138/246   
Routed partition 139/246   
Routed partition 140/246   
Routed partition 141/246   
Routed partition 142/246   
Routed partition 143/246   
Routed partition 144/246   
Routed partition 145/246   
Routed partition 146/246   
Routed partition 147/246   
Routed partition 148/246   
Routed partition 149/246   
Routed partition 150/246   
Routed partition 151/246   
Routed partition 152/246   
Routed partition 153/246   
Routed partition 154/246   
Routed partition 155/246   
Routed partition 156/246   
Routed partition 157/246   
Routed partition 158/246   
Routed partition 159/246   
Routed partition 160/246   
Routed partition 161/246   
Routed partition 162/246   
Routed partition 163/246   
Routed partition 164/246   
Routed partition 165/246   
Routed partition 166/246   
Routed partition 167/246   
Routed partition 168/246   
Routed partition 169/246   
Routed partition 170/246   
Routed partition 171/246   
Routed partition 172/246   
Routed partition 173/246   
Routed partition 174/246   
Routed partition 175/246   
Routed partition 176/246   
Routed partition 177/246   
Routed partition 178/246   
Routed partition 179/246   
Routed partition 180/246   
Routed partition 181/246   
Routed partition 182/246   
Routed partition 183/246   
Routed partition 184/246   
Routed partition 185/246   
Routed partition 186/246   
Routed partition 187/246   
Routed partition 188/246   
Routed partition 189/246   
Routed partition 190/246   
Routed partition 191/246   
Routed partition 192/246   
Routed partition 193/246   
Routed partition 194/246   
Routed partition 195/246   
Routed partition 196/246   
Routed partition 197/246   
Routed partition 198/246   
Routed partition 199/246   
Routed partition 200/246   
Routed partition 201/246   
Routed partition 202/246   
Routed partition 203/246   
Routed partition 204/246   
Routed partition 205/246   
Routed partition 206/246   
Routed partition 207/246   
Routed partition 208/246   
Routed partition 209/246   
Routed partition 210/246   
Routed partition 211/246   
Routed partition 212/246   
Routed partition 213/246   
Routed partition 214/246   
Routed partition 215/246   
Routed partition 216/246   
Routed partition 217/246   
Routed partition 218/246   
Routed partition 219/246   
Routed partition 220/246   
Routed partition 221/246   
Routed partition 222/246   
Routed partition 223/246   
Routed partition 224/246   
Routed partition 225/246   
Routed partition 226/246   
Routed partition 227/246   
Routed partition 228/246   
Routed partition 230/246   
Routed partition 230/246   
Routed partition 232/246   
Routed partition 232/246   
Routed partition 233/246   
Routed partition 234/246   
Routed partition 235/246   
Routed partition 236/246   
Routed partition 237/246   
Routed partition 238/246   
Routed partition 239/246   
Routed partition 240/246   
Routed partition 241/246   
Routed partition 242/246   
Routed partition 243/246   
Routed partition 244/246   
Routed partition 245/246   
Routed partition 246/246   

Assign Vertical partitions, iteration 0
Routed partition 1/204     
Routed partition 2/204     
Routed partition 3/204     
Routed partition 4/204     
Routed partition 5/204     
Routed partition 6/204     
Routed partition 7/204     
Routed partition 8/204     
Routed partition 9/204     
Routed partition 10/204    
Routed partition 11/204    
Routed partition 12/204    
Routed partition 13/204    
Routed partition 14/204    
Routed partition 15/204    
Routed partition 16/204    
Routed partition 17/204    
Routed partition 18/204    
Routed partition 19/204    
Routed partition 20/204    
Routed partition 21/204    
Routed partition 22/204    
Routed partition 23/204    
Routed partition 24/204    
Routed partition 25/204    
Routed partition 26/204    
Routed partition 27/204    
Routed partition 28/204    
Routed partition 29/204    
Routed partition 30/204    
Routed partition 31/204    
Routed partition 32/204    
Routed partition 33/204    
Routed partition 34/204    
Routed partition 35/204    
Routed partition 36/204    
Routed partition 37/204    
Routed partition 38/204    
Routed partition 39/204    
Routed partition 40/204    
Routed partition 41/204    
Routed partition 42/204    
Routed partition 43/204    
Routed partition 44/204    
Routed partition 45/204    
Routed partition 46/204    
Routed partition 47/204    
Routed partition 48/204    
Routed partition 49/204    
Routed partition 50/204    
Routed partition 51/204    
Routed partition 52/204    
Routed partition 53/204    
Routed partition 54/204    
Routed partition 55/204    
Routed partition 56/204    
Routed partition 57/204    
Routed partition 58/204    
Routed partition 59/204    
Routed partition 60/204    
Routed partition 61/204    
Routed partition 62/204    
Routed partition 63/204    
Routed partition 64/204    
Routed partition 65/204    
Routed partition 66/204    
Routed partition 67/204    
Routed partition 68/204    
Routed partition 69/204    
Routed partition 70/204    
Routed partition 71/204    
Routed partition 72/204    
Routed partition 73/204    
Routed partition 74/204    
Routed partition 75/204    
Routed partition 76/204    
Routed partition 77/204    
Routed partition 78/204    
Routed partition 79/204    
Routed partition 80/204    
Routed partition 81/204    
Routed partition 82/204    
Routed partition 83/204    
Routed partition 84/204    
Routed partition 85/204    
Routed partition 86/204    
Routed partition 87/204    
Routed partition 88/204    
Routed partition 89/204    
Routed partition 90/204    
Routed partition 91/204    
Routed partition 92/204    
Routed partition 93/204    
Routed partition 94/204    
Routed partition 95/204    
Routed partition 96/204    
Routed partition 97/204    
Routed partition 98/204    
Routed partition 99/204    
Routed partition 100/204   
Routed partition 101/204   
Routed partition 102/204   
Routed partition 103/204   
Routed partition 104/204   
Routed partition 105/204   
Routed partition 106/204   
Routed partition 107/204   
Routed partition 108/204   
Routed partition 109/204   
Routed partition 110/204   
Routed partition 111/204   
Routed partition 112/204   
Routed partition 113/204   
Routed partition 114/204   
Routed partition 115/204   
Routed partition 116/204   
Routed partition 117/204   
Routed partition 118/204   
Routed partition 119/204   
Routed partition 120/204   
Routed partition 121/204   
Routed partition 122/204   
Routed partition 123/204   
Routed partition 124/204   
Routed partition 125/204   
Routed partition 126/204   
Routed partition 127/204   
Routed partition 128/204   
Routed partition 129/204   
Routed partition 130/204   
Routed partition 131/204   
Routed partition 132/204   
Routed partition 133/204   
Routed partition 134/204   
Routed partition 135/204   
Routed partition 136/204   
Routed partition 137/204   
Routed partition 138/204   
Routed partition 139/204   
Routed partition 140/204   
Routed partition 141/204   
Routed partition 142/204   
Routed partition 143/204   
Routed partition 144/204   
Routed partition 145/204   
Routed partition 146/204   
Routed partition 147/204   
Routed partition 148/204   
Routed partition 149/204   
Routed partition 150/204   
Routed partition 151/204   
Routed partition 152/204   
Routed partition 153/204   
Routed partition 154/204   
Routed partition 155/204   
Routed partition 156/204   
Routed partition 157/204   
Routed partition 158/204   
Routed partition 159/204   
Routed partition 160/204   
Routed partition 161/204   
Routed partition 162/204   
Routed partition 163/204   
Routed partition 164/204   
Routed partition 165/204   
Routed partition 166/204   
Routed partition 167/204   
Routed partition 168/204   
Routed partition 169/204   
Routed partition 170/204   
Routed partition 171/204   
Routed partition 172/204   
Routed partition 173/204   
Routed partition 174/204   
Routed partition 175/204   
Routed partition 176/204   
Routed partition 177/204   
Routed partition 178/204   
Routed partition 179/204   
Routed partition 180/204   
Routed partition 181/204   
Routed partition 182/204   
Routed partition 183/204   
Routed partition 184/204   
Routed partition 185/204   
Routed partition 186/204   
Routed partition 187/204   
Routed partition 188/204   
Routed partition 189/204   
Routed partition 190/204   
Routed partition 191/204   
Routed partition 192/204   
Routed partition 193/204   
Routed partition 194/204   
Routed partition 195/204   
Routed partition 196/204   
Routed partition 197/204   
Routed partition 198/204   
Routed partition 199/204   
Routed partition 200/204   
Routed partition 201/204   
Routed partition 202/204   
Routed partition 203/204   
Routed partition 204/204   

Number of wires with overlap after iteration 0 = 3831 of 7613


[Track Assign: Iteration 0] Elapsed real time: 0:00:09 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:02:31 total=0:02:32
[Track Assign: Iteration 0] Stage (MB): Used   10  Alloctr    8  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  131  Alloctr  136  Proc 6725 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/246     
Routed partition 2/246     
Routed partition 3/246     
Routed partition 4/246     
Routed partition 5/246     
Routed partition 6/246     
Routed partition 7/246     
Routed partition 8/246     
Routed partition 9/246     
Routed partition 10/246    
Routed partition 11/246    
Routed partition 12/246    
Routed partition 13/246    
Routed partition 14/246    
Routed partition 15/246    
Routed partition 16/246    
Routed partition 17/246    
Routed partition 18/246    
Routed partition 19/246    
Routed partition 20/246    
Routed partition 21/246    
Routed partition 22/246    
Routed partition 23/246    
Routed partition 24/246    
Routed partition 25/246    
Routed partition 26/246    
Routed partition 27/246    
Routed partition 28/246    
Routed partition 29/246    
Routed partition 30/246    
Routed partition 31/246    
Routed partition 32/246    
Routed partition 33/246    
Routed partition 34/246    
Routed partition 35/246    
Routed partition 36/246    
Routed partition 37/246    
Routed partition 38/246    
Routed partition 39/246    
Routed partition 40/246    
Routed partition 41/246    
Routed partition 42/246    
Routed partition 43/246    
Routed partition 44/246    
Routed partition 45/246    
Routed partition 46/246    
Routed partition 47/246    
Routed partition 48/246    
Routed partition 49/246    
Routed partition 50/246    
Routed partition 51/246    
Routed partition 52/246    
Routed partition 53/246    
Routed partition 54/246    
Routed partition 55/246    
Routed partition 56/246    
Routed partition 57/246    
Routed partition 58/246    
Routed partition 59/246    
Routed partition 60/246    
Routed partition 61/246    
Routed partition 62/246    
Routed partition 63/246    
Routed partition 64/246    
Routed partition 65/246    
Routed partition 66/246    
Routed partition 67/246    
Routed partition 68/246    
Routed partition 69/246    
Routed partition 70/246    
Routed partition 71/246    
Routed partition 72/246    
Routed partition 73/246    
Routed partition 74/246    
Routed partition 75/246    
Routed partition 76/246    
Routed partition 77/246    
Routed partition 78/246    
Routed partition 79/246    
Routed partition 80/246    
Routed partition 81/246    
Routed partition 82/246    
Routed partition 83/246    
Routed partition 84/246    
Routed partition 85/246    
Routed partition 86/246    
Routed partition 87/246    
Routed partition 88/246    
Routed partition 89/246    
Routed partition 90/246    
Routed partition 91/246    
Routed partition 92/246    
Routed partition 93/246    
Routed partition 94/246    
Routed partition 95/246    
Routed partition 96/246    
Routed partition 97/246    
Routed partition 98/246    
Routed partition 99/246    
Routed partition 100/246   
Routed partition 101/246   
Routed partition 102/246   
Routed partition 103/246   
Routed partition 104/246   
Routed partition 105/246   
Routed partition 106/246   
Routed partition 107/246   
Routed partition 108/246   
Routed partition 109/246   
Routed partition 110/246   
Routed partition 111/246   
Routed partition 112/246   
Routed partition 113/246   
Routed partition 114/246   
Routed partition 115/246   
Routed partition 116/246   
Routed partition 117/246   
Routed partition 118/246   
Routed partition 119/246   
Routed partition 120/246   
Routed partition 121/246   
Routed partition 122/246   
Routed partition 123/246   
Routed partition 124/246   
Routed partition 125/246   
Routed partition 126/246   
Routed partition 127/246   
Routed partition 128/246   
Routed partition 129/246   
Routed partition 130/246   
Routed partition 131/246   
Routed partition 132/246   
Routed partition 133/246   
Routed partition 134/246   
Routed partition 135/246   
Routed partition 136/246   
Routed partition 137/246   
Routed partition 138/246   
Routed partition 139/246   
Routed partition 140/246   
Routed partition 141/246   
Routed partition 142/246   
Routed partition 143/246   
Routed partition 144/246   
Routed partition 145/246   
Routed partition 146/246   
Routed partition 147/246   
Routed partition 148/246   
Routed partition 149/246   
Routed partition 150/246   
Routed partition 151/246   
Routed partition 152/246   
Routed partition 153/246   
Routed partition 154/246   
Routed partition 155/246   
Routed partition 156/246   
Routed partition 157/246   
Routed partition 158/246   
Routed partition 159/246   
Routed partition 160/246   
Routed partition 161/246   
Routed partition 162/246   
Routed partition 163/246   
Routed partition 164/246   
Routed partition 165/246   
Routed partition 166/246   
Routed partition 167/246   
Routed partition 168/246   
Routed partition 169/246   
Routed partition 170/246   
Routed partition 171/246   
Routed partition 172/246   
Routed partition 173/246   
Routed partition 174/246   
Routed partition 175/246   
Routed partition 176/246   
Routed partition 177/246   
Routed partition 178/246   
Routed partition 179/246   
Routed partition 180/246   
Routed partition 181/246   
Routed partition 182/246   
Routed partition 183/246   
Routed partition 184/246   
Routed partition 185/246   
Routed partition 186/246   
Routed partition 187/246   
Routed partition 188/246   
Routed partition 189/246   
Routed partition 190/246   
Routed partition 191/246   
Routed partition 192/246   
Routed partition 193/246   
Routed partition 194/246   
Routed partition 195/246   
Routed partition 196/246   
Routed partition 197/246   
Routed partition 198/246   
Routed partition 199/246   
Routed partition 200/246   
Routed partition 201/246   
Routed partition 202/246   
Routed partition 203/246   
Routed partition 204/246   
Routed partition 205/246   
Routed partition 206/246   
Routed partition 207/246   
Routed partition 208/246   
Routed partition 209/246   
Routed partition 210/246   
Routed partition 211/246   
Routed partition 212/246   
Routed partition 213/246   
Routed partition 214/246   
Routed partition 215/246   
Routed partition 216/246   
Routed partition 217/246   
Routed partition 218/246   
Routed partition 219/246   
Routed partition 220/246   
Routed partition 221/246   
Routed partition 222/246   
Routed partition 223/246   
Routed partition 224/246   
Routed partition 225/246   
Routed partition 226/246   
Routed partition 227/246   
Routed partition 228/246   
Routed partition 229/246   
Routed partition 230/246   
Routed partition 231/246   
Routed partition 232/246   
Routed partition 233/246   
Routed partition 234/246   
Routed partition 235/246   
Routed partition 236/246   
Routed partition 237/246   
Routed partition 238/246   
Routed partition 239/246   
Routed partition 240/246   
Routed partition 241/246   
Routed partition 242/246   
Routed partition 243/246   
Routed partition 244/246   
Routed partition 245/246   
Routed partition 246/246   

Assign Vertical partitions, iteration 1
Routed partition 1/204     
Routed partition 2/204     
Routed partition 3/204     
Routed partition 4/204     
Routed partition 5/204     
Routed partition 6/204     
Routed partition 7/204     
Routed partition 8/204     
Routed partition 9/204     
Routed partition 10/204    
Routed partition 11/204    
Routed partition 12/204    
Routed partition 13/204    
Routed partition 14/204    
Routed partition 15/204    
Routed partition 16/204    
Routed partition 17/204    
Routed partition 18/204    
Routed partition 19/204    
Routed partition 20/204    
Routed partition 21/204    
Routed partition 22/204    
Routed partition 23/204    
Routed partition 24/204    
Routed partition 25/204    
Routed partition 26/204    
Routed partition 27/204    
Routed partition 28/204    
Routed partition 29/204    
Routed partition 30/204    
Routed partition 31/204    
Routed partition 32/204    
Routed partition 33/204    
Routed partition 34/204    
Routed partition 35/204    
Routed partition 36/204    
Routed partition 37/204    
Routed partition 38/204    
Routed partition 39/204    
Routed partition 40/204    
Routed partition 41/204    
Routed partition 42/204    
Routed partition 43/204    
Routed partition 44/204    
Routed partition 45/204    
Routed partition 46/204    
Routed partition 47/204    
Routed partition 48/204    
Routed partition 49/204    
Routed partition 50/204    
Routed partition 51/204    
Routed partition 52/204    
Routed partition 53/204    
Routed partition 54/204    
Routed partition 55/204    
Routed partition 56/204    
Routed partition 57/204    
Routed partition 58/204    
Routed partition 59/204    
Routed partition 60/204    
Routed partition 61/204    
Routed partition 62/204    
Routed partition 63/204    
Routed partition 64/204    
Routed partition 65/204    
Routed partition 66/204    
Routed partition 67/204    
Routed partition 68/204    
Routed partition 69/204    
Routed partition 70/204    
Routed partition 71/204    
Routed partition 72/204    
Routed partition 73/204    
Routed partition 74/204    
Routed partition 75/204    
Routed partition 76/204    
Routed partition 77/204    
Routed partition 78/204    
Routed partition 79/204    
Routed partition 80/204    
Routed partition 81/204    
Routed partition 82/204    
Routed partition 83/204    
Routed partition 84/204    
Routed partition 85/204    
Routed partition 86/204    
Routed partition 87/204    
Routed partition 88/204    
Routed partition 89/204    
Routed partition 90/204    
Routed partition 91/204    
Routed partition 92/204    
Routed partition 93/204    
Routed partition 94/204    
Routed partition 95/204    
Routed partition 96/204    
Routed partition 97/204    
Routed partition 98/204    
Routed partition 99/204    
Routed partition 100/204   
Routed partition 101/204   
Routed partition 102/204   
Routed partition 103/204   
Routed partition 104/204   
Routed partition 105/204   
Routed partition 106/204   
Routed partition 107/204   
Routed partition 108/204   
Routed partition 109/204   
Routed partition 110/204   
Routed partition 111/204   
Routed partition 112/204   
Routed partition 113/204   
Routed partition 114/204   
Routed partition 115/204   
Routed partition 116/204   
Routed partition 117/204   
Routed partition 118/204   
Routed partition 119/204   
Routed partition 120/204   
Routed partition 121/204   
Routed partition 122/204   
Routed partition 123/204   
Routed partition 124/204   
Routed partition 125/204   
Routed partition 126/204   
Routed partition 127/204   
Routed partition 128/204   
Routed partition 129/204   
Routed partition 130/204   
Routed partition 131/204   
Routed partition 132/204   
Routed partition 133/204   
Routed partition 134/204   
Routed partition 135/204   
Routed partition 136/204   
Routed partition 137/204   
Routed partition 138/204   
Routed partition 139/204   
Routed partition 140/204   
Routed partition 141/204   
Routed partition 142/204   
Routed partition 143/204   
Routed partition 144/204   
Routed partition 145/204   
Routed partition 146/204   
Routed partition 147/204   
Routed partition 148/204   
Routed partition 149/204   
Routed partition 150/204   
Routed partition 151/204   
Routed partition 152/204   
Routed partition 153/204   
Routed partition 154/204   
Routed partition 155/204   
Routed partition 156/204   
Routed partition 157/204   
Routed partition 158/204   
Routed partition 159/204   
Routed partition 160/204   
Routed partition 161/204   
Routed partition 162/204   
Routed partition 163/204   
Routed partition 164/204   
Routed partition 165/204   
Routed partition 166/204   
Routed partition 167/204   
Routed partition 168/204   
Routed partition 169/204   
Routed partition 170/204   
Routed partition 171/204   
Routed partition 172/204   
Routed partition 173/204   
Routed partition 174/204   
Routed partition 175/204   
Routed partition 176/204   
Routed partition 177/204   
Routed partition 178/204   
Routed partition 179/204   
Routed partition 180/204   
Routed partition 181/204   
Routed partition 182/204   
Routed partition 183/204   
Routed partition 184/204   
Routed partition 185/204   
Routed partition 186/204   
Routed partition 187/204   
Routed partition 188/204   
Routed partition 189/204   
Routed partition 190/204   
Routed partition 191/204   
Routed partition 192/204   
Routed partition 193/204   
Routed partition 194/204   
Routed partition 195/204   
Routed partition 196/204   
Routed partition 197/204   
Routed partition 198/204   
Routed partition 199/204   
Routed partition 200/204   
Routed partition 201/204   
Routed partition 202/204   
Routed partition 203/204   
Routed partition 204/204   

[Track Assign: Iteration 1] Elapsed real time: 0:00:19 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:01 usr=0:04:59 total=0:05:00
[Track Assign: Iteration 1] Stage (MB): Used   10  Alloctr    8  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  131  Alloctr  136  Proc 6725 

Number of wires with overlap after iteration 1 = 2896 of 6188


Wire length and via report:
---------------------------
Number of M1 wires: 2177                  : 0
Number of M2 wires: 2402                 VIA12SQ_C: 1906
Number of M3 wires: 1454                 VIA23SQ_C: 1884
Number of M4 wires: 125                  VIA34SQ_C: 201
Number of M5 wires: 30           VIA45SQ_C: 58
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 6188              vias: 4049

Total M1 wire length: 639.7
Total M2 wire length: 1011.7
Total M3 wire length: 1129.5
Total M4 wire length: 205.5
Total M5 wire length: 77.4
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 3063.8

Longest M1 wire length: 2.7
Longest M2 wire length: 6.4
Longest M3 wire length: 5.9
Longest M4 wire length: 7.3
Longest M5 wire length: 7.6
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Warning: Shape {6173640 142280 6198965 142840} on layer M3 is not on min manufacturing grid. Snap it to {6173640 142280 6198970 142840}. The shape belongs to Net: I_SDRAM_TOP/I_SDRAM_IF/copt_net_41536. (ZRT-543)
Warning: Shape {6198435 142210 6198935 142810} on layer M1 is not on min manufacturing grid. Snap it to {6198430 142210 6198940 142810}. The shape belongs to Net: I_SDRAM_TOP/I_SDRAM_IF/copt_net_41536. (ZRT-543)
Warning: Shape {6198435 142210 6198935 142810} on layer M1 is not on min manufacturing grid. Snap it to {6198430 142210 6198940 142810}. The shape belongs to Net: I_SDRAM_TOP/I_SDRAM_IF/copt_net_41536. (ZRT-543)
Warning: Shape {6198435 142210 6198935 142810} on layer M1 is not on min manufacturing grid. Snap it to {6198430 142210 6198940 142810}. The shape belongs to Net: I_SDRAM_TOP/I_SDRAM_IF/copt_net_41536. (ZRT-543)
Warning: Shape {6197990 142210 6198935 142710} on layer M1 is not on min manufacturing grid. Snap it to {6197990 142210 6198940 142710}. The shape belongs to Net: I_SDRAM_TOP/I_SDRAM_IF/copt_net_41536. (ZRT-543)
Warning: Shape {6197960 144260 6198965 144820} on layer M2 is not on min manufacturing grid. Snap it to {6197960 144260 6198970 144820}. The shape belongs to Net: I_SDRAM_TOP/I_SDRAM_IF/copt_net_41536. (ZRT-543)
Warning: Shape {6197960 144260 6198965 144820} on layer M2 is not on min manufacturing grid. Snap it to {6197960 144260 6198970 144820}. The shape belongs to Net: I_SDRAM_TOP/I_SDRAM_IF/copt_net_41536. (ZRT-543)
Warning: Shape {6197960 142280 6198965 142840} on layer M2 is not on min manufacturing grid. Snap it to {6197960 142280 6198970 142840}. The shape belongs to Net: I_SDRAM_TOP/I_SDRAM_IF/copt_net_41536. (ZRT-543)
Warning: Shape {6198405 142280 6198965 144820} on layer M2 is not on min manufacturing grid. Snap it to {6198400 142280 6198970 144820}. The shape belongs to Net: I_SDRAM_TOP/I_SDRAM_IF/copt_net_41536. (ZRT-543)
Warning: Shape {6197960 144260 6198965 144820} on layer M2 is not on min manufacturing grid. Snap it to {6197960 144260 6198970 144820}. The shape belongs to Net: I_SDRAM_TOP/I_SDRAM_IF/copt_net_41536. (ZRT-543)
Warning: Shape {6198385 142010 6198985 143110} on layer M2 is not on min manufacturing grid. Snap it to {6198390 142010 6198980 143110}. The shape belongs to Net: I_SDRAM_TOP/I_SDRAM_IF/copt_net_41536. (ZRT-543)
Warning: Shape {6198135 142260 6199235 142860} on layer M2 is not on min manufacturing grid. Snap it to {6198140 142260 6199230 142860}. The shape belongs to Net: I_SDRAM_TOP/I_SDRAM_IF/copt_net_41536. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:19 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:01 usr=0:05:00 total=0:05:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used  121  Alloctr  128  Proc 6725 
[ECO: CDR] Elapsed real time: 0:00:28 
[ECO: CDR] Elapsed cpu  time: sys=0:00:04 usr=0:05:32 total=0:05:37
[ECO: CDR] Stage (MB): Used  117  Alloctr  124  Proc    0 
[ECO: CDR] Total (MB): Used  121  Alloctr  128  Proc 6725 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
Total number of nets = 48965, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 16 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/3050 Partitions, Violations = 0
Routed  15/3050 Partitions, Violations =        0
Routed  30/3050 Partitions, Violations =        0
Routed  45/3050 Partitions, Violations =        0
Routed  60/3050 Partitions, Violations =        0
Routed  75/3050 Partitions, Violations =        0
Routed  90/3050 Partitions, Violations =        0
Routed  105/3050 Partitions, Violations =       0
Routed  120/3050 Partitions, Violations =       0
Routed  135/3050 Partitions, Violations =       0
Routed  150/3050 Partitions, Violations =       0
Routed  165/3050 Partitions, Violations =       0
Routed  180/3050 Partitions, Violations =       0
Routed  195/3050 Partitions, Violations =       0
Routed  210/3050 Partitions, Violations =       0
Routed  225/3050 Partitions, Violations =       0
Routed  240/3050 Partitions, Violations =       0
Routed  255/3050 Partitions, Violations =       0
Routed  270/3050 Partitions, Violations =       0
Routed  285/3050 Partitions, Violations =       0
Routed  301/3050 Partitions, Violations =       0
Routed  315/3050 Partitions, Violations =       0
Routed  330/3050 Partitions, Violations =       0
Routed  345/3050 Partitions, Violations =       0
Routed  360/3050 Partitions, Violations =       0
Routed  375/3050 Partitions, Violations =       0
Routed  447/3050 Partitions, Violations =       0
Routed  448/3050 Partitions, Violations =       0
Routed  449/3050 Partitions, Violations =       0
Routed  501/3050 Partitions, Violations =       0
Routed  502/3050 Partitions, Violations =       0
Routed  503/3050 Partitions, Violations =       0
Routed  504/3050 Partitions, Violations =       0
Routed  505/3050 Partitions, Violations =       0
Routed  512/3050 Partitions, Violations =       0
Routed  525/3050 Partitions, Violations =       0
Routed  540/3050 Partitions, Violations =       0
Routed  607/3050 Partitions, Violations =       0
Routed  615/3050 Partitions, Violations =       0
Routed  616/3050 Partitions, Violations =       0
Routed  627/3050 Partitions, Violations =       0
Routed  628/3050 Partitions, Violations =       0
Routed  630/3050 Partitions, Violations =       0
Routed  645/3050 Partitions, Violations =       0
Routed  660/3050 Partitions, Violations =       8
Routed  675/3050 Partitions, Violations =       8
Routed  690/3050 Partitions, Violations =       8
Routed  705/3050 Partitions, Violations =       8
Routed  720/3050 Partitions, Violations =       8
Routed  735/3050 Partitions, Violations =       11
Routed  750/3050 Partitions, Violations =       11
Routed  765/3050 Partitions, Violations =       11
Routed  780/3050 Partitions, Violations =       11
Routed  795/3050 Partitions, Violations =       0
Routed  811/3050 Partitions, Violations =       17
Routed  825/3050 Partitions, Violations =       16
Routed  840/3050 Partitions, Violations =       9
Routed  855/3050 Partitions, Violations =       9
Routed  877/3050 Partitions, Violations =       9
Routed  885/3050 Partitions, Violations =       9
Routed  900/3050 Partitions, Violations =       9
Routed  915/3050 Partitions, Violations =       8
Routed  930/3050 Partitions, Violations =       8
Routed  945/3050 Partitions, Violations =       8
Routed  960/3050 Partitions, Violations =       8
Routed  975/3050 Partitions, Violations =       8
Routed  990/3050 Partitions, Violations =       8
Routed  1005/3050 Partitions, Violations =      45
Routed  1020/3050 Partitions, Violations =      28
Routed  1035/3050 Partitions, Violations =      32
Routed  1050/3050 Partitions, Violations =      37
Routed  1068/3050 Partitions, Violations =      36
Routed  1080/3050 Partitions, Violations =      36
Routed  1095/3050 Partitions, Violations =      32
Routed  1110/3050 Partitions, Violations =      32
Routed  1125/3050 Partitions, Violations =      41
Routed  1140/3050 Partitions, Violations =      55
Routed  1155/3050 Partitions, Violations =      72
Routed  1171/3050 Partitions, Violations =      74
Routed  1187/3050 Partitions, Violations =      101
Routed  1202/3050 Partitions, Violations =      77
Routed  1219/3050 Partitions, Violations =      80
Routed  1242/3050 Partitions, Violations =      94
Routed  1245/3050 Partitions, Violations =      93
Routed  1262/3050 Partitions, Violations =      93
Routed  1281/3050 Partitions, Violations =      93
Routed  1301/3050 Partitions, Violations =      91
Routed  1318/3050 Partitions, Violations =      91
Routed  1320/3050 Partitions, Violations =      91
Routed  1338/3050 Partitions, Violations =      95
Routed  1362/3050 Partitions, Violations =      95
Routed  1365/3050 Partitions, Violations =      83
Routed  1380/3050 Partitions, Violations =      80
Routed  1395/3050 Partitions, Violations =      75
Routed  1410/3050 Partitions, Violations =      72
Routed  1425/3050 Partitions, Violations =      74
Routed  1440/3050 Partitions, Violations =      69
Routed  1455/3050 Partitions, Violations =      63
Routed  1470/3050 Partitions, Violations =      63
Routed  1492/3050 Partitions, Violations =      63
Routed  1504/3050 Partitions, Violations =      63
Routed  1520/3050 Partitions, Violations =      63
Routed  1532/3050 Partitions, Violations =      83
Routed  1545/3050 Partitions, Violations =      83
Routed  1560/3050 Partitions, Violations =      92
Routed  1576/3050 Partitions, Violations =      74
Routed  1592/3050 Partitions, Violations =      69
Routed  1605/3050 Partitions, Violations =      69
Routed  1620/3050 Partitions, Violations =      103
Routed  1635/3050 Partitions, Violations =      49
Routed  1650/3050 Partitions, Violations =      41
Routed  1665/3050 Partitions, Violations =      21
Routed  1680/3050 Partitions, Violations =      26
Routed  1695/3050 Partitions, Violations =      21
Routed  1710/3050 Partitions, Violations =      28
Routed  1725/3050 Partitions, Violations =      28
Routed  1740/3050 Partitions, Violations =      28
Routed  1755/3050 Partitions, Violations =      28
Routed  1770/3050 Partitions, Violations =      28
Routed  1791/3050 Partitions, Violations =      28
Routed  1808/3050 Partitions, Violations =      22
Routed  1819/3050 Partitions, Violations =      22
Routed  1830/3050 Partitions, Violations =      29
Routed  1845/3050 Partitions, Violations =      22
Routed  1860/3050 Partitions, Violations =      27
Routed  1875/3050 Partitions, Violations =      33
Routed  1890/3050 Partitions, Violations =      33
Routed  1905/3050 Partitions, Violations =      30
Routed  1920/3050 Partitions, Violations =      38
Routed  1935/3050 Partitions, Violations =      32
Routed  1950/3050 Partitions, Violations =      36
Routed  1965/3050 Partitions, Violations =      36
Routed  1980/3050 Partitions, Violations =      36
Routed  1995/3050 Partitions, Violations =      32
Routed  2010/3050 Partitions, Violations =      32
Routed  2025/3050 Partitions, Violations =      30
Routed  2040/3050 Partitions, Violations =      31
Routed  2055/3050 Partitions, Violations =      35
Routed  2070/3050 Partitions, Violations =      35
Routed  2085/3050 Partitions, Violations =      35
Routed  2100/3050 Partitions, Violations =      30
Routed  2115/3050 Partitions, Violations =      30
Routed  2130/3050 Partitions, Violations =      32
Routed  2145/3050 Partitions, Violations =      32
Routed  2160/3050 Partitions, Violations =      32
Routed  2175/3050 Partitions, Violations =      28
Routed  2190/3050 Partitions, Violations =      28
Routed  2205/3050 Partitions, Violations =      28
Routed  2220/3050 Partitions, Violations =      23
Routed  2235/3050 Partitions, Violations =      26
Routed  2250/3050 Partitions, Violations =      26
Routed  2265/3050 Partitions, Violations =      26
Routed  2280/3050 Partitions, Violations =      25
Routed  2295/3050 Partitions, Violations =      25
Routed  2310/3050 Partitions, Violations =      25
Routed  2325/3050 Partitions, Violations =      22
Routed  2340/3050 Partitions, Violations =      22
Routed  2355/3050 Partitions, Violations =      22
Routed  2370/3050 Partitions, Violations =      24
Routed  2385/3050 Partitions, Violations =      24
Routed  2400/3050 Partitions, Violations =      22
Routed  2415/3050 Partitions, Violations =      23
Routed  2430/3050 Partitions, Violations =      22
Routed  2445/3050 Partitions, Violations =      25
Routed  2460/3050 Partitions, Violations =      28
Routed  2475/3050 Partitions, Violations =      28
Routed  2490/3050 Partitions, Violations =      23
Routed  2505/3050 Partitions, Violations =      23
Routed  2523/3050 Partitions, Violations =      23
Routed  2538/3050 Partitions, Violations =      23
Routed  2550/3050 Partitions, Violations =      23
Routed  2565/3050 Partitions, Violations =      27
Routed  2581/3050 Partitions, Violations =      24
Routed  2598/3050 Partitions, Violations =      24
Routed  2617/3050 Partitions, Violations =      24
Routed  2625/3050 Partitions, Violations =      24
Routed  2645/3050 Partitions, Violations =      24
Routed  2659/3050 Partitions, Violations =      24
Routed  2670/3050 Partitions, Violations =      28
Routed  2685/3050 Partitions, Violations =      28
Routed  2712/3050 Partitions, Violations =      28
Routed  2715/3050 Partitions, Violations =      28
Routed  2767/3050 Partitions, Violations =      28
Routed  2768/3050 Partitions, Violations =      28
Routed  2769/3050 Partitions, Violations =      28
Routed  2775/3050 Partitions, Violations =      28
Routed  2790/3050 Partitions, Violations =      28
Routed  2805/3050 Partitions, Violations =      28
Routed  2842/3050 Partitions, Violations =      28
Routed  2843/3050 Partitions, Violations =      28
Routed  2850/3050 Partitions, Violations =      28
Routed  2920/3050 Partitions, Violations =      28
Routed  2921/3050 Partitions, Violations =      28
Routed  2922/3050 Partitions, Violations =      28
Routed  2923/3050 Partitions, Violations =      28
Routed  2925/3050 Partitions, Violations =      28
Routed  2940/3050 Partitions, Violations =      28
Routed  2955/3050 Partitions, Violations =      28
Routed  2970/3050 Partitions, Violations =      30
Routed  2985/3050 Partitions, Violations =      29
Routed  3000/3050 Partitions, Violations =      22
Routed  3015/3050 Partitions, Violations =      22
Routed  3030/3050 Partitions, Violations =      34
Routed  3045/3050 Partitions, Violations =      22

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      22
        Diff net spacing : 3
        Less than minimum area : 2
        Same net spacing : 3
        Short : 14

[Iter 0] Elapsed real time: 0:00:07 
[Iter 0] Elapsed cpu  time: sys=0:00:03 usr=0:01:29 total=0:01:32
[Iter 0] Stage (MB): Used   35  Alloctr   36  Proc  138 
[Iter 0] Total (MB): Used  157  Alloctr  164  Proc 6864 

End DR iteration 0 with 3050 parts

Start DR iteration 1: non-uniform partition
Routed  1/13 Partitions, Violations =   8
Routed  2/13 Partitions, Violations =   6
Routed  3/13 Partitions, Violations =   5
Routed  4/13 Partitions, Violations =   5
Routed  5/13 Partitions, Violations =   6
Routed  6/13 Partitions, Violations =   6
Routed  7/13 Partitions, Violations =   6
Routed  8/13 Partitions, Violations =   6
Routed  9/13 Partitions, Violations =   1
Routed  10/13 Partitions, Violations =  1
Routed  11/13 Partitions, Violations =  1
Routed  12/13 Partitions, Violations =  3
Routed  13/13 Partitions, Violations =  3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 1] Elapsed real time: 0:00:07 
[Iter 1] Elapsed cpu  time: sys=0:00:06 usr=0:01:34 total=0:01:40
[Iter 1] Stage (MB): Used   35  Alloctr   36  Proc  138 
[Iter 1] Total (MB): Used  157  Alloctr  164  Proc 6864 

End DR iteration 1 with 13 parts

Start DR iteration 2: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 2] Elapsed real time: 0:00:08 
[Iter 2] Elapsed cpu  time: sys=0:00:09 usr=0:01:38 total=0:01:48
[Iter 2] Stage (MB): Used   35  Alloctr   36  Proc  138 
[Iter 2] Total (MB): Used  157  Alloctr  164  Proc 6864 

End DR iteration 2 with 2 parts

Start DR iteration 3: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 3] Elapsed real time: 0:00:09 
[Iter 3] Elapsed cpu  time: sys=0:00:12 usr=0:01:43 total=0:01:56
[Iter 3] Stage (MB): Used   35  Alloctr   36  Proc  138 
[Iter 3] Total (MB): Used  157  Alloctr  164  Proc 6864 

End DR iteration 3 with 2 parts

Start DR iteration 4: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 4] Elapsed real time: 0:00:09 
[Iter 4] Elapsed cpu  time: sys=0:00:15 usr=0:01:47 total=0:02:03
[Iter 4] Stage (MB): Used   35  Alloctr   36  Proc  138 
[Iter 4] Total (MB): Used  157  Alloctr  164  Proc 6864 

End DR iteration 4 with 2 parts

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = sd_A[1]
Net 2 = I_SDRAM_TOP/I_SDRAM_IF/copt_net_41481
Net 3 = I_BLENDER_1/HFSNET_10
Net 4 = I_SDRAM_TOP/sram_fixnet
Net 5 = I_SDRAM_TOP/sram_fixnet_2
Net 6 = I_SDRAM_TOP/sram_fixnet_4
Net 7 = I_SDRAM_TOP/sram_fixnet_6
Net 8 = I_SDRAM_TOP/sram_fixnet_8
Net 9 = I_SDRAM_TOP/sram_fixnet_12
Net 10 = I_SDRAM_TOP/sram_fixnet_14
Net 11 = I_SDRAM_TOP/sram_fixnet_15
Net 12 = I_SDRAM_TOP/sram_fixnet_19
Net 13 = I_SDRAM_TOP/sram_fixnet_20
Net 14 = I_SDRAM_TOP/sram_fixnet_23
Net 15 = I_SDRAM_TOP/sram_fixnet_24
Net 16 = sys_2x_clk
Net 17 = test_so[5]
Net 18 = n871
Net 19 = scan_enable
Net 20 = pclk
Net 21 = pad_in[14]
Net 22 = pad_in[12]
Net 23 = pad_in[10]
Net 24 = pad_in[8]
Net 25 = pad_in[0]
Net 26 = aps_rename_28_
Net 27 = aps_rename_34_
Net 28 = aps_rename_35_
Net 29 = aps_rename_46_
Net 30 = aps_rename_47_
Net 31 = aps_rename_49_
Net 32 = pc_be_in[3]
Net 33 = pc_be_in[2]
Net 34 = pc_be_in[1]
Net 35 = pc_be_in[0]
Net 36 = sd_A[8]
Net 37 = sd_A[6]
Net 38 = sd_A[5]
Net 39 = sd_A[3]
Net 40 = sd_A[2]
Net 41 = aps_rename_53_
Net 42 = sd_DQ_in[30]
Net 43 = sd_DQ_in[26]
Net 44 = sd_DQ_in[25]
Net 45 = sd_DQ_in[22]
Net 46 = sd_DQ_in[20]
Net 47 = sd_DQ_in[19]
Net 48 = sd_DQ_in[18]
Net 49 = sd_DQ_in[17]
Net 50 = sd_DQ_in[16]
Net 51 = sd_DQ_in[15]
Net 52 = sd_DQ_in[13]
Net 53 = sd_DQ_in[12]
Net 54 = sd_DQ_in[10]
Net 55 = sd_DQ_in[4]
Net 56 = sd_DQ_in[3]
Net 57 = sd_DQ_in[2]
Net 58 = ZBUF_4_20
Net 59 = ZBUF_4_49
Net 60 = ZBUF_4_29
Net 61 = ZBUF_4_31
Net 62 = ZBUF_4_27
Net 63 = ZBUF_4_45
Net 64 = ZBUF_4_30
Net 65 = ZBUF_4_36
Net 66 = ZBUF_4_26
Net 67 = ZBUF_4_47
Net 68 = ZBUF_4_25
Net 69 = ZBUF_4_35
Net 70 = ZBUF_4_21
Net 71 = ZBUF_4_48
Net 72 = ZBUF_4_42
Net 73 = ZBUF_4_34
Net 74 = ZBUF_4_24
Net 75 = ZBUF_4_46
Net 76 = ZBUF_4_37
Net 77 = ZBUF_4_32
Net 78 = ZBUF_4_23
Net 79 = ZBUF_4_50
Net 80 = ZBUF_4_40
Net 81 = ZBUF_4_41
Net 82 = ZBUF_4_28
Net 83 = ZBUF_4_52
Net 84 = ZBUF_4_39
Net 85 = ZBUF_4_33
Net 86 = ZBUF_4_22
Net 87 = ZBUF_4_44
Net 88 = ZBUF_4_38
Net 89 = ZBUF_4_43
Net 90 = pll_bypass
Net 91 = pll_reset
Net 92 = test_si7
Net 93 = n872
Net 94 = n874
Net 95 = p_abuf562
Net 96 = I_SDRAM_TOP/HFSNET_38
Net 97 = I_SDRAM_TOP/HFSNET_94
Net 98 = I_SDRAM_TOP/HFSNET_89
Net 99 = n536
Net 100 = n1139
.... and 2326 other nets
Total number of changed nets = 2426 (out of 48965)

[DR: Done] Elapsed real time: 0:00:09 
[DR: Done] Elapsed cpu  time: sys=0:00:15 usr=0:01:47 total=0:02:03
[DR: Done] Stage (MB): Used    4  Alloctr    4  Proc  138 
[DR: Done] Total (MB): Used  125  Alloctr  133  Proc 6864 
[ECO: DR] Elapsed real time: 0:00:38 
[ECO: DR] Elapsed cpu  time: sys=0:00:20 usr=0:07:20 total=0:07:40
[ECO: DR] Stage (MB): Used  122  Alloctr  129  Proc  138 
[ECO: DR] Total (MB): Used  125  Alloctr  133  Proc 6864 

ECO Route finished with 0 open nets, of which 0 are frozen
Information: Merged away 197 aligned/redundant DRCs. (ZRT-305)

ECO Route finished with 2 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 1
        Short : 1



Total Wire Length =                    1315435 micron
Total Number of Contacts =             464195
Total Number of Wires =                456374
Total Number of PtConns =              60950
Total Number of Routed Wires =       456374
Total Routed Wire Length =           1308005 micron
Total Number of Routed Contacts =       464195
        Layer                 M1 :       8354 micron
        Layer                 M2 :     348717 micron
        Layer                 M3 :     434448 micron
        Layer                 M4 :     229779 micron
        Layer                 M5 :     200462 micron
        Layer                 M6 :      79205 micron
        Layer                 M7 :      14469 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA67SQ_C(rot) :       1100
        Via   VIA67SQ_C(rot)_1x2 :         11
        Via            VIA56SQ_C :       4335
        Via            VIA45SQ_C :         62
        Via       VIA45SQ_C(rot) :      19076
        Via            VIA34SQ_C :      56487
        Via       VIA34SQ_C(rot) :        219
        Via        VIA34SQ_C_2x1 :          1
        Via            VIA23SQ_C :       1786
        Via       VIA23SQ_C(rot) :     202352
        Via            VIA12SQ_C :     159844
        Via       VIA12SQ_C(rot) :      12163
        Via           VIA12BAR_C :       5083
        Via      VIA12BAR_C(rot) :         20
        Via             VIA12BAR :          7
        Via        VIA12BAR(rot) :         76
        Via        VIA12SQ_C_2x1 :       1568
        Via   VIA12SQ_C(rot)_2x1 :          1
        Via          VIA12SQ_2x1 :          3
        Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.34% (1585 / 464195 vias)
 
    Layer VIA1       =  0.88% (1573   / 178766  vias)
        Weight 1     =  0.88% (1573    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.12% (177193  vias)
    Layer VIA2       =  0.00% (0      / 204138  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (204138  vias)
    Layer VIA3       =  0.00% (1      / 56707   vias)
        Weight 1     =  0.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (56706   vias)
    Layer VIA4       =  0.00% (0      / 19138   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (19138   vias)
    Layer VIA5       =  0.00% (0      / 4335    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4335    vias)
    Layer VIA6       =  0.99% (11     / 1111    vias)
        Weight 1     =  0.99% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.01% (1100    vias)
 
  Total double via conversion rate    =  0.34% (1585 / 464195 vias)
 
    Layer VIA1       =  0.88% (1573   / 178766  vias)
    Layer VIA2       =  0.00% (0      / 204138  vias)
    Layer VIA3       =  0.00% (1      / 56707   vias)
    Layer VIA4       =  0.00% (0      / 19138   vias)
    Layer VIA5       =  0.00% (0      / 4335    vias)
    Layer VIA6       =  0.99% (11     / 1111    vias)
 
  The optimized via conversion rate based on total routed via count =  0.34% (1585 / 464195 vias)
 
    Layer VIA1       =  0.88% (1573   / 178766  vias)
        Weight 1     =  0.88% (1573    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.12% (177193  vias)
    Layer VIA2       =  0.00% (0      / 204138  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (204138  vias)
    Layer VIA3       =  0.00% (1      / 56707   vias)
        Weight 1     =  0.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (56706   vias)
    Layer VIA4       =  0.00% (0      / 19138   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (19138   vias)
    Layer VIA5       =  0.00% (0      / 4335    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4335    vias)
    Layer VIA6       =  0.99% (11     / 1111    vias)
        Weight 1     =  0.99% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.01% (1100    vias)
 

Total number of nets = 48965
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 2
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 167 (ZRT-559)

Total Wire Length =                    1315435 micron
Total Number of Contacts =             464195
Total Number of Wires =                456374
Total Number of PtConns =              60950
Total Number of Routed Wires =       456374
Total Routed Wire Length =           1308005 micron
Total Number of Routed Contacts =       464195
        Layer                 M1 :       8354 micron
        Layer                 M2 :     348717 micron
        Layer                 M3 :     434448 micron
        Layer                 M4 :     229779 micron
        Layer                 M5 :     200462 micron
        Layer                 M6 :      79205 micron
        Layer                 M7 :      14469 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA67SQ_C(rot) :       1100
        Via   VIA67SQ_C(rot)_1x2 :         11
        Via            VIA56SQ_C :       4335
        Via            VIA45SQ_C :         62
        Via       VIA45SQ_C(rot) :      19076
        Via            VIA34SQ_C :      56487
        Via       VIA34SQ_C(rot) :        219
        Via        VIA34SQ_C_2x1 :          1
        Via            VIA23SQ_C :       1786
        Via       VIA23SQ_C(rot) :     202352
        Via            VIA12SQ_C :     159844
        Via       VIA12SQ_C(rot) :      12163
        Via           VIA12BAR_C :       5083
        Via      VIA12BAR_C(rot) :         20
        Via             VIA12BAR :          7
        Via        VIA12BAR(rot) :         76
        Via        VIA12SQ_C_2x1 :       1568
        Via   VIA12SQ_C(rot)_2x1 :          1
        Via          VIA12SQ_2x1 :          3
        Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.34% (1585 / 464195 vias)
 
    Layer VIA1       =  0.88% (1573   / 178766  vias)
        Weight 1     =  0.88% (1573    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.12% (177193  vias)
    Layer VIA2       =  0.00% (0      / 204138  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (204138  vias)
    Layer VIA3       =  0.00% (1      / 56707   vias)
        Weight 1     =  0.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (56706   vias)
    Layer VIA4       =  0.00% (0      / 19138   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (19138   vias)
    Layer VIA5       =  0.00% (0      / 4335    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4335    vias)
    Layer VIA6       =  0.99% (11     / 1111    vias)
        Weight 1     =  0.99% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.01% (1100    vias)
 
  Total double via conversion rate    =  0.34% (1585 / 464195 vias)
 
    Layer VIA1       =  0.88% (1573   / 178766  vias)
    Layer VIA2       =  0.00% (0      / 204138  vias)
    Layer VIA3       =  0.00% (1      / 56707   vias)
    Layer VIA4       =  0.00% (0      / 19138   vias)
    Layer VIA5       =  0.00% (0      / 4335    vias)
    Layer VIA6       =  0.99% (11     / 1111    vias)
 
  The optimized via conversion rate based on total routed via count =  0.34% (1585 / 464195 vias)
 
    Layer VIA1       =  0.88% (1573   / 178766  vias)
        Weight 1     =  0.88% (1573    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.12% (177193  vias)
    Layer VIA2       =  0.00% (0      / 204138  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (204138  vias)
    Layer VIA3       =  0.00% (1      / 56707   vias)
        Weight 1     =  0.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (56706   vias)
    Layer VIA4       =  0.00% (0      / 19138   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (19138   vias)
    Layer VIA5       =  0.00% (0      / 4335    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4335    vias)
    Layer VIA6       =  0.99% (11     / 1111    vias)
        Weight 1     =  0.99% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.01% (1100    vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 2426 nets
[ECO: End] Elapsed real time: 0:00:39 
[ECO: End] Elapsed cpu  time: sys=0:00:20 usr=0:07:22 total=0:07:42
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc  138 
[ECO: End] Total (MB): Used    1  Alloctr    2  Proc 6864 

Route-opt ECO routing complete            CPU: 14862 s (  4.13 hr )  ELAPSE:  9293 s (  2.58 hr )  MEM-PEAK:  4618 MB
Co-efficient Ratio Summary:
4.193421632125  6.578038127804  2.479639223547  7.744181740401  0.485050003205  3.179565842899  5.567215954587  2.894454387461  6.565921217863  9.017933505874  51024.755035139864  4.323488615343  1.233252652744
2.083411278473  1.156041292373  2.250262998326  6.239542141382  3.702212262750  1.840296109766  4.294066490968  7.527894846613  1.807232184180  5.787944947876  55879.868257711352  0.397099736616  4.103039801484
4.388138444665  6.444039726111  5.316978791807  4.229904622011  6.795077596784  7.396778622430  5.671704023879  7.715005528450  9.589705101159  1.237159512873  16870.777549351217  9.855225238191  8.112984319099
7.333443680989  4.586762197213  2.717381595855  4.966923499976  1.759148734708  7.763210639326  6.767907806332  6.983136628863  0.187880721736  8.323019734353  11204.223786215694  0.488873483365  3.922785231613
9.852544073105  0.210066152294  4.718589697524  0.746653963562  4.878808820782  6.857253678475  9.133418263540  9.027928377260  9.823652875383  6.142534574638  36742.478497987474  0.252346597921  7.960827827570
6.185626138508  4.461036145699  3.121071511853  3.657767286041  8.221079584562  4.697562041727  3.871193921160  8.673382650488  6.823459413908  9.024090368484  59998.414555804388  2.096093295569  5.224613840516
9.190953478761  8.921970436824  1.209159029403  4.354660123084  2.681426900558  8.346071932652  2.482444637945  6.735040707054  5.116827101678  8.871731337185  30405.926211437336  1.713668514539  4.671875565211
6.996953299430  2.994665645069  9.097940998384  8.072613899311  3.139776351007  2.170962525475  1.594741769006  4.932222937110  1.703104392808  1.151963626958  46231.480551523827  3.220826174746  6.912929761214
2.422527750800  6.782104017602  9.141628060967  1.286694802201  9.569284260313  2.585844502480  2.551363135935  9.521354440756  3.451201221843  3.477514726530  20929.440586859202  5.369107721730  0.810050357737
1.884848392807  5.482936836389  0.338671429458  2.254213305316  6.109007627270  1.123308107178  4.525607471109  9.858516743640  4.232764617306  4.349321516938  97352.141276988861  3.033300347025  7.540341901791
9.614214135657  7.813033449417  3.553751581833  4.379099936029  1.367026425459  0.202092084649  9.784714951177  4.674579340473  1.712747255646  8.159204700444  53488.093090993024  2.426754454864  1.013352574527
9.820610310772  2.792452951783  0.725954777142  6.300860633674  0.310378470936  4.151570274113  3.615647669442  4.697667052395  6.592108789458  8.964735538944  21791.080182250930  9.370499477065  7.807300973024
7.963928746462  4.418754075458  8.505000060685  7.956584478455  6.721475453418  9.445438708558  6.592123086390  1.793752587431  0.467080034725  6.343957185160  98451.112714363319  8.379452793311  5.608490569922
5.026083265157  3.950064163581  0.221226963062  4.029610414242  9.406669096874  2.789964661317  0.723294514657  8.793226787635  8.918112250540  5.103693296373  61700.031995037332  8.841186350064  4.407243806053
1.697663477537  2.996212236411  9.507759603727  9.677863343056  7.170402387976  1.500032845094  8.970596211512  3.714703287396  8.927205176949  1.698275651398  46101.926446898862  3.372600982445  8.670580916227
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 48935 nets, 0 global routed, 48932 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'ORCA_TOP'. (NEX-022)
---extraction options---
Corner: Cmax
 late_cap_scale                : 1.
 late_res_scale                : 1.
 late_ccap_scale               : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
 early_ccap_scale              : 1.
Corner: Cmin
 late_cap_scale                : 1.
 late_res_scale                : 1.
 late_ccap_scale               : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
 early_ccap_scale              : 1.
Global options:
 late_ccap_threshold       : 3 fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 16
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: ORCA_TOP 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 48932 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48932, routed nets = 48932, across physical hierarchy nets = 0, parasitics cached nets = 48932, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 700. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0968     0.1826        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   0.0029     0.0064        -          -      -
    1  10   0.0160     0.1154        -          -      -
    1  11   0.0027     0.0030        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    2  11        -          -   0.0000     0.0000      0
    2  12        -          -   0.0000     0.0000      0
    2  13        -          -   0.0000     0.0000      0
    2  14        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.2983     0.2983        -          -      -
    3  10   0.0000     0.0000        -          -      -
    3  11   0.0000     0.0000        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  14   0.0000     0.0000        -          -      -
    3  15   0.0000     0.0000        -          -      -
    4   1        -          -   0.0000     0.0000      0
    4   2        -          -   0.0000     0.0000      0
    4   3        -          -   0.0000     0.0000      0
    4   4        -          -   0.0000     0.0000      0
    4   5        -          -   0.0000     0.0000      0
    4   6        -          -   0.0000     0.0000      0
    4   7        -          -   0.0000     0.0000      0
    4   8        -          -   0.0000     0.0000      0
    4   9        -          -   0.0000     0.0000      0
    4  10        -          -   0.0000     0.0000      0
    4  11        -          -   0.0000     0.0000      0
    4  12        -          -   0.0000     0.0000      0
    4  13        -          -   0.0000     0.0000      0
    4  14        -          -   0.0000     0.0000      0
    4  15        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0968     0.3074   0.3074     31        -          -      -       23     0.4190       76  402384512
    2   *        -          -        -      -   0.0000     0.0000      0        0     0.0000       25 193519861760
    3   *   0.2983     0.2983   0.2983      1        -          -      -       23     0.4190       76  368277856
    4   *        -          -        -      -   0.0000     0.0000      0        0     0.0000       25 203901992960
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.2983     0.6057   0.6057     32   0.0000     0.0000      0       23     0.4190       87 203901992960    383469.00      45936
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.2983     0.6057   0.6057     32   0.0000     0.0000      0       23       87 203901992960    383469.00      45936

Route-opt command complete                CPU: 14972 s (  4.16 hr )  ELAPSE:  9303 s (  2.58 hr )  MEM-PEAK:  4618 MB
Route-opt command statistics  CPU=2191 sec (0.61 hr) ELAPSED=1201 sec (0.33 hr) MEM-PEAK=4.510 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2023-05-19 17:20:35 / Session: 2.58 hr / Command: 0.33 hr / Memory: 4619 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master SHFILL128_RVT has site unit
master SHFILL64_RVT has site unit
master SHFILL3_RVT has site unit
master SHFILL2_RVT has site unit
master SHFILL1_RVT has site unit
 Use site unit (1520)
INFO:: process regular filler master min-vth type: 
2D rule auto detection will enable the following rules:
spacing_rule
va_bound
pg_drc
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 56125 vias (10342 on M7); 199 under straps (199 on M7); 15776 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = 440905de55089c37
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 16 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)
Formatting 9185 sectors on layer M6:
Formatting 9309 sectors on layer M4:
Formatting 9033 sectors on layer M5:
Formatting 9033 sectors on layer M3:
Formatting 1728 sectors on layer M7:
Layer M6: 0 straps, 9185 other, 0 preroute
Layer M6: 60 secDefs  9185 sectors (0 empty)
Layer M4: 0 straps, 9309 other, 0 preroute
Layer M4: 33 secDefs  9309 sectors (0 empty)
Layer M3: 0 straps, 9033 other, 0 preroute
Layer M3: 49 secDefs  9033 sectors (0 empty)
Layer M5: 0 straps, 9033 other, 0 preroute
Layer M5: 38 secDefs  9033 sectors (0 empty)
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 235 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 32824 sectors on layer M2:
Layer M2: 16093 straps, 16731 other, 0 preroute
Layer M2: 107 secDefs  32824 sectors (0 empty)
Formatting 47211 sectors on layer M1:
Layer M1: 15740 straps, 31471 other, 0 preroute
Layer M1: 14 secDefs  47211 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 137272
Num SecDefs:   692

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
CHF: loading design...
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): SHFILL128_RVT (128 x 1), SHFILL64_RVT (64 x 1), SHFILL3_RVT (3 x 1), SHFILL2_RVT (2 x 1), SHFILL1_RVT (1 x 1), 
Regular Filler Insertion Complete
... 7522 of regular filler SHFILL128_RVT inserted
... 1689 of regular filler SHFILL64_RVT inserted
... 157517 of regular filler SHFILL3_RVT inserted
... 13850 of regular filler SHFILL2_RVT inserted
... 14669 of regular filler SHFILL1_RVT inserted
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:route2.design'. (DES-028)
Information: Saving block 'ORCA_TOP_lib:ORCA_TOP.design'
######## FINAL REPORTS/OUTPUTS  #################
Information: Design ORCA_TOP has 48935 nets, 0 global routed, 48932 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ../outputs/ORCA_TOP.route2.Cmax.tlup_-40.spef.gz 
spefName ../outputs/ORCA_TOP.route2.Cmax.tlup_-40.spef.gz, corner name Cmax 
NEX: write corner ID 1 parasitics to ../outputs/ORCA_TOP.route2.Cmin.tlup_-40.spef.gz 
spefName ../outputs/ORCA_TOP.route2.Cmin.tlup_-40.spef.gz, corner name Cmin 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.
Information: SPEF output -mt with 16 threads (NEX-014)
Information: Explicit supply net connections to isolation and retention cells will be written out. Use mv.upf.save_upf_include_supply_exceptions_for_iso_retn to control this. (UPF-450)
######## FINISHED ROUTE_OPT + FINAL REPORTS/OUTPUTS #################
Information: 4 out of 5 MSG-3549 messages were not printed due to limit 1  (MSG-3913)
Information: 22228 out of 22238 POW-035 messages were not printed due to limit 10  (MSG-3913)
icc2_shell> pwd
/home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/apr/work
icc2_shell> report_qor > initialqor.rpt
icc2_shell> report_timing > initialtiming.rpt
icc2_shell> man create_scenario
2.  Synopsys Commands                                        Command Reference
                                create_scenario

NAME
       create_scenario
              Creates a scenario in the current design.

SYNTAX
       collection create_scenario
              -mode mode
              -corner corner
              [-name name]
              [-init_from corner_or_scenario]

   Data Types
       mode                collection
       corner              collection
       name                string
       corner_or_scenario  collection

ARGUMENTS
       -mode mode
              Specifies  the  mode  of  the  new  scenario.   This  option  is
              required.  The mode must already exist.

       -corner corner
              Specifies the corner  of  the  new  scenario.   This  option  is
              required.  The corner must already exist.

       -name name
              Specifies  the  name of the new scenario.  If this option is not
              given, a unique name will be synthesized from the mode and  cor-
              ner names.

       -init_from corner_or_scenario
              Specifies an existing scenario or corner object.  If given, this
              object will be used to initialize the new scenario's constraints
              and  analysis  flags.   If a scenario is given, it must have the
              same mode as the scenario being created.  If a corner is  given,
              there must be an existing scenario with that corner and the mode
              of the scenario being created.

DESCRIPTION
       Creates a scenario in the current design, and sets it  active  for  all
       analysis  types  except  cell  and signal EM.  If any of these analysis
       types are not needed, this command should be followed by  the  set_sce-
       nario_status  command.  If a scenario already exists for the given mode
       and corner, the command will fail.  If a scenario with the  given  name
       already  exists,  the command will fail.  If a scenario is successfully
       created, its mode will become the current mode,  and  its  corner  will
       become  the  current  corner.  This means that the new scenario will be
       the current scenario.

       The -init_from option allows you to duplicate all the  constraints  and
       settings  of  an existing scenario onto a new scenario.  If an existing
       scenario is given with -init_from, it will be used as the source.  If a
       corner  is  given,  it  will  be used (along with the mode given by the
       -mode option) to search for  an  existing  scenario  to  serve  as  the
       source.  In either case, the source scenario must have the same mode as
       the new scenario.

       If successful, the command returns a collection containing the new sce-
       nario.

   Multicorner-Multimode Support
       By  default, this command uses the current mode and current corner.  To
       specify a different mode, use the -mode option.  To specify a different
       corner, use the -corner option.

EXAMPLES
       The  following  command  creates a scenario named m1@c1 using corner c1
       and mode m2.

         prompt> create_scenario -name m1@c1 -mode m1 -corner c1

SEE ALSO
       create_corner(2)
       create_mode(2)
       remove_scenarios(2)
       report_scenarios(2)
       set_scenario_status(2)

                          Version Q-2019.12-SP4
            Copyright (c) 2020 Synopsys, Inc. All rights reserved.
icc2_shell> pwd
/home/reethika/common/Documents/ECE510-2023-SPRING/final_prj-team_10/apr/work
icc2_shell> report_scenarios
****************************************
Report : scenario
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Sat May 20 10:07:55 2023
****************************************

                                                                     Leakage  Dynamic                              Cell  Signal
Name            Mode            Corner          Active  Setup  Hold  Power    Power    Max_tran  Max_cap  Min_cap  EM    EM
-------------------------------------------------------------------------------------------------------------------------------
func_worst *    func            Cmax            true    true   false true     true     true      true     true     false false
func_best *     func            Cmin            true    false  true  true     true     true      true     true     false false
test_worst *    test            Cmax            true    true   false true     true     true      true     true     false false
test_best *     test            Cmin            true    false  true  true     true     true      true     true     false false

1
icc2_shell> 