
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={13,rS,rT,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F3)
	S6= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F5)
	S8= FU.OutID1=>A_EX.In                                      Premise(F6)
	S9= A_MEM.Out=>A_WB.In                                      Premise(F7)
	S10= LIMMEXT.Out=>B_EX.In                                   Premise(F8)
	S11= B_MEM.Out=>B_WB.In                                     Premise(F9)
	S12= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F10)
	S13= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F11)
	S14= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F12)
	S15= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F13)
	S16= FU.Bub_ID=>CU_ID.Bub                                   Premise(F14)
	S17= FU.Halt_ID=>CU_ID.Halt                                 Premise(F15)
	S18= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F16)
	S19= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F17)
	S20= FU.Bub_IF=>CU_IF.Bub                                   Premise(F18)
	S21= FU.Halt_IF=>CU_IF.Halt                                 Premise(F19)
	S22= ICache.Hit=>CU_IF.ICacheHit                            Premise(F20)
	S23= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F21)
	S24= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F22)
	S25= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F23)
	S26= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F24)
	S27= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F25)
	S28= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F26)
	S29= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F27)
	S30= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F28)
	S31= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F29)
	S32= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F30)
	S33= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F31)
	S34= ICache.Hit=>FU.ICacheHit                               Premise(F32)
	S35= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F33)
	S36= IR_ID.Out=>FU.IR_ID                                    Premise(F34)
	S37= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F35)
	S38= IR_MEM.Out=>FU.IR_MEM                                  Premise(F36)
	S39= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F37)
	S40= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F38)
	S41= GPR.Rdata1=>FU.InID1                                   Premise(F39)
	S42= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F40)
	S43= ALUOut_MEM.Out=>FU.InMEM                               Premise(F41)
	S44= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F42)
	S45= IR_ID.Out25_21=>GPR.RReg1                              Premise(F43)
	S46= IMMU.Addr=>IAddrReg.In                                 Premise(F44)
	S47= PC.Out=>ICache.IEA                                     Premise(F45)
	S48= ICache.IEA=addr                                        Path(S4,S47)
	S49= ICache.Hit=ICacheHit(addr)                             ICache-Search(S48)
	S50= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S49,S22)
	S51= FU.ICacheHit=ICacheHit(addr)                           Path(S49,S34)
	S52= PC.Out=>ICache.IEA                                     Premise(F46)
	S53= IMem.MEM8WordOut=>ICache.WData                         Premise(F47)
	S54= ICache.Out=>ICacheReg.In                               Premise(F48)
	S55= PC.Out=>IMMU.IEA                                       Premise(F49)
	S56= IMMU.IEA=addr                                          Path(S4,S55)
	S57= CP0.ASID=>IMMU.PID                                     Premise(F50)
	S58= IMMU.PID=pid                                           Path(S3,S57)
	S59= IMMU.Addr={pid,addr}                                   IMMU-Search(S58,S56)
	S60= IAddrReg.In={pid,addr}                                 Path(S59,S46)
	S61= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S58,S56)
	S62= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S61,S23)
	S63= IAddrReg.Out=>IMem.RAddr                               Premise(F51)
	S64= ICacheReg.Out=>IRMux.CacheData                         Premise(F52)
	S65= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F53)
	S66= IMem.Out=>IRMux.MemData                                Premise(F54)
	S67= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F55)
	S68= IR_MEM.Out=>IR_DMMU1.In                                Premise(F56)
	S69= IR_ID.Out=>IR_EX.In                                    Premise(F57)
	S70= ICache.Out=>IR_ID.In                                   Premise(F58)
	S71= IRMux.Out=>IR_ID.In                                    Premise(F59)
	S72= ICache.Out=>IR_IMMU.In                                 Premise(F60)
	S73= IR_DMMU2.Out=>IR_WB.In                                 Premise(F61)
	S74= IR_MEM.Out=>IR_WB.In                                   Premise(F62)
	S75= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F63)
	S76= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F64)
	S77= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F65)
	S78= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F66)
	S79= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F67)
	S80= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F68)
	S81= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F69)
	S82= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F70)
	S83= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F71)
	S84= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F72)
	S85= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F73)
	S86= IR_EX.Out31_26=>CU_EX.Op                               Premise(F74)
	S87= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F75)
	S88= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F76)
	S89= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F77)
	S90= IR_ID.Out31_26=>CU_ID.Op                               Premise(F78)
	S91= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F79)
	S92= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F80)
	S93= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F81)
	S94= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F82)
	S95= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F83)
	S96= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F84)
	S97= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F85)
	S98= IR_WB.Out31_26=>CU_WB.Op                               Premise(F86)
	S99= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F87)
	S100= CtrlA_EX=0                                            Premise(F88)
	S101= CtrlB_EX=0                                            Premise(F89)
	S102= CtrlALUOut_MEM=0                                      Premise(F90)
	S103= CtrlALUOut_DMMU1=0                                    Premise(F91)
	S104= CtrlALUOut_DMMU2=0                                    Premise(F92)
	S105= CtrlALUOut_WB=0                                       Premise(F93)
	S106= CtrlA_MEM=0                                           Premise(F94)
	S107= CtrlA_WB=0                                            Premise(F95)
	S108= CtrlB_MEM=0                                           Premise(F96)
	S109= CtrlB_WB=0                                            Premise(F97)
	S110= CtrlICache=0                                          Premise(F98)
	S111= CtrlIMMU=0                                            Premise(F99)
	S112= CtrlIR_DMMU1=0                                        Premise(F100)
	S113= CtrlIR_DMMU2=0                                        Premise(F101)
	S114= CtrlIR_EX=0                                           Premise(F102)
	S115= CtrlIR_ID=0                                           Premise(F103)
	S116= CtrlIR_IMMU=1                                         Premise(F104)
	S117= CtrlIR_MEM=0                                          Premise(F105)
	S118= CtrlIR_WB=0                                           Premise(F106)
	S119= CtrlGPR=0                                             Premise(F107)
	S120= CtrlIAddrReg=1                                        Premise(F108)
	S121= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S60,S120)
	S122= CtrlPC=0                                              Premise(F109)
	S123= CtrlPCInc=0                                           Premise(F110)
	S124= PC[Out]=addr                                          PC-Hold(S1,S122,S123)
	S125= CtrlIMem=0                                            Premise(F111)
	S126= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S2,S125)
	S127= CtrlICacheReg=1                                       Premise(F112)
	S128= CtrlASIDIn=0                                          Premise(F113)
	S129= CtrlCP0=0                                             Premise(F114)
	S130= CP0[ASID]=pid                                         CP0-Hold(S0,S129)
	S131= CtrlEPCIn=0                                           Premise(F115)
	S132= CtrlExCodeIn=0                                        Premise(F116)
	S133= CtrlIRMux=0                                           Premise(F117)
	S134= GPR[rS]=a                                             Premise(F118)

IMMU	S135= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S121)
	S136= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S121)
	S137= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S121)
	S138= PC.Out=addr                                           PC-Out(S124)
	S139= CP0.ASID=pid                                          CP0-Read-ASID(S130)
	S140= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F119)
	S141= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F120)
	S142= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F121)
	S143= FU.OutID1=>A_EX.In                                    Premise(F122)
	S144= A_MEM.Out=>A_WB.In                                    Premise(F123)
	S145= LIMMEXT.Out=>B_EX.In                                  Premise(F124)
	S146= B_MEM.Out=>B_WB.In                                    Premise(F125)
	S147= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F126)
	S148= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F127)
	S149= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F128)
	S150= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F129)
	S151= FU.Bub_ID=>CU_ID.Bub                                  Premise(F130)
	S152= FU.Halt_ID=>CU_ID.Halt                                Premise(F131)
	S153= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F132)
	S154= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F133)
	S155= FU.Bub_IF=>CU_IF.Bub                                  Premise(F134)
	S156= FU.Halt_IF=>CU_IF.Halt                                Premise(F135)
	S157= ICache.Hit=>CU_IF.ICacheHit                           Premise(F136)
	S158= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F137)
	S159= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F138)
	S160= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F139)
	S161= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F140)
	S162= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F141)
	S163= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F142)
	S164= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F143)
	S165= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F144)
	S166= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F145)
	S167= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F146)
	S168= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F147)
	S169= ICache.Hit=>FU.ICacheHit                              Premise(F148)
	S170= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F149)
	S171= IR_ID.Out=>FU.IR_ID                                   Premise(F150)
	S172= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F151)
	S173= IR_MEM.Out=>FU.IR_MEM                                 Premise(F152)
	S174= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F153)
	S175= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F154)
	S176= GPR.Rdata1=>FU.InID1                                  Premise(F155)
	S177= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F156)
	S178= ALUOut_MEM.Out=>FU.InMEM                              Premise(F157)
	S179= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F158)
	S180= IR_ID.Out25_21=>GPR.RReg1                             Premise(F159)
	S181= IMMU.Addr=>IAddrReg.In                                Premise(F160)
	S182= PC.Out=>ICache.IEA                                    Premise(F161)
	S183= ICache.IEA=addr                                       Path(S138,S182)
	S184= ICache.Hit=ICacheHit(addr)                            ICache-Search(S183)
	S185= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S184,S157)
	S186= FU.ICacheHit=ICacheHit(addr)                          Path(S184,S169)
	S187= PC.Out=>ICache.IEA                                    Premise(F162)
	S188= IMem.MEM8WordOut=>ICache.WData                        Premise(F163)
	S189= ICache.Out=>ICacheReg.In                              Premise(F164)
	S190= PC.Out=>IMMU.IEA                                      Premise(F165)
	S191= IMMU.IEA=addr                                         Path(S138,S190)
	S192= CP0.ASID=>IMMU.PID                                    Premise(F166)
	S193= IMMU.PID=pid                                          Path(S139,S192)
	S194= IMMU.Addr={pid,addr}                                  IMMU-Search(S193,S191)
	S195= IAddrReg.In={pid,addr}                                Path(S194,S181)
	S196= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S193,S191)
	S197= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S196,S158)
	S198= IAddrReg.Out=>IMem.RAddr                              Premise(F167)
	S199= IMem.RAddr={pid,addr}                                 Path(S135,S198)
	S200= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S199,S126)
	S201= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S199,S126)
	S202= ICache.WData=IMemGet8Word({pid,addr})                 Path(S201,S188)
	S203= ICacheReg.Out=>IRMux.CacheData                        Premise(F168)
	S204= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F169)
	S205= IMem.Out=>IRMux.MemData                               Premise(F170)
	S206= IRMux.MemData={13,rS,rT,UIMM}                         Path(S200,S205)
	S207= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S206)
	S208= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F171)
	S209= IR_MEM.Out=>IR_DMMU1.In                               Premise(F172)
	S210= IR_ID.Out=>IR_EX.In                                   Premise(F173)
	S211= ICache.Out=>IR_ID.In                                  Premise(F174)
	S212= IRMux.Out=>IR_ID.In                                   Premise(F175)
	S213= IR_ID.In={13,rS,rT,UIMM}                              Path(S207,S212)
	S214= ICache.Out=>IR_IMMU.In                                Premise(F176)
	S215= IR_DMMU2.Out=>IR_WB.In                                Premise(F177)
	S216= IR_MEM.Out=>IR_WB.In                                  Premise(F178)
	S217= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F179)
	S218= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F180)
	S219= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F181)
	S220= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F182)
	S221= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F183)
	S222= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F184)
	S223= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F185)
	S224= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F186)
	S225= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F187)
	S226= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F188)
	S227= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F189)
	S228= IR_EX.Out31_26=>CU_EX.Op                              Premise(F190)
	S229= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F191)
	S230= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F192)
	S231= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F193)
	S232= IR_ID.Out31_26=>CU_ID.Op                              Premise(F194)
	S233= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F195)
	S234= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F196)
	S235= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F197)
	S236= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F198)
	S237= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F199)
	S238= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F200)
	S239= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F201)
	S240= IR_WB.Out31_26=>CU_WB.Op                              Premise(F202)
	S241= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F203)
	S242= CtrlA_EX=0                                            Premise(F204)
	S243= CtrlB_EX=0                                            Premise(F205)
	S244= CtrlALUOut_MEM=0                                      Premise(F206)
	S245= CtrlALUOut_DMMU1=0                                    Premise(F207)
	S246= CtrlALUOut_DMMU2=0                                    Premise(F208)
	S247= CtrlALUOut_WB=0                                       Premise(F209)
	S248= CtrlA_MEM=0                                           Premise(F210)
	S249= CtrlA_WB=0                                            Premise(F211)
	S250= CtrlB_MEM=0                                           Premise(F212)
	S251= CtrlB_WB=0                                            Premise(F213)
	S252= CtrlICache=1                                          Premise(F214)
	S253= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S183,S202,S252)
	S254= CtrlIMMU=0                                            Premise(F215)
	S255= CtrlIR_DMMU1=0                                        Premise(F216)
	S256= CtrlIR_DMMU2=0                                        Premise(F217)
	S257= CtrlIR_EX=0                                           Premise(F218)
	S258= CtrlIR_ID=1                                           Premise(F219)
	S259= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Write(S213,S258)
	S260= CtrlIR_IMMU=0                                         Premise(F220)
	S261= CtrlIR_MEM=0                                          Premise(F221)
	S262= CtrlIR_WB=0                                           Premise(F222)
	S263= CtrlGPR=0                                             Premise(F223)
	S264= GPR[rS]=a                                             GPR-Hold(S134,S263)
	S265= CtrlIAddrReg=0                                        Premise(F224)
	S266= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S121,S265)
	S267= CtrlPC=0                                              Premise(F225)
	S268= CtrlPCInc=1                                           Premise(F226)
	S269= PC[Out]=addr+4                                        PC-Inc(S124,S267,S268)
	S270= PC[CIA]=addr                                          PC-Inc(S124,S267,S268)
	S271= CtrlIMem=0                                            Premise(F227)
	S272= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S126,S271)
	S273= CtrlICacheReg=0                                       Premise(F228)
	S274= CtrlASIDIn=0                                          Premise(F229)
	S275= CtrlCP0=0                                             Premise(F230)
	S276= CP0[ASID]=pid                                         CP0-Hold(S130,S275)
	S277= CtrlEPCIn=0                                           Premise(F231)
	S278= CtrlExCodeIn=0                                        Premise(F232)
	S279= CtrlIRMux=0                                           Premise(F233)

ID	S280= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S259)
	S281= IR_ID.Out31_26=13                                     IR-Out(S259)
	S282= IR_ID.Out25_21=rS                                     IR-Out(S259)
	S283= IR_ID.Out20_16=rT                                     IR-Out(S259)
	S284= IR_ID.Out15_0=UIMM                                    IR-Out(S259)
	S285= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S266)
	S286= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S266)
	S287= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S266)
	S288= PC.Out=addr+4                                         PC-Out(S269)
	S289= PC.CIA=addr                                           PC-Out(S270)
	S290= PC.CIA31_28=addr[31:28]                               PC-Out(S270)
	S291= CP0.ASID=pid                                          CP0-Read-ASID(S276)
	S292= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F234)
	S293= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F235)
	S294= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F236)
	S295= FU.OutID1=>A_EX.In                                    Premise(F237)
	S296= A_MEM.Out=>A_WB.In                                    Premise(F238)
	S297= LIMMEXT.Out=>B_EX.In                                  Premise(F239)
	S298= B_MEM.Out=>B_WB.In                                    Premise(F240)
	S299= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F241)
	S300= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F242)
	S301= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F243)
	S302= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F244)
	S303= FU.Bub_ID=>CU_ID.Bub                                  Premise(F245)
	S304= FU.Halt_ID=>CU_ID.Halt                                Premise(F246)
	S305= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F247)
	S306= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F248)
	S307= FU.Bub_IF=>CU_IF.Bub                                  Premise(F249)
	S308= FU.Halt_IF=>CU_IF.Halt                                Premise(F250)
	S309= ICache.Hit=>CU_IF.ICacheHit                           Premise(F251)
	S310= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F252)
	S311= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F253)
	S312= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F254)
	S313= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F255)
	S314= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F256)
	S315= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F257)
	S316= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F258)
	S317= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F259)
	S318= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F260)
	S319= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F261)
	S320= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F262)
	S321= ICache.Hit=>FU.ICacheHit                              Premise(F263)
	S322= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F264)
	S323= IR_ID.Out=>FU.IR_ID                                   Premise(F265)
	S324= FU.IR_ID={13,rS,rT,UIMM}                              Path(S280,S323)
	S325= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F266)
	S326= IR_MEM.Out=>FU.IR_MEM                                 Premise(F267)
	S327= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F268)
	S328= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F269)
	S329= GPR.Rdata1=>FU.InID1                                  Premise(F270)
	S330= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F271)
	S331= FU.InID1_RReg=rS                                      Path(S282,S330)
	S332= FU.InID2_RReg=5'b00000                                Premise(F272)
	S333= ALUOut_MEM.Out=>FU.InMEM                              Premise(F273)
	S334= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F274)
	S335= IR_ID.Out25_21=>GPR.RReg1                             Premise(F275)
	S336= GPR.RReg1=rS                                          Path(S282,S335)
	S337= GPR.Rdata1=a                                          GPR-Read(S336,S264)
	S338= FU.InID1=a                                            Path(S337,S329)
	S339= FU.OutID1=FU(a)                                       FU-Forward(S338)
	S340= A_EX.In=FU(a)                                         Path(S339,S295)
	S341= IMMU.Addr=>IAddrReg.In                                Premise(F276)
	S342= PC.Out=>ICache.IEA                                    Premise(F277)
	S343= ICache.IEA=addr+4                                     Path(S288,S342)
	S344= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S343)
	S345= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S344,S309)
	S346= FU.ICacheHit=ICacheHit(addr+4)                        Path(S344,S321)
	S347= PC.Out=>ICache.IEA                                    Premise(F278)
	S348= IMem.MEM8WordOut=>ICache.WData                        Premise(F279)
	S349= ICache.Out=>ICacheReg.In                              Premise(F280)
	S350= PC.Out=>IMMU.IEA                                      Premise(F281)
	S351= IMMU.IEA=addr+4                                       Path(S288,S350)
	S352= CP0.ASID=>IMMU.PID                                    Premise(F282)
	S353= IMMU.PID=pid                                          Path(S291,S352)
	S354= IMMU.Addr={pid,addr+4}                                IMMU-Search(S353,S351)
	S355= IAddrReg.In={pid,addr+4}                              Path(S354,S341)
	S356= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S353,S351)
	S357= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S356,S310)
	S358= IAddrReg.Out=>IMem.RAddr                              Premise(F283)
	S359= IMem.RAddr={pid,addr}                                 Path(S285,S358)
	S360= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S359,S272)
	S361= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S359,S272)
	S362= ICache.WData=IMemGet8Word({pid,addr})                 Path(S361,S348)
	S363= ICacheReg.Out=>IRMux.CacheData                        Premise(F284)
	S364= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F285)
	S365= IMem.Out=>IRMux.MemData                               Premise(F286)
	S366= IRMux.MemData={13,rS,rT,UIMM}                         Path(S360,S365)
	S367= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S366)
	S368= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F287)
	S369= IR_MEM.Out=>IR_DMMU1.In                               Premise(F288)
	S370= IR_ID.Out=>IR_EX.In                                   Premise(F289)
	S371= IR_EX.In={13,rS,rT,UIMM}                              Path(S280,S370)
	S372= ICache.Out=>IR_ID.In                                  Premise(F290)
	S373= IRMux.Out=>IR_ID.In                                   Premise(F291)
	S374= IR_ID.In={13,rS,rT,UIMM}                              Path(S367,S373)
	S375= ICache.Out=>IR_IMMU.In                                Premise(F292)
	S376= IR_DMMU2.Out=>IR_WB.In                                Premise(F293)
	S377= IR_MEM.Out=>IR_WB.In                                  Premise(F294)
	S378= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F295)
	S379= LIMMEXT.In=UIMM                                       Path(S284,S378)
	S380= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S379)
	S381= B_EX.In={16{0},UIMM}                                  Path(S380,S297)
	S382= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F296)
	S383= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F297)
	S384= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F298)
	S385= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F299)
	S386= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F300)
	S387= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F301)
	S388= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F302)
	S389= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F303)
	S390= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F304)
	S391= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F305)
	S392= IR_EX.Out31_26=>CU_EX.Op                              Premise(F306)
	S393= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F307)
	S394= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F308)
	S395= CU_ID.IRFunc1=rT                                      Path(S283,S394)
	S396= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F309)
	S397= CU_ID.IRFunc2=rS                                      Path(S282,S396)
	S398= IR_ID.Out31_26=>CU_ID.Op                              Premise(F310)
	S399= CU_ID.Op=13                                           Path(S281,S398)
	S400= CU_ID.Func=alu_add                                    CU_ID(S399)
	S401= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F311)
	S402= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F312)
	S403= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F313)
	S404= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F314)
	S405= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F315)
	S406= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F316)
	S407= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F317)
	S408= IR_WB.Out31_26=>CU_WB.Op                              Premise(F318)
	S409= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F319)
	S410= CtrlA_EX=1                                            Premise(F320)
	S411= [A_EX]=FU(a)                                          A_EX-Write(S340,S410)
	S412= CtrlB_EX=1                                            Premise(F321)
	S413= [B_EX]={16{0},UIMM}                                   B_EX-Write(S381,S412)
	S414= CtrlALUOut_MEM=0                                      Premise(F322)
	S415= CtrlALUOut_DMMU1=0                                    Premise(F323)
	S416= CtrlALUOut_DMMU2=0                                    Premise(F324)
	S417= CtrlALUOut_WB=0                                       Premise(F325)
	S418= CtrlA_MEM=0                                           Premise(F326)
	S419= CtrlA_WB=0                                            Premise(F327)
	S420= CtrlB_MEM=0                                           Premise(F328)
	S421= CtrlB_WB=0                                            Premise(F329)
	S422= CtrlICache=0                                          Premise(F330)
	S423= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S253,S422)
	S424= CtrlIMMU=0                                            Premise(F331)
	S425= CtrlIR_DMMU1=0                                        Premise(F332)
	S426= CtrlIR_DMMU2=0                                        Premise(F333)
	S427= CtrlIR_EX=1                                           Premise(F334)
	S428= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Write(S371,S427)
	S429= CtrlIR_ID=0                                           Premise(F335)
	S430= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S259,S429)
	S431= CtrlIR_IMMU=0                                         Premise(F336)
	S432= CtrlIR_MEM=0                                          Premise(F337)
	S433= CtrlIR_WB=0                                           Premise(F338)
	S434= CtrlGPR=0                                             Premise(F339)
	S435= GPR[rS]=a                                             GPR-Hold(S264,S434)
	S436= CtrlIAddrReg=0                                        Premise(F340)
	S437= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S266,S436)
	S438= CtrlPC=0                                              Premise(F341)
	S439= CtrlPCInc=0                                           Premise(F342)
	S440= PC[CIA]=addr                                          PC-Hold(S270,S439)
	S441= PC[Out]=addr+4                                        PC-Hold(S269,S438,S439)
	S442= CtrlIMem=0                                            Premise(F343)
	S443= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S272,S442)
	S444= CtrlICacheReg=0                                       Premise(F344)
	S445= CtrlASIDIn=0                                          Premise(F345)
	S446= CtrlCP0=0                                             Premise(F346)
	S447= CP0[ASID]=pid                                         CP0-Hold(S276,S446)
	S448= CtrlEPCIn=0                                           Premise(F347)
	S449= CtrlExCodeIn=0                                        Premise(F348)
	S450= CtrlIRMux=0                                           Premise(F349)

EX	S451= A_EX.Out=FU(a)                                        A_EX-Out(S411)
	S452= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S411)
	S453= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S411)
	S454= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S413)
	S455= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S413)
	S456= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S413)
	S457= IR_EX.Out={13,rS,rT,UIMM}                             IR_EX-Out(S428)
	S458= IR_EX.Out31_26=13                                     IR_EX-Out(S428)
	S459= IR_EX.Out25_21=rS                                     IR_EX-Out(S428)
	S460= IR_EX.Out20_16=rT                                     IR_EX-Out(S428)
	S461= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S428)
	S462= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S430)
	S463= IR_ID.Out31_26=13                                     IR-Out(S430)
	S464= IR_ID.Out25_21=rS                                     IR-Out(S430)
	S465= IR_ID.Out20_16=rT                                     IR-Out(S430)
	S466= IR_ID.Out15_0=UIMM                                    IR-Out(S430)
	S467= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S437)
	S468= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S437)
	S469= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S437)
	S470= PC.CIA=addr                                           PC-Out(S440)
	S471= PC.CIA31_28=addr[31:28]                               PC-Out(S440)
	S472= PC.Out=addr+4                                         PC-Out(S441)
	S473= CP0.ASID=pid                                          CP0-Read-ASID(S447)
	S474= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F350)
	S475= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F351)
	S476= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F352)
	S477= FU.OutID1=>A_EX.In                                    Premise(F353)
	S478= A_MEM.Out=>A_WB.In                                    Premise(F354)
	S479= LIMMEXT.Out=>B_EX.In                                  Premise(F355)
	S480= B_MEM.Out=>B_WB.In                                    Premise(F356)
	S481= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F357)
	S482= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F358)
	S483= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F359)
	S484= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F360)
	S485= FU.Bub_ID=>CU_ID.Bub                                  Premise(F361)
	S486= FU.Halt_ID=>CU_ID.Halt                                Premise(F362)
	S487= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F363)
	S488= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F364)
	S489= FU.Bub_IF=>CU_IF.Bub                                  Premise(F365)
	S490= FU.Halt_IF=>CU_IF.Halt                                Premise(F366)
	S491= ICache.Hit=>CU_IF.ICacheHit                           Premise(F367)
	S492= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F368)
	S493= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F369)
	S494= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F370)
	S495= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F371)
	S496= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F372)
	S497= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F373)
	S498= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F374)
	S499= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F375)
	S500= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F376)
	S501= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F377)
	S502= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F378)
	S503= ICache.Hit=>FU.ICacheHit                              Premise(F379)
	S504= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F380)
	S505= IR_ID.Out=>FU.IR_ID                                   Premise(F381)
	S506= FU.IR_ID={13,rS,rT,UIMM}                              Path(S462,S505)
	S507= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F382)
	S508= IR_MEM.Out=>FU.IR_MEM                                 Premise(F383)
	S509= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F384)
	S510= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F385)
	S511= GPR.Rdata1=>FU.InID1                                  Premise(F386)
	S512= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F387)
	S513= FU.InID1_RReg=rS                                      Path(S464,S512)
	S514= ALUOut_MEM.Out=>FU.InMEM                              Premise(F388)
	S515= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F389)
	S516= IR_ID.Out25_21=>GPR.RReg1                             Premise(F390)
	S517= GPR.RReg1=rS                                          Path(S464,S516)
	S518= GPR.Rdata1=a                                          GPR-Read(S517,S435)
	S519= FU.InID1=a                                            Path(S518,S511)
	S520= FU.OutID1=FU(a)                                       FU-Forward(S519)
	S521= A_EX.In=FU(a)                                         Path(S520,S477)
	S522= IMMU.Addr=>IAddrReg.In                                Premise(F391)
	S523= PC.Out=>ICache.IEA                                    Premise(F392)
	S524= ICache.IEA=addr+4                                     Path(S472,S523)
	S525= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S524)
	S526= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S525,S491)
	S527= FU.ICacheHit=ICacheHit(addr+4)                        Path(S525,S503)
	S528= PC.Out=>ICache.IEA                                    Premise(F393)
	S529= IMem.MEM8WordOut=>ICache.WData                        Premise(F394)
	S530= ICache.Out=>ICacheReg.In                              Premise(F395)
	S531= PC.Out=>IMMU.IEA                                      Premise(F396)
	S532= IMMU.IEA=addr+4                                       Path(S472,S531)
	S533= CP0.ASID=>IMMU.PID                                    Premise(F397)
	S534= IMMU.PID=pid                                          Path(S473,S533)
	S535= IMMU.Addr={pid,addr+4}                                IMMU-Search(S534,S532)
	S536= IAddrReg.In={pid,addr+4}                              Path(S535,S522)
	S537= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S534,S532)
	S538= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S537,S492)
	S539= IAddrReg.Out=>IMem.RAddr                              Premise(F398)
	S540= IMem.RAddr={pid,addr}                                 Path(S467,S539)
	S541= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S540,S443)
	S542= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S540,S443)
	S543= ICache.WData=IMemGet8Word({pid,addr})                 Path(S542,S529)
	S544= ICacheReg.Out=>IRMux.CacheData                        Premise(F399)
	S545= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F400)
	S546= IMem.Out=>IRMux.MemData                               Premise(F401)
	S547= IRMux.MemData={13,rS,rT,UIMM}                         Path(S541,S546)
	S548= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S547)
	S549= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F402)
	S550= IR_MEM.Out=>IR_DMMU1.In                               Premise(F403)
	S551= IR_ID.Out=>IR_EX.In                                   Premise(F404)
	S552= IR_EX.In={13,rS,rT,UIMM}                              Path(S462,S551)
	S553= ICache.Out=>IR_ID.In                                  Premise(F405)
	S554= IRMux.Out=>IR_ID.In                                   Premise(F406)
	S555= IR_ID.In={13,rS,rT,UIMM}                              Path(S548,S554)
	S556= ICache.Out=>IR_IMMU.In                                Premise(F407)
	S557= IR_DMMU2.Out=>IR_WB.In                                Premise(F408)
	S558= IR_MEM.Out=>IR_WB.In                                  Premise(F409)
	S559= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F410)
	S560= LIMMEXT.In=UIMM                                       Path(S466,S559)
	S561= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S560)
	S562= B_EX.In={16{0},UIMM}                                  Path(S561,S479)
	S563= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F411)
	S564= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F412)
	S565= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F413)
	S566= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F414)
	S567= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F415)
	S568= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F416)
	S569= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F417)
	S570= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F418)
	S571= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F419)
	S572= CU_EX.IRFunc1=rT                                      Path(S460,S571)
	S573= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F420)
	S574= CU_EX.IRFunc2=rS                                      Path(S459,S573)
	S575= IR_EX.Out31_26=>CU_EX.Op                              Premise(F421)
	S576= CU_EX.Op=13                                           Path(S458,S575)
	S577= CU_EX.Func=alu_add                                    CU_EX(S576)
	S578= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F422)
	S579= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F423)
	S580= CU_ID.IRFunc1=rT                                      Path(S465,S579)
	S581= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F424)
	S582= CU_ID.IRFunc2=rS                                      Path(S464,S581)
	S583= IR_ID.Out31_26=>CU_ID.Op                              Premise(F425)
	S584= CU_ID.Op=13                                           Path(S463,S583)
	S585= CU_ID.Func=alu_add                                    CU_ID(S584)
	S586= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F426)
	S587= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F427)
	S588= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F428)
	S589= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F429)
	S590= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F430)
	S591= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F431)
	S592= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F432)
	S593= IR_WB.Out31_26=>CU_WB.Op                              Premise(F433)
	S594= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F434)
	S595= CtrlA_EX=0                                            Premise(F435)
	S596= [A_EX]=FU(a)                                          A_EX-Hold(S411,S595)
	S597= CtrlB_EX=0                                            Premise(F436)
	S598= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S413,S597)
	S599= CtrlALUOut_MEM=1                                      Premise(F437)
	S600= CtrlALUOut_DMMU1=0                                    Premise(F438)
	S601= CtrlALUOut_DMMU2=0                                    Premise(F439)
	S602= CtrlALUOut_WB=0                                       Premise(F440)
	S603= CtrlA_MEM=0                                           Premise(F441)
	S604= CtrlA_WB=0                                            Premise(F442)
	S605= CtrlB_MEM=0                                           Premise(F443)
	S606= CtrlB_WB=0                                            Premise(F444)
	S607= CtrlICache=0                                          Premise(F445)
	S608= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S423,S607)
	S609= CtrlIMMU=0                                            Premise(F446)
	S610= CtrlIR_DMMU1=0                                        Premise(F447)
	S611= CtrlIR_DMMU2=0                                        Premise(F448)
	S612= CtrlIR_EX=0                                           Premise(F449)
	S613= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Hold(S428,S612)
	S614= CtrlIR_ID=0                                           Premise(F450)
	S615= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S430,S614)
	S616= CtrlIR_IMMU=0                                         Premise(F451)
	S617= CtrlIR_MEM=1                                          Premise(F452)
	S618= CtrlIR_WB=0                                           Premise(F453)
	S619= CtrlGPR=0                                             Premise(F454)
	S620= GPR[rS]=a                                             GPR-Hold(S435,S619)
	S621= CtrlIAddrReg=0                                        Premise(F455)
	S622= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S437,S621)
	S623= CtrlPC=0                                              Premise(F456)
	S624= CtrlPCInc=0                                           Premise(F457)
	S625= PC[CIA]=addr                                          PC-Hold(S440,S624)
	S626= PC[Out]=addr+4                                        PC-Hold(S441,S623,S624)
	S627= CtrlIMem=0                                            Premise(F458)
	S628= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S443,S627)
	S629= CtrlICacheReg=0                                       Premise(F459)
	S630= CtrlASIDIn=0                                          Premise(F460)
	S631= CtrlCP0=0                                             Premise(F461)
	S632= CP0[ASID]=pid                                         CP0-Hold(S447,S631)
	S633= CtrlEPCIn=0                                           Premise(F462)
	S634= CtrlExCodeIn=0                                        Premise(F463)
	S635= CtrlIRMux=0                                           Premise(F464)

MEM	S636= A_EX.Out=FU(a)                                        A_EX-Out(S596)
	S637= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S596)
	S638= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S596)
	S639= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S598)
	S640= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S598)
	S641= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S598)
	S642= IR_EX.Out={13,rS,rT,UIMM}                             IR_EX-Out(S613)
	S643= IR_EX.Out31_26=13                                     IR_EX-Out(S613)
	S644= IR_EX.Out25_21=rS                                     IR_EX-Out(S613)
	S645= IR_EX.Out20_16=rT                                     IR_EX-Out(S613)
	S646= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S613)
	S647= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S615)
	S648= IR_ID.Out31_26=13                                     IR-Out(S615)
	S649= IR_ID.Out25_21=rS                                     IR-Out(S615)
	S650= IR_ID.Out20_16=rT                                     IR-Out(S615)
	S651= IR_ID.Out15_0=UIMM                                    IR-Out(S615)
	S652= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S622)
	S653= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S622)
	S654= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S622)
	S655= PC.CIA=addr                                           PC-Out(S625)
	S656= PC.CIA31_28=addr[31:28]                               PC-Out(S625)
	S657= PC.Out=addr+4                                         PC-Out(S626)
	S658= CP0.ASID=pid                                          CP0-Read-ASID(S632)
	S659= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F465)
	S660= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F466)
	S661= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F467)
	S662= FU.OutID1=>A_EX.In                                    Premise(F468)
	S663= A_MEM.Out=>A_WB.In                                    Premise(F469)
	S664= LIMMEXT.Out=>B_EX.In                                  Premise(F470)
	S665= B_MEM.Out=>B_WB.In                                    Premise(F471)
	S666= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F472)
	S667= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F473)
	S668= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F474)
	S669= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F475)
	S670= FU.Bub_ID=>CU_ID.Bub                                  Premise(F476)
	S671= FU.Halt_ID=>CU_ID.Halt                                Premise(F477)
	S672= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F478)
	S673= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F479)
	S674= FU.Bub_IF=>CU_IF.Bub                                  Premise(F480)
	S675= FU.Halt_IF=>CU_IF.Halt                                Premise(F481)
	S676= ICache.Hit=>CU_IF.ICacheHit                           Premise(F482)
	S677= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F483)
	S678= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F484)
	S679= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F485)
	S680= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F486)
	S681= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F487)
	S682= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F488)
	S683= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F489)
	S684= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F490)
	S685= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F491)
	S686= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F492)
	S687= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F493)
	S688= ICache.Hit=>FU.ICacheHit                              Premise(F494)
	S689= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F495)
	S690= IR_ID.Out=>FU.IR_ID                                   Premise(F496)
	S691= FU.IR_ID={13,rS,rT,UIMM}                              Path(S647,S690)
	S692= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F497)
	S693= IR_MEM.Out=>FU.IR_MEM                                 Premise(F498)
	S694= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F499)
	S695= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F500)
	S696= GPR.Rdata1=>FU.InID1                                  Premise(F501)
	S697= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F502)
	S698= FU.InID1_RReg=rS                                      Path(S649,S697)
	S699= ALUOut_MEM.Out=>FU.InMEM                              Premise(F503)
	S700= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F504)
	S701= IR_ID.Out25_21=>GPR.RReg1                             Premise(F505)
	S702= GPR.RReg1=rS                                          Path(S649,S701)
	S703= GPR.Rdata1=a                                          GPR-Read(S702,S620)
	S704= FU.InID1=a                                            Path(S703,S696)
	S705= FU.OutID1=FU(a)                                       FU-Forward(S704)
	S706= A_EX.In=FU(a)                                         Path(S705,S662)
	S707= IMMU.Addr=>IAddrReg.In                                Premise(F506)
	S708= PC.Out=>ICache.IEA                                    Premise(F507)
	S709= ICache.IEA=addr+4                                     Path(S657,S708)
	S710= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S709)
	S711= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S710,S676)
	S712= FU.ICacheHit=ICacheHit(addr+4)                        Path(S710,S688)
	S713= PC.Out=>ICache.IEA                                    Premise(F508)
	S714= IMem.MEM8WordOut=>ICache.WData                        Premise(F509)
	S715= ICache.Out=>ICacheReg.In                              Premise(F510)
	S716= PC.Out=>IMMU.IEA                                      Premise(F511)
	S717= IMMU.IEA=addr+4                                       Path(S657,S716)
	S718= CP0.ASID=>IMMU.PID                                    Premise(F512)
	S719= IMMU.PID=pid                                          Path(S658,S718)
	S720= IMMU.Addr={pid,addr+4}                                IMMU-Search(S719,S717)
	S721= IAddrReg.In={pid,addr+4}                              Path(S720,S707)
	S722= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S719,S717)
	S723= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S722,S677)
	S724= IAddrReg.Out=>IMem.RAddr                              Premise(F513)
	S725= IMem.RAddr={pid,addr}                                 Path(S652,S724)
	S726= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S725,S628)
	S727= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S725,S628)
	S728= ICache.WData=IMemGet8Word({pid,addr})                 Path(S727,S714)
	S729= ICacheReg.Out=>IRMux.CacheData                        Premise(F514)
	S730= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F515)
	S731= IMem.Out=>IRMux.MemData                               Premise(F516)
	S732= IRMux.MemData={13,rS,rT,UIMM}                         Path(S726,S731)
	S733= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S732)
	S734= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F517)
	S735= IR_MEM.Out=>IR_DMMU1.In                               Premise(F518)
	S736= IR_ID.Out=>IR_EX.In                                   Premise(F519)
	S737= IR_EX.In={13,rS,rT,UIMM}                              Path(S647,S736)
	S738= ICache.Out=>IR_ID.In                                  Premise(F520)
	S739= IRMux.Out=>IR_ID.In                                   Premise(F521)
	S740= IR_ID.In={13,rS,rT,UIMM}                              Path(S733,S739)
	S741= ICache.Out=>IR_IMMU.In                                Premise(F522)
	S742= IR_DMMU2.Out=>IR_WB.In                                Premise(F523)
	S743= IR_MEM.Out=>IR_WB.In                                  Premise(F524)
	S744= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F525)
	S745= LIMMEXT.In=UIMM                                       Path(S651,S744)
	S746= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S745)
	S747= B_EX.In={16{0},UIMM}                                  Path(S746,S664)
	S748= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F526)
	S749= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F527)
	S750= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F528)
	S751= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F529)
	S752= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F530)
	S753= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F531)
	S754= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F532)
	S755= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F533)
	S756= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F534)
	S757= CU_EX.IRFunc1=rT                                      Path(S645,S756)
	S758= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F535)
	S759= CU_EX.IRFunc2=rS                                      Path(S644,S758)
	S760= IR_EX.Out31_26=>CU_EX.Op                              Premise(F536)
	S761= CU_EX.Op=13                                           Path(S643,S760)
	S762= CU_EX.Func=alu_add                                    CU_EX(S761)
	S763= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F537)
	S764= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F538)
	S765= CU_ID.IRFunc1=rT                                      Path(S650,S764)
	S766= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F539)
	S767= CU_ID.IRFunc2=rS                                      Path(S649,S766)
	S768= IR_ID.Out31_26=>CU_ID.Op                              Premise(F540)
	S769= CU_ID.Op=13                                           Path(S648,S768)
	S770= CU_ID.Func=alu_add                                    CU_ID(S769)
	S771= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F541)
	S772= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F542)
	S773= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F543)
	S774= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F544)
	S775= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F545)
	S776= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F546)
	S777= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F547)
	S778= IR_WB.Out31_26=>CU_WB.Op                              Premise(F548)
	S779= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F549)
	S780= CtrlA_EX=0                                            Premise(F550)
	S781= [A_EX]=FU(a)                                          A_EX-Hold(S596,S780)
	S782= CtrlB_EX=0                                            Premise(F551)
	S783= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S598,S782)
	S784= CtrlALUOut_MEM=0                                      Premise(F552)
	S785= CtrlALUOut_DMMU1=1                                    Premise(F553)
	S786= CtrlALUOut_DMMU2=0                                    Premise(F554)
	S787= CtrlALUOut_WB=1                                       Premise(F555)
	S788= CtrlA_MEM=0                                           Premise(F556)
	S789= CtrlA_WB=1                                            Premise(F557)
	S790= CtrlB_MEM=0                                           Premise(F558)
	S791= CtrlB_WB=1                                            Premise(F559)
	S792= CtrlICache=0                                          Premise(F560)
	S793= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S608,S792)
	S794= CtrlIMMU=0                                            Premise(F561)
	S795= CtrlIR_DMMU1=1                                        Premise(F562)
	S796= CtrlIR_DMMU2=0                                        Premise(F563)
	S797= CtrlIR_EX=0                                           Premise(F564)
	S798= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Hold(S613,S797)
	S799= CtrlIR_ID=0                                           Premise(F565)
	S800= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S615,S799)
	S801= CtrlIR_IMMU=0                                         Premise(F566)
	S802= CtrlIR_MEM=0                                          Premise(F567)
	S803= CtrlIR_WB=1                                           Premise(F568)
	S804= CtrlGPR=0                                             Premise(F569)
	S805= GPR[rS]=a                                             GPR-Hold(S620,S804)
	S806= CtrlIAddrReg=0                                        Premise(F570)
	S807= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S622,S806)
	S808= CtrlPC=0                                              Premise(F571)
	S809= CtrlPCInc=0                                           Premise(F572)
	S810= PC[CIA]=addr                                          PC-Hold(S625,S809)
	S811= PC[Out]=addr+4                                        PC-Hold(S626,S808,S809)
	S812= CtrlIMem=0                                            Premise(F573)
	S813= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S628,S812)
	S814= CtrlICacheReg=0                                       Premise(F574)
	S815= CtrlASIDIn=0                                          Premise(F575)
	S816= CtrlCP0=0                                             Premise(F576)
	S817= CP0[ASID]=pid                                         CP0-Hold(S632,S816)
	S818= CtrlEPCIn=0                                           Premise(F577)
	S819= CtrlExCodeIn=0                                        Premise(F578)
	S820= CtrlIRMux=0                                           Premise(F579)

WB	S821= A_EX.Out=FU(a)                                        A_EX-Out(S781)
	S822= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S781)
	S823= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S781)
	S824= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S783)
	S825= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S783)
	S826= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S783)
	S827= IR_EX.Out={13,rS,rT,UIMM}                             IR_EX-Out(S798)
	S828= IR_EX.Out31_26=13                                     IR_EX-Out(S798)
	S829= IR_EX.Out25_21=rS                                     IR_EX-Out(S798)
	S830= IR_EX.Out20_16=rT                                     IR_EX-Out(S798)
	S831= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S798)
	S832= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S800)
	S833= IR_ID.Out31_26=13                                     IR-Out(S800)
	S834= IR_ID.Out25_21=rS                                     IR-Out(S800)
	S835= IR_ID.Out20_16=rT                                     IR-Out(S800)
	S836= IR_ID.Out15_0=UIMM                                    IR-Out(S800)
	S837= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S807)
	S838= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S807)
	S839= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S807)
	S840= PC.CIA=addr                                           PC-Out(S810)
	S841= PC.CIA31_28=addr[31:28]                               PC-Out(S810)
	S842= PC.Out=addr+4                                         PC-Out(S811)
	S843= CP0.ASID=pid                                          CP0-Read-ASID(S817)
	S844= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F810)
	S845= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F811)
	S846= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F812)
	S847= FU.OutID1=>A_EX.In                                    Premise(F813)
	S848= A_MEM.Out=>A_WB.In                                    Premise(F814)
	S849= LIMMEXT.Out=>B_EX.In                                  Premise(F815)
	S850= B_MEM.Out=>B_WB.In                                    Premise(F816)
	S851= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F817)
	S852= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F818)
	S853= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F819)
	S854= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F820)
	S855= FU.Bub_ID=>CU_ID.Bub                                  Premise(F821)
	S856= FU.Halt_ID=>CU_ID.Halt                                Premise(F822)
	S857= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F823)
	S858= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F824)
	S859= FU.Bub_IF=>CU_IF.Bub                                  Premise(F825)
	S860= FU.Halt_IF=>CU_IF.Halt                                Premise(F826)
	S861= ICache.Hit=>CU_IF.ICacheHit                           Premise(F827)
	S862= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F828)
	S863= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F829)
	S864= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F830)
	S865= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F831)
	S866= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F832)
	S867= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F833)
	S868= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F834)
	S869= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F835)
	S870= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F836)
	S871= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F837)
	S872= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F838)
	S873= ICache.Hit=>FU.ICacheHit                              Premise(F839)
	S874= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F840)
	S875= IR_ID.Out=>FU.IR_ID                                   Premise(F841)
	S876= FU.IR_ID={13,rS,rT,UIMM}                              Path(S832,S875)
	S877= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F842)
	S878= IR_MEM.Out=>FU.IR_MEM                                 Premise(F843)
	S879= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F844)
	S880= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F845)
	S881= GPR.Rdata1=>FU.InID1                                  Premise(F846)
	S882= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F847)
	S883= FU.InID1_RReg=rS                                      Path(S834,S882)
	S884= ALUOut_MEM.Out=>FU.InMEM                              Premise(F848)
	S885= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F849)
	S886= IR_ID.Out25_21=>GPR.RReg1                             Premise(F850)
	S887= GPR.RReg1=rS                                          Path(S834,S886)
	S888= GPR.Rdata1=a                                          GPR-Read(S887,S805)
	S889= FU.InID1=a                                            Path(S888,S881)
	S890= FU.OutID1=FU(a)                                       FU-Forward(S889)
	S891= A_EX.In=FU(a)                                         Path(S890,S847)
	S892= IMMU.Addr=>IAddrReg.In                                Premise(F851)
	S893= PC.Out=>ICache.IEA                                    Premise(F852)
	S894= ICache.IEA=addr+4                                     Path(S842,S893)
	S895= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S894)
	S896= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S895,S861)
	S897= FU.ICacheHit=ICacheHit(addr+4)                        Path(S895,S873)
	S898= PC.Out=>ICache.IEA                                    Premise(F853)
	S899= IMem.MEM8WordOut=>ICache.WData                        Premise(F854)
	S900= ICache.Out=>ICacheReg.In                              Premise(F855)
	S901= PC.Out=>IMMU.IEA                                      Premise(F856)
	S902= IMMU.IEA=addr+4                                       Path(S842,S901)
	S903= CP0.ASID=>IMMU.PID                                    Premise(F857)
	S904= IMMU.PID=pid                                          Path(S843,S903)
	S905= IMMU.Addr={pid,addr+4}                                IMMU-Search(S904,S902)
	S906= IAddrReg.In={pid,addr+4}                              Path(S905,S892)
	S907= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S904,S902)
	S908= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S907,S862)
	S909= IAddrReg.Out=>IMem.RAddr                              Premise(F858)
	S910= IMem.RAddr={pid,addr}                                 Path(S837,S909)
	S911= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S910,S813)
	S912= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S910,S813)
	S913= ICache.WData=IMemGet8Word({pid,addr})                 Path(S912,S899)
	S914= ICacheReg.Out=>IRMux.CacheData                        Premise(F859)
	S915= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F860)
	S916= IMem.Out=>IRMux.MemData                               Premise(F861)
	S917= IRMux.MemData={13,rS,rT,UIMM}                         Path(S911,S916)
	S918= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S917)
	S919= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F862)
	S920= IR_MEM.Out=>IR_DMMU1.In                               Premise(F863)
	S921= IR_ID.Out=>IR_EX.In                                   Premise(F864)
	S922= IR_EX.In={13,rS,rT,UIMM}                              Path(S832,S921)
	S923= ICache.Out=>IR_ID.In                                  Premise(F865)
	S924= IRMux.Out=>IR_ID.In                                   Premise(F866)
	S925= IR_ID.In={13,rS,rT,UIMM}                              Path(S918,S924)
	S926= ICache.Out=>IR_IMMU.In                                Premise(F867)
	S927= IR_DMMU2.Out=>IR_WB.In                                Premise(F868)
	S928= IR_MEM.Out=>IR_WB.In                                  Premise(F869)
	S929= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F870)
	S930= LIMMEXT.In=UIMM                                       Path(S836,S929)
	S931= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S930)
	S932= B_EX.In={16{0},UIMM}                                  Path(S931,S849)
	S933= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F871)
	S934= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F872)
	S935= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F873)
	S936= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F874)
	S937= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F875)
	S938= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F876)
	S939= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F877)
	S940= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F878)
	S941= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F879)
	S942= CU_EX.IRFunc1=rT                                      Path(S830,S941)
	S943= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F880)
	S944= CU_EX.IRFunc2=rS                                      Path(S829,S943)
	S945= IR_EX.Out31_26=>CU_EX.Op                              Premise(F881)
	S946= CU_EX.Op=13                                           Path(S828,S945)
	S947= CU_EX.Func=alu_add                                    CU_EX(S946)
	S948= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F882)
	S949= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F883)
	S950= CU_ID.IRFunc1=rT                                      Path(S835,S949)
	S951= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F884)
	S952= CU_ID.IRFunc2=rS                                      Path(S834,S951)
	S953= IR_ID.Out31_26=>CU_ID.Op                              Premise(F885)
	S954= CU_ID.Op=13                                           Path(S833,S953)
	S955= CU_ID.Func=alu_add                                    CU_ID(S954)
	S956= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F886)
	S957= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F887)
	S958= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F888)
	S959= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F889)
	S960= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F890)
	S961= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F891)
	S962= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F892)
	S963= IR_WB.Out31_26=>CU_WB.Op                              Premise(F893)
	S964= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F894)
	S965= CtrlA_EX=0                                            Premise(F895)
	S966= [A_EX]=FU(a)                                          A_EX-Hold(S781,S965)
	S967= CtrlB_EX=0                                            Premise(F896)
	S968= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S783,S967)
	S969= CtrlALUOut_MEM=0                                      Premise(F897)
	S970= CtrlALUOut_DMMU1=0                                    Premise(F898)
	S971= CtrlALUOut_DMMU2=0                                    Premise(F899)
	S972= CtrlALUOut_WB=0                                       Premise(F900)
	S973= CtrlA_MEM=0                                           Premise(F901)
	S974= CtrlA_WB=0                                            Premise(F902)
	S975= CtrlB_MEM=0                                           Premise(F903)
	S976= CtrlB_WB=0                                            Premise(F904)
	S977= CtrlICache=0                                          Premise(F905)
	S978= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S793,S977)
	S979= CtrlIMMU=0                                            Premise(F906)
	S980= CtrlIR_DMMU1=0                                        Premise(F907)
	S981= CtrlIR_DMMU2=0                                        Premise(F908)
	S982= CtrlIR_EX=0                                           Premise(F909)
	S983= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Hold(S798,S982)
	S984= CtrlIR_ID=0                                           Premise(F910)
	S985= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S800,S984)
	S986= CtrlIR_IMMU=0                                         Premise(F911)
	S987= CtrlIR_MEM=0                                          Premise(F912)
	S988= CtrlIR_WB=0                                           Premise(F913)
	S989= CtrlGPR=1                                             Premise(F914)
	S990= CtrlIAddrReg=0                                        Premise(F915)
	S991= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S807,S990)
	S992= CtrlPC=0                                              Premise(F916)
	S993= CtrlPCInc=0                                           Premise(F917)
	S994= PC[CIA]=addr                                          PC-Hold(S810,S993)
	S995= PC[Out]=addr+4                                        PC-Hold(S811,S992,S993)
	S996= CtrlIMem=0                                            Premise(F918)
	S997= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S813,S996)
	S998= CtrlICacheReg=0                                       Premise(F919)
	S999= CtrlASIDIn=0                                          Premise(F920)
	S1000= CtrlCP0=0                                            Premise(F921)
	S1001= CP0[ASID]=pid                                        CP0-Hold(S817,S1000)
	S1002= CtrlEPCIn=0                                          Premise(F922)
	S1003= CtrlExCodeIn=0                                       Premise(F923)
	S1004= CtrlIRMux=0                                          Premise(F924)

POST	S966= [A_EX]=FU(a)                                          A_EX-Hold(S781,S965)
	S968= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S783,S967)
	S978= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S793,S977)
	S983= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Hold(S798,S982)
	S985= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S800,S984)
	S991= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S807,S990)
	S994= PC[CIA]=addr                                          PC-Hold(S810,S993)
	S995= PC[Out]=addr+4                                        PC-Hold(S811,S992,S993)
	S997= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S813,S996)
	S1001= CP0[ASID]=pid                                        CP0-Hold(S817,S1000)

