#  
#                                             A Smart Makefile To Automate The Building Process 
#                                             -----> Makefiles require tabs (not spaces) to indicate the start of a command under a target
#
C-TC-MC= arm-none-eabi-
COM-FLAGS= -mcpu=arm926ej-s -g
H-INCS= -I .
S-LIBS-INCS= 
ELF-DEPND=startup.o urt.o app.o


all: simple-urt-serial-transfer-string.bin  
	@echo "Building Is Done After Call simple-urt-serial-transfer-string.bin" 


simple-urt-serial-transfer-string.bin: simple_uert_serial_transfer_string.elf            
	$(C-TC-MC)objcopy.exe -O binary $< $@  

	@echo "Sucess: building operation is done" 
	
	
simple_uert_serial_transfer_string.elf: $(ELF-DEPND) 
	$(C-TC-MC)ld.exe -T linker_script.ld $(S-LIBS-INCS) startup.o urt.o app.o -o $@  

	@echo "Sucess: Linking operation is done"
	    
	
%.o: %.s 
	$(C-TC-MC)as.exe $(COM-FLAGS) $< -o $@

	@echo "Sucess: Assmebling operation For .o File is done"
	
	      
%.o: %.c  
	$(C-TC-MC)gcc.exe -c $(H-INCS) $(COM-FLAGS) $< -o $@

	@echo "Sucess: Compling & Assmebling operations For .c File is done"
      
  
clean-all: 
	rm *.o *.elf *.bin          
	
	@echo "Sucess: all files are deleted"
	
clean-o: 
	rm *.o 
	
	@echo "Sucess: all .o files are deleted"
	
clean-elf: 
	rm *.elf *.bin
   
	@echo "Sucess: all .elf files are deleted & bin files as a result of it"

            
	     		  
                                                           