#ifndef RES_R07_00_H
#define RES_R07_00_H

enum dRes_INDEX_R07_00 {
    /* BMDR */
    dRes_INDEX_R07_00_BMD_MODEL_e=0x8,
    dRes_INDEX_R07_00_BMD_MODEL2_e=0x9,
    /* BTK  */
    dRes_INDEX_R07_00_BTK_MODEL2_1_e=0xC,
    /* DZR  */
    dRes_INDEX_R07_00_DZR_ROOM_e=0xF,
    /* EVT  */
    dRes_INDEX_R07_00_DAT_EVENT_LIST_e=0x12,
    dRes_INDEX_R07_00_STB_R07_CLEAR_e=0x13,
    /* KCL  */
    dRes_INDEX_R07_00_KCL_ROOM_1_e=0x16,
    /* PLC  */
    dRes_INDEX_R07_00_PLC_ROOM_2_e=0x19,
};

enum dRes_ID_R07_00 {
    /* BMDR */
    dRes_ID_R07_00_BMD_MODEL_e=0x8,
    dRes_ID_R07_00_BMD_MODEL2_e=0x9,
    /* BTK  */
    dRes_ID_R07_00_BTK_MODEL2_1_e=0xC,
    /* DZR  */
    dRes_ID_R07_00_DZR_ROOM_e=0xF,
    /* EVT  */
    dRes_ID_R07_00_DAT_EVENT_LIST_e=0x12,
    dRes_ID_R07_00_STB_R07_CLEAR_e=0x13,
    /* KCL  */
    dRes_ID_R07_00_KCL_ROOM_1_e=0x16,
    /* PLC  */
    dRes_ID_R07_00_PLC_ROOM_2_e=0x19,
};

#endif /* !RES_R07_00_H */