
combiphone4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003760  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08003820  08003820  00004820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038e0  080038e0  00005014  2**0
                  CONTENTS
  4 .ARM          00000000  080038e0  080038e0  00005014  2**0
                  CONTENTS
  5 .preinit_array 00000000  080038e0  080038e0  00005014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038e0  080038e0  000048e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080038e4  080038e4  000048e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  080038e8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000013c  20000014  080038fc  00005014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000150  080038fc  00005150  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00005014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004c1f  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001498  00000000  00000000  00009c5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000570  00000000  00000000  0000b0f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000409  00000000  00000000  0000b668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000f229  00000000  00000000  0000ba71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006fea  00000000  00000000  0001ac9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005a17d  00000000  00000000  00021c84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0007be01  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000013f8  00000000  00000000  0007be44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  0007d23c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000014 	.word	0x20000014
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003808 	.word	0x08003808

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000018 	.word	0x20000018
 8000104:	08003808 	.word	0x08003808

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <__aeabi_f2uiz>:
 80003f4:	219e      	movs	r1, #158	@ 0x9e
 80003f6:	b510      	push	{r4, lr}
 80003f8:	05c9      	lsls	r1, r1, #23
 80003fa:	1c04      	adds	r4, r0, #0
 80003fc:	f000 ffbe 	bl	800137c <__aeabi_fcmpge>
 8000400:	2800      	cmp	r0, #0
 8000402:	d103      	bne.n	800040c <__aeabi_f2uiz+0x18>
 8000404:	1c20      	adds	r0, r4, #0
 8000406:	f000 fed3 	bl	80011b0 <__aeabi_f2iz>
 800040a:	bd10      	pop	{r4, pc}
 800040c:	219e      	movs	r1, #158	@ 0x9e
 800040e:	1c20      	adds	r0, r4, #0
 8000410:	05c9      	lsls	r1, r1, #23
 8000412:	f000 fc69 	bl	8000ce8 <__aeabi_fsub>
 8000416:	f000 fecb 	bl	80011b0 <__aeabi_f2iz>
 800041a:	2380      	movs	r3, #128	@ 0x80
 800041c:	061b      	lsls	r3, r3, #24
 800041e:	469c      	mov	ip, r3
 8000420:	4460      	add	r0, ip
 8000422:	e7f2      	b.n	800040a <__aeabi_f2uiz+0x16>

08000424 <__aeabi_fadd>:
 8000424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000426:	024b      	lsls	r3, r1, #9
 8000428:	0a5a      	lsrs	r2, r3, #9
 800042a:	4694      	mov	ip, r2
 800042c:	004a      	lsls	r2, r1, #1
 800042e:	0fc9      	lsrs	r1, r1, #31
 8000430:	46ce      	mov	lr, r9
 8000432:	4647      	mov	r7, r8
 8000434:	4689      	mov	r9, r1
 8000436:	0045      	lsls	r5, r0, #1
 8000438:	0246      	lsls	r6, r0, #9
 800043a:	0e2d      	lsrs	r5, r5, #24
 800043c:	0e12      	lsrs	r2, r2, #24
 800043e:	b580      	push	{r7, lr}
 8000440:	0999      	lsrs	r1, r3, #6
 8000442:	0a77      	lsrs	r7, r6, #9
 8000444:	0fc4      	lsrs	r4, r0, #31
 8000446:	09b6      	lsrs	r6, r6, #6
 8000448:	1aab      	subs	r3, r5, r2
 800044a:	454c      	cmp	r4, r9
 800044c:	d020      	beq.n	8000490 <__aeabi_fadd+0x6c>
 800044e:	2b00      	cmp	r3, #0
 8000450:	dd0c      	ble.n	800046c <__aeabi_fadd+0x48>
 8000452:	2a00      	cmp	r2, #0
 8000454:	d134      	bne.n	80004c0 <__aeabi_fadd+0x9c>
 8000456:	2900      	cmp	r1, #0
 8000458:	d02a      	beq.n	80004b0 <__aeabi_fadd+0x8c>
 800045a:	1e5a      	subs	r2, r3, #1
 800045c:	2b01      	cmp	r3, #1
 800045e:	d100      	bne.n	8000462 <__aeabi_fadd+0x3e>
 8000460:	e08f      	b.n	8000582 <__aeabi_fadd+0x15e>
 8000462:	2bff      	cmp	r3, #255	@ 0xff
 8000464:	d100      	bne.n	8000468 <__aeabi_fadd+0x44>
 8000466:	e0cd      	b.n	8000604 <__aeabi_fadd+0x1e0>
 8000468:	0013      	movs	r3, r2
 800046a:	e02f      	b.n	80004cc <__aeabi_fadd+0xa8>
 800046c:	2b00      	cmp	r3, #0
 800046e:	d060      	beq.n	8000532 <__aeabi_fadd+0x10e>
 8000470:	1b53      	subs	r3, r2, r5
 8000472:	2d00      	cmp	r5, #0
 8000474:	d000      	beq.n	8000478 <__aeabi_fadd+0x54>
 8000476:	e0ee      	b.n	8000656 <__aeabi_fadd+0x232>
 8000478:	2e00      	cmp	r6, #0
 800047a:	d100      	bne.n	800047e <__aeabi_fadd+0x5a>
 800047c:	e13e      	b.n	80006fc <__aeabi_fadd+0x2d8>
 800047e:	1e5c      	subs	r4, r3, #1
 8000480:	2b01      	cmp	r3, #1
 8000482:	d100      	bne.n	8000486 <__aeabi_fadd+0x62>
 8000484:	e16b      	b.n	800075e <__aeabi_fadd+0x33a>
 8000486:	2bff      	cmp	r3, #255	@ 0xff
 8000488:	d100      	bne.n	800048c <__aeabi_fadd+0x68>
 800048a:	e0b9      	b.n	8000600 <__aeabi_fadd+0x1dc>
 800048c:	0023      	movs	r3, r4
 800048e:	e0e7      	b.n	8000660 <__aeabi_fadd+0x23c>
 8000490:	2b00      	cmp	r3, #0
 8000492:	dc00      	bgt.n	8000496 <__aeabi_fadd+0x72>
 8000494:	e0a4      	b.n	80005e0 <__aeabi_fadd+0x1bc>
 8000496:	2a00      	cmp	r2, #0
 8000498:	d069      	beq.n	800056e <__aeabi_fadd+0x14a>
 800049a:	2dff      	cmp	r5, #255	@ 0xff
 800049c:	d100      	bne.n	80004a0 <__aeabi_fadd+0x7c>
 800049e:	e0b1      	b.n	8000604 <__aeabi_fadd+0x1e0>
 80004a0:	2280      	movs	r2, #128	@ 0x80
 80004a2:	04d2      	lsls	r2, r2, #19
 80004a4:	4311      	orrs	r1, r2
 80004a6:	2b1b      	cmp	r3, #27
 80004a8:	dc00      	bgt.n	80004ac <__aeabi_fadd+0x88>
 80004aa:	e0e9      	b.n	8000680 <__aeabi_fadd+0x25c>
 80004ac:	002b      	movs	r3, r5
 80004ae:	3605      	adds	r6, #5
 80004b0:	08f7      	lsrs	r7, r6, #3
 80004b2:	2bff      	cmp	r3, #255	@ 0xff
 80004b4:	d100      	bne.n	80004b8 <__aeabi_fadd+0x94>
 80004b6:	e0a5      	b.n	8000604 <__aeabi_fadd+0x1e0>
 80004b8:	027a      	lsls	r2, r7, #9
 80004ba:	0a52      	lsrs	r2, r2, #9
 80004bc:	b2d8      	uxtb	r0, r3
 80004be:	e030      	b.n	8000522 <__aeabi_fadd+0xfe>
 80004c0:	2dff      	cmp	r5, #255	@ 0xff
 80004c2:	d100      	bne.n	80004c6 <__aeabi_fadd+0xa2>
 80004c4:	e09e      	b.n	8000604 <__aeabi_fadd+0x1e0>
 80004c6:	2280      	movs	r2, #128	@ 0x80
 80004c8:	04d2      	lsls	r2, r2, #19
 80004ca:	4311      	orrs	r1, r2
 80004cc:	2001      	movs	r0, #1
 80004ce:	2b1b      	cmp	r3, #27
 80004d0:	dc08      	bgt.n	80004e4 <__aeabi_fadd+0xc0>
 80004d2:	0008      	movs	r0, r1
 80004d4:	2220      	movs	r2, #32
 80004d6:	40d8      	lsrs	r0, r3
 80004d8:	1ad3      	subs	r3, r2, r3
 80004da:	4099      	lsls	r1, r3
 80004dc:	000b      	movs	r3, r1
 80004de:	1e5a      	subs	r2, r3, #1
 80004e0:	4193      	sbcs	r3, r2
 80004e2:	4318      	orrs	r0, r3
 80004e4:	1a36      	subs	r6, r6, r0
 80004e6:	0173      	lsls	r3, r6, #5
 80004e8:	d400      	bmi.n	80004ec <__aeabi_fadd+0xc8>
 80004ea:	e071      	b.n	80005d0 <__aeabi_fadd+0x1ac>
 80004ec:	01b6      	lsls	r6, r6, #6
 80004ee:	09b7      	lsrs	r7, r6, #6
 80004f0:	0038      	movs	r0, r7
 80004f2:	f000 ff4d 	bl	8001390 <__clzsi2>
 80004f6:	003b      	movs	r3, r7
 80004f8:	3805      	subs	r0, #5
 80004fa:	4083      	lsls	r3, r0
 80004fc:	4285      	cmp	r5, r0
 80004fe:	dd4d      	ble.n	800059c <__aeabi_fadd+0x178>
 8000500:	4eb4      	ldr	r6, [pc, #720]	@ (80007d4 <__aeabi_fadd+0x3b0>)
 8000502:	1a2d      	subs	r5, r5, r0
 8000504:	401e      	ands	r6, r3
 8000506:	075a      	lsls	r2, r3, #29
 8000508:	d068      	beq.n	80005dc <__aeabi_fadd+0x1b8>
 800050a:	220f      	movs	r2, #15
 800050c:	4013      	ands	r3, r2
 800050e:	2b04      	cmp	r3, #4
 8000510:	d064      	beq.n	80005dc <__aeabi_fadd+0x1b8>
 8000512:	3604      	adds	r6, #4
 8000514:	0173      	lsls	r3, r6, #5
 8000516:	d561      	bpl.n	80005dc <__aeabi_fadd+0x1b8>
 8000518:	1c68      	adds	r0, r5, #1
 800051a:	2dfe      	cmp	r5, #254	@ 0xfe
 800051c:	d154      	bne.n	80005c8 <__aeabi_fadd+0x1a4>
 800051e:	20ff      	movs	r0, #255	@ 0xff
 8000520:	2200      	movs	r2, #0
 8000522:	05c0      	lsls	r0, r0, #23
 8000524:	4310      	orrs	r0, r2
 8000526:	07e4      	lsls	r4, r4, #31
 8000528:	4320      	orrs	r0, r4
 800052a:	bcc0      	pop	{r6, r7}
 800052c:	46b9      	mov	r9, r7
 800052e:	46b0      	mov	r8, r6
 8000530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000532:	22fe      	movs	r2, #254	@ 0xfe
 8000534:	4690      	mov	r8, r2
 8000536:	1c68      	adds	r0, r5, #1
 8000538:	0002      	movs	r2, r0
 800053a:	4640      	mov	r0, r8
 800053c:	4210      	tst	r0, r2
 800053e:	d16b      	bne.n	8000618 <__aeabi_fadd+0x1f4>
 8000540:	2d00      	cmp	r5, #0
 8000542:	d000      	beq.n	8000546 <__aeabi_fadd+0x122>
 8000544:	e0dd      	b.n	8000702 <__aeabi_fadd+0x2de>
 8000546:	2e00      	cmp	r6, #0
 8000548:	d100      	bne.n	800054c <__aeabi_fadd+0x128>
 800054a:	e102      	b.n	8000752 <__aeabi_fadd+0x32e>
 800054c:	2900      	cmp	r1, #0
 800054e:	d0b3      	beq.n	80004b8 <__aeabi_fadd+0x94>
 8000550:	2280      	movs	r2, #128	@ 0x80
 8000552:	1a77      	subs	r7, r6, r1
 8000554:	04d2      	lsls	r2, r2, #19
 8000556:	4217      	tst	r7, r2
 8000558:	d100      	bne.n	800055c <__aeabi_fadd+0x138>
 800055a:	e136      	b.n	80007ca <__aeabi_fadd+0x3a6>
 800055c:	464c      	mov	r4, r9
 800055e:	1b8e      	subs	r6, r1, r6
 8000560:	d061      	beq.n	8000626 <__aeabi_fadd+0x202>
 8000562:	2001      	movs	r0, #1
 8000564:	4216      	tst	r6, r2
 8000566:	d130      	bne.n	80005ca <__aeabi_fadd+0x1a6>
 8000568:	2300      	movs	r3, #0
 800056a:	08f7      	lsrs	r7, r6, #3
 800056c:	e7a4      	b.n	80004b8 <__aeabi_fadd+0x94>
 800056e:	2900      	cmp	r1, #0
 8000570:	d09e      	beq.n	80004b0 <__aeabi_fadd+0x8c>
 8000572:	1e5a      	subs	r2, r3, #1
 8000574:	2b01      	cmp	r3, #1
 8000576:	d100      	bne.n	800057a <__aeabi_fadd+0x156>
 8000578:	e0ca      	b.n	8000710 <__aeabi_fadd+0x2ec>
 800057a:	2bff      	cmp	r3, #255	@ 0xff
 800057c:	d042      	beq.n	8000604 <__aeabi_fadd+0x1e0>
 800057e:	0013      	movs	r3, r2
 8000580:	e791      	b.n	80004a6 <__aeabi_fadd+0x82>
 8000582:	1a71      	subs	r1, r6, r1
 8000584:	014b      	lsls	r3, r1, #5
 8000586:	d400      	bmi.n	800058a <__aeabi_fadd+0x166>
 8000588:	e0d1      	b.n	800072e <__aeabi_fadd+0x30a>
 800058a:	018f      	lsls	r7, r1, #6
 800058c:	09bf      	lsrs	r7, r7, #6
 800058e:	0038      	movs	r0, r7
 8000590:	f000 fefe 	bl	8001390 <__clzsi2>
 8000594:	003b      	movs	r3, r7
 8000596:	3805      	subs	r0, #5
 8000598:	4083      	lsls	r3, r0
 800059a:	2501      	movs	r5, #1
 800059c:	2220      	movs	r2, #32
 800059e:	1b40      	subs	r0, r0, r5
 80005a0:	3001      	adds	r0, #1
 80005a2:	1a12      	subs	r2, r2, r0
 80005a4:	001e      	movs	r6, r3
 80005a6:	4093      	lsls	r3, r2
 80005a8:	40c6      	lsrs	r6, r0
 80005aa:	1e5a      	subs	r2, r3, #1
 80005ac:	4193      	sbcs	r3, r2
 80005ae:	431e      	orrs	r6, r3
 80005b0:	d039      	beq.n	8000626 <__aeabi_fadd+0x202>
 80005b2:	0773      	lsls	r3, r6, #29
 80005b4:	d100      	bne.n	80005b8 <__aeabi_fadd+0x194>
 80005b6:	e11b      	b.n	80007f0 <__aeabi_fadd+0x3cc>
 80005b8:	230f      	movs	r3, #15
 80005ba:	2500      	movs	r5, #0
 80005bc:	4033      	ands	r3, r6
 80005be:	2b04      	cmp	r3, #4
 80005c0:	d1a7      	bne.n	8000512 <__aeabi_fadd+0xee>
 80005c2:	2001      	movs	r0, #1
 80005c4:	0172      	lsls	r2, r6, #5
 80005c6:	d57c      	bpl.n	80006c2 <__aeabi_fadd+0x29e>
 80005c8:	b2c0      	uxtb	r0, r0
 80005ca:	01b2      	lsls	r2, r6, #6
 80005cc:	0a52      	lsrs	r2, r2, #9
 80005ce:	e7a8      	b.n	8000522 <__aeabi_fadd+0xfe>
 80005d0:	0773      	lsls	r3, r6, #29
 80005d2:	d003      	beq.n	80005dc <__aeabi_fadd+0x1b8>
 80005d4:	230f      	movs	r3, #15
 80005d6:	4033      	ands	r3, r6
 80005d8:	2b04      	cmp	r3, #4
 80005da:	d19a      	bne.n	8000512 <__aeabi_fadd+0xee>
 80005dc:	002b      	movs	r3, r5
 80005de:	e767      	b.n	80004b0 <__aeabi_fadd+0x8c>
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d023      	beq.n	800062c <__aeabi_fadd+0x208>
 80005e4:	1b53      	subs	r3, r2, r5
 80005e6:	2d00      	cmp	r5, #0
 80005e8:	d17b      	bne.n	80006e2 <__aeabi_fadd+0x2be>
 80005ea:	2e00      	cmp	r6, #0
 80005ec:	d100      	bne.n	80005f0 <__aeabi_fadd+0x1cc>
 80005ee:	e086      	b.n	80006fe <__aeabi_fadd+0x2da>
 80005f0:	1e5d      	subs	r5, r3, #1
 80005f2:	2b01      	cmp	r3, #1
 80005f4:	d100      	bne.n	80005f8 <__aeabi_fadd+0x1d4>
 80005f6:	e08b      	b.n	8000710 <__aeabi_fadd+0x2ec>
 80005f8:	2bff      	cmp	r3, #255	@ 0xff
 80005fa:	d002      	beq.n	8000602 <__aeabi_fadd+0x1de>
 80005fc:	002b      	movs	r3, r5
 80005fe:	e075      	b.n	80006ec <__aeabi_fadd+0x2c8>
 8000600:	464c      	mov	r4, r9
 8000602:	4667      	mov	r7, ip
 8000604:	2f00      	cmp	r7, #0
 8000606:	d100      	bne.n	800060a <__aeabi_fadd+0x1e6>
 8000608:	e789      	b.n	800051e <__aeabi_fadd+0xfa>
 800060a:	2280      	movs	r2, #128	@ 0x80
 800060c:	03d2      	lsls	r2, r2, #15
 800060e:	433a      	orrs	r2, r7
 8000610:	0252      	lsls	r2, r2, #9
 8000612:	20ff      	movs	r0, #255	@ 0xff
 8000614:	0a52      	lsrs	r2, r2, #9
 8000616:	e784      	b.n	8000522 <__aeabi_fadd+0xfe>
 8000618:	1a77      	subs	r7, r6, r1
 800061a:	017b      	lsls	r3, r7, #5
 800061c:	d46b      	bmi.n	80006f6 <__aeabi_fadd+0x2d2>
 800061e:	2f00      	cmp	r7, #0
 8000620:	d000      	beq.n	8000624 <__aeabi_fadd+0x200>
 8000622:	e765      	b.n	80004f0 <__aeabi_fadd+0xcc>
 8000624:	2400      	movs	r4, #0
 8000626:	2000      	movs	r0, #0
 8000628:	2200      	movs	r2, #0
 800062a:	e77a      	b.n	8000522 <__aeabi_fadd+0xfe>
 800062c:	22fe      	movs	r2, #254	@ 0xfe
 800062e:	1c6b      	adds	r3, r5, #1
 8000630:	421a      	tst	r2, r3
 8000632:	d149      	bne.n	80006c8 <__aeabi_fadd+0x2a4>
 8000634:	2d00      	cmp	r5, #0
 8000636:	d000      	beq.n	800063a <__aeabi_fadd+0x216>
 8000638:	e09f      	b.n	800077a <__aeabi_fadd+0x356>
 800063a:	2e00      	cmp	r6, #0
 800063c:	d100      	bne.n	8000640 <__aeabi_fadd+0x21c>
 800063e:	e0ba      	b.n	80007b6 <__aeabi_fadd+0x392>
 8000640:	2900      	cmp	r1, #0
 8000642:	d100      	bne.n	8000646 <__aeabi_fadd+0x222>
 8000644:	e0cf      	b.n	80007e6 <__aeabi_fadd+0x3c2>
 8000646:	1872      	adds	r2, r6, r1
 8000648:	0153      	lsls	r3, r2, #5
 800064a:	d400      	bmi.n	800064e <__aeabi_fadd+0x22a>
 800064c:	e0cd      	b.n	80007ea <__aeabi_fadd+0x3c6>
 800064e:	0192      	lsls	r2, r2, #6
 8000650:	2001      	movs	r0, #1
 8000652:	0a52      	lsrs	r2, r2, #9
 8000654:	e765      	b.n	8000522 <__aeabi_fadd+0xfe>
 8000656:	2aff      	cmp	r2, #255	@ 0xff
 8000658:	d0d2      	beq.n	8000600 <__aeabi_fadd+0x1dc>
 800065a:	2080      	movs	r0, #128	@ 0x80
 800065c:	04c0      	lsls	r0, r0, #19
 800065e:	4306      	orrs	r6, r0
 8000660:	2001      	movs	r0, #1
 8000662:	2b1b      	cmp	r3, #27
 8000664:	dc08      	bgt.n	8000678 <__aeabi_fadd+0x254>
 8000666:	0030      	movs	r0, r6
 8000668:	2420      	movs	r4, #32
 800066a:	40d8      	lsrs	r0, r3
 800066c:	1ae3      	subs	r3, r4, r3
 800066e:	409e      	lsls	r6, r3
 8000670:	0033      	movs	r3, r6
 8000672:	1e5c      	subs	r4, r3, #1
 8000674:	41a3      	sbcs	r3, r4
 8000676:	4318      	orrs	r0, r3
 8000678:	464c      	mov	r4, r9
 800067a:	0015      	movs	r5, r2
 800067c:	1a0e      	subs	r6, r1, r0
 800067e:	e732      	b.n	80004e6 <__aeabi_fadd+0xc2>
 8000680:	0008      	movs	r0, r1
 8000682:	2220      	movs	r2, #32
 8000684:	40d8      	lsrs	r0, r3
 8000686:	1ad3      	subs	r3, r2, r3
 8000688:	4099      	lsls	r1, r3
 800068a:	000b      	movs	r3, r1
 800068c:	1e5a      	subs	r2, r3, #1
 800068e:	4193      	sbcs	r3, r2
 8000690:	4303      	orrs	r3, r0
 8000692:	18f6      	adds	r6, r6, r3
 8000694:	0173      	lsls	r3, r6, #5
 8000696:	d59b      	bpl.n	80005d0 <__aeabi_fadd+0x1ac>
 8000698:	3501      	adds	r5, #1
 800069a:	2dff      	cmp	r5, #255	@ 0xff
 800069c:	d100      	bne.n	80006a0 <__aeabi_fadd+0x27c>
 800069e:	e73e      	b.n	800051e <__aeabi_fadd+0xfa>
 80006a0:	2301      	movs	r3, #1
 80006a2:	494d      	ldr	r1, [pc, #308]	@ (80007d8 <__aeabi_fadd+0x3b4>)
 80006a4:	0872      	lsrs	r2, r6, #1
 80006a6:	4033      	ands	r3, r6
 80006a8:	400a      	ands	r2, r1
 80006aa:	431a      	orrs	r2, r3
 80006ac:	0016      	movs	r6, r2
 80006ae:	0753      	lsls	r3, r2, #29
 80006b0:	d004      	beq.n	80006bc <__aeabi_fadd+0x298>
 80006b2:	230f      	movs	r3, #15
 80006b4:	4013      	ands	r3, r2
 80006b6:	2b04      	cmp	r3, #4
 80006b8:	d000      	beq.n	80006bc <__aeabi_fadd+0x298>
 80006ba:	e72a      	b.n	8000512 <__aeabi_fadd+0xee>
 80006bc:	0173      	lsls	r3, r6, #5
 80006be:	d500      	bpl.n	80006c2 <__aeabi_fadd+0x29e>
 80006c0:	e72a      	b.n	8000518 <__aeabi_fadd+0xf4>
 80006c2:	002b      	movs	r3, r5
 80006c4:	08f7      	lsrs	r7, r6, #3
 80006c6:	e6f7      	b.n	80004b8 <__aeabi_fadd+0x94>
 80006c8:	2bff      	cmp	r3, #255	@ 0xff
 80006ca:	d100      	bne.n	80006ce <__aeabi_fadd+0x2aa>
 80006cc:	e727      	b.n	800051e <__aeabi_fadd+0xfa>
 80006ce:	1871      	adds	r1, r6, r1
 80006d0:	0849      	lsrs	r1, r1, #1
 80006d2:	074a      	lsls	r2, r1, #29
 80006d4:	d02f      	beq.n	8000736 <__aeabi_fadd+0x312>
 80006d6:	220f      	movs	r2, #15
 80006d8:	400a      	ands	r2, r1
 80006da:	2a04      	cmp	r2, #4
 80006dc:	d02b      	beq.n	8000736 <__aeabi_fadd+0x312>
 80006de:	1d0e      	adds	r6, r1, #4
 80006e0:	e6e6      	b.n	80004b0 <__aeabi_fadd+0x8c>
 80006e2:	2aff      	cmp	r2, #255	@ 0xff
 80006e4:	d08d      	beq.n	8000602 <__aeabi_fadd+0x1de>
 80006e6:	2080      	movs	r0, #128	@ 0x80
 80006e8:	04c0      	lsls	r0, r0, #19
 80006ea:	4306      	orrs	r6, r0
 80006ec:	2b1b      	cmp	r3, #27
 80006ee:	dd24      	ble.n	800073a <__aeabi_fadd+0x316>
 80006f0:	0013      	movs	r3, r2
 80006f2:	1d4e      	adds	r6, r1, #5
 80006f4:	e6dc      	b.n	80004b0 <__aeabi_fadd+0x8c>
 80006f6:	464c      	mov	r4, r9
 80006f8:	1b8f      	subs	r7, r1, r6
 80006fa:	e6f9      	b.n	80004f0 <__aeabi_fadd+0xcc>
 80006fc:	464c      	mov	r4, r9
 80006fe:	000e      	movs	r6, r1
 8000700:	e6d6      	b.n	80004b0 <__aeabi_fadd+0x8c>
 8000702:	2e00      	cmp	r6, #0
 8000704:	d149      	bne.n	800079a <__aeabi_fadd+0x376>
 8000706:	2900      	cmp	r1, #0
 8000708:	d068      	beq.n	80007dc <__aeabi_fadd+0x3b8>
 800070a:	4667      	mov	r7, ip
 800070c:	464c      	mov	r4, r9
 800070e:	e77c      	b.n	800060a <__aeabi_fadd+0x1e6>
 8000710:	1870      	adds	r0, r6, r1
 8000712:	0143      	lsls	r3, r0, #5
 8000714:	d574      	bpl.n	8000800 <__aeabi_fadd+0x3dc>
 8000716:	4930      	ldr	r1, [pc, #192]	@ (80007d8 <__aeabi_fadd+0x3b4>)
 8000718:	0840      	lsrs	r0, r0, #1
 800071a:	4001      	ands	r1, r0
 800071c:	0743      	lsls	r3, r0, #29
 800071e:	d009      	beq.n	8000734 <__aeabi_fadd+0x310>
 8000720:	230f      	movs	r3, #15
 8000722:	4003      	ands	r3, r0
 8000724:	2b04      	cmp	r3, #4
 8000726:	d005      	beq.n	8000734 <__aeabi_fadd+0x310>
 8000728:	2302      	movs	r3, #2
 800072a:	1d0e      	adds	r6, r1, #4
 800072c:	e6c0      	b.n	80004b0 <__aeabi_fadd+0x8c>
 800072e:	2301      	movs	r3, #1
 8000730:	08cf      	lsrs	r7, r1, #3
 8000732:	e6c1      	b.n	80004b8 <__aeabi_fadd+0x94>
 8000734:	2302      	movs	r3, #2
 8000736:	08cf      	lsrs	r7, r1, #3
 8000738:	e6be      	b.n	80004b8 <__aeabi_fadd+0x94>
 800073a:	2520      	movs	r5, #32
 800073c:	0030      	movs	r0, r6
 800073e:	40d8      	lsrs	r0, r3
 8000740:	1aeb      	subs	r3, r5, r3
 8000742:	409e      	lsls	r6, r3
 8000744:	0033      	movs	r3, r6
 8000746:	1e5d      	subs	r5, r3, #1
 8000748:	41ab      	sbcs	r3, r5
 800074a:	4303      	orrs	r3, r0
 800074c:	0015      	movs	r5, r2
 800074e:	185e      	adds	r6, r3, r1
 8000750:	e7a0      	b.n	8000694 <__aeabi_fadd+0x270>
 8000752:	2900      	cmp	r1, #0
 8000754:	d100      	bne.n	8000758 <__aeabi_fadd+0x334>
 8000756:	e765      	b.n	8000624 <__aeabi_fadd+0x200>
 8000758:	464c      	mov	r4, r9
 800075a:	4667      	mov	r7, ip
 800075c:	e6ac      	b.n	80004b8 <__aeabi_fadd+0x94>
 800075e:	1b8f      	subs	r7, r1, r6
 8000760:	017b      	lsls	r3, r7, #5
 8000762:	d52e      	bpl.n	80007c2 <__aeabi_fadd+0x39e>
 8000764:	01bf      	lsls	r7, r7, #6
 8000766:	09bf      	lsrs	r7, r7, #6
 8000768:	0038      	movs	r0, r7
 800076a:	f000 fe11 	bl	8001390 <__clzsi2>
 800076e:	003b      	movs	r3, r7
 8000770:	3805      	subs	r0, #5
 8000772:	4083      	lsls	r3, r0
 8000774:	464c      	mov	r4, r9
 8000776:	3501      	adds	r5, #1
 8000778:	e710      	b.n	800059c <__aeabi_fadd+0x178>
 800077a:	2e00      	cmp	r6, #0
 800077c:	d100      	bne.n	8000780 <__aeabi_fadd+0x35c>
 800077e:	e740      	b.n	8000602 <__aeabi_fadd+0x1de>
 8000780:	2900      	cmp	r1, #0
 8000782:	d100      	bne.n	8000786 <__aeabi_fadd+0x362>
 8000784:	e741      	b.n	800060a <__aeabi_fadd+0x1e6>
 8000786:	2380      	movs	r3, #128	@ 0x80
 8000788:	03db      	lsls	r3, r3, #15
 800078a:	429f      	cmp	r7, r3
 800078c:	d200      	bcs.n	8000790 <__aeabi_fadd+0x36c>
 800078e:	e73c      	b.n	800060a <__aeabi_fadd+0x1e6>
 8000790:	459c      	cmp	ip, r3
 8000792:	d300      	bcc.n	8000796 <__aeabi_fadd+0x372>
 8000794:	e739      	b.n	800060a <__aeabi_fadd+0x1e6>
 8000796:	4667      	mov	r7, ip
 8000798:	e737      	b.n	800060a <__aeabi_fadd+0x1e6>
 800079a:	2900      	cmp	r1, #0
 800079c:	d100      	bne.n	80007a0 <__aeabi_fadd+0x37c>
 800079e:	e734      	b.n	800060a <__aeabi_fadd+0x1e6>
 80007a0:	2380      	movs	r3, #128	@ 0x80
 80007a2:	03db      	lsls	r3, r3, #15
 80007a4:	429f      	cmp	r7, r3
 80007a6:	d200      	bcs.n	80007aa <__aeabi_fadd+0x386>
 80007a8:	e72f      	b.n	800060a <__aeabi_fadd+0x1e6>
 80007aa:	459c      	cmp	ip, r3
 80007ac:	d300      	bcc.n	80007b0 <__aeabi_fadd+0x38c>
 80007ae:	e72c      	b.n	800060a <__aeabi_fadd+0x1e6>
 80007b0:	464c      	mov	r4, r9
 80007b2:	4667      	mov	r7, ip
 80007b4:	e729      	b.n	800060a <__aeabi_fadd+0x1e6>
 80007b6:	2900      	cmp	r1, #0
 80007b8:	d100      	bne.n	80007bc <__aeabi_fadd+0x398>
 80007ba:	e734      	b.n	8000626 <__aeabi_fadd+0x202>
 80007bc:	2300      	movs	r3, #0
 80007be:	08cf      	lsrs	r7, r1, #3
 80007c0:	e67a      	b.n	80004b8 <__aeabi_fadd+0x94>
 80007c2:	464c      	mov	r4, r9
 80007c4:	2301      	movs	r3, #1
 80007c6:	08ff      	lsrs	r7, r7, #3
 80007c8:	e676      	b.n	80004b8 <__aeabi_fadd+0x94>
 80007ca:	2f00      	cmp	r7, #0
 80007cc:	d100      	bne.n	80007d0 <__aeabi_fadd+0x3ac>
 80007ce:	e729      	b.n	8000624 <__aeabi_fadd+0x200>
 80007d0:	08ff      	lsrs	r7, r7, #3
 80007d2:	e671      	b.n	80004b8 <__aeabi_fadd+0x94>
 80007d4:	fbffffff 	.word	0xfbffffff
 80007d8:	7dffffff 	.word	0x7dffffff
 80007dc:	2280      	movs	r2, #128	@ 0x80
 80007de:	2400      	movs	r4, #0
 80007e0:	20ff      	movs	r0, #255	@ 0xff
 80007e2:	03d2      	lsls	r2, r2, #15
 80007e4:	e69d      	b.n	8000522 <__aeabi_fadd+0xfe>
 80007e6:	2300      	movs	r3, #0
 80007e8:	e666      	b.n	80004b8 <__aeabi_fadd+0x94>
 80007ea:	2300      	movs	r3, #0
 80007ec:	08d7      	lsrs	r7, r2, #3
 80007ee:	e663      	b.n	80004b8 <__aeabi_fadd+0x94>
 80007f0:	2001      	movs	r0, #1
 80007f2:	0172      	lsls	r2, r6, #5
 80007f4:	d500      	bpl.n	80007f8 <__aeabi_fadd+0x3d4>
 80007f6:	e6e7      	b.n	80005c8 <__aeabi_fadd+0x1a4>
 80007f8:	0031      	movs	r1, r6
 80007fa:	2300      	movs	r3, #0
 80007fc:	08cf      	lsrs	r7, r1, #3
 80007fe:	e65b      	b.n	80004b8 <__aeabi_fadd+0x94>
 8000800:	2301      	movs	r3, #1
 8000802:	08c7      	lsrs	r7, r0, #3
 8000804:	e658      	b.n	80004b8 <__aeabi_fadd+0x94>
 8000806:	46c0      	nop			@ (mov r8, r8)

08000808 <__aeabi_fdiv>:
 8000808:	b5f0      	push	{r4, r5, r6, r7, lr}
 800080a:	4646      	mov	r6, r8
 800080c:	464f      	mov	r7, r9
 800080e:	46d6      	mov	lr, sl
 8000810:	0245      	lsls	r5, r0, #9
 8000812:	b5c0      	push	{r6, r7, lr}
 8000814:	0fc3      	lsrs	r3, r0, #31
 8000816:	0047      	lsls	r7, r0, #1
 8000818:	4698      	mov	r8, r3
 800081a:	1c0e      	adds	r6, r1, #0
 800081c:	0a6d      	lsrs	r5, r5, #9
 800081e:	0e3f      	lsrs	r7, r7, #24
 8000820:	d05b      	beq.n	80008da <__aeabi_fdiv+0xd2>
 8000822:	2fff      	cmp	r7, #255	@ 0xff
 8000824:	d021      	beq.n	800086a <__aeabi_fdiv+0x62>
 8000826:	2380      	movs	r3, #128	@ 0x80
 8000828:	00ed      	lsls	r5, r5, #3
 800082a:	04db      	lsls	r3, r3, #19
 800082c:	431d      	orrs	r5, r3
 800082e:	2300      	movs	r3, #0
 8000830:	4699      	mov	r9, r3
 8000832:	469a      	mov	sl, r3
 8000834:	3f7f      	subs	r7, #127	@ 0x7f
 8000836:	0274      	lsls	r4, r6, #9
 8000838:	0073      	lsls	r3, r6, #1
 800083a:	0a64      	lsrs	r4, r4, #9
 800083c:	0e1b      	lsrs	r3, r3, #24
 800083e:	0ff6      	lsrs	r6, r6, #31
 8000840:	2b00      	cmp	r3, #0
 8000842:	d020      	beq.n	8000886 <__aeabi_fdiv+0x7e>
 8000844:	2bff      	cmp	r3, #255	@ 0xff
 8000846:	d043      	beq.n	80008d0 <__aeabi_fdiv+0xc8>
 8000848:	2280      	movs	r2, #128	@ 0x80
 800084a:	2000      	movs	r0, #0
 800084c:	00e4      	lsls	r4, r4, #3
 800084e:	04d2      	lsls	r2, r2, #19
 8000850:	4314      	orrs	r4, r2
 8000852:	3b7f      	subs	r3, #127	@ 0x7f
 8000854:	4642      	mov	r2, r8
 8000856:	1aff      	subs	r7, r7, r3
 8000858:	464b      	mov	r3, r9
 800085a:	4072      	eors	r2, r6
 800085c:	2b0f      	cmp	r3, #15
 800085e:	d900      	bls.n	8000862 <__aeabi_fdiv+0x5a>
 8000860:	e09d      	b.n	800099e <__aeabi_fdiv+0x196>
 8000862:	4971      	ldr	r1, [pc, #452]	@ (8000a28 <__aeabi_fdiv+0x220>)
 8000864:	009b      	lsls	r3, r3, #2
 8000866:	58cb      	ldr	r3, [r1, r3]
 8000868:	469f      	mov	pc, r3
 800086a:	2d00      	cmp	r5, #0
 800086c:	d15a      	bne.n	8000924 <__aeabi_fdiv+0x11c>
 800086e:	2308      	movs	r3, #8
 8000870:	4699      	mov	r9, r3
 8000872:	3b06      	subs	r3, #6
 8000874:	0274      	lsls	r4, r6, #9
 8000876:	469a      	mov	sl, r3
 8000878:	0073      	lsls	r3, r6, #1
 800087a:	27ff      	movs	r7, #255	@ 0xff
 800087c:	0a64      	lsrs	r4, r4, #9
 800087e:	0e1b      	lsrs	r3, r3, #24
 8000880:	0ff6      	lsrs	r6, r6, #31
 8000882:	2b00      	cmp	r3, #0
 8000884:	d1de      	bne.n	8000844 <__aeabi_fdiv+0x3c>
 8000886:	2c00      	cmp	r4, #0
 8000888:	d13b      	bne.n	8000902 <__aeabi_fdiv+0xfa>
 800088a:	2301      	movs	r3, #1
 800088c:	4642      	mov	r2, r8
 800088e:	4649      	mov	r1, r9
 8000890:	4072      	eors	r2, r6
 8000892:	4319      	orrs	r1, r3
 8000894:	290e      	cmp	r1, #14
 8000896:	d818      	bhi.n	80008ca <__aeabi_fdiv+0xc2>
 8000898:	4864      	ldr	r0, [pc, #400]	@ (8000a2c <__aeabi_fdiv+0x224>)
 800089a:	0089      	lsls	r1, r1, #2
 800089c:	5841      	ldr	r1, [r0, r1]
 800089e:	468f      	mov	pc, r1
 80008a0:	4653      	mov	r3, sl
 80008a2:	2b02      	cmp	r3, #2
 80008a4:	d100      	bne.n	80008a8 <__aeabi_fdiv+0xa0>
 80008a6:	e0b8      	b.n	8000a1a <__aeabi_fdiv+0x212>
 80008a8:	2b03      	cmp	r3, #3
 80008aa:	d06e      	beq.n	800098a <__aeabi_fdiv+0x182>
 80008ac:	4642      	mov	r2, r8
 80008ae:	002c      	movs	r4, r5
 80008b0:	2b01      	cmp	r3, #1
 80008b2:	d140      	bne.n	8000936 <__aeabi_fdiv+0x12e>
 80008b4:	2000      	movs	r0, #0
 80008b6:	2400      	movs	r4, #0
 80008b8:	05c0      	lsls	r0, r0, #23
 80008ba:	4320      	orrs	r0, r4
 80008bc:	07d2      	lsls	r2, r2, #31
 80008be:	4310      	orrs	r0, r2
 80008c0:	bce0      	pop	{r5, r6, r7}
 80008c2:	46ba      	mov	sl, r7
 80008c4:	46b1      	mov	r9, r6
 80008c6:	46a8      	mov	r8, r5
 80008c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008ca:	20ff      	movs	r0, #255	@ 0xff
 80008cc:	2400      	movs	r4, #0
 80008ce:	e7f3      	b.n	80008b8 <__aeabi_fdiv+0xb0>
 80008d0:	2c00      	cmp	r4, #0
 80008d2:	d120      	bne.n	8000916 <__aeabi_fdiv+0x10e>
 80008d4:	2302      	movs	r3, #2
 80008d6:	3fff      	subs	r7, #255	@ 0xff
 80008d8:	e7d8      	b.n	800088c <__aeabi_fdiv+0x84>
 80008da:	2d00      	cmp	r5, #0
 80008dc:	d105      	bne.n	80008ea <__aeabi_fdiv+0xe2>
 80008de:	2304      	movs	r3, #4
 80008e0:	4699      	mov	r9, r3
 80008e2:	3b03      	subs	r3, #3
 80008e4:	2700      	movs	r7, #0
 80008e6:	469a      	mov	sl, r3
 80008e8:	e7a5      	b.n	8000836 <__aeabi_fdiv+0x2e>
 80008ea:	0028      	movs	r0, r5
 80008ec:	f000 fd50 	bl	8001390 <__clzsi2>
 80008f0:	2776      	movs	r7, #118	@ 0x76
 80008f2:	1f43      	subs	r3, r0, #5
 80008f4:	409d      	lsls	r5, r3
 80008f6:	2300      	movs	r3, #0
 80008f8:	427f      	negs	r7, r7
 80008fa:	4699      	mov	r9, r3
 80008fc:	469a      	mov	sl, r3
 80008fe:	1a3f      	subs	r7, r7, r0
 8000900:	e799      	b.n	8000836 <__aeabi_fdiv+0x2e>
 8000902:	0020      	movs	r0, r4
 8000904:	f000 fd44 	bl	8001390 <__clzsi2>
 8000908:	1f43      	subs	r3, r0, #5
 800090a:	409c      	lsls	r4, r3
 800090c:	2376      	movs	r3, #118	@ 0x76
 800090e:	425b      	negs	r3, r3
 8000910:	1a1b      	subs	r3, r3, r0
 8000912:	2000      	movs	r0, #0
 8000914:	e79e      	b.n	8000854 <__aeabi_fdiv+0x4c>
 8000916:	2303      	movs	r3, #3
 8000918:	464a      	mov	r2, r9
 800091a:	431a      	orrs	r2, r3
 800091c:	4691      	mov	r9, r2
 800091e:	2003      	movs	r0, #3
 8000920:	33fc      	adds	r3, #252	@ 0xfc
 8000922:	e797      	b.n	8000854 <__aeabi_fdiv+0x4c>
 8000924:	230c      	movs	r3, #12
 8000926:	4699      	mov	r9, r3
 8000928:	3b09      	subs	r3, #9
 800092a:	27ff      	movs	r7, #255	@ 0xff
 800092c:	469a      	mov	sl, r3
 800092e:	e782      	b.n	8000836 <__aeabi_fdiv+0x2e>
 8000930:	2803      	cmp	r0, #3
 8000932:	d02c      	beq.n	800098e <__aeabi_fdiv+0x186>
 8000934:	0032      	movs	r2, r6
 8000936:	0038      	movs	r0, r7
 8000938:	307f      	adds	r0, #127	@ 0x7f
 800093a:	2800      	cmp	r0, #0
 800093c:	dd47      	ble.n	80009ce <__aeabi_fdiv+0x1c6>
 800093e:	0763      	lsls	r3, r4, #29
 8000940:	d004      	beq.n	800094c <__aeabi_fdiv+0x144>
 8000942:	230f      	movs	r3, #15
 8000944:	4023      	ands	r3, r4
 8000946:	2b04      	cmp	r3, #4
 8000948:	d000      	beq.n	800094c <__aeabi_fdiv+0x144>
 800094a:	3404      	adds	r4, #4
 800094c:	0123      	lsls	r3, r4, #4
 800094e:	d503      	bpl.n	8000958 <__aeabi_fdiv+0x150>
 8000950:	0038      	movs	r0, r7
 8000952:	4b37      	ldr	r3, [pc, #220]	@ (8000a30 <__aeabi_fdiv+0x228>)
 8000954:	3080      	adds	r0, #128	@ 0x80
 8000956:	401c      	ands	r4, r3
 8000958:	28fe      	cmp	r0, #254	@ 0xfe
 800095a:	dcb6      	bgt.n	80008ca <__aeabi_fdiv+0xc2>
 800095c:	01a4      	lsls	r4, r4, #6
 800095e:	0a64      	lsrs	r4, r4, #9
 8000960:	b2c0      	uxtb	r0, r0
 8000962:	e7a9      	b.n	80008b8 <__aeabi_fdiv+0xb0>
 8000964:	2480      	movs	r4, #128	@ 0x80
 8000966:	2200      	movs	r2, #0
 8000968:	20ff      	movs	r0, #255	@ 0xff
 800096a:	03e4      	lsls	r4, r4, #15
 800096c:	e7a4      	b.n	80008b8 <__aeabi_fdiv+0xb0>
 800096e:	2380      	movs	r3, #128	@ 0x80
 8000970:	03db      	lsls	r3, r3, #15
 8000972:	421d      	tst	r5, r3
 8000974:	d001      	beq.n	800097a <__aeabi_fdiv+0x172>
 8000976:	421c      	tst	r4, r3
 8000978:	d00b      	beq.n	8000992 <__aeabi_fdiv+0x18a>
 800097a:	2480      	movs	r4, #128	@ 0x80
 800097c:	03e4      	lsls	r4, r4, #15
 800097e:	432c      	orrs	r4, r5
 8000980:	0264      	lsls	r4, r4, #9
 8000982:	4642      	mov	r2, r8
 8000984:	20ff      	movs	r0, #255	@ 0xff
 8000986:	0a64      	lsrs	r4, r4, #9
 8000988:	e796      	b.n	80008b8 <__aeabi_fdiv+0xb0>
 800098a:	4646      	mov	r6, r8
 800098c:	002c      	movs	r4, r5
 800098e:	2380      	movs	r3, #128	@ 0x80
 8000990:	03db      	lsls	r3, r3, #15
 8000992:	431c      	orrs	r4, r3
 8000994:	0264      	lsls	r4, r4, #9
 8000996:	0032      	movs	r2, r6
 8000998:	20ff      	movs	r0, #255	@ 0xff
 800099a:	0a64      	lsrs	r4, r4, #9
 800099c:	e78c      	b.n	80008b8 <__aeabi_fdiv+0xb0>
 800099e:	016d      	lsls	r5, r5, #5
 80009a0:	0160      	lsls	r0, r4, #5
 80009a2:	4285      	cmp	r5, r0
 80009a4:	d22d      	bcs.n	8000a02 <__aeabi_fdiv+0x1fa>
 80009a6:	231b      	movs	r3, #27
 80009a8:	2400      	movs	r4, #0
 80009aa:	3f01      	subs	r7, #1
 80009ac:	2601      	movs	r6, #1
 80009ae:	0029      	movs	r1, r5
 80009b0:	0064      	lsls	r4, r4, #1
 80009b2:	006d      	lsls	r5, r5, #1
 80009b4:	2900      	cmp	r1, #0
 80009b6:	db01      	blt.n	80009bc <__aeabi_fdiv+0x1b4>
 80009b8:	4285      	cmp	r5, r0
 80009ba:	d301      	bcc.n	80009c0 <__aeabi_fdiv+0x1b8>
 80009bc:	1a2d      	subs	r5, r5, r0
 80009be:	4334      	orrs	r4, r6
 80009c0:	3b01      	subs	r3, #1
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d1f3      	bne.n	80009ae <__aeabi_fdiv+0x1a6>
 80009c6:	1e6b      	subs	r3, r5, #1
 80009c8:	419d      	sbcs	r5, r3
 80009ca:	432c      	orrs	r4, r5
 80009cc:	e7b3      	b.n	8000936 <__aeabi_fdiv+0x12e>
 80009ce:	2301      	movs	r3, #1
 80009d0:	1a1b      	subs	r3, r3, r0
 80009d2:	2b1b      	cmp	r3, #27
 80009d4:	dd00      	ble.n	80009d8 <__aeabi_fdiv+0x1d0>
 80009d6:	e76d      	b.n	80008b4 <__aeabi_fdiv+0xac>
 80009d8:	0021      	movs	r1, r4
 80009da:	379e      	adds	r7, #158	@ 0x9e
 80009dc:	40d9      	lsrs	r1, r3
 80009de:	40bc      	lsls	r4, r7
 80009e0:	000b      	movs	r3, r1
 80009e2:	1e61      	subs	r1, r4, #1
 80009e4:	418c      	sbcs	r4, r1
 80009e6:	4323      	orrs	r3, r4
 80009e8:	0759      	lsls	r1, r3, #29
 80009ea:	d004      	beq.n	80009f6 <__aeabi_fdiv+0x1ee>
 80009ec:	210f      	movs	r1, #15
 80009ee:	4019      	ands	r1, r3
 80009f0:	2904      	cmp	r1, #4
 80009f2:	d000      	beq.n	80009f6 <__aeabi_fdiv+0x1ee>
 80009f4:	3304      	adds	r3, #4
 80009f6:	0159      	lsls	r1, r3, #5
 80009f8:	d413      	bmi.n	8000a22 <__aeabi_fdiv+0x21a>
 80009fa:	019b      	lsls	r3, r3, #6
 80009fc:	2000      	movs	r0, #0
 80009fe:	0a5c      	lsrs	r4, r3, #9
 8000a00:	e75a      	b.n	80008b8 <__aeabi_fdiv+0xb0>
 8000a02:	231a      	movs	r3, #26
 8000a04:	2401      	movs	r4, #1
 8000a06:	1a2d      	subs	r5, r5, r0
 8000a08:	e7d0      	b.n	80009ac <__aeabi_fdiv+0x1a4>
 8000a0a:	1e98      	subs	r0, r3, #2
 8000a0c:	4243      	negs	r3, r0
 8000a0e:	4158      	adcs	r0, r3
 8000a10:	4240      	negs	r0, r0
 8000a12:	0032      	movs	r2, r6
 8000a14:	2400      	movs	r4, #0
 8000a16:	b2c0      	uxtb	r0, r0
 8000a18:	e74e      	b.n	80008b8 <__aeabi_fdiv+0xb0>
 8000a1a:	4642      	mov	r2, r8
 8000a1c:	20ff      	movs	r0, #255	@ 0xff
 8000a1e:	2400      	movs	r4, #0
 8000a20:	e74a      	b.n	80008b8 <__aeabi_fdiv+0xb0>
 8000a22:	2001      	movs	r0, #1
 8000a24:	2400      	movs	r4, #0
 8000a26:	e747      	b.n	80008b8 <__aeabi_fdiv+0xb0>
 8000a28:	08003834 	.word	0x08003834
 8000a2c:	08003874 	.word	0x08003874
 8000a30:	f7ffffff 	.word	0xf7ffffff

08000a34 <__aeabi_fmul>:
 8000a34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a36:	464f      	mov	r7, r9
 8000a38:	4646      	mov	r6, r8
 8000a3a:	46d6      	mov	lr, sl
 8000a3c:	0044      	lsls	r4, r0, #1
 8000a3e:	b5c0      	push	{r6, r7, lr}
 8000a40:	0246      	lsls	r6, r0, #9
 8000a42:	1c0f      	adds	r7, r1, #0
 8000a44:	0a76      	lsrs	r6, r6, #9
 8000a46:	0e24      	lsrs	r4, r4, #24
 8000a48:	0fc5      	lsrs	r5, r0, #31
 8000a4a:	2c00      	cmp	r4, #0
 8000a4c:	d100      	bne.n	8000a50 <__aeabi_fmul+0x1c>
 8000a4e:	e0da      	b.n	8000c06 <__aeabi_fmul+0x1d2>
 8000a50:	2cff      	cmp	r4, #255	@ 0xff
 8000a52:	d074      	beq.n	8000b3e <__aeabi_fmul+0x10a>
 8000a54:	2380      	movs	r3, #128	@ 0x80
 8000a56:	00f6      	lsls	r6, r6, #3
 8000a58:	04db      	lsls	r3, r3, #19
 8000a5a:	431e      	orrs	r6, r3
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	4699      	mov	r9, r3
 8000a60:	469a      	mov	sl, r3
 8000a62:	3c7f      	subs	r4, #127	@ 0x7f
 8000a64:	027b      	lsls	r3, r7, #9
 8000a66:	0a5b      	lsrs	r3, r3, #9
 8000a68:	4698      	mov	r8, r3
 8000a6a:	007b      	lsls	r3, r7, #1
 8000a6c:	0e1b      	lsrs	r3, r3, #24
 8000a6e:	0fff      	lsrs	r7, r7, #31
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d074      	beq.n	8000b5e <__aeabi_fmul+0x12a>
 8000a74:	2bff      	cmp	r3, #255	@ 0xff
 8000a76:	d100      	bne.n	8000a7a <__aeabi_fmul+0x46>
 8000a78:	e08e      	b.n	8000b98 <__aeabi_fmul+0x164>
 8000a7a:	4642      	mov	r2, r8
 8000a7c:	2180      	movs	r1, #128	@ 0x80
 8000a7e:	00d2      	lsls	r2, r2, #3
 8000a80:	04c9      	lsls	r1, r1, #19
 8000a82:	4311      	orrs	r1, r2
 8000a84:	3b7f      	subs	r3, #127	@ 0x7f
 8000a86:	002a      	movs	r2, r5
 8000a88:	18e4      	adds	r4, r4, r3
 8000a8a:	464b      	mov	r3, r9
 8000a8c:	407a      	eors	r2, r7
 8000a8e:	4688      	mov	r8, r1
 8000a90:	b2d2      	uxtb	r2, r2
 8000a92:	2b0a      	cmp	r3, #10
 8000a94:	dc75      	bgt.n	8000b82 <__aeabi_fmul+0x14e>
 8000a96:	464b      	mov	r3, r9
 8000a98:	2000      	movs	r0, #0
 8000a9a:	2b02      	cmp	r3, #2
 8000a9c:	dd0f      	ble.n	8000abe <__aeabi_fmul+0x8a>
 8000a9e:	4649      	mov	r1, r9
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	408b      	lsls	r3, r1
 8000aa4:	21a6      	movs	r1, #166	@ 0xa6
 8000aa6:	00c9      	lsls	r1, r1, #3
 8000aa8:	420b      	tst	r3, r1
 8000aaa:	d169      	bne.n	8000b80 <__aeabi_fmul+0x14c>
 8000aac:	2190      	movs	r1, #144	@ 0x90
 8000aae:	0089      	lsls	r1, r1, #2
 8000ab0:	420b      	tst	r3, r1
 8000ab2:	d000      	beq.n	8000ab6 <__aeabi_fmul+0x82>
 8000ab4:	e100      	b.n	8000cb8 <__aeabi_fmul+0x284>
 8000ab6:	2188      	movs	r1, #136	@ 0x88
 8000ab8:	4219      	tst	r1, r3
 8000aba:	d000      	beq.n	8000abe <__aeabi_fmul+0x8a>
 8000abc:	e0f5      	b.n	8000caa <__aeabi_fmul+0x276>
 8000abe:	4641      	mov	r1, r8
 8000ac0:	0409      	lsls	r1, r1, #16
 8000ac2:	0c09      	lsrs	r1, r1, #16
 8000ac4:	4643      	mov	r3, r8
 8000ac6:	0008      	movs	r0, r1
 8000ac8:	0c35      	lsrs	r5, r6, #16
 8000aca:	0436      	lsls	r6, r6, #16
 8000acc:	0c1b      	lsrs	r3, r3, #16
 8000ace:	0c36      	lsrs	r6, r6, #16
 8000ad0:	4370      	muls	r0, r6
 8000ad2:	4369      	muls	r1, r5
 8000ad4:	435e      	muls	r6, r3
 8000ad6:	435d      	muls	r5, r3
 8000ad8:	1876      	adds	r6, r6, r1
 8000ada:	0c03      	lsrs	r3, r0, #16
 8000adc:	199b      	adds	r3, r3, r6
 8000ade:	4299      	cmp	r1, r3
 8000ae0:	d903      	bls.n	8000aea <__aeabi_fmul+0xb6>
 8000ae2:	2180      	movs	r1, #128	@ 0x80
 8000ae4:	0249      	lsls	r1, r1, #9
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4465      	add	r5, ip
 8000aea:	0400      	lsls	r0, r0, #16
 8000aec:	0419      	lsls	r1, r3, #16
 8000aee:	0c00      	lsrs	r0, r0, #16
 8000af0:	1809      	adds	r1, r1, r0
 8000af2:	018e      	lsls	r6, r1, #6
 8000af4:	1e70      	subs	r0, r6, #1
 8000af6:	4186      	sbcs	r6, r0
 8000af8:	0c1b      	lsrs	r3, r3, #16
 8000afa:	0e89      	lsrs	r1, r1, #26
 8000afc:	195b      	adds	r3, r3, r5
 8000afe:	430e      	orrs	r6, r1
 8000b00:	019b      	lsls	r3, r3, #6
 8000b02:	431e      	orrs	r6, r3
 8000b04:	011b      	lsls	r3, r3, #4
 8000b06:	d46c      	bmi.n	8000be2 <__aeabi_fmul+0x1ae>
 8000b08:	0023      	movs	r3, r4
 8000b0a:	337f      	adds	r3, #127	@ 0x7f
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	dc00      	bgt.n	8000b12 <__aeabi_fmul+0xde>
 8000b10:	e0b1      	b.n	8000c76 <__aeabi_fmul+0x242>
 8000b12:	0015      	movs	r5, r2
 8000b14:	0771      	lsls	r1, r6, #29
 8000b16:	d00b      	beq.n	8000b30 <__aeabi_fmul+0xfc>
 8000b18:	200f      	movs	r0, #15
 8000b1a:	0021      	movs	r1, r4
 8000b1c:	4030      	ands	r0, r6
 8000b1e:	2804      	cmp	r0, #4
 8000b20:	d006      	beq.n	8000b30 <__aeabi_fmul+0xfc>
 8000b22:	3604      	adds	r6, #4
 8000b24:	0132      	lsls	r2, r6, #4
 8000b26:	d503      	bpl.n	8000b30 <__aeabi_fmul+0xfc>
 8000b28:	4b6e      	ldr	r3, [pc, #440]	@ (8000ce4 <__aeabi_fmul+0x2b0>)
 8000b2a:	401e      	ands	r6, r3
 8000b2c:	000b      	movs	r3, r1
 8000b2e:	3380      	adds	r3, #128	@ 0x80
 8000b30:	2bfe      	cmp	r3, #254	@ 0xfe
 8000b32:	dd00      	ble.n	8000b36 <__aeabi_fmul+0x102>
 8000b34:	e0bd      	b.n	8000cb2 <__aeabi_fmul+0x27e>
 8000b36:	01b2      	lsls	r2, r6, #6
 8000b38:	0a52      	lsrs	r2, r2, #9
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	e048      	b.n	8000bd0 <__aeabi_fmul+0x19c>
 8000b3e:	2e00      	cmp	r6, #0
 8000b40:	d000      	beq.n	8000b44 <__aeabi_fmul+0x110>
 8000b42:	e092      	b.n	8000c6a <__aeabi_fmul+0x236>
 8000b44:	2308      	movs	r3, #8
 8000b46:	4699      	mov	r9, r3
 8000b48:	3b06      	subs	r3, #6
 8000b4a:	469a      	mov	sl, r3
 8000b4c:	027b      	lsls	r3, r7, #9
 8000b4e:	0a5b      	lsrs	r3, r3, #9
 8000b50:	4698      	mov	r8, r3
 8000b52:	007b      	lsls	r3, r7, #1
 8000b54:	24ff      	movs	r4, #255	@ 0xff
 8000b56:	0e1b      	lsrs	r3, r3, #24
 8000b58:	0fff      	lsrs	r7, r7, #31
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d18a      	bne.n	8000a74 <__aeabi_fmul+0x40>
 8000b5e:	4642      	mov	r2, r8
 8000b60:	2a00      	cmp	r2, #0
 8000b62:	d164      	bne.n	8000c2e <__aeabi_fmul+0x1fa>
 8000b64:	4649      	mov	r1, r9
 8000b66:	3201      	adds	r2, #1
 8000b68:	4311      	orrs	r1, r2
 8000b6a:	4689      	mov	r9, r1
 8000b6c:	290a      	cmp	r1, #10
 8000b6e:	dc08      	bgt.n	8000b82 <__aeabi_fmul+0x14e>
 8000b70:	407d      	eors	r5, r7
 8000b72:	2001      	movs	r0, #1
 8000b74:	b2ea      	uxtb	r2, r5
 8000b76:	2902      	cmp	r1, #2
 8000b78:	dc91      	bgt.n	8000a9e <__aeabi_fmul+0x6a>
 8000b7a:	0015      	movs	r5, r2
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	e027      	b.n	8000bd0 <__aeabi_fmul+0x19c>
 8000b80:	0015      	movs	r5, r2
 8000b82:	4653      	mov	r3, sl
 8000b84:	2b02      	cmp	r3, #2
 8000b86:	d100      	bne.n	8000b8a <__aeabi_fmul+0x156>
 8000b88:	e093      	b.n	8000cb2 <__aeabi_fmul+0x27e>
 8000b8a:	2b03      	cmp	r3, #3
 8000b8c:	d01a      	beq.n	8000bc4 <__aeabi_fmul+0x190>
 8000b8e:	2b01      	cmp	r3, #1
 8000b90:	d12c      	bne.n	8000bec <__aeabi_fmul+0x1b8>
 8000b92:	2300      	movs	r3, #0
 8000b94:	2200      	movs	r2, #0
 8000b96:	e01b      	b.n	8000bd0 <__aeabi_fmul+0x19c>
 8000b98:	4643      	mov	r3, r8
 8000b9a:	34ff      	adds	r4, #255	@ 0xff
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d055      	beq.n	8000c4c <__aeabi_fmul+0x218>
 8000ba0:	2103      	movs	r1, #3
 8000ba2:	464b      	mov	r3, r9
 8000ba4:	430b      	orrs	r3, r1
 8000ba6:	0019      	movs	r1, r3
 8000ba8:	2b0a      	cmp	r3, #10
 8000baa:	dc00      	bgt.n	8000bae <__aeabi_fmul+0x17a>
 8000bac:	e092      	b.n	8000cd4 <__aeabi_fmul+0x2a0>
 8000bae:	2b0f      	cmp	r3, #15
 8000bb0:	d000      	beq.n	8000bb4 <__aeabi_fmul+0x180>
 8000bb2:	e08c      	b.n	8000cce <__aeabi_fmul+0x29a>
 8000bb4:	2280      	movs	r2, #128	@ 0x80
 8000bb6:	03d2      	lsls	r2, r2, #15
 8000bb8:	4216      	tst	r6, r2
 8000bba:	d003      	beq.n	8000bc4 <__aeabi_fmul+0x190>
 8000bbc:	4643      	mov	r3, r8
 8000bbe:	4213      	tst	r3, r2
 8000bc0:	d100      	bne.n	8000bc4 <__aeabi_fmul+0x190>
 8000bc2:	e07d      	b.n	8000cc0 <__aeabi_fmul+0x28c>
 8000bc4:	2280      	movs	r2, #128	@ 0x80
 8000bc6:	03d2      	lsls	r2, r2, #15
 8000bc8:	4332      	orrs	r2, r6
 8000bca:	0252      	lsls	r2, r2, #9
 8000bcc:	0a52      	lsrs	r2, r2, #9
 8000bce:	23ff      	movs	r3, #255	@ 0xff
 8000bd0:	05d8      	lsls	r0, r3, #23
 8000bd2:	07ed      	lsls	r5, r5, #31
 8000bd4:	4310      	orrs	r0, r2
 8000bd6:	4328      	orrs	r0, r5
 8000bd8:	bce0      	pop	{r5, r6, r7}
 8000bda:	46ba      	mov	sl, r7
 8000bdc:	46b1      	mov	r9, r6
 8000bde:	46a8      	mov	r8, r5
 8000be0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000be2:	2301      	movs	r3, #1
 8000be4:	0015      	movs	r5, r2
 8000be6:	0871      	lsrs	r1, r6, #1
 8000be8:	401e      	ands	r6, r3
 8000bea:	430e      	orrs	r6, r1
 8000bec:	0023      	movs	r3, r4
 8000bee:	3380      	adds	r3, #128	@ 0x80
 8000bf0:	1c61      	adds	r1, r4, #1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	dd41      	ble.n	8000c7a <__aeabi_fmul+0x246>
 8000bf6:	0772      	lsls	r2, r6, #29
 8000bf8:	d094      	beq.n	8000b24 <__aeabi_fmul+0xf0>
 8000bfa:	220f      	movs	r2, #15
 8000bfc:	4032      	ands	r2, r6
 8000bfe:	2a04      	cmp	r2, #4
 8000c00:	d000      	beq.n	8000c04 <__aeabi_fmul+0x1d0>
 8000c02:	e78e      	b.n	8000b22 <__aeabi_fmul+0xee>
 8000c04:	e78e      	b.n	8000b24 <__aeabi_fmul+0xf0>
 8000c06:	2e00      	cmp	r6, #0
 8000c08:	d105      	bne.n	8000c16 <__aeabi_fmul+0x1e2>
 8000c0a:	2304      	movs	r3, #4
 8000c0c:	4699      	mov	r9, r3
 8000c0e:	3b03      	subs	r3, #3
 8000c10:	2400      	movs	r4, #0
 8000c12:	469a      	mov	sl, r3
 8000c14:	e726      	b.n	8000a64 <__aeabi_fmul+0x30>
 8000c16:	0030      	movs	r0, r6
 8000c18:	f000 fbba 	bl	8001390 <__clzsi2>
 8000c1c:	2476      	movs	r4, #118	@ 0x76
 8000c1e:	1f43      	subs	r3, r0, #5
 8000c20:	409e      	lsls	r6, r3
 8000c22:	2300      	movs	r3, #0
 8000c24:	4264      	negs	r4, r4
 8000c26:	4699      	mov	r9, r3
 8000c28:	469a      	mov	sl, r3
 8000c2a:	1a24      	subs	r4, r4, r0
 8000c2c:	e71a      	b.n	8000a64 <__aeabi_fmul+0x30>
 8000c2e:	4640      	mov	r0, r8
 8000c30:	f000 fbae 	bl	8001390 <__clzsi2>
 8000c34:	464b      	mov	r3, r9
 8000c36:	1a24      	subs	r4, r4, r0
 8000c38:	3c76      	subs	r4, #118	@ 0x76
 8000c3a:	2b0a      	cmp	r3, #10
 8000c3c:	dca1      	bgt.n	8000b82 <__aeabi_fmul+0x14e>
 8000c3e:	4643      	mov	r3, r8
 8000c40:	3805      	subs	r0, #5
 8000c42:	4083      	lsls	r3, r0
 8000c44:	407d      	eors	r5, r7
 8000c46:	4698      	mov	r8, r3
 8000c48:	b2ea      	uxtb	r2, r5
 8000c4a:	e724      	b.n	8000a96 <__aeabi_fmul+0x62>
 8000c4c:	464a      	mov	r2, r9
 8000c4e:	3302      	adds	r3, #2
 8000c50:	4313      	orrs	r3, r2
 8000c52:	002a      	movs	r2, r5
 8000c54:	407a      	eors	r2, r7
 8000c56:	b2d2      	uxtb	r2, r2
 8000c58:	2b0a      	cmp	r3, #10
 8000c5a:	dc92      	bgt.n	8000b82 <__aeabi_fmul+0x14e>
 8000c5c:	4649      	mov	r1, r9
 8000c5e:	0015      	movs	r5, r2
 8000c60:	2900      	cmp	r1, #0
 8000c62:	d026      	beq.n	8000cb2 <__aeabi_fmul+0x27e>
 8000c64:	4699      	mov	r9, r3
 8000c66:	2002      	movs	r0, #2
 8000c68:	e719      	b.n	8000a9e <__aeabi_fmul+0x6a>
 8000c6a:	230c      	movs	r3, #12
 8000c6c:	4699      	mov	r9, r3
 8000c6e:	3b09      	subs	r3, #9
 8000c70:	24ff      	movs	r4, #255	@ 0xff
 8000c72:	469a      	mov	sl, r3
 8000c74:	e6f6      	b.n	8000a64 <__aeabi_fmul+0x30>
 8000c76:	0015      	movs	r5, r2
 8000c78:	0021      	movs	r1, r4
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	1ad3      	subs	r3, r2, r3
 8000c7e:	2b1b      	cmp	r3, #27
 8000c80:	dd00      	ble.n	8000c84 <__aeabi_fmul+0x250>
 8000c82:	e786      	b.n	8000b92 <__aeabi_fmul+0x15e>
 8000c84:	319e      	adds	r1, #158	@ 0x9e
 8000c86:	0032      	movs	r2, r6
 8000c88:	408e      	lsls	r6, r1
 8000c8a:	40da      	lsrs	r2, r3
 8000c8c:	1e73      	subs	r3, r6, #1
 8000c8e:	419e      	sbcs	r6, r3
 8000c90:	4332      	orrs	r2, r6
 8000c92:	0753      	lsls	r3, r2, #29
 8000c94:	d004      	beq.n	8000ca0 <__aeabi_fmul+0x26c>
 8000c96:	230f      	movs	r3, #15
 8000c98:	4013      	ands	r3, r2
 8000c9a:	2b04      	cmp	r3, #4
 8000c9c:	d000      	beq.n	8000ca0 <__aeabi_fmul+0x26c>
 8000c9e:	3204      	adds	r2, #4
 8000ca0:	0153      	lsls	r3, r2, #5
 8000ca2:	d510      	bpl.n	8000cc6 <__aeabi_fmul+0x292>
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	e792      	b.n	8000bd0 <__aeabi_fmul+0x19c>
 8000caa:	003d      	movs	r5, r7
 8000cac:	4646      	mov	r6, r8
 8000cae:	4682      	mov	sl, r0
 8000cb0:	e767      	b.n	8000b82 <__aeabi_fmul+0x14e>
 8000cb2:	23ff      	movs	r3, #255	@ 0xff
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e78b      	b.n	8000bd0 <__aeabi_fmul+0x19c>
 8000cb8:	2280      	movs	r2, #128	@ 0x80
 8000cba:	2500      	movs	r5, #0
 8000cbc:	03d2      	lsls	r2, r2, #15
 8000cbe:	e786      	b.n	8000bce <__aeabi_fmul+0x19a>
 8000cc0:	003d      	movs	r5, r7
 8000cc2:	431a      	orrs	r2, r3
 8000cc4:	e783      	b.n	8000bce <__aeabi_fmul+0x19a>
 8000cc6:	0192      	lsls	r2, r2, #6
 8000cc8:	2300      	movs	r3, #0
 8000cca:	0a52      	lsrs	r2, r2, #9
 8000ccc:	e780      	b.n	8000bd0 <__aeabi_fmul+0x19c>
 8000cce:	003d      	movs	r5, r7
 8000cd0:	4646      	mov	r6, r8
 8000cd2:	e777      	b.n	8000bc4 <__aeabi_fmul+0x190>
 8000cd4:	002a      	movs	r2, r5
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	407a      	eors	r2, r7
 8000cda:	408b      	lsls	r3, r1
 8000cdc:	2003      	movs	r0, #3
 8000cde:	b2d2      	uxtb	r2, r2
 8000ce0:	e6e9      	b.n	8000ab6 <__aeabi_fmul+0x82>
 8000ce2:	46c0      	nop			@ (mov r8, r8)
 8000ce4:	f7ffffff 	.word	0xf7ffffff

08000ce8 <__aeabi_fsub>:
 8000ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cea:	4647      	mov	r7, r8
 8000cec:	46ce      	mov	lr, r9
 8000cee:	0243      	lsls	r3, r0, #9
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	0a5f      	lsrs	r7, r3, #9
 8000cf4:	099b      	lsrs	r3, r3, #6
 8000cf6:	0045      	lsls	r5, r0, #1
 8000cf8:	004a      	lsls	r2, r1, #1
 8000cfa:	469c      	mov	ip, r3
 8000cfc:	024b      	lsls	r3, r1, #9
 8000cfe:	0fc4      	lsrs	r4, r0, #31
 8000d00:	0fce      	lsrs	r6, r1, #31
 8000d02:	0e2d      	lsrs	r5, r5, #24
 8000d04:	0a58      	lsrs	r0, r3, #9
 8000d06:	0e12      	lsrs	r2, r2, #24
 8000d08:	0999      	lsrs	r1, r3, #6
 8000d0a:	2aff      	cmp	r2, #255	@ 0xff
 8000d0c:	d06b      	beq.n	8000de6 <__aeabi_fsub+0xfe>
 8000d0e:	2301      	movs	r3, #1
 8000d10:	405e      	eors	r6, r3
 8000d12:	1aab      	subs	r3, r5, r2
 8000d14:	42b4      	cmp	r4, r6
 8000d16:	d04b      	beq.n	8000db0 <__aeabi_fsub+0xc8>
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	dc00      	bgt.n	8000d1e <__aeabi_fsub+0x36>
 8000d1c:	e0ff      	b.n	8000f1e <__aeabi_fsub+0x236>
 8000d1e:	2a00      	cmp	r2, #0
 8000d20:	d100      	bne.n	8000d24 <__aeabi_fsub+0x3c>
 8000d22:	e088      	b.n	8000e36 <__aeabi_fsub+0x14e>
 8000d24:	2dff      	cmp	r5, #255	@ 0xff
 8000d26:	d100      	bne.n	8000d2a <__aeabi_fsub+0x42>
 8000d28:	e0ef      	b.n	8000f0a <__aeabi_fsub+0x222>
 8000d2a:	2280      	movs	r2, #128	@ 0x80
 8000d2c:	04d2      	lsls	r2, r2, #19
 8000d2e:	4311      	orrs	r1, r2
 8000d30:	2001      	movs	r0, #1
 8000d32:	2b1b      	cmp	r3, #27
 8000d34:	dc08      	bgt.n	8000d48 <__aeabi_fsub+0x60>
 8000d36:	0008      	movs	r0, r1
 8000d38:	2220      	movs	r2, #32
 8000d3a:	40d8      	lsrs	r0, r3
 8000d3c:	1ad3      	subs	r3, r2, r3
 8000d3e:	4099      	lsls	r1, r3
 8000d40:	000b      	movs	r3, r1
 8000d42:	1e5a      	subs	r2, r3, #1
 8000d44:	4193      	sbcs	r3, r2
 8000d46:	4318      	orrs	r0, r3
 8000d48:	4663      	mov	r3, ip
 8000d4a:	1a1b      	subs	r3, r3, r0
 8000d4c:	469c      	mov	ip, r3
 8000d4e:	4663      	mov	r3, ip
 8000d50:	015b      	lsls	r3, r3, #5
 8000d52:	d400      	bmi.n	8000d56 <__aeabi_fsub+0x6e>
 8000d54:	e0cd      	b.n	8000ef2 <__aeabi_fsub+0x20a>
 8000d56:	4663      	mov	r3, ip
 8000d58:	019f      	lsls	r7, r3, #6
 8000d5a:	09bf      	lsrs	r7, r7, #6
 8000d5c:	0038      	movs	r0, r7
 8000d5e:	f000 fb17 	bl	8001390 <__clzsi2>
 8000d62:	003b      	movs	r3, r7
 8000d64:	3805      	subs	r0, #5
 8000d66:	4083      	lsls	r3, r0
 8000d68:	4285      	cmp	r5, r0
 8000d6a:	dc00      	bgt.n	8000d6e <__aeabi_fsub+0x86>
 8000d6c:	e0a2      	b.n	8000eb4 <__aeabi_fsub+0x1cc>
 8000d6e:	4ab7      	ldr	r2, [pc, #732]	@ (800104c <__aeabi_fsub+0x364>)
 8000d70:	1a2d      	subs	r5, r5, r0
 8000d72:	401a      	ands	r2, r3
 8000d74:	4694      	mov	ip, r2
 8000d76:	075a      	lsls	r2, r3, #29
 8000d78:	d100      	bne.n	8000d7c <__aeabi_fsub+0x94>
 8000d7a:	e0c3      	b.n	8000f04 <__aeabi_fsub+0x21c>
 8000d7c:	220f      	movs	r2, #15
 8000d7e:	4013      	ands	r3, r2
 8000d80:	2b04      	cmp	r3, #4
 8000d82:	d100      	bne.n	8000d86 <__aeabi_fsub+0x9e>
 8000d84:	e0be      	b.n	8000f04 <__aeabi_fsub+0x21c>
 8000d86:	2304      	movs	r3, #4
 8000d88:	4698      	mov	r8, r3
 8000d8a:	44c4      	add	ip, r8
 8000d8c:	4663      	mov	r3, ip
 8000d8e:	015b      	lsls	r3, r3, #5
 8000d90:	d400      	bmi.n	8000d94 <__aeabi_fsub+0xac>
 8000d92:	e0b7      	b.n	8000f04 <__aeabi_fsub+0x21c>
 8000d94:	1c68      	adds	r0, r5, #1
 8000d96:	2dfe      	cmp	r5, #254	@ 0xfe
 8000d98:	d000      	beq.n	8000d9c <__aeabi_fsub+0xb4>
 8000d9a:	e0a5      	b.n	8000ee8 <__aeabi_fsub+0x200>
 8000d9c:	20ff      	movs	r0, #255	@ 0xff
 8000d9e:	2200      	movs	r2, #0
 8000da0:	05c0      	lsls	r0, r0, #23
 8000da2:	4310      	orrs	r0, r2
 8000da4:	07e4      	lsls	r4, r4, #31
 8000da6:	4320      	orrs	r0, r4
 8000da8:	bcc0      	pop	{r6, r7}
 8000daa:	46b9      	mov	r9, r7
 8000dac:	46b0      	mov	r8, r6
 8000dae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	dc00      	bgt.n	8000db6 <__aeabi_fsub+0xce>
 8000db4:	e1eb      	b.n	800118e <__aeabi_fsub+0x4a6>
 8000db6:	2a00      	cmp	r2, #0
 8000db8:	d046      	beq.n	8000e48 <__aeabi_fsub+0x160>
 8000dba:	2dff      	cmp	r5, #255	@ 0xff
 8000dbc:	d100      	bne.n	8000dc0 <__aeabi_fsub+0xd8>
 8000dbe:	e0a4      	b.n	8000f0a <__aeabi_fsub+0x222>
 8000dc0:	2280      	movs	r2, #128	@ 0x80
 8000dc2:	04d2      	lsls	r2, r2, #19
 8000dc4:	4311      	orrs	r1, r2
 8000dc6:	2b1b      	cmp	r3, #27
 8000dc8:	dc00      	bgt.n	8000dcc <__aeabi_fsub+0xe4>
 8000dca:	e0fb      	b.n	8000fc4 <__aeabi_fsub+0x2dc>
 8000dcc:	2305      	movs	r3, #5
 8000dce:	4698      	mov	r8, r3
 8000dd0:	002b      	movs	r3, r5
 8000dd2:	44c4      	add	ip, r8
 8000dd4:	4662      	mov	r2, ip
 8000dd6:	08d7      	lsrs	r7, r2, #3
 8000dd8:	2bff      	cmp	r3, #255	@ 0xff
 8000dda:	d100      	bne.n	8000dde <__aeabi_fsub+0xf6>
 8000ddc:	e095      	b.n	8000f0a <__aeabi_fsub+0x222>
 8000dde:	027a      	lsls	r2, r7, #9
 8000de0:	0a52      	lsrs	r2, r2, #9
 8000de2:	b2d8      	uxtb	r0, r3
 8000de4:	e7dc      	b.n	8000da0 <__aeabi_fsub+0xb8>
 8000de6:	002b      	movs	r3, r5
 8000de8:	3bff      	subs	r3, #255	@ 0xff
 8000dea:	4699      	mov	r9, r3
 8000dec:	2900      	cmp	r1, #0
 8000dee:	d118      	bne.n	8000e22 <__aeabi_fsub+0x13a>
 8000df0:	2301      	movs	r3, #1
 8000df2:	405e      	eors	r6, r3
 8000df4:	42b4      	cmp	r4, r6
 8000df6:	d100      	bne.n	8000dfa <__aeabi_fsub+0x112>
 8000df8:	e0ca      	b.n	8000f90 <__aeabi_fsub+0x2a8>
 8000dfa:	464b      	mov	r3, r9
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d02d      	beq.n	8000e5c <__aeabi_fsub+0x174>
 8000e00:	2d00      	cmp	r5, #0
 8000e02:	d000      	beq.n	8000e06 <__aeabi_fsub+0x11e>
 8000e04:	e13c      	b.n	8001080 <__aeabi_fsub+0x398>
 8000e06:	23ff      	movs	r3, #255	@ 0xff
 8000e08:	4664      	mov	r4, ip
 8000e0a:	2c00      	cmp	r4, #0
 8000e0c:	d100      	bne.n	8000e10 <__aeabi_fsub+0x128>
 8000e0e:	e15f      	b.n	80010d0 <__aeabi_fsub+0x3e8>
 8000e10:	1e5d      	subs	r5, r3, #1
 8000e12:	2b01      	cmp	r3, #1
 8000e14:	d100      	bne.n	8000e18 <__aeabi_fsub+0x130>
 8000e16:	e174      	b.n	8001102 <__aeabi_fsub+0x41a>
 8000e18:	0034      	movs	r4, r6
 8000e1a:	2bff      	cmp	r3, #255	@ 0xff
 8000e1c:	d074      	beq.n	8000f08 <__aeabi_fsub+0x220>
 8000e1e:	002b      	movs	r3, r5
 8000e20:	e103      	b.n	800102a <__aeabi_fsub+0x342>
 8000e22:	42b4      	cmp	r4, r6
 8000e24:	d100      	bne.n	8000e28 <__aeabi_fsub+0x140>
 8000e26:	e09c      	b.n	8000f62 <__aeabi_fsub+0x27a>
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d017      	beq.n	8000e5c <__aeabi_fsub+0x174>
 8000e2c:	2d00      	cmp	r5, #0
 8000e2e:	d0ea      	beq.n	8000e06 <__aeabi_fsub+0x11e>
 8000e30:	0007      	movs	r7, r0
 8000e32:	0034      	movs	r4, r6
 8000e34:	e06c      	b.n	8000f10 <__aeabi_fsub+0x228>
 8000e36:	2900      	cmp	r1, #0
 8000e38:	d0cc      	beq.n	8000dd4 <__aeabi_fsub+0xec>
 8000e3a:	1e5a      	subs	r2, r3, #1
 8000e3c:	2b01      	cmp	r3, #1
 8000e3e:	d02b      	beq.n	8000e98 <__aeabi_fsub+0x1b0>
 8000e40:	2bff      	cmp	r3, #255	@ 0xff
 8000e42:	d062      	beq.n	8000f0a <__aeabi_fsub+0x222>
 8000e44:	0013      	movs	r3, r2
 8000e46:	e773      	b.n	8000d30 <__aeabi_fsub+0x48>
 8000e48:	2900      	cmp	r1, #0
 8000e4a:	d0c3      	beq.n	8000dd4 <__aeabi_fsub+0xec>
 8000e4c:	1e5a      	subs	r2, r3, #1
 8000e4e:	2b01      	cmp	r3, #1
 8000e50:	d100      	bne.n	8000e54 <__aeabi_fsub+0x16c>
 8000e52:	e11e      	b.n	8001092 <__aeabi_fsub+0x3aa>
 8000e54:	2bff      	cmp	r3, #255	@ 0xff
 8000e56:	d058      	beq.n	8000f0a <__aeabi_fsub+0x222>
 8000e58:	0013      	movs	r3, r2
 8000e5a:	e7b4      	b.n	8000dc6 <__aeabi_fsub+0xde>
 8000e5c:	22fe      	movs	r2, #254	@ 0xfe
 8000e5e:	1c6b      	adds	r3, r5, #1
 8000e60:	421a      	tst	r2, r3
 8000e62:	d10d      	bne.n	8000e80 <__aeabi_fsub+0x198>
 8000e64:	2d00      	cmp	r5, #0
 8000e66:	d060      	beq.n	8000f2a <__aeabi_fsub+0x242>
 8000e68:	4663      	mov	r3, ip
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d000      	beq.n	8000e70 <__aeabi_fsub+0x188>
 8000e6e:	e120      	b.n	80010b2 <__aeabi_fsub+0x3ca>
 8000e70:	2900      	cmp	r1, #0
 8000e72:	d000      	beq.n	8000e76 <__aeabi_fsub+0x18e>
 8000e74:	e128      	b.n	80010c8 <__aeabi_fsub+0x3e0>
 8000e76:	2280      	movs	r2, #128	@ 0x80
 8000e78:	2400      	movs	r4, #0
 8000e7a:	20ff      	movs	r0, #255	@ 0xff
 8000e7c:	03d2      	lsls	r2, r2, #15
 8000e7e:	e78f      	b.n	8000da0 <__aeabi_fsub+0xb8>
 8000e80:	4663      	mov	r3, ip
 8000e82:	1a5f      	subs	r7, r3, r1
 8000e84:	017b      	lsls	r3, r7, #5
 8000e86:	d500      	bpl.n	8000e8a <__aeabi_fsub+0x1a2>
 8000e88:	e0fe      	b.n	8001088 <__aeabi_fsub+0x3a0>
 8000e8a:	2f00      	cmp	r7, #0
 8000e8c:	d000      	beq.n	8000e90 <__aeabi_fsub+0x1a8>
 8000e8e:	e765      	b.n	8000d5c <__aeabi_fsub+0x74>
 8000e90:	2400      	movs	r4, #0
 8000e92:	2000      	movs	r0, #0
 8000e94:	2200      	movs	r2, #0
 8000e96:	e783      	b.n	8000da0 <__aeabi_fsub+0xb8>
 8000e98:	4663      	mov	r3, ip
 8000e9a:	1a59      	subs	r1, r3, r1
 8000e9c:	014b      	lsls	r3, r1, #5
 8000e9e:	d400      	bmi.n	8000ea2 <__aeabi_fsub+0x1ba>
 8000ea0:	e119      	b.n	80010d6 <__aeabi_fsub+0x3ee>
 8000ea2:	018f      	lsls	r7, r1, #6
 8000ea4:	09bf      	lsrs	r7, r7, #6
 8000ea6:	0038      	movs	r0, r7
 8000ea8:	f000 fa72 	bl	8001390 <__clzsi2>
 8000eac:	003b      	movs	r3, r7
 8000eae:	3805      	subs	r0, #5
 8000eb0:	4083      	lsls	r3, r0
 8000eb2:	2501      	movs	r5, #1
 8000eb4:	2220      	movs	r2, #32
 8000eb6:	1b40      	subs	r0, r0, r5
 8000eb8:	3001      	adds	r0, #1
 8000eba:	1a12      	subs	r2, r2, r0
 8000ebc:	0019      	movs	r1, r3
 8000ebe:	4093      	lsls	r3, r2
 8000ec0:	40c1      	lsrs	r1, r0
 8000ec2:	1e5a      	subs	r2, r3, #1
 8000ec4:	4193      	sbcs	r3, r2
 8000ec6:	4319      	orrs	r1, r3
 8000ec8:	468c      	mov	ip, r1
 8000eca:	1e0b      	subs	r3, r1, #0
 8000ecc:	d0e1      	beq.n	8000e92 <__aeabi_fsub+0x1aa>
 8000ece:	075b      	lsls	r3, r3, #29
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_fsub+0x1ec>
 8000ed2:	e152      	b.n	800117a <__aeabi_fsub+0x492>
 8000ed4:	230f      	movs	r3, #15
 8000ed6:	2500      	movs	r5, #0
 8000ed8:	400b      	ands	r3, r1
 8000eda:	2b04      	cmp	r3, #4
 8000edc:	d000      	beq.n	8000ee0 <__aeabi_fsub+0x1f8>
 8000ede:	e752      	b.n	8000d86 <__aeabi_fsub+0x9e>
 8000ee0:	2001      	movs	r0, #1
 8000ee2:	014a      	lsls	r2, r1, #5
 8000ee4:	d400      	bmi.n	8000ee8 <__aeabi_fsub+0x200>
 8000ee6:	e092      	b.n	800100e <__aeabi_fsub+0x326>
 8000ee8:	b2c0      	uxtb	r0, r0
 8000eea:	4663      	mov	r3, ip
 8000eec:	019a      	lsls	r2, r3, #6
 8000eee:	0a52      	lsrs	r2, r2, #9
 8000ef0:	e756      	b.n	8000da0 <__aeabi_fsub+0xb8>
 8000ef2:	4663      	mov	r3, ip
 8000ef4:	075b      	lsls	r3, r3, #29
 8000ef6:	d005      	beq.n	8000f04 <__aeabi_fsub+0x21c>
 8000ef8:	230f      	movs	r3, #15
 8000efa:	4662      	mov	r2, ip
 8000efc:	4013      	ands	r3, r2
 8000efe:	2b04      	cmp	r3, #4
 8000f00:	d000      	beq.n	8000f04 <__aeabi_fsub+0x21c>
 8000f02:	e740      	b.n	8000d86 <__aeabi_fsub+0x9e>
 8000f04:	002b      	movs	r3, r5
 8000f06:	e765      	b.n	8000dd4 <__aeabi_fsub+0xec>
 8000f08:	0007      	movs	r7, r0
 8000f0a:	2f00      	cmp	r7, #0
 8000f0c:	d100      	bne.n	8000f10 <__aeabi_fsub+0x228>
 8000f0e:	e745      	b.n	8000d9c <__aeabi_fsub+0xb4>
 8000f10:	2280      	movs	r2, #128	@ 0x80
 8000f12:	03d2      	lsls	r2, r2, #15
 8000f14:	433a      	orrs	r2, r7
 8000f16:	0252      	lsls	r2, r2, #9
 8000f18:	20ff      	movs	r0, #255	@ 0xff
 8000f1a:	0a52      	lsrs	r2, r2, #9
 8000f1c:	e740      	b.n	8000da0 <__aeabi_fsub+0xb8>
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d179      	bne.n	8001016 <__aeabi_fsub+0x32e>
 8000f22:	22fe      	movs	r2, #254	@ 0xfe
 8000f24:	1c6b      	adds	r3, r5, #1
 8000f26:	421a      	tst	r2, r3
 8000f28:	d1aa      	bne.n	8000e80 <__aeabi_fsub+0x198>
 8000f2a:	4663      	mov	r3, ip
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d100      	bne.n	8000f32 <__aeabi_fsub+0x24a>
 8000f30:	e0f5      	b.n	800111e <__aeabi_fsub+0x436>
 8000f32:	2900      	cmp	r1, #0
 8000f34:	d100      	bne.n	8000f38 <__aeabi_fsub+0x250>
 8000f36:	e0d1      	b.n	80010dc <__aeabi_fsub+0x3f4>
 8000f38:	1a5f      	subs	r7, r3, r1
 8000f3a:	2380      	movs	r3, #128	@ 0x80
 8000f3c:	04db      	lsls	r3, r3, #19
 8000f3e:	421f      	tst	r7, r3
 8000f40:	d100      	bne.n	8000f44 <__aeabi_fsub+0x25c>
 8000f42:	e10e      	b.n	8001162 <__aeabi_fsub+0x47a>
 8000f44:	4662      	mov	r2, ip
 8000f46:	2401      	movs	r4, #1
 8000f48:	1a8a      	subs	r2, r1, r2
 8000f4a:	4694      	mov	ip, r2
 8000f4c:	2000      	movs	r0, #0
 8000f4e:	4034      	ands	r4, r6
 8000f50:	2a00      	cmp	r2, #0
 8000f52:	d100      	bne.n	8000f56 <__aeabi_fsub+0x26e>
 8000f54:	e724      	b.n	8000da0 <__aeabi_fsub+0xb8>
 8000f56:	2001      	movs	r0, #1
 8000f58:	421a      	tst	r2, r3
 8000f5a:	d1c6      	bne.n	8000eea <__aeabi_fsub+0x202>
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	08d7      	lsrs	r7, r2, #3
 8000f60:	e73d      	b.n	8000dde <__aeabi_fsub+0xf6>
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d017      	beq.n	8000f96 <__aeabi_fsub+0x2ae>
 8000f66:	2d00      	cmp	r5, #0
 8000f68:	d000      	beq.n	8000f6c <__aeabi_fsub+0x284>
 8000f6a:	e0af      	b.n	80010cc <__aeabi_fsub+0x3e4>
 8000f6c:	23ff      	movs	r3, #255	@ 0xff
 8000f6e:	4665      	mov	r5, ip
 8000f70:	2d00      	cmp	r5, #0
 8000f72:	d100      	bne.n	8000f76 <__aeabi_fsub+0x28e>
 8000f74:	e0ad      	b.n	80010d2 <__aeabi_fsub+0x3ea>
 8000f76:	1e5e      	subs	r6, r3, #1
 8000f78:	2b01      	cmp	r3, #1
 8000f7a:	d100      	bne.n	8000f7e <__aeabi_fsub+0x296>
 8000f7c:	e089      	b.n	8001092 <__aeabi_fsub+0x3aa>
 8000f7e:	2bff      	cmp	r3, #255	@ 0xff
 8000f80:	d0c2      	beq.n	8000f08 <__aeabi_fsub+0x220>
 8000f82:	2e1b      	cmp	r6, #27
 8000f84:	dc00      	bgt.n	8000f88 <__aeabi_fsub+0x2a0>
 8000f86:	e0ab      	b.n	80010e0 <__aeabi_fsub+0x3f8>
 8000f88:	1d4b      	adds	r3, r1, #5
 8000f8a:	469c      	mov	ip, r3
 8000f8c:	0013      	movs	r3, r2
 8000f8e:	e721      	b.n	8000dd4 <__aeabi_fsub+0xec>
 8000f90:	464b      	mov	r3, r9
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d170      	bne.n	8001078 <__aeabi_fsub+0x390>
 8000f96:	22fe      	movs	r2, #254	@ 0xfe
 8000f98:	1c6b      	adds	r3, r5, #1
 8000f9a:	421a      	tst	r2, r3
 8000f9c:	d15e      	bne.n	800105c <__aeabi_fsub+0x374>
 8000f9e:	2d00      	cmp	r5, #0
 8000fa0:	d000      	beq.n	8000fa4 <__aeabi_fsub+0x2bc>
 8000fa2:	e0c3      	b.n	800112c <__aeabi_fsub+0x444>
 8000fa4:	4663      	mov	r3, ip
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d100      	bne.n	8000fac <__aeabi_fsub+0x2c4>
 8000faa:	e0d0      	b.n	800114e <__aeabi_fsub+0x466>
 8000fac:	2900      	cmp	r1, #0
 8000fae:	d100      	bne.n	8000fb2 <__aeabi_fsub+0x2ca>
 8000fb0:	e094      	b.n	80010dc <__aeabi_fsub+0x3f4>
 8000fb2:	000a      	movs	r2, r1
 8000fb4:	4462      	add	r2, ip
 8000fb6:	0153      	lsls	r3, r2, #5
 8000fb8:	d400      	bmi.n	8000fbc <__aeabi_fsub+0x2d4>
 8000fba:	e0d8      	b.n	800116e <__aeabi_fsub+0x486>
 8000fbc:	0192      	lsls	r2, r2, #6
 8000fbe:	2001      	movs	r0, #1
 8000fc0:	0a52      	lsrs	r2, r2, #9
 8000fc2:	e6ed      	b.n	8000da0 <__aeabi_fsub+0xb8>
 8000fc4:	0008      	movs	r0, r1
 8000fc6:	2220      	movs	r2, #32
 8000fc8:	40d8      	lsrs	r0, r3
 8000fca:	1ad3      	subs	r3, r2, r3
 8000fcc:	4099      	lsls	r1, r3
 8000fce:	000b      	movs	r3, r1
 8000fd0:	1e5a      	subs	r2, r3, #1
 8000fd2:	4193      	sbcs	r3, r2
 8000fd4:	4303      	orrs	r3, r0
 8000fd6:	449c      	add	ip, r3
 8000fd8:	4663      	mov	r3, ip
 8000fda:	015b      	lsls	r3, r3, #5
 8000fdc:	d589      	bpl.n	8000ef2 <__aeabi_fsub+0x20a>
 8000fde:	3501      	adds	r5, #1
 8000fe0:	2dff      	cmp	r5, #255	@ 0xff
 8000fe2:	d100      	bne.n	8000fe6 <__aeabi_fsub+0x2fe>
 8000fe4:	e6da      	b.n	8000d9c <__aeabi_fsub+0xb4>
 8000fe6:	4662      	mov	r2, ip
 8000fe8:	2301      	movs	r3, #1
 8000fea:	4919      	ldr	r1, [pc, #100]	@ (8001050 <__aeabi_fsub+0x368>)
 8000fec:	4013      	ands	r3, r2
 8000fee:	0852      	lsrs	r2, r2, #1
 8000ff0:	400a      	ands	r2, r1
 8000ff2:	431a      	orrs	r2, r3
 8000ff4:	0013      	movs	r3, r2
 8000ff6:	4694      	mov	ip, r2
 8000ff8:	075b      	lsls	r3, r3, #29
 8000ffa:	d004      	beq.n	8001006 <__aeabi_fsub+0x31e>
 8000ffc:	230f      	movs	r3, #15
 8000ffe:	4013      	ands	r3, r2
 8001000:	2b04      	cmp	r3, #4
 8001002:	d000      	beq.n	8001006 <__aeabi_fsub+0x31e>
 8001004:	e6bf      	b.n	8000d86 <__aeabi_fsub+0x9e>
 8001006:	4663      	mov	r3, ip
 8001008:	015b      	lsls	r3, r3, #5
 800100a:	d500      	bpl.n	800100e <__aeabi_fsub+0x326>
 800100c:	e6c2      	b.n	8000d94 <__aeabi_fsub+0xac>
 800100e:	4663      	mov	r3, ip
 8001010:	08df      	lsrs	r7, r3, #3
 8001012:	002b      	movs	r3, r5
 8001014:	e6e3      	b.n	8000dde <__aeabi_fsub+0xf6>
 8001016:	1b53      	subs	r3, r2, r5
 8001018:	2d00      	cmp	r5, #0
 800101a:	d100      	bne.n	800101e <__aeabi_fsub+0x336>
 800101c:	e6f4      	b.n	8000e08 <__aeabi_fsub+0x120>
 800101e:	2080      	movs	r0, #128	@ 0x80
 8001020:	4664      	mov	r4, ip
 8001022:	04c0      	lsls	r0, r0, #19
 8001024:	4304      	orrs	r4, r0
 8001026:	46a4      	mov	ip, r4
 8001028:	0034      	movs	r4, r6
 800102a:	2001      	movs	r0, #1
 800102c:	2b1b      	cmp	r3, #27
 800102e:	dc09      	bgt.n	8001044 <__aeabi_fsub+0x35c>
 8001030:	2520      	movs	r5, #32
 8001032:	4660      	mov	r0, ip
 8001034:	40d8      	lsrs	r0, r3
 8001036:	1aeb      	subs	r3, r5, r3
 8001038:	4665      	mov	r5, ip
 800103a:	409d      	lsls	r5, r3
 800103c:	002b      	movs	r3, r5
 800103e:	1e5d      	subs	r5, r3, #1
 8001040:	41ab      	sbcs	r3, r5
 8001042:	4318      	orrs	r0, r3
 8001044:	1a0b      	subs	r3, r1, r0
 8001046:	469c      	mov	ip, r3
 8001048:	0015      	movs	r5, r2
 800104a:	e680      	b.n	8000d4e <__aeabi_fsub+0x66>
 800104c:	fbffffff 	.word	0xfbffffff
 8001050:	7dffffff 	.word	0x7dffffff
 8001054:	22fe      	movs	r2, #254	@ 0xfe
 8001056:	1c6b      	adds	r3, r5, #1
 8001058:	4213      	tst	r3, r2
 800105a:	d0a3      	beq.n	8000fa4 <__aeabi_fsub+0x2bc>
 800105c:	2bff      	cmp	r3, #255	@ 0xff
 800105e:	d100      	bne.n	8001062 <__aeabi_fsub+0x37a>
 8001060:	e69c      	b.n	8000d9c <__aeabi_fsub+0xb4>
 8001062:	4461      	add	r1, ip
 8001064:	0849      	lsrs	r1, r1, #1
 8001066:	074a      	lsls	r2, r1, #29
 8001068:	d049      	beq.n	80010fe <__aeabi_fsub+0x416>
 800106a:	220f      	movs	r2, #15
 800106c:	400a      	ands	r2, r1
 800106e:	2a04      	cmp	r2, #4
 8001070:	d045      	beq.n	80010fe <__aeabi_fsub+0x416>
 8001072:	1d0a      	adds	r2, r1, #4
 8001074:	4694      	mov	ip, r2
 8001076:	e6ad      	b.n	8000dd4 <__aeabi_fsub+0xec>
 8001078:	2d00      	cmp	r5, #0
 800107a:	d100      	bne.n	800107e <__aeabi_fsub+0x396>
 800107c:	e776      	b.n	8000f6c <__aeabi_fsub+0x284>
 800107e:	e68d      	b.n	8000d9c <__aeabi_fsub+0xb4>
 8001080:	0034      	movs	r4, r6
 8001082:	20ff      	movs	r0, #255	@ 0xff
 8001084:	2200      	movs	r2, #0
 8001086:	e68b      	b.n	8000da0 <__aeabi_fsub+0xb8>
 8001088:	4663      	mov	r3, ip
 800108a:	2401      	movs	r4, #1
 800108c:	1acf      	subs	r7, r1, r3
 800108e:	4034      	ands	r4, r6
 8001090:	e664      	b.n	8000d5c <__aeabi_fsub+0x74>
 8001092:	4461      	add	r1, ip
 8001094:	014b      	lsls	r3, r1, #5
 8001096:	d56d      	bpl.n	8001174 <__aeabi_fsub+0x48c>
 8001098:	0848      	lsrs	r0, r1, #1
 800109a:	4944      	ldr	r1, [pc, #272]	@ (80011ac <__aeabi_fsub+0x4c4>)
 800109c:	4001      	ands	r1, r0
 800109e:	0743      	lsls	r3, r0, #29
 80010a0:	d02c      	beq.n	80010fc <__aeabi_fsub+0x414>
 80010a2:	230f      	movs	r3, #15
 80010a4:	4003      	ands	r3, r0
 80010a6:	2b04      	cmp	r3, #4
 80010a8:	d028      	beq.n	80010fc <__aeabi_fsub+0x414>
 80010aa:	1d0b      	adds	r3, r1, #4
 80010ac:	469c      	mov	ip, r3
 80010ae:	2302      	movs	r3, #2
 80010b0:	e690      	b.n	8000dd4 <__aeabi_fsub+0xec>
 80010b2:	2900      	cmp	r1, #0
 80010b4:	d100      	bne.n	80010b8 <__aeabi_fsub+0x3d0>
 80010b6:	e72b      	b.n	8000f10 <__aeabi_fsub+0x228>
 80010b8:	2380      	movs	r3, #128	@ 0x80
 80010ba:	03db      	lsls	r3, r3, #15
 80010bc:	429f      	cmp	r7, r3
 80010be:	d200      	bcs.n	80010c2 <__aeabi_fsub+0x3da>
 80010c0:	e726      	b.n	8000f10 <__aeabi_fsub+0x228>
 80010c2:	4298      	cmp	r0, r3
 80010c4:	d300      	bcc.n	80010c8 <__aeabi_fsub+0x3e0>
 80010c6:	e723      	b.n	8000f10 <__aeabi_fsub+0x228>
 80010c8:	2401      	movs	r4, #1
 80010ca:	4034      	ands	r4, r6
 80010cc:	0007      	movs	r7, r0
 80010ce:	e71f      	b.n	8000f10 <__aeabi_fsub+0x228>
 80010d0:	0034      	movs	r4, r6
 80010d2:	468c      	mov	ip, r1
 80010d4:	e67e      	b.n	8000dd4 <__aeabi_fsub+0xec>
 80010d6:	2301      	movs	r3, #1
 80010d8:	08cf      	lsrs	r7, r1, #3
 80010da:	e680      	b.n	8000dde <__aeabi_fsub+0xf6>
 80010dc:	2300      	movs	r3, #0
 80010de:	e67e      	b.n	8000dde <__aeabi_fsub+0xf6>
 80010e0:	2020      	movs	r0, #32
 80010e2:	4665      	mov	r5, ip
 80010e4:	1b80      	subs	r0, r0, r6
 80010e6:	4085      	lsls	r5, r0
 80010e8:	4663      	mov	r3, ip
 80010ea:	0028      	movs	r0, r5
 80010ec:	40f3      	lsrs	r3, r6
 80010ee:	1e45      	subs	r5, r0, #1
 80010f0:	41a8      	sbcs	r0, r5
 80010f2:	4303      	orrs	r3, r0
 80010f4:	469c      	mov	ip, r3
 80010f6:	0015      	movs	r5, r2
 80010f8:	448c      	add	ip, r1
 80010fa:	e76d      	b.n	8000fd8 <__aeabi_fsub+0x2f0>
 80010fc:	2302      	movs	r3, #2
 80010fe:	08cf      	lsrs	r7, r1, #3
 8001100:	e66d      	b.n	8000dde <__aeabi_fsub+0xf6>
 8001102:	1b0f      	subs	r7, r1, r4
 8001104:	017b      	lsls	r3, r7, #5
 8001106:	d528      	bpl.n	800115a <__aeabi_fsub+0x472>
 8001108:	01bf      	lsls	r7, r7, #6
 800110a:	09bf      	lsrs	r7, r7, #6
 800110c:	0038      	movs	r0, r7
 800110e:	f000 f93f 	bl	8001390 <__clzsi2>
 8001112:	003b      	movs	r3, r7
 8001114:	3805      	subs	r0, #5
 8001116:	4083      	lsls	r3, r0
 8001118:	0034      	movs	r4, r6
 800111a:	2501      	movs	r5, #1
 800111c:	e6ca      	b.n	8000eb4 <__aeabi_fsub+0x1cc>
 800111e:	2900      	cmp	r1, #0
 8001120:	d100      	bne.n	8001124 <__aeabi_fsub+0x43c>
 8001122:	e6b5      	b.n	8000e90 <__aeabi_fsub+0x1a8>
 8001124:	2401      	movs	r4, #1
 8001126:	0007      	movs	r7, r0
 8001128:	4034      	ands	r4, r6
 800112a:	e658      	b.n	8000dde <__aeabi_fsub+0xf6>
 800112c:	4663      	mov	r3, ip
 800112e:	2b00      	cmp	r3, #0
 8001130:	d100      	bne.n	8001134 <__aeabi_fsub+0x44c>
 8001132:	e6e9      	b.n	8000f08 <__aeabi_fsub+0x220>
 8001134:	2900      	cmp	r1, #0
 8001136:	d100      	bne.n	800113a <__aeabi_fsub+0x452>
 8001138:	e6ea      	b.n	8000f10 <__aeabi_fsub+0x228>
 800113a:	2380      	movs	r3, #128	@ 0x80
 800113c:	03db      	lsls	r3, r3, #15
 800113e:	429f      	cmp	r7, r3
 8001140:	d200      	bcs.n	8001144 <__aeabi_fsub+0x45c>
 8001142:	e6e5      	b.n	8000f10 <__aeabi_fsub+0x228>
 8001144:	4298      	cmp	r0, r3
 8001146:	d300      	bcc.n	800114a <__aeabi_fsub+0x462>
 8001148:	e6e2      	b.n	8000f10 <__aeabi_fsub+0x228>
 800114a:	0007      	movs	r7, r0
 800114c:	e6e0      	b.n	8000f10 <__aeabi_fsub+0x228>
 800114e:	2900      	cmp	r1, #0
 8001150:	d100      	bne.n	8001154 <__aeabi_fsub+0x46c>
 8001152:	e69e      	b.n	8000e92 <__aeabi_fsub+0x1aa>
 8001154:	2300      	movs	r3, #0
 8001156:	08cf      	lsrs	r7, r1, #3
 8001158:	e641      	b.n	8000dde <__aeabi_fsub+0xf6>
 800115a:	0034      	movs	r4, r6
 800115c:	2301      	movs	r3, #1
 800115e:	08ff      	lsrs	r7, r7, #3
 8001160:	e63d      	b.n	8000dde <__aeabi_fsub+0xf6>
 8001162:	2f00      	cmp	r7, #0
 8001164:	d100      	bne.n	8001168 <__aeabi_fsub+0x480>
 8001166:	e693      	b.n	8000e90 <__aeabi_fsub+0x1a8>
 8001168:	2300      	movs	r3, #0
 800116a:	08ff      	lsrs	r7, r7, #3
 800116c:	e637      	b.n	8000dde <__aeabi_fsub+0xf6>
 800116e:	2300      	movs	r3, #0
 8001170:	08d7      	lsrs	r7, r2, #3
 8001172:	e634      	b.n	8000dde <__aeabi_fsub+0xf6>
 8001174:	2301      	movs	r3, #1
 8001176:	08cf      	lsrs	r7, r1, #3
 8001178:	e631      	b.n	8000dde <__aeabi_fsub+0xf6>
 800117a:	2280      	movs	r2, #128	@ 0x80
 800117c:	000b      	movs	r3, r1
 800117e:	04d2      	lsls	r2, r2, #19
 8001180:	2001      	movs	r0, #1
 8001182:	4013      	ands	r3, r2
 8001184:	4211      	tst	r1, r2
 8001186:	d000      	beq.n	800118a <__aeabi_fsub+0x4a2>
 8001188:	e6ae      	b.n	8000ee8 <__aeabi_fsub+0x200>
 800118a:	08cf      	lsrs	r7, r1, #3
 800118c:	e627      	b.n	8000dde <__aeabi_fsub+0xf6>
 800118e:	2b00      	cmp	r3, #0
 8001190:	d100      	bne.n	8001194 <__aeabi_fsub+0x4ac>
 8001192:	e75f      	b.n	8001054 <__aeabi_fsub+0x36c>
 8001194:	1b56      	subs	r6, r2, r5
 8001196:	2d00      	cmp	r5, #0
 8001198:	d101      	bne.n	800119e <__aeabi_fsub+0x4b6>
 800119a:	0033      	movs	r3, r6
 800119c:	e6e7      	b.n	8000f6e <__aeabi_fsub+0x286>
 800119e:	2380      	movs	r3, #128	@ 0x80
 80011a0:	4660      	mov	r0, ip
 80011a2:	04db      	lsls	r3, r3, #19
 80011a4:	4318      	orrs	r0, r3
 80011a6:	4684      	mov	ip, r0
 80011a8:	e6eb      	b.n	8000f82 <__aeabi_fsub+0x29a>
 80011aa:	46c0      	nop			@ (mov r8, r8)
 80011ac:	7dffffff 	.word	0x7dffffff

080011b0 <__aeabi_f2iz>:
 80011b0:	0241      	lsls	r1, r0, #9
 80011b2:	0042      	lsls	r2, r0, #1
 80011b4:	0fc3      	lsrs	r3, r0, #31
 80011b6:	0a49      	lsrs	r1, r1, #9
 80011b8:	2000      	movs	r0, #0
 80011ba:	0e12      	lsrs	r2, r2, #24
 80011bc:	2a7e      	cmp	r2, #126	@ 0x7e
 80011be:	dd03      	ble.n	80011c8 <__aeabi_f2iz+0x18>
 80011c0:	2a9d      	cmp	r2, #157	@ 0x9d
 80011c2:	dd02      	ble.n	80011ca <__aeabi_f2iz+0x1a>
 80011c4:	4a09      	ldr	r2, [pc, #36]	@ (80011ec <__aeabi_f2iz+0x3c>)
 80011c6:	1898      	adds	r0, r3, r2
 80011c8:	4770      	bx	lr
 80011ca:	2080      	movs	r0, #128	@ 0x80
 80011cc:	0400      	lsls	r0, r0, #16
 80011ce:	4301      	orrs	r1, r0
 80011d0:	2a95      	cmp	r2, #149	@ 0x95
 80011d2:	dc07      	bgt.n	80011e4 <__aeabi_f2iz+0x34>
 80011d4:	2096      	movs	r0, #150	@ 0x96
 80011d6:	1a82      	subs	r2, r0, r2
 80011d8:	40d1      	lsrs	r1, r2
 80011da:	4248      	negs	r0, r1
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d1f3      	bne.n	80011c8 <__aeabi_f2iz+0x18>
 80011e0:	0008      	movs	r0, r1
 80011e2:	e7f1      	b.n	80011c8 <__aeabi_f2iz+0x18>
 80011e4:	3a96      	subs	r2, #150	@ 0x96
 80011e6:	4091      	lsls	r1, r2
 80011e8:	e7f7      	b.n	80011da <__aeabi_f2iz+0x2a>
 80011ea:	46c0      	nop			@ (mov r8, r8)
 80011ec:	7fffffff 	.word	0x7fffffff

080011f0 <__aeabi_i2f>:
 80011f0:	b570      	push	{r4, r5, r6, lr}
 80011f2:	2800      	cmp	r0, #0
 80011f4:	d012      	beq.n	800121c <__aeabi_i2f+0x2c>
 80011f6:	17c3      	asrs	r3, r0, #31
 80011f8:	18c5      	adds	r5, r0, r3
 80011fa:	405d      	eors	r5, r3
 80011fc:	0fc4      	lsrs	r4, r0, #31
 80011fe:	0028      	movs	r0, r5
 8001200:	f000 f8c6 	bl	8001390 <__clzsi2>
 8001204:	239e      	movs	r3, #158	@ 0x9e
 8001206:	1a1b      	subs	r3, r3, r0
 8001208:	2b96      	cmp	r3, #150	@ 0x96
 800120a:	dc0f      	bgt.n	800122c <__aeabi_i2f+0x3c>
 800120c:	2808      	cmp	r0, #8
 800120e:	d038      	beq.n	8001282 <__aeabi_i2f+0x92>
 8001210:	3808      	subs	r0, #8
 8001212:	4085      	lsls	r5, r0
 8001214:	026d      	lsls	r5, r5, #9
 8001216:	0a6d      	lsrs	r5, r5, #9
 8001218:	b2d8      	uxtb	r0, r3
 800121a:	e002      	b.n	8001222 <__aeabi_i2f+0x32>
 800121c:	2400      	movs	r4, #0
 800121e:	2000      	movs	r0, #0
 8001220:	2500      	movs	r5, #0
 8001222:	05c0      	lsls	r0, r0, #23
 8001224:	4328      	orrs	r0, r5
 8001226:	07e4      	lsls	r4, r4, #31
 8001228:	4320      	orrs	r0, r4
 800122a:	bd70      	pop	{r4, r5, r6, pc}
 800122c:	2b99      	cmp	r3, #153	@ 0x99
 800122e:	dc14      	bgt.n	800125a <__aeabi_i2f+0x6a>
 8001230:	1f42      	subs	r2, r0, #5
 8001232:	4095      	lsls	r5, r2
 8001234:	002a      	movs	r2, r5
 8001236:	4915      	ldr	r1, [pc, #84]	@ (800128c <__aeabi_i2f+0x9c>)
 8001238:	4011      	ands	r1, r2
 800123a:	0755      	lsls	r5, r2, #29
 800123c:	d01c      	beq.n	8001278 <__aeabi_i2f+0x88>
 800123e:	250f      	movs	r5, #15
 8001240:	402a      	ands	r2, r5
 8001242:	2a04      	cmp	r2, #4
 8001244:	d018      	beq.n	8001278 <__aeabi_i2f+0x88>
 8001246:	3104      	adds	r1, #4
 8001248:	08ca      	lsrs	r2, r1, #3
 800124a:	0149      	lsls	r1, r1, #5
 800124c:	d515      	bpl.n	800127a <__aeabi_i2f+0x8a>
 800124e:	239f      	movs	r3, #159	@ 0x9f
 8001250:	0252      	lsls	r2, r2, #9
 8001252:	1a18      	subs	r0, r3, r0
 8001254:	0a55      	lsrs	r5, r2, #9
 8001256:	b2c0      	uxtb	r0, r0
 8001258:	e7e3      	b.n	8001222 <__aeabi_i2f+0x32>
 800125a:	2205      	movs	r2, #5
 800125c:	0029      	movs	r1, r5
 800125e:	1a12      	subs	r2, r2, r0
 8001260:	40d1      	lsrs	r1, r2
 8001262:	0002      	movs	r2, r0
 8001264:	321b      	adds	r2, #27
 8001266:	4095      	lsls	r5, r2
 8001268:	002a      	movs	r2, r5
 800126a:	1e55      	subs	r5, r2, #1
 800126c:	41aa      	sbcs	r2, r5
 800126e:	430a      	orrs	r2, r1
 8001270:	4906      	ldr	r1, [pc, #24]	@ (800128c <__aeabi_i2f+0x9c>)
 8001272:	4011      	ands	r1, r2
 8001274:	0755      	lsls	r5, r2, #29
 8001276:	d1e2      	bne.n	800123e <__aeabi_i2f+0x4e>
 8001278:	08ca      	lsrs	r2, r1, #3
 800127a:	0252      	lsls	r2, r2, #9
 800127c:	0a55      	lsrs	r5, r2, #9
 800127e:	b2d8      	uxtb	r0, r3
 8001280:	e7cf      	b.n	8001222 <__aeabi_i2f+0x32>
 8001282:	026d      	lsls	r5, r5, #9
 8001284:	0a6d      	lsrs	r5, r5, #9
 8001286:	308e      	adds	r0, #142	@ 0x8e
 8001288:	e7cb      	b.n	8001222 <__aeabi_i2f+0x32>
 800128a:	46c0      	nop			@ (mov r8, r8)
 800128c:	fbffffff 	.word	0xfbffffff

08001290 <__aeabi_ui2f>:
 8001290:	b510      	push	{r4, lr}
 8001292:	1e04      	subs	r4, r0, #0
 8001294:	d00d      	beq.n	80012b2 <__aeabi_ui2f+0x22>
 8001296:	f000 f87b 	bl	8001390 <__clzsi2>
 800129a:	239e      	movs	r3, #158	@ 0x9e
 800129c:	1a1b      	subs	r3, r3, r0
 800129e:	2b96      	cmp	r3, #150	@ 0x96
 80012a0:	dc0c      	bgt.n	80012bc <__aeabi_ui2f+0x2c>
 80012a2:	2808      	cmp	r0, #8
 80012a4:	d034      	beq.n	8001310 <__aeabi_ui2f+0x80>
 80012a6:	3808      	subs	r0, #8
 80012a8:	4084      	lsls	r4, r0
 80012aa:	0264      	lsls	r4, r4, #9
 80012ac:	0a64      	lsrs	r4, r4, #9
 80012ae:	b2d8      	uxtb	r0, r3
 80012b0:	e001      	b.n	80012b6 <__aeabi_ui2f+0x26>
 80012b2:	2000      	movs	r0, #0
 80012b4:	2400      	movs	r4, #0
 80012b6:	05c0      	lsls	r0, r0, #23
 80012b8:	4320      	orrs	r0, r4
 80012ba:	bd10      	pop	{r4, pc}
 80012bc:	2b99      	cmp	r3, #153	@ 0x99
 80012be:	dc13      	bgt.n	80012e8 <__aeabi_ui2f+0x58>
 80012c0:	1f42      	subs	r2, r0, #5
 80012c2:	4094      	lsls	r4, r2
 80012c4:	4a14      	ldr	r2, [pc, #80]	@ (8001318 <__aeabi_ui2f+0x88>)
 80012c6:	4022      	ands	r2, r4
 80012c8:	0761      	lsls	r1, r4, #29
 80012ca:	d01c      	beq.n	8001306 <__aeabi_ui2f+0x76>
 80012cc:	210f      	movs	r1, #15
 80012ce:	4021      	ands	r1, r4
 80012d0:	2904      	cmp	r1, #4
 80012d2:	d018      	beq.n	8001306 <__aeabi_ui2f+0x76>
 80012d4:	3204      	adds	r2, #4
 80012d6:	08d4      	lsrs	r4, r2, #3
 80012d8:	0152      	lsls	r2, r2, #5
 80012da:	d515      	bpl.n	8001308 <__aeabi_ui2f+0x78>
 80012dc:	239f      	movs	r3, #159	@ 0x9f
 80012de:	0264      	lsls	r4, r4, #9
 80012e0:	1a18      	subs	r0, r3, r0
 80012e2:	0a64      	lsrs	r4, r4, #9
 80012e4:	b2c0      	uxtb	r0, r0
 80012e6:	e7e6      	b.n	80012b6 <__aeabi_ui2f+0x26>
 80012e8:	0002      	movs	r2, r0
 80012ea:	0021      	movs	r1, r4
 80012ec:	321b      	adds	r2, #27
 80012ee:	4091      	lsls	r1, r2
 80012f0:	000a      	movs	r2, r1
 80012f2:	1e51      	subs	r1, r2, #1
 80012f4:	418a      	sbcs	r2, r1
 80012f6:	2105      	movs	r1, #5
 80012f8:	1a09      	subs	r1, r1, r0
 80012fa:	40cc      	lsrs	r4, r1
 80012fc:	4314      	orrs	r4, r2
 80012fe:	4a06      	ldr	r2, [pc, #24]	@ (8001318 <__aeabi_ui2f+0x88>)
 8001300:	4022      	ands	r2, r4
 8001302:	0761      	lsls	r1, r4, #29
 8001304:	d1e2      	bne.n	80012cc <__aeabi_ui2f+0x3c>
 8001306:	08d4      	lsrs	r4, r2, #3
 8001308:	0264      	lsls	r4, r4, #9
 800130a:	0a64      	lsrs	r4, r4, #9
 800130c:	b2d8      	uxtb	r0, r3
 800130e:	e7d2      	b.n	80012b6 <__aeabi_ui2f+0x26>
 8001310:	0264      	lsls	r4, r4, #9
 8001312:	0a64      	lsrs	r4, r4, #9
 8001314:	308e      	adds	r0, #142	@ 0x8e
 8001316:	e7ce      	b.n	80012b6 <__aeabi_ui2f+0x26>
 8001318:	fbffffff 	.word	0xfbffffff

0800131c <__aeabi_cfrcmple>:
 800131c:	4684      	mov	ip, r0
 800131e:	0008      	movs	r0, r1
 8001320:	4661      	mov	r1, ip
 8001322:	e7ff      	b.n	8001324 <__aeabi_cfcmpeq>

08001324 <__aeabi_cfcmpeq>:
 8001324:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001326:	f000 f8c1 	bl	80014ac <__lesf2>
 800132a:	2800      	cmp	r0, #0
 800132c:	d401      	bmi.n	8001332 <__aeabi_cfcmpeq+0xe>
 800132e:	2100      	movs	r1, #0
 8001330:	42c8      	cmn	r0, r1
 8001332:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001334 <__aeabi_fcmpeq>:
 8001334:	b510      	push	{r4, lr}
 8001336:	f000 f849 	bl	80013cc <__eqsf2>
 800133a:	4240      	negs	r0, r0
 800133c:	3001      	adds	r0, #1
 800133e:	bd10      	pop	{r4, pc}

08001340 <__aeabi_fcmplt>:
 8001340:	b510      	push	{r4, lr}
 8001342:	f000 f8b3 	bl	80014ac <__lesf2>
 8001346:	2800      	cmp	r0, #0
 8001348:	db01      	blt.n	800134e <__aeabi_fcmplt+0xe>
 800134a:	2000      	movs	r0, #0
 800134c:	bd10      	pop	{r4, pc}
 800134e:	2001      	movs	r0, #1
 8001350:	bd10      	pop	{r4, pc}
 8001352:	46c0      	nop			@ (mov r8, r8)

08001354 <__aeabi_fcmple>:
 8001354:	b510      	push	{r4, lr}
 8001356:	f000 f8a9 	bl	80014ac <__lesf2>
 800135a:	2800      	cmp	r0, #0
 800135c:	dd01      	ble.n	8001362 <__aeabi_fcmple+0xe>
 800135e:	2000      	movs	r0, #0
 8001360:	bd10      	pop	{r4, pc}
 8001362:	2001      	movs	r0, #1
 8001364:	bd10      	pop	{r4, pc}
 8001366:	46c0      	nop			@ (mov r8, r8)

08001368 <__aeabi_fcmpgt>:
 8001368:	b510      	push	{r4, lr}
 800136a:	f000 f857 	bl	800141c <__gesf2>
 800136e:	2800      	cmp	r0, #0
 8001370:	dc01      	bgt.n	8001376 <__aeabi_fcmpgt+0xe>
 8001372:	2000      	movs	r0, #0
 8001374:	bd10      	pop	{r4, pc}
 8001376:	2001      	movs	r0, #1
 8001378:	bd10      	pop	{r4, pc}
 800137a:	46c0      	nop			@ (mov r8, r8)

0800137c <__aeabi_fcmpge>:
 800137c:	b510      	push	{r4, lr}
 800137e:	f000 f84d 	bl	800141c <__gesf2>
 8001382:	2800      	cmp	r0, #0
 8001384:	da01      	bge.n	800138a <__aeabi_fcmpge+0xe>
 8001386:	2000      	movs	r0, #0
 8001388:	bd10      	pop	{r4, pc}
 800138a:	2001      	movs	r0, #1
 800138c:	bd10      	pop	{r4, pc}
 800138e:	46c0      	nop			@ (mov r8, r8)

08001390 <__clzsi2>:
 8001390:	211c      	movs	r1, #28
 8001392:	2301      	movs	r3, #1
 8001394:	041b      	lsls	r3, r3, #16
 8001396:	4298      	cmp	r0, r3
 8001398:	d301      	bcc.n	800139e <__clzsi2+0xe>
 800139a:	0c00      	lsrs	r0, r0, #16
 800139c:	3910      	subs	r1, #16
 800139e:	0a1b      	lsrs	r3, r3, #8
 80013a0:	4298      	cmp	r0, r3
 80013a2:	d301      	bcc.n	80013a8 <__clzsi2+0x18>
 80013a4:	0a00      	lsrs	r0, r0, #8
 80013a6:	3908      	subs	r1, #8
 80013a8:	091b      	lsrs	r3, r3, #4
 80013aa:	4298      	cmp	r0, r3
 80013ac:	d301      	bcc.n	80013b2 <__clzsi2+0x22>
 80013ae:	0900      	lsrs	r0, r0, #4
 80013b0:	3904      	subs	r1, #4
 80013b2:	a202      	add	r2, pc, #8	@ (adr r2, 80013bc <__clzsi2+0x2c>)
 80013b4:	5c10      	ldrb	r0, [r2, r0]
 80013b6:	1840      	adds	r0, r0, r1
 80013b8:	4770      	bx	lr
 80013ba:	46c0      	nop			@ (mov r8, r8)
 80013bc:	02020304 	.word	0x02020304
 80013c0:	01010101 	.word	0x01010101
	...

080013cc <__eqsf2>:
 80013cc:	b570      	push	{r4, r5, r6, lr}
 80013ce:	0042      	lsls	r2, r0, #1
 80013d0:	024e      	lsls	r6, r1, #9
 80013d2:	004c      	lsls	r4, r1, #1
 80013d4:	0245      	lsls	r5, r0, #9
 80013d6:	0a6d      	lsrs	r5, r5, #9
 80013d8:	0e12      	lsrs	r2, r2, #24
 80013da:	0fc3      	lsrs	r3, r0, #31
 80013dc:	0a76      	lsrs	r6, r6, #9
 80013de:	0e24      	lsrs	r4, r4, #24
 80013e0:	0fc9      	lsrs	r1, r1, #31
 80013e2:	2aff      	cmp	r2, #255	@ 0xff
 80013e4:	d010      	beq.n	8001408 <__eqsf2+0x3c>
 80013e6:	2cff      	cmp	r4, #255	@ 0xff
 80013e8:	d00c      	beq.n	8001404 <__eqsf2+0x38>
 80013ea:	2001      	movs	r0, #1
 80013ec:	42a2      	cmp	r2, r4
 80013ee:	d10a      	bne.n	8001406 <__eqsf2+0x3a>
 80013f0:	42b5      	cmp	r5, r6
 80013f2:	d108      	bne.n	8001406 <__eqsf2+0x3a>
 80013f4:	428b      	cmp	r3, r1
 80013f6:	d00f      	beq.n	8001418 <__eqsf2+0x4c>
 80013f8:	2a00      	cmp	r2, #0
 80013fa:	d104      	bne.n	8001406 <__eqsf2+0x3a>
 80013fc:	0028      	movs	r0, r5
 80013fe:	1e43      	subs	r3, r0, #1
 8001400:	4198      	sbcs	r0, r3
 8001402:	e000      	b.n	8001406 <__eqsf2+0x3a>
 8001404:	2001      	movs	r0, #1
 8001406:	bd70      	pop	{r4, r5, r6, pc}
 8001408:	2001      	movs	r0, #1
 800140a:	2cff      	cmp	r4, #255	@ 0xff
 800140c:	d1fb      	bne.n	8001406 <__eqsf2+0x3a>
 800140e:	4335      	orrs	r5, r6
 8001410:	d1f9      	bne.n	8001406 <__eqsf2+0x3a>
 8001412:	404b      	eors	r3, r1
 8001414:	0018      	movs	r0, r3
 8001416:	e7f6      	b.n	8001406 <__eqsf2+0x3a>
 8001418:	2000      	movs	r0, #0
 800141a:	e7f4      	b.n	8001406 <__eqsf2+0x3a>

0800141c <__gesf2>:
 800141c:	b530      	push	{r4, r5, lr}
 800141e:	0042      	lsls	r2, r0, #1
 8001420:	0244      	lsls	r4, r0, #9
 8001422:	024d      	lsls	r5, r1, #9
 8001424:	0fc3      	lsrs	r3, r0, #31
 8001426:	0048      	lsls	r0, r1, #1
 8001428:	0a64      	lsrs	r4, r4, #9
 800142a:	0e12      	lsrs	r2, r2, #24
 800142c:	0a6d      	lsrs	r5, r5, #9
 800142e:	0e00      	lsrs	r0, r0, #24
 8001430:	0fc9      	lsrs	r1, r1, #31
 8001432:	2aff      	cmp	r2, #255	@ 0xff
 8001434:	d018      	beq.n	8001468 <__gesf2+0x4c>
 8001436:	28ff      	cmp	r0, #255	@ 0xff
 8001438:	d00a      	beq.n	8001450 <__gesf2+0x34>
 800143a:	2a00      	cmp	r2, #0
 800143c:	d11e      	bne.n	800147c <__gesf2+0x60>
 800143e:	2800      	cmp	r0, #0
 8001440:	d10a      	bne.n	8001458 <__gesf2+0x3c>
 8001442:	2d00      	cmp	r5, #0
 8001444:	d029      	beq.n	800149a <__gesf2+0x7e>
 8001446:	2c00      	cmp	r4, #0
 8001448:	d12d      	bne.n	80014a6 <__gesf2+0x8a>
 800144a:	0048      	lsls	r0, r1, #1
 800144c:	3801      	subs	r0, #1
 800144e:	bd30      	pop	{r4, r5, pc}
 8001450:	2d00      	cmp	r5, #0
 8001452:	d125      	bne.n	80014a0 <__gesf2+0x84>
 8001454:	2a00      	cmp	r2, #0
 8001456:	d101      	bne.n	800145c <__gesf2+0x40>
 8001458:	2c00      	cmp	r4, #0
 800145a:	d0f6      	beq.n	800144a <__gesf2+0x2e>
 800145c:	428b      	cmp	r3, r1
 800145e:	d019      	beq.n	8001494 <__gesf2+0x78>
 8001460:	2001      	movs	r0, #1
 8001462:	425b      	negs	r3, r3
 8001464:	4318      	orrs	r0, r3
 8001466:	e7f2      	b.n	800144e <__gesf2+0x32>
 8001468:	2c00      	cmp	r4, #0
 800146a:	d119      	bne.n	80014a0 <__gesf2+0x84>
 800146c:	28ff      	cmp	r0, #255	@ 0xff
 800146e:	d1f7      	bne.n	8001460 <__gesf2+0x44>
 8001470:	2d00      	cmp	r5, #0
 8001472:	d115      	bne.n	80014a0 <__gesf2+0x84>
 8001474:	2000      	movs	r0, #0
 8001476:	428b      	cmp	r3, r1
 8001478:	d1f2      	bne.n	8001460 <__gesf2+0x44>
 800147a:	e7e8      	b.n	800144e <__gesf2+0x32>
 800147c:	2800      	cmp	r0, #0
 800147e:	d0ef      	beq.n	8001460 <__gesf2+0x44>
 8001480:	428b      	cmp	r3, r1
 8001482:	d1ed      	bne.n	8001460 <__gesf2+0x44>
 8001484:	4282      	cmp	r2, r0
 8001486:	dceb      	bgt.n	8001460 <__gesf2+0x44>
 8001488:	db04      	blt.n	8001494 <__gesf2+0x78>
 800148a:	42ac      	cmp	r4, r5
 800148c:	d8e8      	bhi.n	8001460 <__gesf2+0x44>
 800148e:	2000      	movs	r0, #0
 8001490:	42ac      	cmp	r4, r5
 8001492:	d2dc      	bcs.n	800144e <__gesf2+0x32>
 8001494:	0058      	lsls	r0, r3, #1
 8001496:	3801      	subs	r0, #1
 8001498:	e7d9      	b.n	800144e <__gesf2+0x32>
 800149a:	2c00      	cmp	r4, #0
 800149c:	d0d7      	beq.n	800144e <__gesf2+0x32>
 800149e:	e7df      	b.n	8001460 <__gesf2+0x44>
 80014a0:	2002      	movs	r0, #2
 80014a2:	4240      	negs	r0, r0
 80014a4:	e7d3      	b.n	800144e <__gesf2+0x32>
 80014a6:	428b      	cmp	r3, r1
 80014a8:	d1da      	bne.n	8001460 <__gesf2+0x44>
 80014aa:	e7ee      	b.n	800148a <__gesf2+0x6e>

080014ac <__lesf2>:
 80014ac:	b530      	push	{r4, r5, lr}
 80014ae:	0042      	lsls	r2, r0, #1
 80014b0:	0244      	lsls	r4, r0, #9
 80014b2:	024d      	lsls	r5, r1, #9
 80014b4:	0fc3      	lsrs	r3, r0, #31
 80014b6:	0048      	lsls	r0, r1, #1
 80014b8:	0a64      	lsrs	r4, r4, #9
 80014ba:	0e12      	lsrs	r2, r2, #24
 80014bc:	0a6d      	lsrs	r5, r5, #9
 80014be:	0e00      	lsrs	r0, r0, #24
 80014c0:	0fc9      	lsrs	r1, r1, #31
 80014c2:	2aff      	cmp	r2, #255	@ 0xff
 80014c4:	d017      	beq.n	80014f6 <__lesf2+0x4a>
 80014c6:	28ff      	cmp	r0, #255	@ 0xff
 80014c8:	d00a      	beq.n	80014e0 <__lesf2+0x34>
 80014ca:	2a00      	cmp	r2, #0
 80014cc:	d11b      	bne.n	8001506 <__lesf2+0x5a>
 80014ce:	2800      	cmp	r0, #0
 80014d0:	d10a      	bne.n	80014e8 <__lesf2+0x3c>
 80014d2:	2d00      	cmp	r5, #0
 80014d4:	d01d      	beq.n	8001512 <__lesf2+0x66>
 80014d6:	2c00      	cmp	r4, #0
 80014d8:	d12d      	bne.n	8001536 <__lesf2+0x8a>
 80014da:	0048      	lsls	r0, r1, #1
 80014dc:	3801      	subs	r0, #1
 80014de:	e011      	b.n	8001504 <__lesf2+0x58>
 80014e0:	2d00      	cmp	r5, #0
 80014e2:	d10e      	bne.n	8001502 <__lesf2+0x56>
 80014e4:	2a00      	cmp	r2, #0
 80014e6:	d101      	bne.n	80014ec <__lesf2+0x40>
 80014e8:	2c00      	cmp	r4, #0
 80014ea:	d0f6      	beq.n	80014da <__lesf2+0x2e>
 80014ec:	428b      	cmp	r3, r1
 80014ee:	d10c      	bne.n	800150a <__lesf2+0x5e>
 80014f0:	0058      	lsls	r0, r3, #1
 80014f2:	3801      	subs	r0, #1
 80014f4:	e006      	b.n	8001504 <__lesf2+0x58>
 80014f6:	2c00      	cmp	r4, #0
 80014f8:	d103      	bne.n	8001502 <__lesf2+0x56>
 80014fa:	28ff      	cmp	r0, #255	@ 0xff
 80014fc:	d105      	bne.n	800150a <__lesf2+0x5e>
 80014fe:	2d00      	cmp	r5, #0
 8001500:	d015      	beq.n	800152e <__lesf2+0x82>
 8001502:	2002      	movs	r0, #2
 8001504:	bd30      	pop	{r4, r5, pc}
 8001506:	2800      	cmp	r0, #0
 8001508:	d106      	bne.n	8001518 <__lesf2+0x6c>
 800150a:	2001      	movs	r0, #1
 800150c:	425b      	negs	r3, r3
 800150e:	4318      	orrs	r0, r3
 8001510:	e7f8      	b.n	8001504 <__lesf2+0x58>
 8001512:	2c00      	cmp	r4, #0
 8001514:	d0f6      	beq.n	8001504 <__lesf2+0x58>
 8001516:	e7f8      	b.n	800150a <__lesf2+0x5e>
 8001518:	428b      	cmp	r3, r1
 800151a:	d1f6      	bne.n	800150a <__lesf2+0x5e>
 800151c:	4282      	cmp	r2, r0
 800151e:	dcf4      	bgt.n	800150a <__lesf2+0x5e>
 8001520:	dbe6      	blt.n	80014f0 <__lesf2+0x44>
 8001522:	42ac      	cmp	r4, r5
 8001524:	d8f1      	bhi.n	800150a <__lesf2+0x5e>
 8001526:	2000      	movs	r0, #0
 8001528:	42ac      	cmp	r4, r5
 800152a:	d2eb      	bcs.n	8001504 <__lesf2+0x58>
 800152c:	e7e0      	b.n	80014f0 <__lesf2+0x44>
 800152e:	2000      	movs	r0, #0
 8001530:	428b      	cmp	r3, r1
 8001532:	d1ea      	bne.n	800150a <__lesf2+0x5e>
 8001534:	e7e6      	b.n	8001504 <__lesf2+0x58>
 8001536:	428b      	cmp	r3, r1
 8001538:	d1e7      	bne.n	800150a <__lesf2+0x5e>
 800153a:	e7f2      	b.n	8001522 <__lesf2+0x76>

0800153c <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void) {
 800153c:	b590      	push	{r4, r7, lr}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001542:	f000 fccd 	bl	8001ee0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001546:	f000 f883 	bl	8001650 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800154a:	f000 f945 	bl	80017d8 <MX_GPIO_Init>
	MX_DMA_Init();
 800154e:	f000 f92d 	bl	80017ac <MX_DMA_Init>
	MX_ADC_Init();
 8001552:	f000 f8c3 	bl	80016dc <MX_ADC_Init>
	/* USER CODE BEGIN 2 */

	LCD_Init();
 8001556:	f000 fa55 	bl	8001a04 <LCD_Init>
	LCD_LoadCustomChars();
 800155a:	f000 fb07 	bl	8001b6c <LCD_LoadCustomChars>
	HAL_Delay(10);
 800155e:	200a      	movs	r0, #10
 8001560:	f000 fd22 	bl	8001fa8 <HAL_Delay>

	HAL_ADC_Start_DMA(&hadc, (uint32_t*) adc_raw, 2);
 8001564:	4934      	ldr	r1, [pc, #208]	@ (8001638 <main+0xfc>)
 8001566:	4b35      	ldr	r3, [pc, #212]	@ (800163c <main+0x100>)
 8001568:	2202      	movs	r2, #2
 800156a:	0018      	movs	r0, r3
 800156c:	f000 fe80 	bl	8002270 <HAL_ADC_Start_DMA>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		uint16_t raw0 = adc_raw[0];
 8001570:	1dbb      	adds	r3, r7, #6
 8001572:	4a31      	ldr	r2, [pc, #196]	@ (8001638 <main+0xfc>)
 8001574:	8812      	ldrh	r2, [r2, #0]
 8001576:	801a      	strh	r2, [r3, #0]
		uint16_t raw1 = adc_raw[1];
 8001578:	1d3b      	adds	r3, r7, #4
 800157a:	4a2f      	ldr	r2, [pc, #188]	@ (8001638 <main+0xfc>)
 800157c:	8852      	ldrh	r2, [r2, #2]
 800157e:	801a      	strh	r2, [r3, #0]

		adc_voltage[0] = (raw0 * VREF) / ADC_MAX;
 8001580:	1dbb      	adds	r3, r7, #6
 8001582:	881b      	ldrh	r3, [r3, #0]
 8001584:	0018      	movs	r0, r3
 8001586:	f7ff fe33 	bl	80011f0 <__aeabi_i2f>
 800158a:	1c03      	adds	r3, r0, #0
 800158c:	492c      	ldr	r1, [pc, #176]	@ (8001640 <main+0x104>)
 800158e:	1c18      	adds	r0, r3, #0
 8001590:	f7ff fa50 	bl	8000a34 <__aeabi_fmul>
 8001594:	1c03      	adds	r3, r0, #0
 8001596:	492b      	ldr	r1, [pc, #172]	@ (8001644 <main+0x108>)
 8001598:	1c18      	adds	r0, r3, #0
 800159a:	f7ff f935 	bl	8000808 <__aeabi_fdiv>
 800159e:	1c03      	adds	r3, r0, #0
 80015a0:	1c1a      	adds	r2, r3, #0
 80015a2:	4b29      	ldr	r3, [pc, #164]	@ (8001648 <main+0x10c>)
 80015a4:	601a      	str	r2, [r3, #0]
		adc_voltage[1] = (raw1 * VREF) / ADC_MAX;
 80015a6:	1d3b      	adds	r3, r7, #4
 80015a8:	881b      	ldrh	r3, [r3, #0]
 80015aa:	0018      	movs	r0, r3
 80015ac:	f7ff fe20 	bl	80011f0 <__aeabi_i2f>
 80015b0:	1c03      	adds	r3, r0, #0
 80015b2:	4923      	ldr	r1, [pc, #140]	@ (8001640 <main+0x104>)
 80015b4:	1c18      	adds	r0, r3, #0
 80015b6:	f7ff fa3d 	bl	8000a34 <__aeabi_fmul>
 80015ba:	1c03      	adds	r3, r0, #0
 80015bc:	4921      	ldr	r1, [pc, #132]	@ (8001644 <main+0x108>)
 80015be:	1c18      	adds	r0, r3, #0
 80015c0:	f7ff f922 	bl	8000808 <__aeabi_fdiv>
 80015c4:	1c03      	adds	r3, r0, #0
 80015c6:	1c1a      	adds	r2, r3, #0
 80015c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001648 <main+0x10c>)
 80015ca:	605a      	str	r2, [r3, #4]

		uint8_t bar0 = (uint8_t) ((adc_voltage[0] / VREF) * 99.0f);
 80015cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001648 <main+0x10c>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	491b      	ldr	r1, [pc, #108]	@ (8001640 <main+0x104>)
 80015d2:	1c18      	adds	r0, r3, #0
 80015d4:	f7ff f918 	bl	8000808 <__aeabi_fdiv>
 80015d8:	1c03      	adds	r3, r0, #0
 80015da:	491c      	ldr	r1, [pc, #112]	@ (800164c <main+0x110>)
 80015dc:	1c18      	adds	r0, r3, #0
 80015de:	f7ff fa29 	bl	8000a34 <__aeabi_fmul>
 80015e2:	1c03      	adds	r3, r0, #0
 80015e4:	1cfc      	adds	r4, r7, #3
 80015e6:	1c18      	adds	r0, r3, #0
 80015e8:	f7fe ff04 	bl	80003f4 <__aeabi_f2uiz>
 80015ec:	0003      	movs	r3, r0
 80015ee:	7023      	strb	r3, [r4, #0]
		uint8_t bar1 = (uint8_t) ((adc_voltage[1] / VREF) * 99.0f);
 80015f0:	4b15      	ldr	r3, [pc, #84]	@ (8001648 <main+0x10c>)
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	4912      	ldr	r1, [pc, #72]	@ (8001640 <main+0x104>)
 80015f6:	1c18      	adds	r0, r3, #0
 80015f8:	f7ff f906 	bl	8000808 <__aeabi_fdiv>
 80015fc:	1c03      	adds	r3, r0, #0
 80015fe:	4913      	ldr	r1, [pc, #76]	@ (800164c <main+0x110>)
 8001600:	1c18      	adds	r0, r3, #0
 8001602:	f7ff fa17 	bl	8000a34 <__aeabi_fmul>
 8001606:	1c03      	adds	r3, r0, #0
 8001608:	1cbc      	adds	r4, r7, #2
 800160a:	1c18      	adds	r0, r3, #0
 800160c:	f7fe fef2 	bl	80003f4 <__aeabi_f2uiz>
 8001610:	0003      	movs	r3, r0
 8001612:	7023      	strb	r3, [r4, #0]

		/* Display */
		LCD_DrawBar(0, bar0);
 8001614:	1cfb      	adds	r3, r7, #3
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	0019      	movs	r1, r3
 800161a:	2000      	movs	r0, #0
 800161c:	f000 fa20 	bl	8001a60 <LCD_DrawBar>
		LCD_DrawBar(1, bar1);
 8001620:	1cbb      	adds	r3, r7, #2
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	0019      	movs	r1, r3
 8001626:	2001      	movs	r0, #1
 8001628:	f000 fa1a 	bl	8001a60 <LCD_DrawBar>
//
//			LCD_DrawBar(0, bar1);
//			LCD_DrawBar(1, bar2)
//		}

		HAL_Delay(50);   // slow enough to avoid flicker
 800162c:	2032      	movs	r0, #50	@ 0x32
 800162e:	f000 fcbb 	bl	8001fa8 <HAL_Delay>
	while (1) {
 8001632:	46c0      	nop			@ (mov r8, r8)
 8001634:	e79c      	b.n	8001570 <main+0x34>
 8001636:	46c0      	nop			@ (mov r8, r8)
 8001638:	20000140 	.word	0x20000140
 800163c:	20000030 	.word	0x20000030
 8001640:	40533333 	.word	0x40533333
 8001644:	457ff000 	.word	0x457ff000
 8001648:	20000134 	.word	0x20000134
 800164c:	42c60000 	.word	0x42c60000

08001650 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001650:	b590      	push	{r4, r7, lr}
 8001652:	b091      	sub	sp, #68	@ 0x44
 8001654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001656:	2410      	movs	r4, #16
 8001658:	193b      	adds	r3, r7, r4
 800165a:	0018      	movs	r0, r3
 800165c:	2330      	movs	r3, #48	@ 0x30
 800165e:	001a      	movs	r2, r3
 8001660:	2100      	movs	r1, #0
 8001662:	f002 f8a5 	bl	80037b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001666:	003b      	movs	r3, r7
 8001668:	0018      	movs	r0, r3
 800166a:	2310      	movs	r3, #16
 800166c:	001a      	movs	r2, r3
 800166e:	2100      	movs	r1, #0
 8001670:	f002 f89e 	bl	80037b0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8001674:	0021      	movs	r1, r4
 8001676:	187b      	adds	r3, r7, r1
 8001678:	2212      	movs	r2, #18
 800167a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800167c:	187b      	adds	r3, r7, r1
 800167e:	2201      	movs	r2, #1
 8001680:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8001682:	187b      	adds	r3, r7, r1
 8001684:	2201      	movs	r2, #1
 8001686:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001688:	187b      	adds	r3, r7, r1
 800168a:	2210      	movs	r2, #16
 800168c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800168e:	187b      	adds	r3, r7, r1
 8001690:	2210      	movs	r2, #16
 8001692:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001694:	187b      	adds	r3, r7, r1
 8001696:	2200      	movs	r2, #0
 8001698:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800169a:	187b      	adds	r3, r7, r1
 800169c:	0018      	movs	r0, r3
 800169e:	f001 fc49 	bl	8002f34 <HAL_RCC_OscConfig>
 80016a2:	1e03      	subs	r3, r0, #0
 80016a4:	d001      	beq.n	80016aa <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80016a6:	f000 fb29 	bl	8001cfc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016aa:	003b      	movs	r3, r7
 80016ac:	2207      	movs	r2, #7
 80016ae:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80016b0:	003b      	movs	r3, r7
 80016b2:	2200      	movs	r2, #0
 80016b4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016b6:	003b      	movs	r3, r7
 80016b8:	2200      	movs	r2, #0
 80016ba:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016bc:	003b      	movs	r3, r7
 80016be:	2200      	movs	r2, #0
 80016c0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80016c2:	003b      	movs	r3, r7
 80016c4:	2100      	movs	r1, #0
 80016c6:	0018      	movs	r0, r3
 80016c8:	f001 ff4e 	bl	8003568 <HAL_RCC_ClockConfig>
 80016cc:	1e03      	subs	r3, r0, #0
 80016ce:	d001      	beq.n	80016d4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80016d0:	f000 fb14 	bl	8001cfc <Error_Handler>
  }
}
 80016d4:	46c0      	nop			@ (mov r8, r8)
 80016d6:	46bd      	mov	sp, r7
 80016d8:	b011      	add	sp, #68	@ 0x44
 80016da:	bd90      	pop	{r4, r7, pc}

080016dc <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016e2:	1d3b      	adds	r3, r7, #4
 80016e4:	0018      	movs	r0, r3
 80016e6:	230c      	movs	r3, #12
 80016e8:	001a      	movs	r2, r3
 80016ea:	2100      	movs	r1, #0
 80016ec:	f002 f860 	bl	80037b0 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80016f0:	4b2c      	ldr	r3, [pc, #176]	@ (80017a4 <MX_ADC_Init+0xc8>)
 80016f2:	4a2d      	ldr	r2, [pc, #180]	@ (80017a8 <MX_ADC_Init+0xcc>)
 80016f4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80016f6:	4b2b      	ldr	r3, [pc, #172]	@ (80017a4 <MX_ADC_Init+0xc8>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80016fc:	4b29      	ldr	r3, [pc, #164]	@ (80017a4 <MX_ADC_Init+0xc8>)
 80016fe:	2200      	movs	r2, #0
 8001700:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001702:	4b28      	ldr	r3, [pc, #160]	@ (80017a4 <MX_ADC_Init+0xc8>)
 8001704:	2200      	movs	r2, #0
 8001706:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001708:	4b26      	ldr	r3, [pc, #152]	@ (80017a4 <MX_ADC_Init+0xc8>)
 800170a:	2201      	movs	r2, #1
 800170c:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800170e:	4b25      	ldr	r3, [pc, #148]	@ (80017a4 <MX_ADC_Init+0xc8>)
 8001710:	2204      	movs	r2, #4
 8001712:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001714:	4b23      	ldr	r3, [pc, #140]	@ (80017a4 <MX_ADC_Init+0xc8>)
 8001716:	2200      	movs	r2, #0
 8001718:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800171a:	4b22      	ldr	r3, [pc, #136]	@ (80017a4 <MX_ADC_Init+0xc8>)
 800171c:	2200      	movs	r2, #0
 800171e:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8001720:	4b20      	ldr	r3, [pc, #128]	@ (80017a4 <MX_ADC_Init+0xc8>)
 8001722:	2201      	movs	r2, #1
 8001724:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001726:	4b1f      	ldr	r3, [pc, #124]	@ (80017a4 <MX_ADC_Init+0xc8>)
 8001728:	2200      	movs	r2, #0
 800172a:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800172c:	4b1d      	ldr	r3, [pc, #116]	@ (80017a4 <MX_ADC_Init+0xc8>)
 800172e:	22c2      	movs	r2, #194	@ 0xc2
 8001730:	32ff      	adds	r2, #255	@ 0xff
 8001732:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001734:	4b1b      	ldr	r3, [pc, #108]	@ (80017a4 <MX_ADC_Init+0xc8>)
 8001736:	2200      	movs	r2, #0
 8001738:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800173a:	4b1a      	ldr	r3, [pc, #104]	@ (80017a4 <MX_ADC_Init+0xc8>)
 800173c:	2224      	movs	r2, #36	@ 0x24
 800173e:	2100      	movs	r1, #0
 8001740:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001742:	4b18      	ldr	r3, [pc, #96]	@ (80017a4 <MX_ADC_Init+0xc8>)
 8001744:	2201      	movs	r2, #1
 8001746:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001748:	4b16      	ldr	r3, [pc, #88]	@ (80017a4 <MX_ADC_Init+0xc8>)
 800174a:	0018      	movs	r0, r3
 800174c:	f000 fc50 	bl	8001ff0 <HAL_ADC_Init>
 8001750:	1e03      	subs	r3, r0, #0
 8001752:	d001      	beq.n	8001758 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8001754:	f000 fad2 	bl	8001cfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001758:	1d3b      	adds	r3, r7, #4
 800175a:	2200      	movs	r2, #0
 800175c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800175e:	1d3b      	adds	r3, r7, #4
 8001760:	2280      	movs	r2, #128	@ 0x80
 8001762:	0152      	lsls	r2, r2, #5
 8001764:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001766:	1d3b      	adds	r3, r7, #4
 8001768:	2207      	movs	r2, #7
 800176a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800176c:	1d3a      	adds	r2, r7, #4
 800176e:	4b0d      	ldr	r3, [pc, #52]	@ (80017a4 <MX_ADC_Init+0xc8>)
 8001770:	0011      	movs	r1, r2
 8001772:	0018      	movs	r0, r3
 8001774:	f000 fe06 	bl	8002384 <HAL_ADC_ConfigChannel>
 8001778:	1e03      	subs	r3, r0, #0
 800177a:	d001      	beq.n	8001780 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 800177c:	f000 fabe 	bl	8001cfc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001780:	1d3b      	adds	r3, r7, #4
 8001782:	2201      	movs	r2, #1
 8001784:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001786:	1d3a      	adds	r2, r7, #4
 8001788:	4b06      	ldr	r3, [pc, #24]	@ (80017a4 <MX_ADC_Init+0xc8>)
 800178a:	0011      	movs	r1, r2
 800178c:	0018      	movs	r0, r3
 800178e:	f000 fdf9 	bl	8002384 <HAL_ADC_ConfigChannel>
 8001792:	1e03      	subs	r3, r0, #0
 8001794:	d001      	beq.n	800179a <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 8001796:	f000 fab1 	bl	8001cfc <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800179a:	46c0      	nop			@ (mov r8, r8)
 800179c:	46bd      	mov	sp, r7
 800179e:	b004      	add	sp, #16
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	46c0      	nop			@ (mov r8, r8)
 80017a4:	20000030 	.word	0x20000030
 80017a8:	40012400 	.word	0x40012400

080017ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80017b2:	4b08      	ldr	r3, [pc, #32]	@ (80017d4 <MX_DMA_Init+0x28>)
 80017b4:	695a      	ldr	r2, [r3, #20]
 80017b6:	4b07      	ldr	r3, [pc, #28]	@ (80017d4 <MX_DMA_Init+0x28>)
 80017b8:	2101      	movs	r1, #1
 80017ba:	430a      	orrs	r2, r1
 80017bc:	615a      	str	r2, [r3, #20]
 80017be:	4b05      	ldr	r3, [pc, #20]	@ (80017d4 <MX_DMA_Init+0x28>)
 80017c0:	695b      	ldr	r3, [r3, #20]
 80017c2:	2201      	movs	r2, #1
 80017c4:	4013      	ands	r3, r2
 80017c6:	607b      	str	r3, [r7, #4]
 80017c8:	687b      	ldr	r3, [r7, #4]
  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
//  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
//  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);

}
 80017ca:	46c0      	nop			@ (mov r8, r8)
 80017cc:	46bd      	mov	sp, r7
 80017ce:	b002      	add	sp, #8
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	46c0      	nop			@ (mov r8, r8)
 80017d4:	40021000 	.word	0x40021000

080017d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017d8:	b590      	push	{r4, r7, lr}
 80017da:	b089      	sub	sp, #36	@ 0x24
 80017dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017de:	240c      	movs	r4, #12
 80017e0:	193b      	adds	r3, r7, r4
 80017e2:	0018      	movs	r0, r3
 80017e4:	2314      	movs	r3, #20
 80017e6:	001a      	movs	r2, r3
 80017e8:	2100      	movs	r1, #0
 80017ea:	f001 ffe1 	bl	80037b0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017ee:	4b31      	ldr	r3, [pc, #196]	@ (80018b4 <MX_GPIO_Init+0xdc>)
 80017f0:	695a      	ldr	r2, [r3, #20]
 80017f2:	4b30      	ldr	r3, [pc, #192]	@ (80018b4 <MX_GPIO_Init+0xdc>)
 80017f4:	2180      	movs	r1, #128	@ 0x80
 80017f6:	03c9      	lsls	r1, r1, #15
 80017f8:	430a      	orrs	r2, r1
 80017fa:	615a      	str	r2, [r3, #20]
 80017fc:	4b2d      	ldr	r3, [pc, #180]	@ (80018b4 <MX_GPIO_Init+0xdc>)
 80017fe:	695a      	ldr	r2, [r3, #20]
 8001800:	2380      	movs	r3, #128	@ 0x80
 8001802:	03db      	lsls	r3, r3, #15
 8001804:	4013      	ands	r3, r2
 8001806:	60bb      	str	r3, [r7, #8]
 8001808:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800180a:	4b2a      	ldr	r3, [pc, #168]	@ (80018b4 <MX_GPIO_Init+0xdc>)
 800180c:	695a      	ldr	r2, [r3, #20]
 800180e:	4b29      	ldr	r3, [pc, #164]	@ (80018b4 <MX_GPIO_Init+0xdc>)
 8001810:	2180      	movs	r1, #128	@ 0x80
 8001812:	0289      	lsls	r1, r1, #10
 8001814:	430a      	orrs	r2, r1
 8001816:	615a      	str	r2, [r3, #20]
 8001818:	4b26      	ldr	r3, [pc, #152]	@ (80018b4 <MX_GPIO_Init+0xdc>)
 800181a:	695a      	ldr	r2, [r3, #20]
 800181c:	2380      	movs	r3, #128	@ 0x80
 800181e:	029b      	lsls	r3, r3, #10
 8001820:	4013      	ands	r3, r2
 8001822:	607b      	str	r3, [r7, #4]
 8001824:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001826:	4b23      	ldr	r3, [pc, #140]	@ (80018b4 <MX_GPIO_Init+0xdc>)
 8001828:	695a      	ldr	r2, [r3, #20]
 800182a:	4b22      	ldr	r3, [pc, #136]	@ (80018b4 <MX_GPIO_Init+0xdc>)
 800182c:	2180      	movs	r1, #128	@ 0x80
 800182e:	02c9      	lsls	r1, r1, #11
 8001830:	430a      	orrs	r2, r1
 8001832:	615a      	str	r2, [r3, #20]
 8001834:	4b1f      	ldr	r3, [pc, #124]	@ (80018b4 <MX_GPIO_Init+0xdc>)
 8001836:	695a      	ldr	r2, [r3, #20]
 8001838:	2380      	movs	r3, #128	@ 0x80
 800183a:	02db      	lsls	r3, r3, #11
 800183c:	4013      	ands	r3, r2
 800183e:	603b      	str	r3, [r7, #0]
 8001840:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RS_Pin|EN_Pin|D6_Pin|D7_Pin, GPIO_PIN_RESET);
 8001842:	4b1d      	ldr	r3, [pc, #116]	@ (80018b8 <MX_GPIO_Init+0xe0>)
 8001844:	2200      	movs	r2, #0
 8001846:	211b      	movs	r1, #27
 8001848:	0018      	movs	r0, r3
 800184a:	f001 fb55 	bl	8002ef8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D4_Pin|D5_Pin, GPIO_PIN_RESET);
 800184e:	2388      	movs	r3, #136	@ 0x88
 8001850:	0219      	lsls	r1, r3, #8
 8001852:	2390      	movs	r3, #144	@ 0x90
 8001854:	05db      	lsls	r3, r3, #23
 8001856:	2200      	movs	r2, #0
 8001858:	0018      	movs	r0, r3
 800185a:	f001 fb4d 	bl	8002ef8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RS_Pin EN_Pin D6_Pin D7_Pin */
  GPIO_InitStruct.Pin = RS_Pin|EN_Pin|D6_Pin|D7_Pin;
 800185e:	193b      	adds	r3, r7, r4
 8001860:	221b      	movs	r2, #27
 8001862:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001864:	193b      	adds	r3, r7, r4
 8001866:	2201      	movs	r2, #1
 8001868:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	193b      	adds	r3, r7, r4
 800186c:	2200      	movs	r2, #0
 800186e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001870:	193b      	adds	r3, r7, r4
 8001872:	2200      	movs	r2, #0
 8001874:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001876:	193b      	adds	r3, r7, r4
 8001878:	4a0f      	ldr	r2, [pc, #60]	@ (80018b8 <MX_GPIO_Init+0xe0>)
 800187a:	0019      	movs	r1, r3
 800187c:	0010      	movs	r0, r2
 800187e:	f001 f9cb 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin;
 8001882:	0021      	movs	r1, r4
 8001884:	187b      	adds	r3, r7, r1
 8001886:	2288      	movs	r2, #136	@ 0x88
 8001888:	0212      	lsls	r2, r2, #8
 800188a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800188c:	187b      	adds	r3, r7, r1
 800188e:	2201      	movs	r2, #1
 8001890:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001892:	187b      	adds	r3, r7, r1
 8001894:	2200      	movs	r2, #0
 8001896:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001898:	187b      	adds	r3, r7, r1
 800189a:	2200      	movs	r2, #0
 800189c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800189e:	187a      	adds	r2, r7, r1
 80018a0:	2390      	movs	r3, #144	@ 0x90
 80018a2:	05db      	lsls	r3, r3, #23
 80018a4:	0011      	movs	r1, r2
 80018a6:	0018      	movs	r0, r3
 80018a8:	f001 f9b6 	bl	8002c18 <HAL_GPIO_Init>

}
 80018ac:	46c0      	nop			@ (mov r8, r8)
 80018ae:	46bd      	mov	sp, r7
 80018b0:	b009      	add	sp, #36	@ 0x24
 80018b2:	bd90      	pop	{r4, r7, pc}
 80018b4:	40021000 	.word	0x40021000
 80018b8:	48000400 	.word	0x48000400

080018bc <LCD_Enable>:

/* USER CODE BEGIN 4 */

void LCD_Enable(void) {
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, EN_Pin, GPIO_PIN_SET);
 80018c0:	4b0a      	ldr	r3, [pc, #40]	@ (80018ec <LCD_Enable+0x30>)
 80018c2:	2201      	movs	r2, #1
 80018c4:	2102      	movs	r1, #2
 80018c6:	0018      	movs	r0, r3
 80018c8:	f001 fb16 	bl	8002ef8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80018cc:	2001      	movs	r0, #1
 80018ce:	f000 fb6b 	bl	8001fa8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, EN_Pin, GPIO_PIN_RESET);
 80018d2:	4b06      	ldr	r3, [pc, #24]	@ (80018ec <LCD_Enable+0x30>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	2102      	movs	r1, #2
 80018d8:	0018      	movs	r0, r3
 80018da:	f001 fb0d 	bl	8002ef8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80018de:	2001      	movs	r0, #1
 80018e0:	f000 fb62 	bl	8001fa8 <HAL_Delay>
}
 80018e4:	46c0      	nop			@ (mov r8, r8)
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	46c0      	nop			@ (mov r8, r8)
 80018ec:	48000400 	.word	0x48000400

080018f0 <LCD_Send4Bits>:
void LCD_Send4Bits(uint8_t data) {
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	0002      	movs	r2, r0
 80018f8:	1dfb      	adds	r3, r7, #7
 80018fa:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, D4_Pin,
			(data & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80018fc:	1dfb      	adds	r3, r7, #7
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2201      	movs	r2, #1
 8001902:	4013      	ands	r3, r2
 8001904:	b2da      	uxtb	r2, r3
	HAL_GPIO_WritePin(GPIOA, D4_Pin,
 8001906:	2380      	movs	r3, #128	@ 0x80
 8001908:	0119      	lsls	r1, r3, #4
 800190a:	2390      	movs	r3, #144	@ 0x90
 800190c:	05db      	lsls	r3, r3, #23
 800190e:	0018      	movs	r0, r3
 8001910:	f001 faf2 	bl	8002ef8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, D5_Pin,
			(data & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001914:	1dfb      	adds	r3, r7, #7
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	105b      	asrs	r3, r3, #1
 800191a:	b2db      	uxtb	r3, r3
 800191c:	2201      	movs	r2, #1
 800191e:	4013      	ands	r3, r2
 8001920:	b2da      	uxtb	r2, r3
	HAL_GPIO_WritePin(GPIOA, D5_Pin,
 8001922:	2380      	movs	r3, #128	@ 0x80
 8001924:	0219      	lsls	r1, r3, #8
 8001926:	2390      	movs	r3, #144	@ 0x90
 8001928:	05db      	lsls	r3, r3, #23
 800192a:	0018      	movs	r0, r3
 800192c:	f001 fae4 	bl	8002ef8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D6_Pin,
			(data & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001930:	1dfb      	adds	r3, r7, #7
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	109b      	asrs	r3, r3, #2
 8001936:	b2db      	uxtb	r3, r3
 8001938:	2201      	movs	r2, #1
 800193a:	4013      	ands	r3, r2
 800193c:	b2db      	uxtb	r3, r3
	HAL_GPIO_WritePin(GPIOB, D6_Pin,
 800193e:	480a      	ldr	r0, [pc, #40]	@ (8001968 <LCD_Send4Bits+0x78>)
 8001940:	001a      	movs	r2, r3
 8001942:	2108      	movs	r1, #8
 8001944:	f001 fad8 	bl	8002ef8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D7_Pin,
			(data & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001948:	1dfb      	adds	r3, r7, #7
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	10db      	asrs	r3, r3, #3
 800194e:	b2db      	uxtb	r3, r3
 8001950:	2201      	movs	r2, #1
 8001952:	4013      	ands	r3, r2
 8001954:	b2db      	uxtb	r3, r3
	HAL_GPIO_WritePin(GPIOB, D7_Pin,
 8001956:	4804      	ldr	r0, [pc, #16]	@ (8001968 <LCD_Send4Bits+0x78>)
 8001958:	001a      	movs	r2, r3
 800195a:	2110      	movs	r1, #16
 800195c:	f001 facc 	bl	8002ef8 <HAL_GPIO_WritePin>
}
 8001960:	46c0      	nop			@ (mov r8, r8)
 8001962:	46bd      	mov	sp, r7
 8001964:	b002      	add	sp, #8
 8001966:	bd80      	pop	{r7, pc}
 8001968:	48000400 	.word	0x48000400

0800196c <LCD_SendCmd>:

void LCD_SendCmd(uint8_t cmd) {
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	0002      	movs	r2, r0
 8001974:	1dfb      	adds	r3, r7, #7
 8001976:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOB, RS_Pin, GPIO_PIN_RESET);
 8001978:	4b0e      	ldr	r3, [pc, #56]	@ (80019b4 <LCD_SendCmd+0x48>)
 800197a:	2200      	movs	r2, #0
 800197c:	2101      	movs	r1, #1
 800197e:	0018      	movs	r0, r3
 8001980:	f001 faba 	bl	8002ef8 <HAL_GPIO_WritePin>

	LCD_Send4Bits(cmd >> 4);
 8001984:	1dfb      	adds	r3, r7, #7
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	091b      	lsrs	r3, r3, #4
 800198a:	b2db      	uxtb	r3, r3
 800198c:	0018      	movs	r0, r3
 800198e:	f7ff ffaf 	bl	80018f0 <LCD_Send4Bits>
	LCD_Enable();
 8001992:	f7ff ff93 	bl	80018bc <LCD_Enable>

	LCD_Send4Bits(cmd & 0x0F);
 8001996:	1dfb      	adds	r3, r7, #7
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	220f      	movs	r2, #15
 800199c:	4013      	ands	r3, r2
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	0018      	movs	r0, r3
 80019a2:	f7ff ffa5 	bl	80018f0 <LCD_Send4Bits>
	LCD_Enable();
 80019a6:	f7ff ff89 	bl	80018bc <LCD_Enable>
}
 80019aa:	46c0      	nop			@ (mov r8, r8)
 80019ac:	46bd      	mov	sp, r7
 80019ae:	b002      	add	sp, #8
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	46c0      	nop			@ (mov r8, r8)
 80019b4:	48000400 	.word	0x48000400

080019b8 <LCD_SendData>:
void LCD_SendData(uint8_t data) {
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	0002      	movs	r2, r0
 80019c0:	1dfb      	adds	r3, r7, #7
 80019c2:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOB, RS_Pin, GPIO_PIN_SET);
 80019c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001a00 <LCD_SendData+0x48>)
 80019c6:	2201      	movs	r2, #1
 80019c8:	2101      	movs	r1, #1
 80019ca:	0018      	movs	r0, r3
 80019cc:	f001 fa94 	bl	8002ef8 <HAL_GPIO_WritePin>

	LCD_Send4Bits(data >> 4);
 80019d0:	1dfb      	adds	r3, r7, #7
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	091b      	lsrs	r3, r3, #4
 80019d6:	b2db      	uxtb	r3, r3
 80019d8:	0018      	movs	r0, r3
 80019da:	f7ff ff89 	bl	80018f0 <LCD_Send4Bits>
	LCD_Enable();
 80019de:	f7ff ff6d 	bl	80018bc <LCD_Enable>

	LCD_Send4Bits(data & 0x0F);
 80019e2:	1dfb      	adds	r3, r7, #7
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	220f      	movs	r2, #15
 80019e8:	4013      	ands	r3, r2
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	0018      	movs	r0, r3
 80019ee:	f7ff ff7f 	bl	80018f0 <LCD_Send4Bits>
	LCD_Enable();
 80019f2:	f7ff ff63 	bl	80018bc <LCD_Enable>
}
 80019f6:	46c0      	nop			@ (mov r8, r8)
 80019f8:	46bd      	mov	sp, r7
 80019fa:	b002      	add	sp, #8
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	46c0      	nop			@ (mov r8, r8)
 8001a00:	48000400 	.word	0x48000400

08001a04 <LCD_Init>:

void LCD_Init(void) {
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 8001a08:	2032      	movs	r0, #50	@ 0x32
 8001a0a:	f000 facd 	bl	8001fa8 <HAL_Delay>

	LCD_Send4Bits(0x03);
 8001a0e:	2003      	movs	r0, #3
 8001a10:	f7ff ff6e 	bl	80018f0 <LCD_Send4Bits>
	LCD_Enable();
 8001a14:	f7ff ff52 	bl	80018bc <LCD_Enable>
	HAL_Delay(5);
 8001a18:	2005      	movs	r0, #5
 8001a1a:	f000 fac5 	bl	8001fa8 <HAL_Delay>

	LCD_Send4Bits(0x02);
 8001a1e:	2002      	movs	r0, #2
 8001a20:	f7ff ff66 	bl	80018f0 <LCD_Send4Bits>
	LCD_Enable();
 8001a24:	f7ff ff4a 	bl	80018bc <LCD_Enable>
	HAL_Delay(5);
 8001a28:	2005      	movs	r0, #5
 8001a2a:	f000 fabd 	bl	8001fa8 <HAL_Delay>

	LCD_SendCmd(0x28); // 4-bit mode, 2 line
 8001a2e:	2028      	movs	r0, #40	@ 0x28
 8001a30:	f7ff ff9c 	bl	800196c <LCD_SendCmd>
	LCD_SendCmd(0x0C); // display on, cursor off
 8001a34:	200c      	movs	r0, #12
 8001a36:	f7ff ff99 	bl	800196c <LCD_SendCmd>
	LCD_SendCmd(0x06); // auto-increment
 8001a3a:	2006      	movs	r0, #6
 8001a3c:	f7ff ff96 	bl	800196c <LCD_SendCmd>
	LCD_Clear();
 8001a40:	f000 f803 	bl	8001a4a <LCD_Clear>
}
 8001a44:	46c0      	nop			@ (mov r8, r8)
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <LCD_Clear>:

void LCD_Clear(void) {
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	af00      	add	r7, sp, #0
	LCD_SendCmd(0x01);
 8001a4e:	2001      	movs	r0, #1
 8001a50:	f7ff ff8c 	bl	800196c <LCD_SendCmd>
	HAL_Delay(2);
 8001a54:	2002      	movs	r0, #2
 8001a56:	f000 faa7 	bl	8001fa8 <HAL_Delay>
}
 8001a5a:	46c0      	nop			@ (mov r8, r8)
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <LCD_DrawBar>:
//    // Percentage (2 chars)
//    LCD_SendData((value / 10) + '0');
//    LCD_SendData((value % 10) + '0');
//}

void LCD_DrawBar(uint8_t row, uint8_t value) {
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	0002      	movs	r2, r0
 8001a68:	1dfb      	adds	r3, r7, #7
 8001a6a:	701a      	strb	r2, [r3, #0]
 8001a6c:	1dbb      	adds	r3, r7, #6
 8001a6e:	1c0a      	adds	r2, r1, #0
 8001a70:	701a      	strb	r2, [r3, #0]
	if (value > 99)
 8001a72:	1dbb      	adds	r3, r7, #6
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	2b63      	cmp	r3, #99	@ 0x63
 8001a78:	d902      	bls.n	8001a80 <LCD_DrawBar+0x20>
		value = 99;
 8001a7a:	1dbb      	adds	r3, r7, #6
 8001a7c:	2263      	movs	r2, #99	@ 0x63
 8001a7e:	701a      	strb	r2, [r3, #0]

	uint8_t filled = (value * 14 + 99) / 100;
 8001a80:	1dbb      	adds	r3, r7, #6
 8001a82:	781a      	ldrb	r2, [r3, #0]
 8001a84:	0013      	movs	r3, r2
 8001a86:	00db      	lsls	r3, r3, #3
 8001a88:	1a9b      	subs	r3, r3, r2
 8001a8a:	005b      	lsls	r3, r3, #1
 8001a8c:	3363      	adds	r3, #99	@ 0x63
 8001a8e:	2164      	movs	r1, #100	@ 0x64
 8001a90:	0018      	movs	r0, r3
 8001a92:	f7fe fbc3 	bl	800021c <__divsi3>
 8001a96:	0003      	movs	r3, r0
 8001a98:	001a      	movs	r2, r3
 8001a9a:	210f      	movs	r1, #15
 8001a9c:	187b      	adds	r3, r7, r1
 8001a9e:	701a      	strb	r2, [r3, #0]
	if (filled > 14)
 8001aa0:	000a      	movs	r2, r1
 8001aa2:	18bb      	adds	r3, r7, r2
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	2b0e      	cmp	r3, #14
 8001aa8:	d902      	bls.n	8001ab0 <LCD_DrawBar+0x50>
		filled = 14;
 8001aaa:	18bb      	adds	r3, r7, r2
 8001aac:	220e      	movs	r2, #14
 8001aae:	701a      	strb	r2, [r3, #0]

	uint8_t empty = 14 - filled;
 8001ab0:	230c      	movs	r3, #12
 8001ab2:	18fb      	adds	r3, r7, r3
 8001ab4:	220f      	movs	r2, #15
 8001ab6:	18ba      	adds	r2, r7, r2
 8001ab8:	7812      	ldrb	r2, [r2, #0]
 8001aba:	210e      	movs	r1, #14
 8001abc:	1a8a      	subs	r2, r1, r2
 8001abe:	701a      	strb	r2, [r3, #0]

	// Set cursor
	if (row == 0)
 8001ac0:	1dfb      	adds	r3, r7, #7
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d103      	bne.n	8001ad0 <LCD_DrawBar+0x70>
		LCD_SendCmd(0x80);
 8001ac8:	2080      	movs	r0, #128	@ 0x80
 8001aca:	f7ff ff4f 	bl	800196c <LCD_SendCmd>
 8001ace:	e002      	b.n	8001ad6 <LCD_DrawBar+0x76>
	else
		LCD_SendCmd(0xC0);
 8001ad0:	20c0      	movs	r0, #192	@ 0xc0
 8001ad2:	f7ff ff4b 	bl	800196c <LCD_SendCmd>

	// Filled (black blocks)
	for (uint8_t i = 0; i < filled; i++)
 8001ad6:	230e      	movs	r3, #14
 8001ad8:	18fb      	adds	r3, r7, r3
 8001ada:	2200      	movs	r2, #0
 8001adc:	701a      	strb	r2, [r3, #0]
 8001ade:	e008      	b.n	8001af2 <LCD_DrawBar+0x92>
		LCD_SendData(0x00);       // custom block
 8001ae0:	2000      	movs	r0, #0
 8001ae2:	f7ff ff69 	bl	80019b8 <LCD_SendData>
	for (uint8_t i = 0; i < filled; i++)
 8001ae6:	210e      	movs	r1, #14
 8001ae8:	187b      	adds	r3, r7, r1
 8001aea:	781a      	ldrb	r2, [r3, #0]
 8001aec:	187b      	adds	r3, r7, r1
 8001aee:	3201      	adds	r2, #1
 8001af0:	701a      	strb	r2, [r3, #0]
 8001af2:	230e      	movs	r3, #14
 8001af4:	18fa      	adds	r2, r7, r3
 8001af6:	230f      	movs	r3, #15
 8001af8:	18fb      	adds	r3, r7, r3
 8001afa:	7812      	ldrb	r2, [r2, #0]
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	429a      	cmp	r2, r3
 8001b00:	d3ee      	bcc.n	8001ae0 <LCD_DrawBar+0x80>

	// Empty (just space)
	for (uint8_t i = 0; i < empty; i++)
 8001b02:	230d      	movs	r3, #13
 8001b04:	18fb      	adds	r3, r7, r3
 8001b06:	2200      	movs	r2, #0
 8001b08:	701a      	strb	r2, [r3, #0]
 8001b0a:	e008      	b.n	8001b1e <LCD_DrawBar+0xbe>
		LCD_SendData(' ');
 8001b0c:	2020      	movs	r0, #32
 8001b0e:	f7ff ff53 	bl	80019b8 <LCD_SendData>
	for (uint8_t i = 0; i < empty; i++)
 8001b12:	210d      	movs	r1, #13
 8001b14:	187b      	adds	r3, r7, r1
 8001b16:	781a      	ldrb	r2, [r3, #0]
 8001b18:	187b      	adds	r3, r7, r1
 8001b1a:	3201      	adds	r2, #1
 8001b1c:	701a      	strb	r2, [r3, #0]
 8001b1e:	230d      	movs	r3, #13
 8001b20:	18fa      	adds	r2, r7, r3
 8001b22:	230c      	movs	r3, #12
 8001b24:	18fb      	adds	r3, r7, r3
 8001b26:	7812      	ldrb	r2, [r2, #0]
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d3ee      	bcc.n	8001b0c <LCD_DrawBar+0xac>

	// Percentage
	LCD_SendData((value / 10) + '0');
 8001b2e:	1dbb      	adds	r3, r7, #6
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	210a      	movs	r1, #10
 8001b34:	0018      	movs	r0, r3
 8001b36:	f7fe fae7 	bl	8000108 <__udivsi3>
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	3330      	adds	r3, #48	@ 0x30
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	0018      	movs	r0, r3
 8001b44:	f7ff ff38 	bl	80019b8 <LCD_SendData>
	LCD_SendData((value % 10) + '0');
 8001b48:	1dbb      	adds	r3, r7, #6
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	210a      	movs	r1, #10
 8001b4e:	0018      	movs	r0, r3
 8001b50:	f7fe fb60 	bl	8000214 <__aeabi_uidivmod>
 8001b54:	000b      	movs	r3, r1
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	3330      	adds	r3, #48	@ 0x30
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	0018      	movs	r0, r3
 8001b5e:	f7ff ff2b 	bl	80019b8 <LCD_SendData>
}
 8001b62:	46c0      	nop			@ (mov r8, r8)
 8001b64:	46bd      	mov	sp, r7
 8001b66:	b004      	add	sp, #16
 8001b68:	bd80      	pop	{r7, pc}
	...

08001b6c <LCD_LoadCustomChars>:

void LCD_LoadCustomChars(void) {
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0
	uint8_t fullBlock[8] = { 0b11111, 0b11111, 0b11111, 0b11111, 0b11111,
 8001b72:	1d3b      	adds	r3, r7, #4
 8001b74:	4a0e      	ldr	r2, [pc, #56]	@ (8001bb0 <LCD_LoadCustomChars+0x44>)
 8001b76:	ca03      	ldmia	r2!, {r0, r1}
 8001b78:	c303      	stmia	r3!, {r0, r1}
			0b11111, 0b11111, 0b11111 };

	// Select CGRAM address 0
	LCD_SendCmd(0x40);
 8001b7a:	2040      	movs	r0, #64	@ 0x40
 8001b7c:	f7ff fef6 	bl	800196c <LCD_SendCmd>

	for (int i = 0; i < 8; i++)
 8001b80:	2300      	movs	r3, #0
 8001b82:	60fb      	str	r3, [r7, #12]
 8001b84:	e009      	b.n	8001b9a <LCD_LoadCustomChars+0x2e>
		LCD_SendData(fullBlock[i]);
 8001b86:	1d3a      	adds	r2, r7, #4
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	18d3      	adds	r3, r2, r3
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	0018      	movs	r0, r3
 8001b90:	f7ff ff12 	bl	80019b8 <LCD_SendData>
	for (int i = 0; i < 8; i++)
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	3301      	adds	r3, #1
 8001b98:	60fb      	str	r3, [r7, #12]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	2b07      	cmp	r3, #7
 8001b9e:	ddf2      	ble.n	8001b86 <LCD_LoadCustomChars+0x1a>

	// Return to DDRAM
	LCD_SendCmd(0x80);
 8001ba0:	2080      	movs	r0, #128	@ 0x80
 8001ba2:	f7ff fee3 	bl	800196c <LCD_SendCmd>
}
 8001ba6:	46c0      	nop			@ (mov r8, r8)
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	b004      	add	sp, #16
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	46c0      	nop			@ (mov r8, r8)
 8001bb0:	08003820 	.word	0x08003820

08001bb4 <HAL_ADC_ConvHalfCpltCallback>:

/* ---------------- Callbacks used by HAL ----------------
 HAL will call these functions when ADC-DMA reaches half or full transfer.
 Make sure CubeMX has DMA interrupts enabled for ADC DMA.
 ------------------------------------------------------ */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc_ptr) {
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
	/* Process first half of the circular buffer */
	/* start_index = 0, length = BUFFER_LENGTH/2 samples (interleaved channels) */
	(void) hadc_ptr;
	process_adc_half(0, BUFFER_LENGTH / 2);
 8001bbc:	2120      	movs	r1, #32
 8001bbe:	2000      	movs	r0, #0
 8001bc0:	f000 f810 	bl	8001be4 <process_adc_half>
}
 8001bc4:	46c0      	nop			@ (mov r8, r8)
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	b002      	add	sp, #8
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc_ptr) {
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
	/* Process second half of the circular buffer */
	/* start_index = BUFFER_LENGTH/2, length = BUFFER_LENGTH/2 samples */
	(void) hadc_ptr;
	process_adc_half(BUFFER_LENGTH / 2, BUFFER_LENGTH / 2);
 8001bd4:	2120      	movs	r1, #32
 8001bd6:	2020      	movs	r0, #32
 8001bd8:	f000 f804 	bl	8001be4 <process_adc_half>
}
 8001bdc:	46c0      	nop			@ (mov r8, r8)
 8001bde:	46bd      	mov	sp, r7
 8001be0:	b002      	add	sp, #8
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <process_adc_half>:
/* ---------------- Process one half of the circular buffer ------------
 start_index: index in adc_buffer where this half begins (0 or BUFFER_LENGTH/2)
 length: number of half-buffer elements (should be BUFFER_LENGTH/2)
 Buffer layout (interleaved): [ch0_sample0, ch1_sample0, ch0_sample1, ch1_sample1, ...]
 ------------------------------------------------------------------- */
static void process_adc_half(uint32_t start_index, uint32_t length) {
 8001be4:	b590      	push	{r4, r7, lr}
 8001be6:	b08d      	sub	sp, #52	@ 0x34
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
	// length must be multiple of CHANNELS
	uint32_t samples_per_channel_in_half = length / CHANNELS;
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	085b      	lsrs	r3, r3, #1
 8001bf2:	623b      	str	r3, [r7, #32]
	uint32_t sum[CHANNELS];
	memset(sum, 0, sizeof(sum));
 8001bf4:	230c      	movs	r3, #12
 8001bf6:	18fb      	adds	r3, r7, r3
 8001bf8:	2208      	movs	r2, #8
 8001bfa:	2100      	movs	r1, #0
 8001bfc:	0018      	movs	r0, r3
 8001bfe:	f001 fdd7 	bl	80037b0 <memset>

	for (uint32_t i = 0; i < samples_per_channel_in_half; ++i) {
 8001c02:	2300      	movs	r3, #0
 8001c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c06:	e020      	b.n	8001c4a <process_adc_half+0x66>
		for (uint32_t ch = 0; ch < CHANNELS; ++ch) {
 8001c08:	2300      	movs	r3, #0
 8001c0a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c0c:	e017      	b.n	8001c3e <process_adc_half+0x5a>
			uint32_t idx = start_index + i * CHANNELS + ch;
 8001c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c10:	005a      	lsls	r2, r3, #1
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	18d3      	adds	r3, r2, r3
 8001c16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c18:	18d3      	adds	r3, r2, r3
 8001c1a:	617b      	str	r3, [r7, #20]
			sum[ch] += adc_buffer[idx]; // safe: adc_buffer elements are 16-bit
 8001c1c:	200c      	movs	r0, #12
 8001c1e:	183b      	adds	r3, r7, r0
 8001c20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c22:	0092      	lsls	r2, r2, #2
 8001c24:	58d3      	ldr	r3, [r2, r3]
 8001c26:	4a2e      	ldr	r2, [pc, #184]	@ (8001ce0 <process_adc_half+0xfc>)
 8001c28:	6979      	ldr	r1, [r7, #20]
 8001c2a:	0049      	lsls	r1, r1, #1
 8001c2c:	5a8a      	ldrh	r2, [r1, r2]
 8001c2e:	1899      	adds	r1, r3, r2
 8001c30:	183b      	adds	r3, r7, r0
 8001c32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c34:	0092      	lsls	r2, r2, #2
 8001c36:	50d1      	str	r1, [r2, r3]
		for (uint32_t ch = 0; ch < CHANNELS; ++ch) {
 8001c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d9e4      	bls.n	8001c0e <process_adc_half+0x2a>
	for (uint32_t i = 0; i < samples_per_channel_in_half; ++i) {
 8001c44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c46:	3301      	adds	r3, #1
 8001c48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c4c:	6a3b      	ldr	r3, [r7, #32]
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d3da      	bcc.n	8001c08 <process_adc_half+0x24>
		}
	}

	// compute average for this half and convert to voltage
	for (uint32_t ch = 0; ch < CHANNELS; ++ch) {
 8001c52:	2300      	movs	r3, #0
 8001c54:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c56:	e038      	b.n	8001cca <process_adc_half+0xe6>
		float avg_raw = (float) sum[ch] / (float) samples_per_channel_in_half; // raw ADC mean
 8001c58:	230c      	movs	r3, #12
 8001c5a:	18fb      	adds	r3, r7, r3
 8001c5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c5e:	0092      	lsls	r2, r2, #2
 8001c60:	58d3      	ldr	r3, [r2, r3]
 8001c62:	0018      	movs	r0, r3
 8001c64:	f7ff fb14 	bl	8001290 <__aeabi_ui2f>
 8001c68:	1c04      	adds	r4, r0, #0
 8001c6a:	6a38      	ldr	r0, [r7, #32]
 8001c6c:	f7ff fb10 	bl	8001290 <__aeabi_ui2f>
 8001c70:	1c03      	adds	r3, r0, #0
 8001c72:	1c19      	adds	r1, r3, #0
 8001c74:	1c20      	adds	r0, r4, #0
 8001c76:	f7fe fdc7 	bl	8000808 <__aeabi_fdiv>
 8001c7a:	1c03      	adds	r3, r0, #0
 8001c7c:	61fb      	str	r3, [r7, #28]
		float voltage = (avg_raw / ADC_MAX) * VREF;
 8001c7e:	4919      	ldr	r1, [pc, #100]	@ (8001ce4 <process_adc_half+0x100>)
 8001c80:	69f8      	ldr	r0, [r7, #28]
 8001c82:	f7fe fdc1 	bl	8000808 <__aeabi_fdiv>
 8001c86:	1c03      	adds	r3, r0, #0
 8001c88:	4917      	ldr	r1, [pc, #92]	@ (8001ce8 <process_adc_half+0x104>)
 8001c8a:	1c18      	adds	r0, r3, #0
 8001c8c:	f7fe fed2 	bl	8000a34 <__aeabi_fmul>
 8001c90:	1c03      	adds	r3, r0, #0
 8001c92:	61bb      	str	r3, [r7, #24]
		// apply simple linear calibration
		voltage = voltage * cal_gain[ch] + cal_offset[ch];
 8001c94:	4b15      	ldr	r3, [pc, #84]	@ (8001cec <process_adc_half+0x108>)
 8001c96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c98:	0092      	lsls	r2, r2, #2
 8001c9a:	58d3      	ldr	r3, [r2, r3]
 8001c9c:	69b9      	ldr	r1, [r7, #24]
 8001c9e:	1c18      	adds	r0, r3, #0
 8001ca0:	f7fe fec8 	bl	8000a34 <__aeabi_fmul>
 8001ca4:	1c03      	adds	r3, r0, #0
 8001ca6:	1c18      	adds	r0, r3, #0
 8001ca8:	4b11      	ldr	r3, [pc, #68]	@ (8001cf0 <process_adc_half+0x10c>)
 8001caa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cac:	0092      	lsls	r2, r2, #2
 8001cae:	58d3      	ldr	r3, [r2, r3]
 8001cb0:	1c19      	adds	r1, r3, #0
 8001cb2:	f7fe fbb7 	bl	8000424 <__aeabi_fadd>
 8001cb6:	1c03      	adds	r3, r0, #0
 8001cb8:	61bb      	str	r3, [r7, #24]
		// store the averaged value (this will be updated twice per full buffer cycle)
		adc_voltage[ch] = voltage;
 8001cba:	4b0e      	ldr	r3, [pc, #56]	@ (8001cf4 <process_adc_half+0x110>)
 8001cbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cbe:	0092      	lsls	r2, r2, #2
 8001cc0:	69b9      	ldr	r1, [r7, #24]
 8001cc2:	50d1      	str	r1, [r2, r3]
	for (uint32_t ch = 0; ch < CHANNELS; ++ch) {
 8001cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d9c3      	bls.n	8001c58 <process_adc_half+0x74>
	}

	// signal that new data is ready (main loop can read adc_voltage[])
	adc_data_ready = 1;
 8001cd0:	4b09      	ldr	r3, [pc, #36]	@ (8001cf8 <process_adc_half+0x114>)
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	701a      	strb	r2, [r3, #0]
}
 8001cd6:	46c0      	nop			@ (mov r8, r8)
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	b00d      	add	sp, #52	@ 0x34
 8001cdc:	bd90      	pop	{r4, r7, pc}
 8001cde:	46c0      	nop			@ (mov r8, r8)
 8001ce0:	200000b4 	.word	0x200000b4
 8001ce4:	457ff000 	.word	0x457ff000
 8001ce8:	40533333 	.word	0x40533333
 8001cec:	20000000 	.word	0x20000000
 8001cf0:	20000144 	.word	0x20000144
 8001cf4:	20000134 	.word	0x20000134
 8001cf8:	2000013c 	.word	0x2000013c

08001cfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d00:	b672      	cpsid	i
}
 8001d02:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001d04:	46c0      	nop			@ (mov r8, r8)
 8001d06:	e7fd      	b.n	8001d04 <Error_Handler+0x8>

08001d08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d0e:	4b0f      	ldr	r3, [pc, #60]	@ (8001d4c <HAL_MspInit+0x44>)
 8001d10:	699a      	ldr	r2, [r3, #24]
 8001d12:	4b0e      	ldr	r3, [pc, #56]	@ (8001d4c <HAL_MspInit+0x44>)
 8001d14:	2101      	movs	r1, #1
 8001d16:	430a      	orrs	r2, r1
 8001d18:	619a      	str	r2, [r3, #24]
 8001d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001d4c <HAL_MspInit+0x44>)
 8001d1c:	699b      	ldr	r3, [r3, #24]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	4013      	ands	r3, r2
 8001d22:	607b      	str	r3, [r7, #4]
 8001d24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d26:	4b09      	ldr	r3, [pc, #36]	@ (8001d4c <HAL_MspInit+0x44>)
 8001d28:	69da      	ldr	r2, [r3, #28]
 8001d2a:	4b08      	ldr	r3, [pc, #32]	@ (8001d4c <HAL_MspInit+0x44>)
 8001d2c:	2180      	movs	r1, #128	@ 0x80
 8001d2e:	0549      	lsls	r1, r1, #21
 8001d30:	430a      	orrs	r2, r1
 8001d32:	61da      	str	r2, [r3, #28]
 8001d34:	4b05      	ldr	r3, [pc, #20]	@ (8001d4c <HAL_MspInit+0x44>)
 8001d36:	69da      	ldr	r2, [r3, #28]
 8001d38:	2380      	movs	r3, #128	@ 0x80
 8001d3a:	055b      	lsls	r3, r3, #21
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	603b      	str	r3, [r7, #0]
 8001d40:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d42:	46c0      	nop			@ (mov r8, r8)
 8001d44:	46bd      	mov	sp, r7
 8001d46:	b002      	add	sp, #8
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	46c0      	nop			@ (mov r8, r8)
 8001d4c:	40021000 	.word	0x40021000

08001d50 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d50:	b590      	push	{r4, r7, lr}
 8001d52:	b08b      	sub	sp, #44	@ 0x2c
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d58:	2414      	movs	r4, #20
 8001d5a:	193b      	adds	r3, r7, r4
 8001d5c:	0018      	movs	r0, r3
 8001d5e:	2314      	movs	r3, #20
 8001d60:	001a      	movs	r2, r3
 8001d62:	2100      	movs	r1, #0
 8001d64:	f001 fd24 	bl	80037b0 <memset>
  if(hadc->Instance==ADC1)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a2d      	ldr	r2, [pc, #180]	@ (8001e24 <HAL_ADC_MspInit+0xd4>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d154      	bne.n	8001e1c <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d72:	4b2d      	ldr	r3, [pc, #180]	@ (8001e28 <HAL_ADC_MspInit+0xd8>)
 8001d74:	699a      	ldr	r2, [r3, #24]
 8001d76:	4b2c      	ldr	r3, [pc, #176]	@ (8001e28 <HAL_ADC_MspInit+0xd8>)
 8001d78:	2180      	movs	r1, #128	@ 0x80
 8001d7a:	0089      	lsls	r1, r1, #2
 8001d7c:	430a      	orrs	r2, r1
 8001d7e:	619a      	str	r2, [r3, #24]
 8001d80:	4b29      	ldr	r3, [pc, #164]	@ (8001e28 <HAL_ADC_MspInit+0xd8>)
 8001d82:	699a      	ldr	r2, [r3, #24]
 8001d84:	2380      	movs	r3, #128	@ 0x80
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	4013      	ands	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
 8001d8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d8e:	4b26      	ldr	r3, [pc, #152]	@ (8001e28 <HAL_ADC_MspInit+0xd8>)
 8001d90:	695a      	ldr	r2, [r3, #20]
 8001d92:	4b25      	ldr	r3, [pc, #148]	@ (8001e28 <HAL_ADC_MspInit+0xd8>)
 8001d94:	2180      	movs	r1, #128	@ 0x80
 8001d96:	0289      	lsls	r1, r1, #10
 8001d98:	430a      	orrs	r2, r1
 8001d9a:	615a      	str	r2, [r3, #20]
 8001d9c:	4b22      	ldr	r3, [pc, #136]	@ (8001e28 <HAL_ADC_MspInit+0xd8>)
 8001d9e:	695a      	ldr	r2, [r3, #20]
 8001da0:	2380      	movs	r3, #128	@ 0x80
 8001da2:	029b      	lsls	r3, r3, #10
 8001da4:	4013      	ands	r3, r2
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001daa:	193b      	adds	r3, r7, r4
 8001dac:	2203      	movs	r2, #3
 8001dae:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001db0:	193b      	adds	r3, r7, r4
 8001db2:	2203      	movs	r2, #3
 8001db4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db6:	193b      	adds	r3, r7, r4
 8001db8:	2200      	movs	r2, #0
 8001dba:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dbc:	193a      	adds	r2, r7, r4
 8001dbe:	2390      	movs	r3, #144	@ 0x90
 8001dc0:	05db      	lsls	r3, r3, #23
 8001dc2:	0011      	movs	r1, r2
 8001dc4:	0018      	movs	r0, r3
 8001dc6:	f000 ff27 	bl	8002c18 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8001dca:	4b18      	ldr	r3, [pc, #96]	@ (8001e2c <HAL_ADC_MspInit+0xdc>)
 8001dcc:	4a18      	ldr	r2, [pc, #96]	@ (8001e30 <HAL_ADC_MspInit+0xe0>)
 8001dce:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001dd0:	4b16      	ldr	r3, [pc, #88]	@ (8001e2c <HAL_ADC_MspInit+0xdc>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dd6:	4b15      	ldr	r3, [pc, #84]	@ (8001e2c <HAL_ADC_MspInit+0xdc>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8001ddc:	4b13      	ldr	r3, [pc, #76]	@ (8001e2c <HAL_ADC_MspInit+0xdc>)
 8001dde:	2280      	movs	r2, #128	@ 0x80
 8001de0:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001de2:	4b12      	ldr	r3, [pc, #72]	@ (8001e2c <HAL_ADC_MspInit+0xdc>)
 8001de4:	2280      	movs	r2, #128	@ 0x80
 8001de6:	0052      	lsls	r2, r2, #1
 8001de8:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001dea:	4b10      	ldr	r3, [pc, #64]	@ (8001e2c <HAL_ADC_MspInit+0xdc>)
 8001dec:	2280      	movs	r2, #128	@ 0x80
 8001dee:	00d2      	lsls	r2, r2, #3
 8001df0:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8001df2:	4b0e      	ldr	r3, [pc, #56]	@ (8001e2c <HAL_ADC_MspInit+0xdc>)
 8001df4:	2220      	movs	r2, #32
 8001df6:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 8001df8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e2c <HAL_ADC_MspInit+0xdc>)
 8001dfa:	2280      	movs	r2, #128	@ 0x80
 8001dfc:	0192      	lsls	r2, r2, #6
 8001dfe:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8001e00:	4b0a      	ldr	r3, [pc, #40]	@ (8001e2c <HAL_ADC_MspInit+0xdc>)
 8001e02:	0018      	movs	r0, r3
 8001e04:	f000 fd70 	bl	80028e8 <HAL_DMA_Init>
 8001e08:	1e03      	subs	r3, r0, #0
 8001e0a:	d001      	beq.n	8001e10 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8001e0c:	f7ff ff76 	bl	8001cfc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	4a06      	ldr	r2, [pc, #24]	@ (8001e2c <HAL_ADC_MspInit+0xdc>)
 8001e14:	631a      	str	r2, [r3, #48]	@ 0x30
 8001e16:	4b05      	ldr	r3, [pc, #20]	@ (8001e2c <HAL_ADC_MspInit+0xdc>)
 8001e18:	687a      	ldr	r2, [r7, #4]
 8001e1a:	625a      	str	r2, [r3, #36]	@ 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e1c:	46c0      	nop			@ (mov r8, r8)
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	b00b      	add	sp, #44	@ 0x2c
 8001e22:	bd90      	pop	{r4, r7, pc}
 8001e24:	40012400 	.word	0x40012400
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	20000070 	.word	0x20000070
 8001e30:	40020008 	.word	0x40020008

08001e34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e38:	46c0      	nop			@ (mov r8, r8)
 8001e3a:	e7fd      	b.n	8001e38 <NMI_Handler+0x4>

08001e3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e40:	46c0      	nop			@ (mov r8, r8)
 8001e42:	e7fd      	b.n	8001e40 <HardFault_Handler+0x4>

08001e44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001e48:	46c0      	nop			@ (mov r8, r8)
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e52:	46c0      	nop			@ (mov r8, r8)
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e5c:	f000 f888 	bl	8001f70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e60:	46c0      	nop			@ (mov r8, r8)
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
	...

08001e68 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8001e6c:	4b03      	ldr	r3, [pc, #12]	@ (8001e7c <DMA1_Channel1_IRQHandler+0x14>)
 8001e6e:	0018      	movs	r0, r3
 8001e70:	f000 fde8 	bl	8002a44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001e74:	46c0      	nop			@ (mov r8, r8)
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	46c0      	nop			@ (mov r8, r8)
 8001e7c:	20000070 	.word	0x20000070

08001e80 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001e84:	46c0      	nop			@ (mov r8, r8)
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
	...

08001e8c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e8c:	480d      	ldr	r0, [pc, #52]	@ (8001ec4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e8e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001e90:	f7ff fff6 	bl	8001e80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e94:	480c      	ldr	r0, [pc, #48]	@ (8001ec8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e96:	490d      	ldr	r1, [pc, #52]	@ (8001ecc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e98:	4a0d      	ldr	r2, [pc, #52]	@ (8001ed0 <LoopForever+0xe>)
  movs r3, #0
 8001e9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e9c:	e002      	b.n	8001ea4 <LoopCopyDataInit>

08001e9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ea0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ea2:	3304      	adds	r3, #4

08001ea4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ea4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ea6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ea8:	d3f9      	bcc.n	8001e9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eaa:	4a0a      	ldr	r2, [pc, #40]	@ (8001ed4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001eac:	4c0a      	ldr	r4, [pc, #40]	@ (8001ed8 <LoopForever+0x16>)
  movs r3, #0
 8001eae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eb0:	e001      	b.n	8001eb6 <LoopFillZerobss>

08001eb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001eb4:	3204      	adds	r2, #4

08001eb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001eb8:	d3fb      	bcc.n	8001eb2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001eba:	f001 fc81 	bl	80037c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ebe:	f7ff fb3d 	bl	800153c <main>

08001ec2 <LoopForever>:

LoopForever:
    b LoopForever
 8001ec2:	e7fe      	b.n	8001ec2 <LoopForever>
  ldr   r0, =_estack
 8001ec4:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8001ec8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ecc:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001ed0:	080038e8 	.word	0x080038e8
  ldr r2, =_sbss
 8001ed4:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001ed8:	20000150 	.word	0x20000150

08001edc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001edc:	e7fe      	b.n	8001edc <ADC1_IRQHandler>
	...

08001ee0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ee4:	4b07      	ldr	r3, [pc, #28]	@ (8001f04 <HAL_Init+0x24>)
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	4b06      	ldr	r3, [pc, #24]	@ (8001f04 <HAL_Init+0x24>)
 8001eea:	2110      	movs	r1, #16
 8001eec:	430a      	orrs	r2, r1
 8001eee:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001ef0:	2003      	movs	r0, #3
 8001ef2:	f000 f809 	bl	8001f08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ef6:	f7ff ff07 	bl	8001d08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001efa:	2300      	movs	r3, #0
}
 8001efc:	0018      	movs	r0, r3
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	46c0      	nop			@ (mov r8, r8)
 8001f04:	40022000 	.word	0x40022000

08001f08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f08:	b590      	push	{r4, r7, lr}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f10:	4b14      	ldr	r3, [pc, #80]	@ (8001f64 <HAL_InitTick+0x5c>)
 8001f12:	681c      	ldr	r4, [r3, #0]
 8001f14:	4b14      	ldr	r3, [pc, #80]	@ (8001f68 <HAL_InitTick+0x60>)
 8001f16:	781b      	ldrb	r3, [r3, #0]
 8001f18:	0019      	movs	r1, r3
 8001f1a:	23fa      	movs	r3, #250	@ 0xfa
 8001f1c:	0098      	lsls	r0, r3, #2
 8001f1e:	f7fe f8f3 	bl	8000108 <__udivsi3>
 8001f22:	0003      	movs	r3, r0
 8001f24:	0019      	movs	r1, r3
 8001f26:	0020      	movs	r0, r4
 8001f28:	f7fe f8ee 	bl	8000108 <__udivsi3>
 8001f2c:	0003      	movs	r3, r0
 8001f2e:	0018      	movs	r0, r3
 8001f30:	f000 fccd 	bl	80028ce <HAL_SYSTICK_Config>
 8001f34:	1e03      	subs	r3, r0, #0
 8001f36:	d001      	beq.n	8001f3c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e00f      	b.n	8001f5c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2b03      	cmp	r3, #3
 8001f40:	d80b      	bhi.n	8001f5a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f42:	6879      	ldr	r1, [r7, #4]
 8001f44:	2301      	movs	r3, #1
 8001f46:	425b      	negs	r3, r3
 8001f48:	2200      	movs	r2, #0
 8001f4a:	0018      	movs	r0, r3
 8001f4c:	f000 fcaa 	bl	80028a4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f50:	4b06      	ldr	r3, [pc, #24]	@ (8001f6c <HAL_InitTick+0x64>)
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001f56:	2300      	movs	r3, #0
 8001f58:	e000      	b.n	8001f5c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
}
 8001f5c:	0018      	movs	r0, r3
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	b003      	add	sp, #12
 8001f62:	bd90      	pop	{r4, r7, pc}
 8001f64:	20000008 	.word	0x20000008
 8001f68:	20000010 	.word	0x20000010
 8001f6c:	2000000c 	.word	0x2000000c

08001f70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f74:	4b05      	ldr	r3, [pc, #20]	@ (8001f8c <HAL_IncTick+0x1c>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	001a      	movs	r2, r3
 8001f7a:	4b05      	ldr	r3, [pc, #20]	@ (8001f90 <HAL_IncTick+0x20>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	18d2      	adds	r2, r2, r3
 8001f80:	4b03      	ldr	r3, [pc, #12]	@ (8001f90 <HAL_IncTick+0x20>)
 8001f82:	601a      	str	r2, [r3, #0]
}
 8001f84:	46c0      	nop			@ (mov r8, r8)
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	46c0      	nop			@ (mov r8, r8)
 8001f8c:	20000010 	.word	0x20000010
 8001f90:	2000014c 	.word	0x2000014c

08001f94 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  return uwTick;
 8001f98:	4b02      	ldr	r3, [pc, #8]	@ (8001fa4 <HAL_GetTick+0x10>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
}
 8001f9c:	0018      	movs	r0, r3
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	46c0      	nop			@ (mov r8, r8)
 8001fa4:	2000014c 	.word	0x2000014c

08001fa8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fb0:	f7ff fff0 	bl	8001f94 <HAL_GetTick>
 8001fb4:	0003      	movs	r3, r0
 8001fb6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	d005      	beq.n	8001fce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8001fec <HAL_Delay+0x44>)
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	001a      	movs	r2, r3
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	189b      	adds	r3, r3, r2
 8001fcc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001fce:	46c0      	nop			@ (mov r8, r8)
 8001fd0:	f7ff ffe0 	bl	8001f94 <HAL_GetTick>
 8001fd4:	0002      	movs	r2, r0
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	68fa      	ldr	r2, [r7, #12]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d8f7      	bhi.n	8001fd0 <HAL_Delay+0x28>
  {
  }
}
 8001fe0:	46c0      	nop			@ (mov r8, r8)
 8001fe2:	46c0      	nop			@ (mov r8, r8)
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	b004      	add	sp, #16
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	46c0      	nop			@ (mov r8, r8)
 8001fec:	20000010 	.word	0x20000010

08001ff0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ff8:	230f      	movs	r3, #15
 8001ffa:	18fb      	adds	r3, r7, r3
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8002000:	2300      	movs	r3, #0
 8002002:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d101      	bne.n	800200e <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e125      	b.n	800225a <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002012:	2b00      	cmp	r3, #0
 8002014:	d10a      	bne.n	800202c <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2234      	movs	r2, #52	@ 0x34
 8002020:	2100      	movs	r1, #0
 8002022:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	0018      	movs	r0, r3
 8002028:	f7ff fe92 	bl	8001d50 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002030:	2210      	movs	r2, #16
 8002032:	4013      	ands	r3, r2
 8002034:	d000      	beq.n	8002038 <HAL_ADC_Init+0x48>
 8002036:	e103      	b.n	8002240 <HAL_ADC_Init+0x250>
 8002038:	230f      	movs	r3, #15
 800203a:	18fb      	adds	r3, r7, r3
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d000      	beq.n	8002044 <HAL_ADC_Init+0x54>
 8002042:	e0fd      	b.n	8002240 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	2204      	movs	r2, #4
 800204c:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 800204e:	d000      	beq.n	8002052 <HAL_ADC_Init+0x62>
 8002050:	e0f6      	b.n	8002240 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002056:	4a83      	ldr	r2, [pc, #524]	@ (8002264 <HAL_ADC_Init+0x274>)
 8002058:	4013      	ands	r3, r2
 800205a:	2202      	movs	r2, #2
 800205c:	431a      	orrs	r2, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	2203      	movs	r2, #3
 800206a:	4013      	ands	r3, r2
 800206c:	2b01      	cmp	r3, #1
 800206e:	d112      	bne.n	8002096 <HAL_ADC_Init+0xa6>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	2201      	movs	r2, #1
 8002078:	4013      	ands	r3, r2
 800207a:	2b01      	cmp	r3, #1
 800207c:	d009      	beq.n	8002092 <HAL_ADC_Init+0xa2>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	68da      	ldr	r2, [r3, #12]
 8002084:	2380      	movs	r3, #128	@ 0x80
 8002086:	021b      	lsls	r3, r3, #8
 8002088:	401a      	ands	r2, r3
 800208a:	2380      	movs	r3, #128	@ 0x80
 800208c:	021b      	lsls	r3, r3, #8
 800208e:	429a      	cmp	r2, r3
 8002090:	d101      	bne.n	8002096 <HAL_ADC_Init+0xa6>
 8002092:	2301      	movs	r3, #1
 8002094:	e000      	b.n	8002098 <HAL_ADC_Init+0xa8>
 8002096:	2300      	movs	r3, #0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d116      	bne.n	80020ca <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	68db      	ldr	r3, [r3, #12]
 80020a2:	2218      	movs	r2, #24
 80020a4:	4393      	bics	r3, r2
 80020a6:	0019      	movs	r1, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	689a      	ldr	r2, [r3, #8]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	430a      	orrs	r2, r1
 80020b2:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	691b      	ldr	r3, [r3, #16]
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	0899      	lsrs	r1, r3, #2
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	685a      	ldr	r2, [r3, #4]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	430a      	orrs	r2, r1
 80020c8:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	68da      	ldr	r2, [r3, #12]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4964      	ldr	r1, [pc, #400]	@ (8002268 <HAL_ADC_Init+0x278>)
 80020d6:	400a      	ands	r2, r1
 80020d8:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	7e1b      	ldrb	r3, [r3, #24]
 80020de:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	7e5b      	ldrb	r3, [r3, #25]
 80020e4:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80020e6:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	7e9b      	ldrb	r3, [r3, #26]
 80020ec:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80020ee:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020f4:	2b01      	cmp	r3, #1
 80020f6:	d002      	beq.n	80020fe <HAL_ADC_Init+0x10e>
 80020f8:	2380      	movs	r3, #128	@ 0x80
 80020fa:	015b      	lsls	r3, r3, #5
 80020fc:	e000      	b.n	8002100 <HAL_ADC_Init+0x110>
 80020fe:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002100:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002106:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	691b      	ldr	r3, [r3, #16]
 800210c:	2b02      	cmp	r3, #2
 800210e:	d101      	bne.n	8002114 <HAL_ADC_Init+0x124>
 8002110:	2304      	movs	r3, #4
 8002112:	e000      	b.n	8002116 <HAL_ADC_Init+0x126>
 8002114:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8002116:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2124      	movs	r1, #36	@ 0x24
 800211c:	5c5b      	ldrb	r3, [r3, r1]
 800211e:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002120:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002122:	68ba      	ldr	r2, [r7, #8]
 8002124:	4313      	orrs	r3, r2
 8002126:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	7edb      	ldrb	r3, [r3, #27]
 800212c:	2b01      	cmp	r3, #1
 800212e:	d115      	bne.n	800215c <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	7e9b      	ldrb	r3, [r3, #26]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d105      	bne.n	8002144 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	2280      	movs	r2, #128	@ 0x80
 800213c:	0252      	lsls	r2, r2, #9
 800213e:	4313      	orrs	r3, r2
 8002140:	60bb      	str	r3, [r7, #8]
 8002142:	e00b      	b.n	800215c <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002148:	2220      	movs	r2, #32
 800214a:	431a      	orrs	r2, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002154:	2201      	movs	r2, #1
 8002156:	431a      	orrs	r2, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	69da      	ldr	r2, [r3, #28]
 8002160:	23c2      	movs	r3, #194	@ 0xc2
 8002162:	33ff      	adds	r3, #255	@ 0xff
 8002164:	429a      	cmp	r2, r3
 8002166:	d007      	beq.n	8002178 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002170:	4313      	orrs	r3, r2
 8002172:	68ba      	ldr	r2, [r7, #8]
 8002174:	4313      	orrs	r3, r2
 8002176:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	68d9      	ldr	r1, [r3, #12]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	68ba      	ldr	r2, [r7, #8]
 8002184:	430a      	orrs	r2, r1
 8002186:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800218c:	2380      	movs	r3, #128	@ 0x80
 800218e:	055b      	lsls	r3, r3, #21
 8002190:	429a      	cmp	r2, r3
 8002192:	d01b      	beq.n	80021cc <HAL_ADC_Init+0x1dc>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002198:	2b01      	cmp	r3, #1
 800219a:	d017      	beq.n	80021cc <HAL_ADC_Init+0x1dc>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021a0:	2b02      	cmp	r3, #2
 80021a2:	d013      	beq.n	80021cc <HAL_ADC_Init+0x1dc>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021a8:	2b03      	cmp	r3, #3
 80021aa:	d00f      	beq.n	80021cc <HAL_ADC_Init+0x1dc>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021b0:	2b04      	cmp	r3, #4
 80021b2:	d00b      	beq.n	80021cc <HAL_ADC_Init+0x1dc>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021b8:	2b05      	cmp	r3, #5
 80021ba:	d007      	beq.n	80021cc <HAL_ADC_Init+0x1dc>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021c0:	2b06      	cmp	r3, #6
 80021c2:	d003      	beq.n	80021cc <HAL_ADC_Init+0x1dc>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021c8:	2b07      	cmp	r3, #7
 80021ca:	d112      	bne.n	80021f2 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	695a      	ldr	r2, [r3, #20]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2107      	movs	r1, #7
 80021d8:	438a      	bics	r2, r1
 80021da:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	6959      	ldr	r1, [r3, #20]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021e6:	2207      	movs	r2, #7
 80021e8:	401a      	ands	r2, r3
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	430a      	orrs	r2, r1
 80021f0:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	4a1c      	ldr	r2, [pc, #112]	@ (800226c <HAL_ADC_Init+0x27c>)
 80021fa:	4013      	ands	r3, r2
 80021fc:	68ba      	ldr	r2, [r7, #8]
 80021fe:	429a      	cmp	r2, r3
 8002200:	d10b      	bne.n	800221a <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2200      	movs	r2, #0
 8002206:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800220c:	2203      	movs	r2, #3
 800220e:	4393      	bics	r3, r2
 8002210:	2201      	movs	r2, #1
 8002212:	431a      	orrs	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002218:	e01c      	b.n	8002254 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800221e:	2212      	movs	r2, #18
 8002220:	4393      	bics	r3, r2
 8002222:	2210      	movs	r2, #16
 8002224:	431a      	orrs	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800222e:	2201      	movs	r2, #1
 8002230:	431a      	orrs	r2, r3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8002236:	230f      	movs	r3, #15
 8002238:	18fb      	adds	r3, r7, r3
 800223a:	2201      	movs	r2, #1
 800223c:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800223e:	e009      	b.n	8002254 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002244:	2210      	movs	r2, #16
 8002246:	431a      	orrs	r2, r3
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	639a      	str	r2, [r3, #56]	@ 0x38
        
    tmp_hal_status = HAL_ERROR;
 800224c:	230f      	movs	r3, #15
 800224e:	18fb      	adds	r3, r7, r3
 8002250:	2201      	movs	r2, #1
 8002252:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002254:	230f      	movs	r3, #15
 8002256:	18fb      	adds	r3, r7, r3
 8002258:	781b      	ldrb	r3, [r3, #0]
}
 800225a:	0018      	movs	r0, r3
 800225c:	46bd      	mov	sp, r7
 800225e:	b004      	add	sp, #16
 8002260:	bd80      	pop	{r7, pc}
 8002262:	46c0      	nop			@ (mov r8, r8)
 8002264:	fffffefd 	.word	0xfffffefd
 8002268:	fffe0219 	.word	0xfffe0219
 800226c:	833fffe7 	.word	0x833fffe7

08002270 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002270:	b590      	push	{r4, r7, lr}
 8002272:	b087      	sub	sp, #28
 8002274:	af00      	add	r7, sp, #0
 8002276:	60f8      	str	r0, [r7, #12]
 8002278:	60b9      	str	r1, [r7, #8]
 800227a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800227c:	2317      	movs	r3, #23
 800227e:	18fb      	adds	r3, r7, r3
 8002280:	2200      	movs	r2, #0
 8002282:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	2204      	movs	r2, #4
 800228c:	4013      	ands	r3, r2
 800228e:	d15e      	bne.n	800234e <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2234      	movs	r2, #52	@ 0x34
 8002294:	5c9b      	ldrb	r3, [r3, r2]
 8002296:	2b01      	cmp	r3, #1
 8002298:	d101      	bne.n	800229e <HAL_ADC_Start_DMA+0x2e>
 800229a:	2302      	movs	r3, #2
 800229c:	e05e      	b.n	800235c <HAL_ADC_Start_DMA+0xec>
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2234      	movs	r2, #52	@ 0x34
 80022a2:	2101      	movs	r1, #1
 80022a4:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	7e5b      	ldrb	r3, [r3, #25]
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d007      	beq.n	80022be <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 80022ae:	2317      	movs	r3, #23
 80022b0:	18fc      	adds	r4, r7, r3
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	0018      	movs	r0, r3
 80022b6:	f000 f95b 	bl	8002570 <ADC_Enable>
 80022ba:	0003      	movs	r3, r0
 80022bc:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80022be:	2317      	movs	r3, #23
 80022c0:	18fb      	adds	r3, r7, r3
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d146      	bne.n	8002356 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022cc:	4a25      	ldr	r2, [pc, #148]	@ (8002364 <HAL_ADC_Start_DMA+0xf4>)
 80022ce:	4013      	ands	r3, r2
 80022d0:	2280      	movs	r2, #128	@ 0x80
 80022d2:	0052      	lsls	r2, r2, #1
 80022d4:	431a      	orrs	r2, r3
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2200      	movs	r2, #0
 80022de:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2234      	movs	r2, #52	@ 0x34
 80022e4:	2100      	movs	r1, #0
 80022e6:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ec:	4a1e      	ldr	r2, [pc, #120]	@ (8002368 <HAL_ADC_Start_DMA+0xf8>)
 80022ee:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f4:	4a1d      	ldr	r2, [pc, #116]	@ (800236c <HAL_ADC_Start_DMA+0xfc>)
 80022f6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fc:	4a1c      	ldr	r2, [pc, #112]	@ (8002370 <HAL_ADC_Start_DMA+0x100>)
 80022fe:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	221c      	movs	r2, #28
 8002306:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	685a      	ldr	r2, [r3, #4]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2110      	movs	r1, #16
 8002314:	430a      	orrs	r2, r1
 8002316:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	68da      	ldr	r2, [r3, #12]
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	2101      	movs	r1, #1
 8002324:	430a      	orrs	r2, r1
 8002326:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	3340      	adds	r3, #64	@ 0x40
 8002332:	0019      	movs	r1, r3
 8002334:	68ba      	ldr	r2, [r7, #8]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	f000 fb1e 	bl	8002978 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	689a      	ldr	r2, [r3, #8]
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	2104      	movs	r1, #4
 8002348:	430a      	orrs	r2, r1
 800234a:	609a      	str	r2, [r3, #8]
 800234c:	e003      	b.n	8002356 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800234e:	2317      	movs	r3, #23
 8002350:	18fb      	adds	r3, r7, r3
 8002352:	2202      	movs	r2, #2
 8002354:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002356:	2317      	movs	r3, #23
 8002358:	18fb      	adds	r3, r7, r3
 800235a:	781b      	ldrb	r3, [r3, #0]
}
 800235c:	0018      	movs	r0, r3
 800235e:	46bd      	mov	sp, r7
 8002360:	b007      	add	sp, #28
 8002362:	bd90      	pop	{r4, r7, pc}
 8002364:	fffff0fe 	.word	0xfffff0fe
 8002368:	08002679 	.word	0x08002679
 800236c:	0800272d 	.word	0x0800272d
 8002370:	0800274b 	.word	0x0800274b

08002374 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800237c:	46c0      	nop			@ (mov r8, r8)
 800237e:	46bd      	mov	sp, r7
 8002380:	b002      	add	sp, #8
 8002382:	bd80      	pop	{r7, pc}

08002384 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800238e:	230f      	movs	r3, #15
 8002390:	18fb      	adds	r3, r7, r3
 8002392:	2200      	movs	r2, #0
 8002394:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8002396:	2300      	movs	r3, #0
 8002398:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800239e:	2380      	movs	r3, #128	@ 0x80
 80023a0:	055b      	lsls	r3, r3, #21
 80023a2:	429a      	cmp	r2, r3
 80023a4:	d011      	beq.n	80023ca <HAL_ADC_ConfigChannel+0x46>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d00d      	beq.n	80023ca <HAL_ADC_ConfigChannel+0x46>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d009      	beq.n	80023ca <HAL_ADC_ConfigChannel+0x46>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ba:	2b03      	cmp	r3, #3
 80023bc:	d005      	beq.n	80023ca <HAL_ADC_ConfigChannel+0x46>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023c2:	2b04      	cmp	r3, #4
 80023c4:	d001      	beq.n	80023ca <HAL_ADC_ConfigChannel+0x46>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2234      	movs	r2, #52	@ 0x34
 80023ce:	5c9b      	ldrb	r3, [r3, r2]
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d101      	bne.n	80023d8 <HAL_ADC_ConfigChannel+0x54>
 80023d4:	2302      	movs	r3, #2
 80023d6:	e0bb      	b.n	8002550 <HAL_ADC_ConfigChannel+0x1cc>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2234      	movs	r2, #52	@ 0x34
 80023dc:	2101      	movs	r1, #1
 80023de:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	2204      	movs	r2, #4
 80023e8:	4013      	ands	r3, r2
 80023ea:	d000      	beq.n	80023ee <HAL_ADC_ConfigChannel+0x6a>
 80023ec:	e09f      	b.n	800252e <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	4a59      	ldr	r2, [pc, #356]	@ (8002558 <HAL_ADC_ConfigChannel+0x1d4>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d100      	bne.n	80023fa <HAL_ADC_ConfigChannel+0x76>
 80023f8:	e077      	b.n	80024ea <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2201      	movs	r2, #1
 8002406:	409a      	lsls	r2, r3
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	430a      	orrs	r2, r1
 800240e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002414:	2380      	movs	r3, #128	@ 0x80
 8002416:	055b      	lsls	r3, r3, #21
 8002418:	429a      	cmp	r2, r3
 800241a:	d037      	beq.n	800248c <HAL_ADC_ConfigChannel+0x108>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002420:	2b01      	cmp	r3, #1
 8002422:	d033      	beq.n	800248c <HAL_ADC_ConfigChannel+0x108>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002428:	2b02      	cmp	r3, #2
 800242a:	d02f      	beq.n	800248c <HAL_ADC_ConfigChannel+0x108>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002430:	2b03      	cmp	r3, #3
 8002432:	d02b      	beq.n	800248c <HAL_ADC_ConfigChannel+0x108>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002438:	2b04      	cmp	r3, #4
 800243a:	d027      	beq.n	800248c <HAL_ADC_ConfigChannel+0x108>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002440:	2b05      	cmp	r3, #5
 8002442:	d023      	beq.n	800248c <HAL_ADC_ConfigChannel+0x108>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002448:	2b06      	cmp	r3, #6
 800244a:	d01f      	beq.n	800248c <HAL_ADC_ConfigChannel+0x108>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002450:	2b07      	cmp	r3, #7
 8002452:	d01b      	beq.n	800248c <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	689a      	ldr	r2, [r3, #8]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	695b      	ldr	r3, [r3, #20]
 800245e:	2107      	movs	r1, #7
 8002460:	400b      	ands	r3, r1
 8002462:	429a      	cmp	r2, r3
 8002464:	d012      	beq.n	800248c <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	695a      	ldr	r2, [r3, #20]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2107      	movs	r1, #7
 8002472:	438a      	bics	r2, r1
 8002474:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	6959      	ldr	r1, [r3, #20]
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	2207      	movs	r2, #7
 8002482:	401a      	ands	r2, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	430a      	orrs	r2, r1
 800248a:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2b10      	cmp	r3, #16
 8002492:	d003      	beq.n	800249c <HAL_ADC_ConfigChannel+0x118>
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2b11      	cmp	r3, #17
 800249a:	d152      	bne.n	8002542 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800249c:	4b2f      	ldr	r3, [pc, #188]	@ (800255c <HAL_ADC_ConfigChannel+0x1d8>)
 800249e:	6819      	ldr	r1, [r3, #0]
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2b10      	cmp	r3, #16
 80024a6:	d102      	bne.n	80024ae <HAL_ADC_ConfigChannel+0x12a>
 80024a8:	2380      	movs	r3, #128	@ 0x80
 80024aa:	041b      	lsls	r3, r3, #16
 80024ac:	e001      	b.n	80024b2 <HAL_ADC_ConfigChannel+0x12e>
 80024ae:	2380      	movs	r3, #128	@ 0x80
 80024b0:	03db      	lsls	r3, r3, #15
 80024b2:	4a2a      	ldr	r2, [pc, #168]	@ (800255c <HAL_ADC_ConfigChannel+0x1d8>)
 80024b4:	430b      	orrs	r3, r1
 80024b6:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2b10      	cmp	r3, #16
 80024be:	d140      	bne.n	8002542 <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80024c0:	4b27      	ldr	r3, [pc, #156]	@ (8002560 <HAL_ADC_ConfigChannel+0x1dc>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4927      	ldr	r1, [pc, #156]	@ (8002564 <HAL_ADC_ConfigChannel+0x1e0>)
 80024c6:	0018      	movs	r0, r3
 80024c8:	f7fd fe1e 	bl	8000108 <__udivsi3>
 80024cc:	0003      	movs	r3, r0
 80024ce:	001a      	movs	r2, r3
 80024d0:	0013      	movs	r3, r2
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	189b      	adds	r3, r3, r2
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80024da:	e002      	b.n	80024e2 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	3b01      	subs	r3, #1
 80024e0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d1f9      	bne.n	80024dc <HAL_ADC_ConfigChannel+0x158>
 80024e8:	e02b      	b.n	8002542 <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	2101      	movs	r1, #1
 80024f6:	4099      	lsls	r1, r3
 80024f8:	000b      	movs	r3, r1
 80024fa:	43d9      	mvns	r1, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	400a      	ands	r2, r1
 8002502:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2b10      	cmp	r3, #16
 800250a:	d003      	beq.n	8002514 <HAL_ADC_ConfigChannel+0x190>
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2b11      	cmp	r3, #17
 8002512:	d116      	bne.n	8002542 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002514:	4b11      	ldr	r3, [pc, #68]	@ (800255c <HAL_ADC_ConfigChannel+0x1d8>)
 8002516:	6819      	ldr	r1, [r3, #0]
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	2b10      	cmp	r3, #16
 800251e:	d101      	bne.n	8002524 <HAL_ADC_ConfigChannel+0x1a0>
 8002520:	4a11      	ldr	r2, [pc, #68]	@ (8002568 <HAL_ADC_ConfigChannel+0x1e4>)
 8002522:	e000      	b.n	8002526 <HAL_ADC_ConfigChannel+0x1a2>
 8002524:	4a11      	ldr	r2, [pc, #68]	@ (800256c <HAL_ADC_ConfigChannel+0x1e8>)
 8002526:	4b0d      	ldr	r3, [pc, #52]	@ (800255c <HAL_ADC_ConfigChannel+0x1d8>)
 8002528:	400a      	ands	r2, r1
 800252a:	601a      	str	r2, [r3, #0]
 800252c:	e009      	b.n	8002542 <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002532:	2220      	movs	r2, #32
 8002534:	431a      	orrs	r2, r3
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 800253a:	230f      	movs	r3, #15
 800253c:	18fb      	adds	r3, r7, r3
 800253e:	2201      	movs	r2, #1
 8002540:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2234      	movs	r2, #52	@ 0x34
 8002546:	2100      	movs	r1, #0
 8002548:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800254a:	230f      	movs	r3, #15
 800254c:	18fb      	adds	r3, r7, r3
 800254e:	781b      	ldrb	r3, [r3, #0]
}
 8002550:	0018      	movs	r0, r3
 8002552:	46bd      	mov	sp, r7
 8002554:	b004      	add	sp, #16
 8002556:	bd80      	pop	{r7, pc}
 8002558:	00001001 	.word	0x00001001
 800255c:	40012708 	.word	0x40012708
 8002560:	20000008 	.word	0x20000008
 8002564:	000f4240 	.word	0x000f4240
 8002568:	ff7fffff 	.word	0xff7fffff
 800256c:	ffbfffff 	.word	0xffbfffff

08002570 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002578:	2300      	movs	r3, #0
 800257a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800257c:	2300      	movs	r3, #0
 800257e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	2203      	movs	r2, #3
 8002588:	4013      	ands	r3, r2
 800258a:	2b01      	cmp	r3, #1
 800258c:	d112      	bne.n	80025b4 <ADC_Enable+0x44>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2201      	movs	r2, #1
 8002596:	4013      	ands	r3, r2
 8002598:	2b01      	cmp	r3, #1
 800259a:	d009      	beq.n	80025b0 <ADC_Enable+0x40>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	68da      	ldr	r2, [r3, #12]
 80025a2:	2380      	movs	r3, #128	@ 0x80
 80025a4:	021b      	lsls	r3, r3, #8
 80025a6:	401a      	ands	r2, r3
 80025a8:	2380      	movs	r3, #128	@ 0x80
 80025aa:	021b      	lsls	r3, r3, #8
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d101      	bne.n	80025b4 <ADC_Enable+0x44>
 80025b0:	2301      	movs	r3, #1
 80025b2:	e000      	b.n	80025b6 <ADC_Enable+0x46>
 80025b4:	2300      	movs	r3, #0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d152      	bne.n	8002660 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	4a2a      	ldr	r2, [pc, #168]	@ (800266c <ADC_Enable+0xfc>)
 80025c2:	4013      	ands	r3, r2
 80025c4:	d00d      	beq.n	80025e2 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025ca:	2210      	movs	r2, #16
 80025cc:	431a      	orrs	r2, r3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	639a      	str	r2, [r3, #56]	@ 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025d6:	2201      	movs	r2, #1
 80025d8:	431a      	orrs	r2, r3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e03f      	b.n	8002662 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	689a      	ldr	r2, [r3, #8]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2101      	movs	r1, #1
 80025ee:	430a      	orrs	r2, r1
 80025f0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80025f2:	4b1f      	ldr	r3, [pc, #124]	@ (8002670 <ADC_Enable+0x100>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	491f      	ldr	r1, [pc, #124]	@ (8002674 <ADC_Enable+0x104>)
 80025f8:	0018      	movs	r0, r3
 80025fa:	f7fd fd85 	bl	8000108 <__udivsi3>
 80025fe:	0003      	movs	r3, r0
 8002600:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002602:	e002      	b.n	800260a <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	3b01      	subs	r3, #1
 8002608:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d1f9      	bne.n	8002604 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8002610:	f7ff fcc0 	bl	8001f94 <HAL_GetTick>
 8002614:	0003      	movs	r3, r0
 8002616:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002618:	e01b      	b.n	8002652 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800261a:	f7ff fcbb 	bl	8001f94 <HAL_GetTick>
 800261e:	0002      	movs	r2, r0
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	2b02      	cmp	r3, #2
 8002626:	d914      	bls.n	8002652 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	2201      	movs	r2, #1
 8002630:	4013      	ands	r3, r2
 8002632:	2b01      	cmp	r3, #1
 8002634:	d00d      	beq.n	8002652 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800263a:	2210      	movs	r2, #16
 800263c:	431a      	orrs	r2, r3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002646:	2201      	movs	r2, #1
 8002648:	431a      	orrs	r2, r3
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	63da      	str	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e007      	b.n	8002662 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2201      	movs	r2, #1
 800265a:	4013      	ands	r3, r2
 800265c:	2b01      	cmp	r3, #1
 800265e:	d1dc      	bne.n	800261a <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002660:	2300      	movs	r3, #0
}
 8002662:	0018      	movs	r0, r3
 8002664:	46bd      	mov	sp, r7
 8002666:	b004      	add	sp, #16
 8002668:	bd80      	pop	{r7, pc}
 800266a:	46c0      	nop			@ (mov r8, r8)
 800266c:	80000017 	.word	0x80000017
 8002670:	20000008 	.word	0x20000008
 8002674:	000f4240 	.word	0x000f4240

08002678 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002684:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800268a:	2250      	movs	r2, #80	@ 0x50
 800268c:	4013      	ands	r3, r2
 800268e:	d140      	bne.n	8002712 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002694:	2280      	movs	r2, #128	@ 0x80
 8002696:	0092      	lsls	r2, r2, #2
 8002698:	431a      	orrs	r2, r3
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	68da      	ldr	r2, [r3, #12]
 80026a4:	23c0      	movs	r3, #192	@ 0xc0
 80026a6:	011b      	lsls	r3, r3, #4
 80026a8:	4013      	ands	r3, r2
 80026aa:	d12d      	bne.n	8002708 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d129      	bne.n	8002708 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2208      	movs	r2, #8
 80026bc:	4013      	ands	r3, r2
 80026be:	2b08      	cmp	r3, #8
 80026c0:	d122      	bne.n	8002708 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	2204      	movs	r2, #4
 80026ca:	4013      	ands	r3, r2
 80026cc:	d110      	bne.n	80026f0 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	685a      	ldr	r2, [r3, #4]
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	210c      	movs	r1, #12
 80026da:	438a      	bics	r2, r1
 80026dc:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026e2:	4a11      	ldr	r2, [pc, #68]	@ (8002728 <ADC_DMAConvCplt+0xb0>)
 80026e4:	4013      	ands	r3, r2
 80026e6:	2201      	movs	r2, #1
 80026e8:	431a      	orrs	r2, r3
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	639a      	str	r2, [r3, #56]	@ 0x38
 80026ee:	e00b      	b.n	8002708 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026f4:	2220      	movs	r2, #32
 80026f6:	431a      	orrs	r2, r3
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	639a      	str	r2, [r3, #56]	@ 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002700:	2201      	movs	r2, #1
 8002702:	431a      	orrs	r2, r3
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	0018      	movs	r0, r3
 800270c:	f7ff fa5e 	bl	8001bcc <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8002710:	e005      	b.n	800271e <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	0010      	movs	r0, r2
 800271c:	4798      	blx	r3
}
 800271e:	46c0      	nop			@ (mov r8, r8)
 8002720:	46bd      	mov	sp, r7
 8002722:	b004      	add	sp, #16
 8002724:	bd80      	pop	{r7, pc}
 8002726:	46c0      	nop			@ (mov r8, r8)
 8002728:	fffffefe 	.word	0xfffffefe

0800272c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b084      	sub	sp, #16
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002738:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	0018      	movs	r0, r3
 800273e:	f7ff fa39 	bl	8001bb4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002742:	46c0      	nop			@ (mov r8, r8)
 8002744:	46bd      	mov	sp, r7
 8002746:	b004      	add	sp, #16
 8002748:	bd80      	pop	{r7, pc}

0800274a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800274a:	b580      	push	{r7, lr}
 800274c:	b084      	sub	sp, #16
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002756:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800275c:	2240      	movs	r2, #64	@ 0x40
 800275e:	431a      	orrs	r2, r3
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002768:	2204      	movs	r2, #4
 800276a:	431a      	orrs	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	63da      	str	r2, [r3, #60]	@ 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	0018      	movs	r0, r3
 8002774:	f7ff fdfe 	bl	8002374 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002778:	46c0      	nop			@ (mov r8, r8)
 800277a:	46bd      	mov	sp, r7
 800277c:	b004      	add	sp, #16
 800277e:	bd80      	pop	{r7, pc}

08002780 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002780:	b590      	push	{r4, r7, lr}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	0002      	movs	r2, r0
 8002788:	6039      	str	r1, [r7, #0]
 800278a:	1dfb      	adds	r3, r7, #7
 800278c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800278e:	1dfb      	adds	r3, r7, #7
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	2b7f      	cmp	r3, #127	@ 0x7f
 8002794:	d828      	bhi.n	80027e8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002796:	4a2f      	ldr	r2, [pc, #188]	@ (8002854 <__NVIC_SetPriority+0xd4>)
 8002798:	1dfb      	adds	r3, r7, #7
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	b25b      	sxtb	r3, r3
 800279e:	089b      	lsrs	r3, r3, #2
 80027a0:	33c0      	adds	r3, #192	@ 0xc0
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	589b      	ldr	r3, [r3, r2]
 80027a6:	1dfa      	adds	r2, r7, #7
 80027a8:	7812      	ldrb	r2, [r2, #0]
 80027aa:	0011      	movs	r1, r2
 80027ac:	2203      	movs	r2, #3
 80027ae:	400a      	ands	r2, r1
 80027b0:	00d2      	lsls	r2, r2, #3
 80027b2:	21ff      	movs	r1, #255	@ 0xff
 80027b4:	4091      	lsls	r1, r2
 80027b6:	000a      	movs	r2, r1
 80027b8:	43d2      	mvns	r2, r2
 80027ba:	401a      	ands	r2, r3
 80027bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	019b      	lsls	r3, r3, #6
 80027c2:	22ff      	movs	r2, #255	@ 0xff
 80027c4:	401a      	ands	r2, r3
 80027c6:	1dfb      	adds	r3, r7, #7
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	0018      	movs	r0, r3
 80027cc:	2303      	movs	r3, #3
 80027ce:	4003      	ands	r3, r0
 80027d0:	00db      	lsls	r3, r3, #3
 80027d2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027d4:	481f      	ldr	r0, [pc, #124]	@ (8002854 <__NVIC_SetPriority+0xd4>)
 80027d6:	1dfb      	adds	r3, r7, #7
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	b25b      	sxtb	r3, r3
 80027dc:	089b      	lsrs	r3, r3, #2
 80027de:	430a      	orrs	r2, r1
 80027e0:	33c0      	adds	r3, #192	@ 0xc0
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80027e6:	e031      	b.n	800284c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027e8:	4a1b      	ldr	r2, [pc, #108]	@ (8002858 <__NVIC_SetPriority+0xd8>)
 80027ea:	1dfb      	adds	r3, r7, #7
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	0019      	movs	r1, r3
 80027f0:	230f      	movs	r3, #15
 80027f2:	400b      	ands	r3, r1
 80027f4:	3b08      	subs	r3, #8
 80027f6:	089b      	lsrs	r3, r3, #2
 80027f8:	3306      	adds	r3, #6
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	18d3      	adds	r3, r2, r3
 80027fe:	3304      	adds	r3, #4
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	1dfa      	adds	r2, r7, #7
 8002804:	7812      	ldrb	r2, [r2, #0]
 8002806:	0011      	movs	r1, r2
 8002808:	2203      	movs	r2, #3
 800280a:	400a      	ands	r2, r1
 800280c:	00d2      	lsls	r2, r2, #3
 800280e:	21ff      	movs	r1, #255	@ 0xff
 8002810:	4091      	lsls	r1, r2
 8002812:	000a      	movs	r2, r1
 8002814:	43d2      	mvns	r2, r2
 8002816:	401a      	ands	r2, r3
 8002818:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	019b      	lsls	r3, r3, #6
 800281e:	22ff      	movs	r2, #255	@ 0xff
 8002820:	401a      	ands	r2, r3
 8002822:	1dfb      	adds	r3, r7, #7
 8002824:	781b      	ldrb	r3, [r3, #0]
 8002826:	0018      	movs	r0, r3
 8002828:	2303      	movs	r3, #3
 800282a:	4003      	ands	r3, r0
 800282c:	00db      	lsls	r3, r3, #3
 800282e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002830:	4809      	ldr	r0, [pc, #36]	@ (8002858 <__NVIC_SetPriority+0xd8>)
 8002832:	1dfb      	adds	r3, r7, #7
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	001c      	movs	r4, r3
 8002838:	230f      	movs	r3, #15
 800283a:	4023      	ands	r3, r4
 800283c:	3b08      	subs	r3, #8
 800283e:	089b      	lsrs	r3, r3, #2
 8002840:	430a      	orrs	r2, r1
 8002842:	3306      	adds	r3, #6
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	18c3      	adds	r3, r0, r3
 8002848:	3304      	adds	r3, #4
 800284a:	601a      	str	r2, [r3, #0]
}
 800284c:	46c0      	nop			@ (mov r8, r8)
 800284e:	46bd      	mov	sp, r7
 8002850:	b003      	add	sp, #12
 8002852:	bd90      	pop	{r4, r7, pc}
 8002854:	e000e100 	.word	0xe000e100
 8002858:	e000ed00 	.word	0xe000ed00

0800285c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	1e5a      	subs	r2, r3, #1
 8002868:	2380      	movs	r3, #128	@ 0x80
 800286a:	045b      	lsls	r3, r3, #17
 800286c:	429a      	cmp	r2, r3
 800286e:	d301      	bcc.n	8002874 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002870:	2301      	movs	r3, #1
 8002872:	e010      	b.n	8002896 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002874:	4b0a      	ldr	r3, [pc, #40]	@ (80028a0 <SysTick_Config+0x44>)
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	3a01      	subs	r2, #1
 800287a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800287c:	2301      	movs	r3, #1
 800287e:	425b      	negs	r3, r3
 8002880:	2103      	movs	r1, #3
 8002882:	0018      	movs	r0, r3
 8002884:	f7ff ff7c 	bl	8002780 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002888:	4b05      	ldr	r3, [pc, #20]	@ (80028a0 <SysTick_Config+0x44>)
 800288a:	2200      	movs	r2, #0
 800288c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800288e:	4b04      	ldr	r3, [pc, #16]	@ (80028a0 <SysTick_Config+0x44>)
 8002890:	2207      	movs	r2, #7
 8002892:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002894:	2300      	movs	r3, #0
}
 8002896:	0018      	movs	r0, r3
 8002898:	46bd      	mov	sp, r7
 800289a:	b002      	add	sp, #8
 800289c:	bd80      	pop	{r7, pc}
 800289e:	46c0      	nop			@ (mov r8, r8)
 80028a0:	e000e010 	.word	0xe000e010

080028a4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	60b9      	str	r1, [r7, #8]
 80028ac:	607a      	str	r2, [r7, #4]
 80028ae:	210f      	movs	r1, #15
 80028b0:	187b      	adds	r3, r7, r1
 80028b2:	1c02      	adds	r2, r0, #0
 80028b4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80028b6:	68ba      	ldr	r2, [r7, #8]
 80028b8:	187b      	adds	r3, r7, r1
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	b25b      	sxtb	r3, r3
 80028be:	0011      	movs	r1, r2
 80028c0:	0018      	movs	r0, r3
 80028c2:	f7ff ff5d 	bl	8002780 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80028c6:	46c0      	nop			@ (mov r8, r8)
 80028c8:	46bd      	mov	sp, r7
 80028ca:	b004      	add	sp, #16
 80028cc:	bd80      	pop	{r7, pc}

080028ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028ce:	b580      	push	{r7, lr}
 80028d0:	b082      	sub	sp, #8
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	0018      	movs	r0, r3
 80028da:	f7ff ffbf 	bl	800285c <SysTick_Config>
 80028de:	0003      	movs	r3, r0
}
 80028e0:	0018      	movs	r0, r3
 80028e2:	46bd      	mov	sp, r7
 80028e4:	b002      	add	sp, #8
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80028f0:	2300      	movs	r3, #0
 80028f2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d101      	bne.n	80028fe <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e036      	b.n	800296c <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2221      	movs	r2, #33	@ 0x21
 8002902:	2102      	movs	r1, #2
 8002904:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	4a18      	ldr	r2, [pc, #96]	@ (8002974 <HAL_DMA_Init+0x8c>)
 8002912:	4013      	ands	r3, r2
 8002914:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800291e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800292a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	695b      	ldr	r3, [r3, #20]
 8002930:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002936:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	69db      	ldr	r3, [r3, #28]
 800293c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800293e:	68fa      	ldr	r2, [r7, #12]
 8002940:	4313      	orrs	r3, r2
 8002942:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	68fa      	ldr	r2, [r7, #12]
 800294a:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	0018      	movs	r0, r3
 8002950:	f000 f946 	bl	8002be0 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2221      	movs	r2, #33	@ 0x21
 800295e:	2101      	movs	r1, #1
 8002960:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2220      	movs	r2, #32
 8002966:	2100      	movs	r1, #0
 8002968:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800296a:	2300      	movs	r3, #0
}
 800296c:	0018      	movs	r0, r3
 800296e:	46bd      	mov	sp, r7
 8002970:	b004      	add	sp, #16
 8002972:	bd80      	pop	{r7, pc}
 8002974:	ffffc00f 	.word	0xffffc00f

08002978 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b086      	sub	sp, #24
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	607a      	str	r2, [r7, #4]
 8002984:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002986:	2317      	movs	r3, #23
 8002988:	18fb      	adds	r3, r7, r3
 800298a:	2200      	movs	r2, #0
 800298c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2220      	movs	r2, #32
 8002992:	5c9b      	ldrb	r3, [r3, r2]
 8002994:	2b01      	cmp	r3, #1
 8002996:	d101      	bne.n	800299c <HAL_DMA_Start_IT+0x24>
 8002998:	2302      	movs	r3, #2
 800299a:	e04f      	b.n	8002a3c <HAL_DMA_Start_IT+0xc4>
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2220      	movs	r2, #32
 80029a0:	2101      	movs	r1, #1
 80029a2:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2221      	movs	r2, #33	@ 0x21
 80029a8:	5c9b      	ldrb	r3, [r3, r2]
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d13a      	bne.n	8002a26 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2221      	movs	r2, #33	@ 0x21
 80029b4:	2102      	movs	r1, #2
 80029b6:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2200      	movs	r2, #0
 80029bc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2101      	movs	r1, #1
 80029ca:	438a      	bics	r2, r1
 80029cc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	68b9      	ldr	r1, [r7, #8]
 80029d4:	68f8      	ldr	r0, [r7, #12]
 80029d6:	f000 f8d7 	bl	8002b88 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d008      	beq.n	80029f4 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	210e      	movs	r1, #14
 80029ee:	430a      	orrs	r2, r1
 80029f0:	601a      	str	r2, [r3, #0]
 80029f2:	e00f      	b.n	8002a14 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	210a      	movs	r1, #10
 8002a00:	430a      	orrs	r2, r1
 8002a02:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2104      	movs	r1, #4
 8002a10:	438a      	bics	r2, r1
 8002a12:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	2101      	movs	r1, #1
 8002a20:	430a      	orrs	r2, r1
 8002a22:	601a      	str	r2, [r3, #0]
 8002a24:	e007      	b.n	8002a36 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2220      	movs	r2, #32
 8002a2a:	2100      	movs	r1, #0
 8002a2c:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002a2e:	2317      	movs	r3, #23
 8002a30:	18fb      	adds	r3, r7, r3
 8002a32:	2202      	movs	r2, #2
 8002a34:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8002a36:	2317      	movs	r3, #23
 8002a38:	18fb      	adds	r3, r7, r3
 8002a3a:	781b      	ldrb	r3, [r3, #0]
}
 8002a3c:	0018      	movs	r0, r3
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	b006      	add	sp, #24
 8002a42:	bd80      	pop	{r7, pc}

08002a44 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a60:	2204      	movs	r2, #4
 8002a62:	409a      	lsls	r2, r3
 8002a64:	0013      	movs	r3, r2
 8002a66:	68fa      	ldr	r2, [r7, #12]
 8002a68:	4013      	ands	r3, r2
 8002a6a:	d024      	beq.n	8002ab6 <HAL_DMA_IRQHandler+0x72>
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	2204      	movs	r2, #4
 8002a70:	4013      	ands	r3, r2
 8002a72:	d020      	beq.n	8002ab6 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	2220      	movs	r2, #32
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	d107      	bne.n	8002a90 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	2104      	movs	r1, #4
 8002a8c:	438a      	bics	r2, r1
 8002a8e:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a98:	2104      	movs	r1, #4
 8002a9a:	4091      	lsls	r1, r2
 8002a9c:	000a      	movs	r2, r1
 8002a9e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d100      	bne.n	8002aaa <HAL_DMA_IRQHandler+0x66>
 8002aa8:	e06a      	b.n	8002b80 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	0010      	movs	r0, r2
 8002ab2:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002ab4:	e064      	b.n	8002b80 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aba:	2202      	movs	r2, #2
 8002abc:	409a      	lsls	r2, r3
 8002abe:	0013      	movs	r3, r2
 8002ac0:	68fa      	ldr	r2, [r7, #12]
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	d02b      	beq.n	8002b1e <HAL_DMA_IRQHandler+0xda>
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	2202      	movs	r2, #2
 8002aca:	4013      	ands	r3, r2
 8002acc:	d027      	beq.n	8002b1e <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2220      	movs	r2, #32
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	d10b      	bne.n	8002af2 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	210a      	movs	r1, #10
 8002ae6:	438a      	bics	r2, r1
 8002ae8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2221      	movs	r2, #33	@ 0x21
 8002aee:	2101      	movs	r1, #1
 8002af0:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002afa:	2102      	movs	r1, #2
 8002afc:	4091      	lsls	r1, r2
 8002afe:	000a      	movs	r2, r1
 8002b00:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2220      	movs	r2, #32
 8002b06:	2100      	movs	r1, #0
 8002b08:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d036      	beq.n	8002b80 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	0010      	movs	r0, r2
 8002b1a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002b1c:	e030      	b.n	8002b80 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b22:	2208      	movs	r2, #8
 8002b24:	409a      	lsls	r2, r3
 8002b26:	0013      	movs	r3, r2
 8002b28:	68fa      	ldr	r2, [r7, #12]
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	d028      	beq.n	8002b80 <HAL_DMA_IRQHandler+0x13c>
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	2208      	movs	r2, #8
 8002b32:	4013      	ands	r3, r2
 8002b34:	d024      	beq.n	8002b80 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	210e      	movs	r1, #14
 8002b42:	438a      	bics	r2, r1
 8002b44:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b4e:	2101      	movs	r1, #1
 8002b50:	4091      	lsls	r1, r2
 8002b52:	000a      	movs	r2, r1
 8002b54:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2201      	movs	r2, #1
 8002b5a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2221      	movs	r2, #33	@ 0x21
 8002b60:	2101      	movs	r1, #1
 8002b62:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2220      	movs	r2, #32
 8002b68:	2100      	movs	r1, #0
 8002b6a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d005      	beq.n	8002b80 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b78:	687a      	ldr	r2, [r7, #4]
 8002b7a:	0010      	movs	r0, r2
 8002b7c:	4798      	blx	r3
    }
  }
}
 8002b7e:	e7ff      	b.n	8002b80 <HAL_DMA_IRQHandler+0x13c>
 8002b80:	46c0      	nop			@ (mov r8, r8)
 8002b82:	46bd      	mov	sp, r7
 8002b84:	b004      	add	sp, #16
 8002b86:	bd80      	pop	{r7, pc}

08002b88 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	607a      	str	r2, [r7, #4]
 8002b94:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b9e:	2101      	movs	r1, #1
 8002ba0:	4091      	lsls	r1, r2
 8002ba2:	000a      	movs	r2, r1
 8002ba4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	683a      	ldr	r2, [r7, #0]
 8002bac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	2b10      	cmp	r3, #16
 8002bb4:	d108      	bne.n	8002bc8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	687a      	ldr	r2, [r7, #4]
 8002bbc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	68ba      	ldr	r2, [r7, #8]
 8002bc4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002bc6:	e007      	b.n	8002bd8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	68ba      	ldr	r2, [r7, #8]
 8002bce:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	60da      	str	r2, [r3, #12]
}
 8002bd8:	46c0      	nop			@ (mov r8, r8)
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	b004      	add	sp, #16
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a08      	ldr	r2, [pc, #32]	@ (8002c10 <DMA_CalcBaseAndBitshift+0x30>)
 8002bee:	4694      	mov	ip, r2
 8002bf0:	4463      	add	r3, ip
 8002bf2:	2114      	movs	r1, #20
 8002bf4:	0018      	movs	r0, r3
 8002bf6:	f7fd fa87 	bl	8000108 <__udivsi3>
 8002bfa:	0003      	movs	r3, r0
 8002bfc:	009a      	lsls	r2, r3, #2
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4a03      	ldr	r2, [pc, #12]	@ (8002c14 <DMA_CalcBaseAndBitshift+0x34>)
 8002c06:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8002c08:	46c0      	nop			@ (mov r8, r8)
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	b002      	add	sp, #8
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	bffdfff8 	.word	0xbffdfff8
 8002c14:	40020000 	.word	0x40020000

08002c18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b086      	sub	sp, #24
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
 8002c20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c22:	2300      	movs	r3, #0
 8002c24:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c26:	e14f      	b.n	8002ec8 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2101      	movs	r1, #1
 8002c2e:	697a      	ldr	r2, [r7, #20]
 8002c30:	4091      	lsls	r1, r2
 8002c32:	000a      	movs	r2, r1
 8002c34:	4013      	ands	r3, r2
 8002c36:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d100      	bne.n	8002c40 <HAL_GPIO_Init+0x28>
 8002c3e:	e140      	b.n	8002ec2 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	2203      	movs	r2, #3
 8002c46:	4013      	ands	r3, r2
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d005      	beq.n	8002c58 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	2203      	movs	r2, #3
 8002c52:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002c54:	2b02      	cmp	r3, #2
 8002c56:	d130      	bne.n	8002cba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	2203      	movs	r2, #3
 8002c64:	409a      	lsls	r2, r3
 8002c66:	0013      	movs	r3, r2
 8002c68:	43da      	mvns	r2, r3
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	68da      	ldr	r2, [r3, #12]
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	005b      	lsls	r3, r3, #1
 8002c78:	409a      	lsls	r2, r3
 8002c7a:	0013      	movs	r3, r2
 8002c7c:	693a      	ldr	r2, [r7, #16]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	693a      	ldr	r2, [r7, #16]
 8002c86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c8e:	2201      	movs	r2, #1
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	409a      	lsls	r2, r3
 8002c94:	0013      	movs	r3, r2
 8002c96:	43da      	mvns	r2, r3
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	091b      	lsrs	r3, r3, #4
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	401a      	ands	r2, r3
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	409a      	lsls	r2, r3
 8002cac:	0013      	movs	r3, r2
 8002cae:	693a      	ldr	r2, [r7, #16]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	693a      	ldr	r2, [r7, #16]
 8002cb8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	2203      	movs	r2, #3
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	2b03      	cmp	r3, #3
 8002cc4:	d017      	beq.n	8002cf6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	68db      	ldr	r3, [r3, #12]
 8002cca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	005b      	lsls	r3, r3, #1
 8002cd0:	2203      	movs	r2, #3
 8002cd2:	409a      	lsls	r2, r3
 8002cd4:	0013      	movs	r3, r2
 8002cd6:	43da      	mvns	r2, r3
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	4013      	ands	r3, r2
 8002cdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	689a      	ldr	r2, [r3, #8]
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	005b      	lsls	r3, r3, #1
 8002ce6:	409a      	lsls	r2, r3
 8002ce8:	0013      	movs	r3, r2
 8002cea:	693a      	ldr	r2, [r7, #16]
 8002cec:	4313      	orrs	r3, r2
 8002cee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	693a      	ldr	r2, [r7, #16]
 8002cf4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	2203      	movs	r2, #3
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	2b02      	cmp	r3, #2
 8002d00:	d123      	bne.n	8002d4a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	08da      	lsrs	r2, r3, #3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	3208      	adds	r2, #8
 8002d0a:	0092      	lsls	r2, r2, #2
 8002d0c:	58d3      	ldr	r3, [r2, r3]
 8002d0e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	2207      	movs	r2, #7
 8002d14:	4013      	ands	r3, r2
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	220f      	movs	r2, #15
 8002d1a:	409a      	lsls	r2, r3
 8002d1c:	0013      	movs	r3, r2
 8002d1e:	43da      	mvns	r2, r3
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	4013      	ands	r3, r2
 8002d24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	691a      	ldr	r2, [r3, #16]
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	2107      	movs	r1, #7
 8002d2e:	400b      	ands	r3, r1
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	409a      	lsls	r2, r3
 8002d34:	0013      	movs	r3, r2
 8002d36:	693a      	ldr	r2, [r7, #16]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	08da      	lsrs	r2, r3, #3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	3208      	adds	r2, #8
 8002d44:	0092      	lsls	r2, r2, #2
 8002d46:	6939      	ldr	r1, [r7, #16]
 8002d48:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	005b      	lsls	r3, r3, #1
 8002d54:	2203      	movs	r2, #3
 8002d56:	409a      	lsls	r2, r3
 8002d58:	0013      	movs	r3, r2
 8002d5a:	43da      	mvns	r2, r3
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	4013      	ands	r3, r2
 8002d60:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	2203      	movs	r2, #3
 8002d68:	401a      	ands	r2, r3
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	005b      	lsls	r3, r3, #1
 8002d6e:	409a      	lsls	r2, r3
 8002d70:	0013      	movs	r3, r2
 8002d72:	693a      	ldr	r2, [r7, #16]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	693a      	ldr	r2, [r7, #16]
 8002d7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	685a      	ldr	r2, [r3, #4]
 8002d82:	23c0      	movs	r3, #192	@ 0xc0
 8002d84:	029b      	lsls	r3, r3, #10
 8002d86:	4013      	ands	r3, r2
 8002d88:	d100      	bne.n	8002d8c <HAL_GPIO_Init+0x174>
 8002d8a:	e09a      	b.n	8002ec2 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d8c:	4b54      	ldr	r3, [pc, #336]	@ (8002ee0 <HAL_GPIO_Init+0x2c8>)
 8002d8e:	699a      	ldr	r2, [r3, #24]
 8002d90:	4b53      	ldr	r3, [pc, #332]	@ (8002ee0 <HAL_GPIO_Init+0x2c8>)
 8002d92:	2101      	movs	r1, #1
 8002d94:	430a      	orrs	r2, r1
 8002d96:	619a      	str	r2, [r3, #24]
 8002d98:	4b51      	ldr	r3, [pc, #324]	@ (8002ee0 <HAL_GPIO_Init+0x2c8>)
 8002d9a:	699b      	ldr	r3, [r3, #24]
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	4013      	ands	r3, r2
 8002da0:	60bb      	str	r3, [r7, #8]
 8002da2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002da4:	4a4f      	ldr	r2, [pc, #316]	@ (8002ee4 <HAL_GPIO_Init+0x2cc>)
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	089b      	lsrs	r3, r3, #2
 8002daa:	3302      	adds	r3, #2
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	589b      	ldr	r3, [r3, r2]
 8002db0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	2203      	movs	r2, #3
 8002db6:	4013      	ands	r3, r2
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	220f      	movs	r2, #15
 8002dbc:	409a      	lsls	r2, r3
 8002dbe:	0013      	movs	r3, r2
 8002dc0:	43da      	mvns	r2, r3
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	2390      	movs	r3, #144	@ 0x90
 8002dcc:	05db      	lsls	r3, r3, #23
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d013      	beq.n	8002dfa <HAL_GPIO_Init+0x1e2>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4a44      	ldr	r2, [pc, #272]	@ (8002ee8 <HAL_GPIO_Init+0x2d0>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d00d      	beq.n	8002df6 <HAL_GPIO_Init+0x1de>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a43      	ldr	r2, [pc, #268]	@ (8002eec <HAL_GPIO_Init+0x2d4>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d007      	beq.n	8002df2 <HAL_GPIO_Init+0x1da>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4a42      	ldr	r2, [pc, #264]	@ (8002ef0 <HAL_GPIO_Init+0x2d8>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d101      	bne.n	8002dee <HAL_GPIO_Init+0x1d6>
 8002dea:	2303      	movs	r3, #3
 8002dec:	e006      	b.n	8002dfc <HAL_GPIO_Init+0x1e4>
 8002dee:	2305      	movs	r3, #5
 8002df0:	e004      	b.n	8002dfc <HAL_GPIO_Init+0x1e4>
 8002df2:	2302      	movs	r3, #2
 8002df4:	e002      	b.n	8002dfc <HAL_GPIO_Init+0x1e4>
 8002df6:	2301      	movs	r3, #1
 8002df8:	e000      	b.n	8002dfc <HAL_GPIO_Init+0x1e4>
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	697a      	ldr	r2, [r7, #20]
 8002dfe:	2103      	movs	r1, #3
 8002e00:	400a      	ands	r2, r1
 8002e02:	0092      	lsls	r2, r2, #2
 8002e04:	4093      	lsls	r3, r2
 8002e06:	693a      	ldr	r2, [r7, #16]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002e0c:	4935      	ldr	r1, [pc, #212]	@ (8002ee4 <HAL_GPIO_Init+0x2cc>)
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	089b      	lsrs	r3, r3, #2
 8002e12:	3302      	adds	r3, #2
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	693a      	ldr	r2, [r7, #16]
 8002e18:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e1a:	4b36      	ldr	r3, [pc, #216]	@ (8002ef4 <HAL_GPIO_Init+0x2dc>)
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	43da      	mvns	r2, r3
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	4013      	ands	r3, r2
 8002e28:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	685a      	ldr	r2, [r3, #4]
 8002e2e:	2380      	movs	r3, #128	@ 0x80
 8002e30:	035b      	lsls	r3, r3, #13
 8002e32:	4013      	ands	r3, r2
 8002e34:	d003      	beq.n	8002e3e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8002e36:	693a      	ldr	r2, [r7, #16]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002e3e:	4b2d      	ldr	r3, [pc, #180]	@ (8002ef4 <HAL_GPIO_Init+0x2dc>)
 8002e40:	693a      	ldr	r2, [r7, #16]
 8002e42:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002e44:	4b2b      	ldr	r3, [pc, #172]	@ (8002ef4 <HAL_GPIO_Init+0x2dc>)
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	43da      	mvns	r2, r3
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	4013      	ands	r3, r2
 8002e52:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	685a      	ldr	r2, [r3, #4]
 8002e58:	2380      	movs	r3, #128	@ 0x80
 8002e5a:	039b      	lsls	r3, r3, #14
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	d003      	beq.n	8002e68 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002e60:	693a      	ldr	r2, [r7, #16]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002e68:	4b22      	ldr	r3, [pc, #136]	@ (8002ef4 <HAL_GPIO_Init+0x2dc>)
 8002e6a:	693a      	ldr	r2, [r7, #16]
 8002e6c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8002e6e:	4b21      	ldr	r3, [pc, #132]	@ (8002ef4 <HAL_GPIO_Init+0x2dc>)
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	43da      	mvns	r2, r3
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	685a      	ldr	r2, [r3, #4]
 8002e82:	2380      	movs	r3, #128	@ 0x80
 8002e84:	029b      	lsls	r3, r3, #10
 8002e86:	4013      	ands	r3, r2
 8002e88:	d003      	beq.n	8002e92 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8002e8a:	693a      	ldr	r2, [r7, #16]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002e92:	4b18      	ldr	r3, [pc, #96]	@ (8002ef4 <HAL_GPIO_Init+0x2dc>)
 8002e94:	693a      	ldr	r2, [r7, #16]
 8002e96:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8002e98:	4b16      	ldr	r3, [pc, #88]	@ (8002ef4 <HAL_GPIO_Init+0x2dc>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	43da      	mvns	r2, r3
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	685a      	ldr	r2, [r3, #4]
 8002eac:	2380      	movs	r3, #128	@ 0x80
 8002eae:	025b      	lsls	r3, r3, #9
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	d003      	beq.n	8002ebc <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8002eb4:	693a      	ldr	r2, [r7, #16]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002ebc:	4b0d      	ldr	r3, [pc, #52]	@ (8002ef4 <HAL_GPIO_Init+0x2dc>)
 8002ebe:	693a      	ldr	r2, [r7, #16]
 8002ec0:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	3301      	adds	r3, #1
 8002ec6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	40da      	lsrs	r2, r3
 8002ed0:	1e13      	subs	r3, r2, #0
 8002ed2:	d000      	beq.n	8002ed6 <HAL_GPIO_Init+0x2be>
 8002ed4:	e6a8      	b.n	8002c28 <HAL_GPIO_Init+0x10>
  } 
}
 8002ed6:	46c0      	nop			@ (mov r8, r8)
 8002ed8:	46c0      	nop			@ (mov r8, r8)
 8002eda:	46bd      	mov	sp, r7
 8002edc:	b006      	add	sp, #24
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	40021000 	.word	0x40021000
 8002ee4:	40010000 	.word	0x40010000
 8002ee8:	48000400 	.word	0x48000400
 8002eec:	48000800 	.word	0x48000800
 8002ef0:	48000c00 	.word	0x48000c00
 8002ef4:	40010400 	.word	0x40010400

08002ef8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	0008      	movs	r0, r1
 8002f02:	0011      	movs	r1, r2
 8002f04:	1cbb      	adds	r3, r7, #2
 8002f06:	1c02      	adds	r2, r0, #0
 8002f08:	801a      	strh	r2, [r3, #0]
 8002f0a:	1c7b      	adds	r3, r7, #1
 8002f0c:	1c0a      	adds	r2, r1, #0
 8002f0e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f10:	1c7b      	adds	r3, r7, #1
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d004      	beq.n	8002f22 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f18:	1cbb      	adds	r3, r7, #2
 8002f1a:	881a      	ldrh	r2, [r3, #0]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002f20:	e003      	b.n	8002f2a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002f22:	1cbb      	adds	r3, r7, #2
 8002f24:	881a      	ldrh	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002f2a:	46c0      	nop			@ (mov r8, r8)
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	b002      	add	sp, #8
 8002f30:	bd80      	pop	{r7, pc}
	...

08002f34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b088      	sub	sp, #32
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d101      	bne.n	8002f46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e301      	b.n	800354a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	d100      	bne.n	8002f52 <HAL_RCC_OscConfig+0x1e>
 8002f50:	e08d      	b.n	800306e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002f52:	4bc3      	ldr	r3, [pc, #780]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	220c      	movs	r2, #12
 8002f58:	4013      	ands	r3, r2
 8002f5a:	2b04      	cmp	r3, #4
 8002f5c:	d00e      	beq.n	8002f7c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f5e:	4bc0      	ldr	r3, [pc, #768]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	220c      	movs	r2, #12
 8002f64:	4013      	ands	r3, r2
 8002f66:	2b08      	cmp	r3, #8
 8002f68:	d116      	bne.n	8002f98 <HAL_RCC_OscConfig+0x64>
 8002f6a:	4bbd      	ldr	r3, [pc, #756]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8002f6c:	685a      	ldr	r2, [r3, #4]
 8002f6e:	2380      	movs	r3, #128	@ 0x80
 8002f70:	025b      	lsls	r3, r3, #9
 8002f72:	401a      	ands	r2, r3
 8002f74:	2380      	movs	r3, #128	@ 0x80
 8002f76:	025b      	lsls	r3, r3, #9
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d10d      	bne.n	8002f98 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f7c:	4bb8      	ldr	r3, [pc, #736]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	2380      	movs	r3, #128	@ 0x80
 8002f82:	029b      	lsls	r3, r3, #10
 8002f84:	4013      	ands	r3, r2
 8002f86:	d100      	bne.n	8002f8a <HAL_RCC_OscConfig+0x56>
 8002f88:	e070      	b.n	800306c <HAL_RCC_OscConfig+0x138>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d000      	beq.n	8002f94 <HAL_RCC_OscConfig+0x60>
 8002f92:	e06b      	b.n	800306c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e2d8      	b.n	800354a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d107      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x7c>
 8002fa0:	4baf      	ldr	r3, [pc, #700]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	4bae      	ldr	r3, [pc, #696]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8002fa6:	2180      	movs	r1, #128	@ 0x80
 8002fa8:	0249      	lsls	r1, r1, #9
 8002faa:	430a      	orrs	r2, r1
 8002fac:	601a      	str	r2, [r3, #0]
 8002fae:	e02f      	b.n	8003010 <HAL_RCC_OscConfig+0xdc>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d10c      	bne.n	8002fd2 <HAL_RCC_OscConfig+0x9e>
 8002fb8:	4ba9      	ldr	r3, [pc, #676]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	4ba8      	ldr	r3, [pc, #672]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8002fbe:	49a9      	ldr	r1, [pc, #676]	@ (8003264 <HAL_RCC_OscConfig+0x330>)
 8002fc0:	400a      	ands	r2, r1
 8002fc2:	601a      	str	r2, [r3, #0]
 8002fc4:	4ba6      	ldr	r3, [pc, #664]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	4ba5      	ldr	r3, [pc, #660]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8002fca:	49a7      	ldr	r1, [pc, #668]	@ (8003268 <HAL_RCC_OscConfig+0x334>)
 8002fcc:	400a      	ands	r2, r1
 8002fce:	601a      	str	r2, [r3, #0]
 8002fd0:	e01e      	b.n	8003010 <HAL_RCC_OscConfig+0xdc>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	2b05      	cmp	r3, #5
 8002fd8:	d10e      	bne.n	8002ff8 <HAL_RCC_OscConfig+0xc4>
 8002fda:	4ba1      	ldr	r3, [pc, #644]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	4ba0      	ldr	r3, [pc, #640]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8002fe0:	2180      	movs	r1, #128	@ 0x80
 8002fe2:	02c9      	lsls	r1, r1, #11
 8002fe4:	430a      	orrs	r2, r1
 8002fe6:	601a      	str	r2, [r3, #0]
 8002fe8:	4b9d      	ldr	r3, [pc, #628]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	4b9c      	ldr	r3, [pc, #624]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8002fee:	2180      	movs	r1, #128	@ 0x80
 8002ff0:	0249      	lsls	r1, r1, #9
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	601a      	str	r2, [r3, #0]
 8002ff6:	e00b      	b.n	8003010 <HAL_RCC_OscConfig+0xdc>
 8002ff8:	4b99      	ldr	r3, [pc, #612]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	4b98      	ldr	r3, [pc, #608]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8002ffe:	4999      	ldr	r1, [pc, #612]	@ (8003264 <HAL_RCC_OscConfig+0x330>)
 8003000:	400a      	ands	r2, r1
 8003002:	601a      	str	r2, [r3, #0]
 8003004:	4b96      	ldr	r3, [pc, #600]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	4b95      	ldr	r3, [pc, #596]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 800300a:	4997      	ldr	r1, [pc, #604]	@ (8003268 <HAL_RCC_OscConfig+0x334>)
 800300c:	400a      	ands	r2, r1
 800300e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d014      	beq.n	8003042 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003018:	f7fe ffbc 	bl	8001f94 <HAL_GetTick>
 800301c:	0003      	movs	r3, r0
 800301e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003020:	e008      	b.n	8003034 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003022:	f7fe ffb7 	bl	8001f94 <HAL_GetTick>
 8003026:	0002      	movs	r2, r0
 8003028:	69bb      	ldr	r3, [r7, #24]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	2b64      	cmp	r3, #100	@ 0x64
 800302e:	d901      	bls.n	8003034 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003030:	2303      	movs	r3, #3
 8003032:	e28a      	b.n	800354a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003034:	4b8a      	ldr	r3, [pc, #552]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	2380      	movs	r3, #128	@ 0x80
 800303a:	029b      	lsls	r3, r3, #10
 800303c:	4013      	ands	r3, r2
 800303e:	d0f0      	beq.n	8003022 <HAL_RCC_OscConfig+0xee>
 8003040:	e015      	b.n	800306e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003042:	f7fe ffa7 	bl	8001f94 <HAL_GetTick>
 8003046:	0003      	movs	r3, r0
 8003048:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800304a:	e008      	b.n	800305e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800304c:	f7fe ffa2 	bl	8001f94 <HAL_GetTick>
 8003050:	0002      	movs	r2, r0
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b64      	cmp	r3, #100	@ 0x64
 8003058:	d901      	bls.n	800305e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e275      	b.n	800354a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800305e:	4b80      	ldr	r3, [pc, #512]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	2380      	movs	r3, #128	@ 0x80
 8003064:	029b      	lsls	r3, r3, #10
 8003066:	4013      	ands	r3, r2
 8003068:	d1f0      	bne.n	800304c <HAL_RCC_OscConfig+0x118>
 800306a:	e000      	b.n	800306e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800306c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2202      	movs	r2, #2
 8003074:	4013      	ands	r3, r2
 8003076:	d100      	bne.n	800307a <HAL_RCC_OscConfig+0x146>
 8003078:	e069      	b.n	800314e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800307a:	4b79      	ldr	r3, [pc, #484]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	220c      	movs	r2, #12
 8003080:	4013      	ands	r3, r2
 8003082:	d00b      	beq.n	800309c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003084:	4b76      	ldr	r3, [pc, #472]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	220c      	movs	r2, #12
 800308a:	4013      	ands	r3, r2
 800308c:	2b08      	cmp	r3, #8
 800308e:	d11c      	bne.n	80030ca <HAL_RCC_OscConfig+0x196>
 8003090:	4b73      	ldr	r3, [pc, #460]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8003092:	685a      	ldr	r2, [r3, #4]
 8003094:	2380      	movs	r3, #128	@ 0x80
 8003096:	025b      	lsls	r3, r3, #9
 8003098:	4013      	ands	r3, r2
 800309a:	d116      	bne.n	80030ca <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800309c:	4b70      	ldr	r3, [pc, #448]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2202      	movs	r2, #2
 80030a2:	4013      	ands	r3, r2
 80030a4:	d005      	beq.n	80030b2 <HAL_RCC_OscConfig+0x17e>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d001      	beq.n	80030b2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e24b      	b.n	800354a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030b2:	4b6b      	ldr	r3, [pc, #428]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	22f8      	movs	r2, #248	@ 0xf8
 80030b8:	4393      	bics	r3, r2
 80030ba:	0019      	movs	r1, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	691b      	ldr	r3, [r3, #16]
 80030c0:	00da      	lsls	r2, r3, #3
 80030c2:	4b67      	ldr	r3, [pc, #412]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 80030c4:	430a      	orrs	r2, r1
 80030c6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030c8:	e041      	b.n	800314e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d024      	beq.n	800311c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030d2:	4b63      	ldr	r3, [pc, #396]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	4b62      	ldr	r3, [pc, #392]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 80030d8:	2101      	movs	r1, #1
 80030da:	430a      	orrs	r2, r1
 80030dc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030de:	f7fe ff59 	bl	8001f94 <HAL_GetTick>
 80030e2:	0003      	movs	r3, r0
 80030e4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030e6:	e008      	b.n	80030fa <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80030e8:	f7fe ff54 	bl	8001f94 <HAL_GetTick>
 80030ec:	0002      	movs	r2, r0
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d901      	bls.n	80030fa <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80030f6:	2303      	movs	r3, #3
 80030f8:	e227      	b.n	800354a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030fa:	4b59      	ldr	r3, [pc, #356]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	2202      	movs	r2, #2
 8003100:	4013      	ands	r3, r2
 8003102:	d0f1      	beq.n	80030e8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003104:	4b56      	ldr	r3, [pc, #344]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	22f8      	movs	r2, #248	@ 0xf8
 800310a:	4393      	bics	r3, r2
 800310c:	0019      	movs	r1, r3
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	691b      	ldr	r3, [r3, #16]
 8003112:	00da      	lsls	r2, r3, #3
 8003114:	4b52      	ldr	r3, [pc, #328]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8003116:	430a      	orrs	r2, r1
 8003118:	601a      	str	r2, [r3, #0]
 800311a:	e018      	b.n	800314e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800311c:	4b50      	ldr	r3, [pc, #320]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	4b4f      	ldr	r3, [pc, #316]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8003122:	2101      	movs	r1, #1
 8003124:	438a      	bics	r2, r1
 8003126:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003128:	f7fe ff34 	bl	8001f94 <HAL_GetTick>
 800312c:	0003      	movs	r3, r0
 800312e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003130:	e008      	b.n	8003144 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003132:	f7fe ff2f 	bl	8001f94 <HAL_GetTick>
 8003136:	0002      	movs	r2, r0
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	1ad3      	subs	r3, r2, r3
 800313c:	2b02      	cmp	r3, #2
 800313e:	d901      	bls.n	8003144 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e202      	b.n	800354a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003144:	4b46      	ldr	r3, [pc, #280]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2202      	movs	r2, #2
 800314a:	4013      	ands	r3, r2
 800314c:	d1f1      	bne.n	8003132 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	2208      	movs	r2, #8
 8003154:	4013      	ands	r3, r2
 8003156:	d036      	beq.n	80031c6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	69db      	ldr	r3, [r3, #28]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d019      	beq.n	8003194 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003160:	4b3f      	ldr	r3, [pc, #252]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8003162:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003164:	4b3e      	ldr	r3, [pc, #248]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8003166:	2101      	movs	r1, #1
 8003168:	430a      	orrs	r2, r1
 800316a:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800316c:	f7fe ff12 	bl	8001f94 <HAL_GetTick>
 8003170:	0003      	movs	r3, r0
 8003172:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003174:	e008      	b.n	8003188 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003176:	f7fe ff0d 	bl	8001f94 <HAL_GetTick>
 800317a:	0002      	movs	r2, r0
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	2b02      	cmp	r3, #2
 8003182:	d901      	bls.n	8003188 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	e1e0      	b.n	800354a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003188:	4b35      	ldr	r3, [pc, #212]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 800318a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800318c:	2202      	movs	r2, #2
 800318e:	4013      	ands	r3, r2
 8003190:	d0f1      	beq.n	8003176 <HAL_RCC_OscConfig+0x242>
 8003192:	e018      	b.n	80031c6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003194:	4b32      	ldr	r3, [pc, #200]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8003196:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003198:	4b31      	ldr	r3, [pc, #196]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 800319a:	2101      	movs	r1, #1
 800319c:	438a      	bics	r2, r1
 800319e:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031a0:	f7fe fef8 	bl	8001f94 <HAL_GetTick>
 80031a4:	0003      	movs	r3, r0
 80031a6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031a8:	e008      	b.n	80031bc <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031aa:	f7fe fef3 	bl	8001f94 <HAL_GetTick>
 80031ae:	0002      	movs	r2, r0
 80031b0:	69bb      	ldr	r3, [r7, #24]
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	2b02      	cmp	r3, #2
 80031b6:	d901      	bls.n	80031bc <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80031b8:	2303      	movs	r3, #3
 80031ba:	e1c6      	b.n	800354a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031bc:	4b28      	ldr	r3, [pc, #160]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 80031be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c0:	2202      	movs	r2, #2
 80031c2:	4013      	ands	r3, r2
 80031c4:	d1f1      	bne.n	80031aa <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	2204      	movs	r2, #4
 80031cc:	4013      	ands	r3, r2
 80031ce:	d100      	bne.n	80031d2 <HAL_RCC_OscConfig+0x29e>
 80031d0:	e0b4      	b.n	800333c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031d2:	201f      	movs	r0, #31
 80031d4:	183b      	adds	r3, r7, r0
 80031d6:	2200      	movs	r2, #0
 80031d8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031da:	4b21      	ldr	r3, [pc, #132]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 80031dc:	69da      	ldr	r2, [r3, #28]
 80031de:	2380      	movs	r3, #128	@ 0x80
 80031e0:	055b      	lsls	r3, r3, #21
 80031e2:	4013      	ands	r3, r2
 80031e4:	d110      	bne.n	8003208 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031e6:	4b1e      	ldr	r3, [pc, #120]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 80031e8:	69da      	ldr	r2, [r3, #28]
 80031ea:	4b1d      	ldr	r3, [pc, #116]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 80031ec:	2180      	movs	r1, #128	@ 0x80
 80031ee:	0549      	lsls	r1, r1, #21
 80031f0:	430a      	orrs	r2, r1
 80031f2:	61da      	str	r2, [r3, #28]
 80031f4:	4b1a      	ldr	r3, [pc, #104]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 80031f6:	69da      	ldr	r2, [r3, #28]
 80031f8:	2380      	movs	r3, #128	@ 0x80
 80031fa:	055b      	lsls	r3, r3, #21
 80031fc:	4013      	ands	r3, r2
 80031fe:	60fb      	str	r3, [r7, #12]
 8003200:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003202:	183b      	adds	r3, r7, r0
 8003204:	2201      	movs	r2, #1
 8003206:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003208:	4b18      	ldr	r3, [pc, #96]	@ (800326c <HAL_RCC_OscConfig+0x338>)
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	2380      	movs	r3, #128	@ 0x80
 800320e:	005b      	lsls	r3, r3, #1
 8003210:	4013      	ands	r3, r2
 8003212:	d11a      	bne.n	800324a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003214:	4b15      	ldr	r3, [pc, #84]	@ (800326c <HAL_RCC_OscConfig+0x338>)
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	4b14      	ldr	r3, [pc, #80]	@ (800326c <HAL_RCC_OscConfig+0x338>)
 800321a:	2180      	movs	r1, #128	@ 0x80
 800321c:	0049      	lsls	r1, r1, #1
 800321e:	430a      	orrs	r2, r1
 8003220:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003222:	f7fe feb7 	bl	8001f94 <HAL_GetTick>
 8003226:	0003      	movs	r3, r0
 8003228:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800322a:	e008      	b.n	800323e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800322c:	f7fe feb2 	bl	8001f94 <HAL_GetTick>
 8003230:	0002      	movs	r2, r0
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	2b64      	cmp	r3, #100	@ 0x64
 8003238:	d901      	bls.n	800323e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e185      	b.n	800354a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800323e:	4b0b      	ldr	r3, [pc, #44]	@ (800326c <HAL_RCC_OscConfig+0x338>)
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	2380      	movs	r3, #128	@ 0x80
 8003244:	005b      	lsls	r3, r3, #1
 8003246:	4013      	ands	r3, r2
 8003248:	d0f0      	beq.n	800322c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	2b01      	cmp	r3, #1
 8003250:	d10e      	bne.n	8003270 <HAL_RCC_OscConfig+0x33c>
 8003252:	4b03      	ldr	r3, [pc, #12]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8003254:	6a1a      	ldr	r2, [r3, #32]
 8003256:	4b02      	ldr	r3, [pc, #8]	@ (8003260 <HAL_RCC_OscConfig+0x32c>)
 8003258:	2101      	movs	r1, #1
 800325a:	430a      	orrs	r2, r1
 800325c:	621a      	str	r2, [r3, #32]
 800325e:	e035      	b.n	80032cc <HAL_RCC_OscConfig+0x398>
 8003260:	40021000 	.word	0x40021000
 8003264:	fffeffff 	.word	0xfffeffff
 8003268:	fffbffff 	.word	0xfffbffff
 800326c:	40007000 	.word	0x40007000
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d10c      	bne.n	8003292 <HAL_RCC_OscConfig+0x35e>
 8003278:	4bb6      	ldr	r3, [pc, #728]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 800327a:	6a1a      	ldr	r2, [r3, #32]
 800327c:	4bb5      	ldr	r3, [pc, #724]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 800327e:	2101      	movs	r1, #1
 8003280:	438a      	bics	r2, r1
 8003282:	621a      	str	r2, [r3, #32]
 8003284:	4bb3      	ldr	r3, [pc, #716]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 8003286:	6a1a      	ldr	r2, [r3, #32]
 8003288:	4bb2      	ldr	r3, [pc, #712]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 800328a:	2104      	movs	r1, #4
 800328c:	438a      	bics	r2, r1
 800328e:	621a      	str	r2, [r3, #32]
 8003290:	e01c      	b.n	80032cc <HAL_RCC_OscConfig+0x398>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	2b05      	cmp	r3, #5
 8003298:	d10c      	bne.n	80032b4 <HAL_RCC_OscConfig+0x380>
 800329a:	4bae      	ldr	r3, [pc, #696]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 800329c:	6a1a      	ldr	r2, [r3, #32]
 800329e:	4bad      	ldr	r3, [pc, #692]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 80032a0:	2104      	movs	r1, #4
 80032a2:	430a      	orrs	r2, r1
 80032a4:	621a      	str	r2, [r3, #32]
 80032a6:	4bab      	ldr	r3, [pc, #684]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 80032a8:	6a1a      	ldr	r2, [r3, #32]
 80032aa:	4baa      	ldr	r3, [pc, #680]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 80032ac:	2101      	movs	r1, #1
 80032ae:	430a      	orrs	r2, r1
 80032b0:	621a      	str	r2, [r3, #32]
 80032b2:	e00b      	b.n	80032cc <HAL_RCC_OscConfig+0x398>
 80032b4:	4ba7      	ldr	r3, [pc, #668]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 80032b6:	6a1a      	ldr	r2, [r3, #32]
 80032b8:	4ba6      	ldr	r3, [pc, #664]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 80032ba:	2101      	movs	r1, #1
 80032bc:	438a      	bics	r2, r1
 80032be:	621a      	str	r2, [r3, #32]
 80032c0:	4ba4      	ldr	r3, [pc, #656]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 80032c2:	6a1a      	ldr	r2, [r3, #32]
 80032c4:	4ba3      	ldr	r3, [pc, #652]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 80032c6:	2104      	movs	r1, #4
 80032c8:	438a      	bics	r2, r1
 80032ca:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d014      	beq.n	80032fe <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032d4:	f7fe fe5e 	bl	8001f94 <HAL_GetTick>
 80032d8:	0003      	movs	r3, r0
 80032da:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032dc:	e009      	b.n	80032f2 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032de:	f7fe fe59 	bl	8001f94 <HAL_GetTick>
 80032e2:	0002      	movs	r2, r0
 80032e4:	69bb      	ldr	r3, [r7, #24]
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	4a9b      	ldr	r2, [pc, #620]	@ (8003558 <HAL_RCC_OscConfig+0x624>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d901      	bls.n	80032f2 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e12b      	b.n	800354a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032f2:	4b98      	ldr	r3, [pc, #608]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 80032f4:	6a1b      	ldr	r3, [r3, #32]
 80032f6:	2202      	movs	r2, #2
 80032f8:	4013      	ands	r3, r2
 80032fa:	d0f0      	beq.n	80032de <HAL_RCC_OscConfig+0x3aa>
 80032fc:	e013      	b.n	8003326 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032fe:	f7fe fe49 	bl	8001f94 <HAL_GetTick>
 8003302:	0003      	movs	r3, r0
 8003304:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003306:	e009      	b.n	800331c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003308:	f7fe fe44 	bl	8001f94 <HAL_GetTick>
 800330c:	0002      	movs	r2, r0
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	4a91      	ldr	r2, [pc, #580]	@ (8003558 <HAL_RCC_OscConfig+0x624>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d901      	bls.n	800331c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e116      	b.n	800354a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800331c:	4b8d      	ldr	r3, [pc, #564]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 800331e:	6a1b      	ldr	r3, [r3, #32]
 8003320:	2202      	movs	r2, #2
 8003322:	4013      	ands	r3, r2
 8003324:	d1f0      	bne.n	8003308 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003326:	231f      	movs	r3, #31
 8003328:	18fb      	adds	r3, r7, r3
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	2b01      	cmp	r3, #1
 800332e:	d105      	bne.n	800333c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003330:	4b88      	ldr	r3, [pc, #544]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 8003332:	69da      	ldr	r2, [r3, #28]
 8003334:	4b87      	ldr	r3, [pc, #540]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 8003336:	4989      	ldr	r1, [pc, #548]	@ (800355c <HAL_RCC_OscConfig+0x628>)
 8003338:	400a      	ands	r2, r1
 800333a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2210      	movs	r2, #16
 8003342:	4013      	ands	r3, r2
 8003344:	d063      	beq.n	800340e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	695b      	ldr	r3, [r3, #20]
 800334a:	2b01      	cmp	r3, #1
 800334c:	d12a      	bne.n	80033a4 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800334e:	4b81      	ldr	r3, [pc, #516]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 8003350:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003352:	4b80      	ldr	r3, [pc, #512]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 8003354:	2104      	movs	r1, #4
 8003356:	430a      	orrs	r2, r1
 8003358:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800335a:	4b7e      	ldr	r3, [pc, #504]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 800335c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800335e:	4b7d      	ldr	r3, [pc, #500]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 8003360:	2101      	movs	r1, #1
 8003362:	430a      	orrs	r2, r1
 8003364:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003366:	f7fe fe15 	bl	8001f94 <HAL_GetTick>
 800336a:	0003      	movs	r3, r0
 800336c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800336e:	e008      	b.n	8003382 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003370:	f7fe fe10 	bl	8001f94 <HAL_GetTick>
 8003374:	0002      	movs	r2, r0
 8003376:	69bb      	ldr	r3, [r7, #24]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	2b02      	cmp	r3, #2
 800337c:	d901      	bls.n	8003382 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e0e3      	b.n	800354a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003382:	4b74      	ldr	r3, [pc, #464]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 8003384:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003386:	2202      	movs	r2, #2
 8003388:	4013      	ands	r3, r2
 800338a:	d0f1      	beq.n	8003370 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800338c:	4b71      	ldr	r3, [pc, #452]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 800338e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003390:	22f8      	movs	r2, #248	@ 0xf8
 8003392:	4393      	bics	r3, r2
 8003394:	0019      	movs	r1, r3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	699b      	ldr	r3, [r3, #24]
 800339a:	00da      	lsls	r2, r3, #3
 800339c:	4b6d      	ldr	r3, [pc, #436]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 800339e:	430a      	orrs	r2, r1
 80033a0:	635a      	str	r2, [r3, #52]	@ 0x34
 80033a2:	e034      	b.n	800340e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	695b      	ldr	r3, [r3, #20]
 80033a8:	3305      	adds	r3, #5
 80033aa:	d111      	bne.n	80033d0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80033ac:	4b69      	ldr	r3, [pc, #420]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 80033ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033b0:	4b68      	ldr	r3, [pc, #416]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 80033b2:	2104      	movs	r1, #4
 80033b4:	438a      	bics	r2, r1
 80033b6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80033b8:	4b66      	ldr	r3, [pc, #408]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 80033ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033bc:	22f8      	movs	r2, #248	@ 0xf8
 80033be:	4393      	bics	r3, r2
 80033c0:	0019      	movs	r1, r3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	699b      	ldr	r3, [r3, #24]
 80033c6:	00da      	lsls	r2, r3, #3
 80033c8:	4b62      	ldr	r3, [pc, #392]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 80033ca:	430a      	orrs	r2, r1
 80033cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80033ce:	e01e      	b.n	800340e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80033d0:	4b60      	ldr	r3, [pc, #384]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 80033d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033d4:	4b5f      	ldr	r3, [pc, #380]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 80033d6:	2104      	movs	r1, #4
 80033d8:	430a      	orrs	r2, r1
 80033da:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80033dc:	4b5d      	ldr	r3, [pc, #372]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 80033de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033e0:	4b5c      	ldr	r3, [pc, #368]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 80033e2:	2101      	movs	r1, #1
 80033e4:	438a      	bics	r2, r1
 80033e6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033e8:	f7fe fdd4 	bl	8001f94 <HAL_GetTick>
 80033ec:	0003      	movs	r3, r0
 80033ee:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80033f0:	e008      	b.n	8003404 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80033f2:	f7fe fdcf 	bl	8001f94 <HAL_GetTick>
 80033f6:	0002      	movs	r2, r0
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	d901      	bls.n	8003404 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8003400:	2303      	movs	r3, #3
 8003402:	e0a2      	b.n	800354a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003404:	4b53      	ldr	r3, [pc, #332]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 8003406:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003408:	2202      	movs	r2, #2
 800340a:	4013      	ands	r3, r2
 800340c:	d1f1      	bne.n	80033f2 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a1b      	ldr	r3, [r3, #32]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d100      	bne.n	8003418 <HAL_RCC_OscConfig+0x4e4>
 8003416:	e097      	b.n	8003548 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003418:	4b4e      	ldr	r3, [pc, #312]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	220c      	movs	r2, #12
 800341e:	4013      	ands	r3, r2
 8003420:	2b08      	cmp	r3, #8
 8003422:	d100      	bne.n	8003426 <HAL_RCC_OscConfig+0x4f2>
 8003424:	e06b      	b.n	80034fe <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a1b      	ldr	r3, [r3, #32]
 800342a:	2b02      	cmp	r3, #2
 800342c:	d14c      	bne.n	80034c8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800342e:	4b49      	ldr	r3, [pc, #292]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	4b48      	ldr	r3, [pc, #288]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 8003434:	494a      	ldr	r1, [pc, #296]	@ (8003560 <HAL_RCC_OscConfig+0x62c>)
 8003436:	400a      	ands	r2, r1
 8003438:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800343a:	f7fe fdab 	bl	8001f94 <HAL_GetTick>
 800343e:	0003      	movs	r3, r0
 8003440:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003442:	e008      	b.n	8003456 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003444:	f7fe fda6 	bl	8001f94 <HAL_GetTick>
 8003448:	0002      	movs	r2, r0
 800344a:	69bb      	ldr	r3, [r7, #24]
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	2b02      	cmp	r3, #2
 8003450:	d901      	bls.n	8003456 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e079      	b.n	800354a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003456:	4b3f      	ldr	r3, [pc, #252]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	2380      	movs	r3, #128	@ 0x80
 800345c:	049b      	lsls	r3, r3, #18
 800345e:	4013      	ands	r3, r2
 8003460:	d1f0      	bne.n	8003444 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003462:	4b3c      	ldr	r3, [pc, #240]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 8003464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003466:	220f      	movs	r2, #15
 8003468:	4393      	bics	r3, r2
 800346a:	0019      	movs	r1, r3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003470:	4b38      	ldr	r3, [pc, #224]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 8003472:	430a      	orrs	r2, r1
 8003474:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003476:	4b37      	ldr	r3, [pc, #220]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	4a3a      	ldr	r2, [pc, #232]	@ (8003564 <HAL_RCC_OscConfig+0x630>)
 800347c:	4013      	ands	r3, r2
 800347e:	0019      	movs	r1, r3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003488:	431a      	orrs	r2, r3
 800348a:	4b32      	ldr	r3, [pc, #200]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 800348c:	430a      	orrs	r2, r1
 800348e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003490:	4b30      	ldr	r3, [pc, #192]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	4b2f      	ldr	r3, [pc, #188]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 8003496:	2180      	movs	r1, #128	@ 0x80
 8003498:	0449      	lsls	r1, r1, #17
 800349a:	430a      	orrs	r2, r1
 800349c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800349e:	f7fe fd79 	bl	8001f94 <HAL_GetTick>
 80034a2:	0003      	movs	r3, r0
 80034a4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034a6:	e008      	b.n	80034ba <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034a8:	f7fe fd74 	bl	8001f94 <HAL_GetTick>
 80034ac:	0002      	movs	r2, r0
 80034ae:	69bb      	ldr	r3, [r7, #24]
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d901      	bls.n	80034ba <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80034b6:	2303      	movs	r3, #3
 80034b8:	e047      	b.n	800354a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034ba:	4b26      	ldr	r3, [pc, #152]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	2380      	movs	r3, #128	@ 0x80
 80034c0:	049b      	lsls	r3, r3, #18
 80034c2:	4013      	ands	r3, r2
 80034c4:	d0f0      	beq.n	80034a8 <HAL_RCC_OscConfig+0x574>
 80034c6:	e03f      	b.n	8003548 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034c8:	4b22      	ldr	r3, [pc, #136]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	4b21      	ldr	r3, [pc, #132]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 80034ce:	4924      	ldr	r1, [pc, #144]	@ (8003560 <HAL_RCC_OscConfig+0x62c>)
 80034d0:	400a      	ands	r2, r1
 80034d2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034d4:	f7fe fd5e 	bl	8001f94 <HAL_GetTick>
 80034d8:	0003      	movs	r3, r0
 80034da:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034dc:	e008      	b.n	80034f0 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034de:	f7fe fd59 	bl	8001f94 <HAL_GetTick>
 80034e2:	0002      	movs	r2, r0
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	1ad3      	subs	r3, r2, r3
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d901      	bls.n	80034f0 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80034ec:	2303      	movs	r3, #3
 80034ee:	e02c      	b.n	800354a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034f0:	4b18      	ldr	r3, [pc, #96]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	2380      	movs	r3, #128	@ 0x80
 80034f6:	049b      	lsls	r3, r3, #18
 80034f8:	4013      	ands	r3, r2
 80034fa:	d1f0      	bne.n	80034de <HAL_RCC_OscConfig+0x5aa>
 80034fc:	e024      	b.n	8003548 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6a1b      	ldr	r3, [r3, #32]
 8003502:	2b01      	cmp	r3, #1
 8003504:	d101      	bne.n	800350a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e01f      	b.n	800354a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800350a:	4b12      	ldr	r3, [pc, #72]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003510:	4b10      	ldr	r3, [pc, #64]	@ (8003554 <HAL_RCC_OscConfig+0x620>)
 8003512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003514:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003516:	697a      	ldr	r2, [r7, #20]
 8003518:	2380      	movs	r3, #128	@ 0x80
 800351a:	025b      	lsls	r3, r3, #9
 800351c:	401a      	ands	r2, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003522:	429a      	cmp	r2, r3
 8003524:	d10e      	bne.n	8003544 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	220f      	movs	r2, #15
 800352a:	401a      	ands	r2, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003530:	429a      	cmp	r2, r3
 8003532:	d107      	bne.n	8003544 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003534:	697a      	ldr	r2, [r7, #20]
 8003536:	23f0      	movs	r3, #240	@ 0xf0
 8003538:	039b      	lsls	r3, r3, #14
 800353a:	401a      	ands	r2, r3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003540:	429a      	cmp	r2, r3
 8003542:	d001      	beq.n	8003548 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e000      	b.n	800354a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8003548:	2300      	movs	r3, #0
}
 800354a:	0018      	movs	r0, r3
 800354c:	46bd      	mov	sp, r7
 800354e:	b008      	add	sp, #32
 8003550:	bd80      	pop	{r7, pc}
 8003552:	46c0      	nop			@ (mov r8, r8)
 8003554:	40021000 	.word	0x40021000
 8003558:	00001388 	.word	0x00001388
 800355c:	efffffff 	.word	0xefffffff
 8003560:	feffffff 	.word	0xfeffffff
 8003564:	ffc2ffff 	.word	0xffc2ffff

08003568 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d101      	bne.n	800357c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	e0b3      	b.n	80036e4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800357c:	4b5b      	ldr	r3, [pc, #364]	@ (80036ec <HAL_RCC_ClockConfig+0x184>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	2201      	movs	r2, #1
 8003582:	4013      	ands	r3, r2
 8003584:	683a      	ldr	r2, [r7, #0]
 8003586:	429a      	cmp	r2, r3
 8003588:	d911      	bls.n	80035ae <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800358a:	4b58      	ldr	r3, [pc, #352]	@ (80036ec <HAL_RCC_ClockConfig+0x184>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2201      	movs	r2, #1
 8003590:	4393      	bics	r3, r2
 8003592:	0019      	movs	r1, r3
 8003594:	4b55      	ldr	r3, [pc, #340]	@ (80036ec <HAL_RCC_ClockConfig+0x184>)
 8003596:	683a      	ldr	r2, [r7, #0]
 8003598:	430a      	orrs	r2, r1
 800359a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800359c:	4b53      	ldr	r3, [pc, #332]	@ (80036ec <HAL_RCC_ClockConfig+0x184>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2201      	movs	r2, #1
 80035a2:	4013      	ands	r3, r2
 80035a4:	683a      	ldr	r2, [r7, #0]
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d001      	beq.n	80035ae <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e09a      	b.n	80036e4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	2202      	movs	r2, #2
 80035b4:	4013      	ands	r3, r2
 80035b6:	d015      	beq.n	80035e4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	2204      	movs	r2, #4
 80035be:	4013      	ands	r3, r2
 80035c0:	d006      	beq.n	80035d0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80035c2:	4b4b      	ldr	r3, [pc, #300]	@ (80036f0 <HAL_RCC_ClockConfig+0x188>)
 80035c4:	685a      	ldr	r2, [r3, #4]
 80035c6:	4b4a      	ldr	r3, [pc, #296]	@ (80036f0 <HAL_RCC_ClockConfig+0x188>)
 80035c8:	21e0      	movs	r1, #224	@ 0xe0
 80035ca:	00c9      	lsls	r1, r1, #3
 80035cc:	430a      	orrs	r2, r1
 80035ce:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035d0:	4b47      	ldr	r3, [pc, #284]	@ (80036f0 <HAL_RCC_ClockConfig+0x188>)
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	22f0      	movs	r2, #240	@ 0xf0
 80035d6:	4393      	bics	r3, r2
 80035d8:	0019      	movs	r1, r3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	689a      	ldr	r2, [r3, #8]
 80035de:	4b44      	ldr	r3, [pc, #272]	@ (80036f0 <HAL_RCC_ClockConfig+0x188>)
 80035e0:	430a      	orrs	r2, r1
 80035e2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	2201      	movs	r2, #1
 80035ea:	4013      	ands	r3, r2
 80035ec:	d040      	beq.n	8003670 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d107      	bne.n	8003606 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035f6:	4b3e      	ldr	r3, [pc, #248]	@ (80036f0 <HAL_RCC_ClockConfig+0x188>)
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	2380      	movs	r3, #128	@ 0x80
 80035fc:	029b      	lsls	r3, r3, #10
 80035fe:	4013      	ands	r3, r2
 8003600:	d114      	bne.n	800362c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e06e      	b.n	80036e4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	2b02      	cmp	r3, #2
 800360c:	d107      	bne.n	800361e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800360e:	4b38      	ldr	r3, [pc, #224]	@ (80036f0 <HAL_RCC_ClockConfig+0x188>)
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	2380      	movs	r3, #128	@ 0x80
 8003614:	049b      	lsls	r3, r3, #18
 8003616:	4013      	ands	r3, r2
 8003618:	d108      	bne.n	800362c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e062      	b.n	80036e4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800361e:	4b34      	ldr	r3, [pc, #208]	@ (80036f0 <HAL_RCC_ClockConfig+0x188>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	2202      	movs	r2, #2
 8003624:	4013      	ands	r3, r2
 8003626:	d101      	bne.n	800362c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e05b      	b.n	80036e4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800362c:	4b30      	ldr	r3, [pc, #192]	@ (80036f0 <HAL_RCC_ClockConfig+0x188>)
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	2203      	movs	r2, #3
 8003632:	4393      	bics	r3, r2
 8003634:	0019      	movs	r1, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685a      	ldr	r2, [r3, #4]
 800363a:	4b2d      	ldr	r3, [pc, #180]	@ (80036f0 <HAL_RCC_ClockConfig+0x188>)
 800363c:	430a      	orrs	r2, r1
 800363e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003640:	f7fe fca8 	bl	8001f94 <HAL_GetTick>
 8003644:	0003      	movs	r3, r0
 8003646:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003648:	e009      	b.n	800365e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800364a:	f7fe fca3 	bl	8001f94 <HAL_GetTick>
 800364e:	0002      	movs	r2, r0
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	1ad3      	subs	r3, r2, r3
 8003654:	4a27      	ldr	r2, [pc, #156]	@ (80036f4 <HAL_RCC_ClockConfig+0x18c>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d901      	bls.n	800365e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e042      	b.n	80036e4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800365e:	4b24      	ldr	r3, [pc, #144]	@ (80036f0 <HAL_RCC_ClockConfig+0x188>)
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	220c      	movs	r2, #12
 8003664:	401a      	ands	r2, r3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	429a      	cmp	r2, r3
 800366e:	d1ec      	bne.n	800364a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003670:	4b1e      	ldr	r3, [pc, #120]	@ (80036ec <HAL_RCC_ClockConfig+0x184>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	2201      	movs	r2, #1
 8003676:	4013      	ands	r3, r2
 8003678:	683a      	ldr	r2, [r7, #0]
 800367a:	429a      	cmp	r2, r3
 800367c:	d211      	bcs.n	80036a2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800367e:	4b1b      	ldr	r3, [pc, #108]	@ (80036ec <HAL_RCC_ClockConfig+0x184>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2201      	movs	r2, #1
 8003684:	4393      	bics	r3, r2
 8003686:	0019      	movs	r1, r3
 8003688:	4b18      	ldr	r3, [pc, #96]	@ (80036ec <HAL_RCC_ClockConfig+0x184>)
 800368a:	683a      	ldr	r2, [r7, #0]
 800368c:	430a      	orrs	r2, r1
 800368e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003690:	4b16      	ldr	r3, [pc, #88]	@ (80036ec <HAL_RCC_ClockConfig+0x184>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2201      	movs	r2, #1
 8003696:	4013      	ands	r3, r2
 8003698:	683a      	ldr	r2, [r7, #0]
 800369a:	429a      	cmp	r2, r3
 800369c:	d001      	beq.n	80036a2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e020      	b.n	80036e4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	2204      	movs	r2, #4
 80036a8:	4013      	ands	r3, r2
 80036aa:	d009      	beq.n	80036c0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80036ac:	4b10      	ldr	r3, [pc, #64]	@ (80036f0 <HAL_RCC_ClockConfig+0x188>)
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	4a11      	ldr	r2, [pc, #68]	@ (80036f8 <HAL_RCC_ClockConfig+0x190>)
 80036b2:	4013      	ands	r3, r2
 80036b4:	0019      	movs	r1, r3
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	68da      	ldr	r2, [r3, #12]
 80036ba:	4b0d      	ldr	r3, [pc, #52]	@ (80036f0 <HAL_RCC_ClockConfig+0x188>)
 80036bc:	430a      	orrs	r2, r1
 80036be:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80036c0:	f000 f820 	bl	8003704 <HAL_RCC_GetSysClockFreq>
 80036c4:	0001      	movs	r1, r0
 80036c6:	4b0a      	ldr	r3, [pc, #40]	@ (80036f0 <HAL_RCC_ClockConfig+0x188>)
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	091b      	lsrs	r3, r3, #4
 80036cc:	220f      	movs	r2, #15
 80036ce:	4013      	ands	r3, r2
 80036d0:	4a0a      	ldr	r2, [pc, #40]	@ (80036fc <HAL_RCC_ClockConfig+0x194>)
 80036d2:	5cd3      	ldrb	r3, [r2, r3]
 80036d4:	000a      	movs	r2, r1
 80036d6:	40da      	lsrs	r2, r3
 80036d8:	4b09      	ldr	r3, [pc, #36]	@ (8003700 <HAL_RCC_ClockConfig+0x198>)
 80036da:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80036dc:	2003      	movs	r0, #3
 80036de:	f7fe fc13 	bl	8001f08 <HAL_InitTick>
  
  return HAL_OK;
 80036e2:	2300      	movs	r3, #0
}
 80036e4:	0018      	movs	r0, r3
 80036e6:	46bd      	mov	sp, r7
 80036e8:	b004      	add	sp, #16
 80036ea:	bd80      	pop	{r7, pc}
 80036ec:	40022000 	.word	0x40022000
 80036f0:	40021000 	.word	0x40021000
 80036f4:	00001388 	.word	0x00001388
 80036f8:	fffff8ff 	.word	0xfffff8ff
 80036fc:	080038b0 	.word	0x080038b0
 8003700:	20000008 	.word	0x20000008

08003704 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b086      	sub	sp, #24
 8003708:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800370a:	2300      	movs	r3, #0
 800370c:	60fb      	str	r3, [r7, #12]
 800370e:	2300      	movs	r3, #0
 8003710:	60bb      	str	r3, [r7, #8]
 8003712:	2300      	movs	r3, #0
 8003714:	617b      	str	r3, [r7, #20]
 8003716:	2300      	movs	r3, #0
 8003718:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800371a:	2300      	movs	r3, #0
 800371c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800371e:	4b20      	ldr	r3, [pc, #128]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	220c      	movs	r2, #12
 8003728:	4013      	ands	r3, r2
 800372a:	2b04      	cmp	r3, #4
 800372c:	d002      	beq.n	8003734 <HAL_RCC_GetSysClockFreq+0x30>
 800372e:	2b08      	cmp	r3, #8
 8003730:	d003      	beq.n	800373a <HAL_RCC_GetSysClockFreq+0x36>
 8003732:	e02c      	b.n	800378e <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003734:	4b1b      	ldr	r3, [pc, #108]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003736:	613b      	str	r3, [r7, #16]
      break;
 8003738:	e02c      	b.n	8003794 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	0c9b      	lsrs	r3, r3, #18
 800373e:	220f      	movs	r2, #15
 8003740:	4013      	ands	r3, r2
 8003742:	4a19      	ldr	r2, [pc, #100]	@ (80037a8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003744:	5cd3      	ldrb	r3, [r2, r3]
 8003746:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003748:	4b15      	ldr	r3, [pc, #84]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 800374a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800374c:	220f      	movs	r2, #15
 800374e:	4013      	ands	r3, r2
 8003750:	4a16      	ldr	r2, [pc, #88]	@ (80037ac <HAL_RCC_GetSysClockFreq+0xa8>)
 8003752:	5cd3      	ldrb	r3, [r2, r3]
 8003754:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003756:	68fa      	ldr	r2, [r7, #12]
 8003758:	2380      	movs	r3, #128	@ 0x80
 800375a:	025b      	lsls	r3, r3, #9
 800375c:	4013      	ands	r3, r2
 800375e:	d009      	beq.n	8003774 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003760:	68b9      	ldr	r1, [r7, #8]
 8003762:	4810      	ldr	r0, [pc, #64]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003764:	f7fc fcd0 	bl	8000108 <__udivsi3>
 8003768:	0003      	movs	r3, r0
 800376a:	001a      	movs	r2, r3
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	4353      	muls	r3, r2
 8003770:	617b      	str	r3, [r7, #20]
 8003772:	e009      	b.n	8003788 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003774:	6879      	ldr	r1, [r7, #4]
 8003776:	000a      	movs	r2, r1
 8003778:	0152      	lsls	r2, r2, #5
 800377a:	1a52      	subs	r2, r2, r1
 800377c:	0193      	lsls	r3, r2, #6
 800377e:	1a9b      	subs	r3, r3, r2
 8003780:	00db      	lsls	r3, r3, #3
 8003782:	185b      	adds	r3, r3, r1
 8003784:	021b      	lsls	r3, r3, #8
 8003786:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	613b      	str	r3, [r7, #16]
      break;
 800378c:	e002      	b.n	8003794 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800378e:	4b05      	ldr	r3, [pc, #20]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003790:	613b      	str	r3, [r7, #16]
      break;
 8003792:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003794:	693b      	ldr	r3, [r7, #16]
}
 8003796:	0018      	movs	r0, r3
 8003798:	46bd      	mov	sp, r7
 800379a:	b006      	add	sp, #24
 800379c:	bd80      	pop	{r7, pc}
 800379e:	46c0      	nop			@ (mov r8, r8)
 80037a0:	40021000 	.word	0x40021000
 80037a4:	007a1200 	.word	0x007a1200
 80037a8:	080038c0 	.word	0x080038c0
 80037ac:	080038d0 	.word	0x080038d0

080037b0 <memset>:
 80037b0:	0003      	movs	r3, r0
 80037b2:	1882      	adds	r2, r0, r2
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d100      	bne.n	80037ba <memset+0xa>
 80037b8:	4770      	bx	lr
 80037ba:	7019      	strb	r1, [r3, #0]
 80037bc:	3301      	adds	r3, #1
 80037be:	e7f9      	b.n	80037b4 <memset+0x4>

080037c0 <__libc_init_array>:
 80037c0:	b570      	push	{r4, r5, r6, lr}
 80037c2:	2600      	movs	r6, #0
 80037c4:	4c0c      	ldr	r4, [pc, #48]	@ (80037f8 <__libc_init_array+0x38>)
 80037c6:	4d0d      	ldr	r5, [pc, #52]	@ (80037fc <__libc_init_array+0x3c>)
 80037c8:	1b64      	subs	r4, r4, r5
 80037ca:	10a4      	asrs	r4, r4, #2
 80037cc:	42a6      	cmp	r6, r4
 80037ce:	d109      	bne.n	80037e4 <__libc_init_array+0x24>
 80037d0:	2600      	movs	r6, #0
 80037d2:	f000 f819 	bl	8003808 <_init>
 80037d6:	4c0a      	ldr	r4, [pc, #40]	@ (8003800 <__libc_init_array+0x40>)
 80037d8:	4d0a      	ldr	r5, [pc, #40]	@ (8003804 <__libc_init_array+0x44>)
 80037da:	1b64      	subs	r4, r4, r5
 80037dc:	10a4      	asrs	r4, r4, #2
 80037de:	42a6      	cmp	r6, r4
 80037e0:	d105      	bne.n	80037ee <__libc_init_array+0x2e>
 80037e2:	bd70      	pop	{r4, r5, r6, pc}
 80037e4:	00b3      	lsls	r3, r6, #2
 80037e6:	58eb      	ldr	r3, [r5, r3]
 80037e8:	4798      	blx	r3
 80037ea:	3601      	adds	r6, #1
 80037ec:	e7ee      	b.n	80037cc <__libc_init_array+0xc>
 80037ee:	00b3      	lsls	r3, r6, #2
 80037f0:	58eb      	ldr	r3, [r5, r3]
 80037f2:	4798      	blx	r3
 80037f4:	3601      	adds	r6, #1
 80037f6:	e7f2      	b.n	80037de <__libc_init_array+0x1e>
 80037f8:	080038e0 	.word	0x080038e0
 80037fc:	080038e0 	.word	0x080038e0
 8003800:	080038e4 	.word	0x080038e4
 8003804:	080038e0 	.word	0x080038e0

08003808 <_init>:
 8003808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800380a:	46c0      	nop			@ (mov r8, r8)
 800380c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800380e:	bc08      	pop	{r3}
 8003810:	469e      	mov	lr, r3
 8003812:	4770      	bx	lr

08003814 <_fini>:
 8003814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003816:	46c0      	nop			@ (mov r8, r8)
 8003818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800381a:	bc08      	pop	{r3}
 800381c:	469e      	mov	lr, r3
 800381e:	4770      	bx	lr
