{
    "name": "flip-flop",
    "transistors":
    [
        {
            "id": 0,
            "name": "~D",
            "type": "NMOS",
            "gate_wire": 1,
            "source_wire": 2,
            "drain_wire": 0
        },
        {
            "id": 1,
            "name": "D NAND CLK -> Transistor CLK",
            "type": "NMOS",
            "gate_wire": 3,
            "source_wire": 6,
            "drain_wire": 0
        },
        {
            "id": 2,
            "name": "D NAND CLK -> Transistor D",
            "type": "NMOS",
            "gate_wire": 1,
            "source_wire": 7,
            "drain_wire": 6
        },
        {
            "id": 3,
            "name":"CLK NAND ~D -> Transistor ~D",
            "type": "NMOS",
            "gate_wire": 2,
            "source_wire": 8,
            "drain_wire": 0
        },
        {
            "id": 4,
            "name":"CLK NAND ~D -> Transistor CLK",
            "type": "NMOS",
            "gate_wire": 3,
            "source_wire": 9,
            "drain_wire": 8
        },
        {
            "id": 5,
            "name":"LATCH0 NAND ~Q -> Transistor ~Q",
            "type": "NMOS",
            "gate_wire": 5,
            "source_wire": 10,
            "drain_wire": 0
        },
        {
            "id": 6,
            "name":"LATCH0 NAND ~Q -> Transistor LATCH0",
            "type": "NMOS",
            "gate_wire": 7,
            "source_wire": 4,
            "drain_wire": 10
        },
        {
            "id": 7,
            "name":"LATCH1 NAND Q -> Transistor LATCH1",
            "type": "NMOS",
            "gate_wire": 9,
            "source_wire": 11,
            "drain_wire": 0
        },
        {
            "id": 8,
            "name":"LATCH1 NAND Q -> Transistor Q",
            "type": "NMOS",
            "gate_wire": 4,
            "source_wire": 5,
            "drain_wire": 11
        }
    ],
    "wires":
    [
        {
            "id": 0,
            "name": "GND",
            "special": "GND",
            "ctrl_transistors": [ 0, 1, 3, 5, 7 ],
            "gate_transistors": []
        },
        {
            "id": 1,
            "name": "D",
            "ctrl_transistors": [],
            "gate_transistors": [ 0, 2 ]
        },
        {
            "id": 2,
            "name": "~D",
            "ctrl_transistors": [ 0 ],
            "gate_transistors": [ 3 ]
        },
        {
            "id": 3,
            "name": "CLK",
            "ctrl_transistors": [],
            "gate_transistors": [ 1, 4 ]
        },
        {
            "id": 4,
            "name": "Q",
            "ctrl_transistors": [ 6 ],
            "gate_transistors": [ 8 ]
        },
        {
            "id": 5,
            "name": "~Q",
            "ctrl_transistors": [ 8 ],
            "gate_transistors": [ 5 ]
        },
        {
            "id": 6,
            "name": "D NAND CLK -> Intermediate",
            "ctrl_transistors": [ 1, 2 ],
            "gate_transistors": []
        },
        {
            "id": 7,
            "name": "D NAND CLK -> LATCH0",
            "ctrl_transistors": [ 2 ],
            "gate_transistors": [ 6 ]
        },
        {
            "id": 8,
            "name": "CLK NAND ~D -> Intermediate",
            "ctrl_transistors": [ 3, 4 ],
            "gate_transistors": []
        },
        {
            "id": 9,
            "name": "CLK NAND ~D -> LATCH1",
            "ctrl_transistors": [ 4 ],
            "gate_transistors": [ 7 ]
        },
        {
            "id": 10,
            "name": "LATCH0 NAND ~Q -> Intermediate",
            "ctrl_transistors": [ 5, 6 ],
            "gate_transistors": []
        },
        {
            "id": 11,
            "name": "LATCH1 NAND Q -> Intermediate",
            "ctrl_transistors": [ 7, 8 ],
            "gate_transistors": []
        }
    ]
}