Board: ZCU111
Serial Number: 0000-0000
Mac Address: 01:02:03:04:05:06


Info: Test Level Shifters test started...

Info: The test will take 0 hours, 01 minutes, and 02 seconds. 0:01:02

Entering step: 0


Info: This step started at: 2018-02-09 12:53:31

Entering step: 1


Info: This step started at: 2018-02-09 12:53:31

Entering step: 2


Info: This step started at: 2018-02-09 12:53:31

User has confirmed: "Cycle ZCU102 Board Power."

step finished 

Entering step: 3


Info: This step started at: 2018-02-09 12:53:33
Writing: '\x1b'
Writing: '\x08'
[('', '', '', ''), ('', '', '', '')]Writing: '\t'
:RWriting: '\r\t'
:RWriting: '\r\t'
'\x08:R\r\r:R\r':R
Entering step: 4


Info: This step started at: 2018-02-09 12:53:39
connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2017.4

  **** Build date : Dec 15 2017-21:08:27

    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -system

fpga -file C:/zcu111_bit/tests/ZCU111/bitstream/level_shifters.bit
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    1MB   2.2MB/s  ??:?? ETA  5%    1MB   1.9MB/s  ??:?? ETA  8%    2MB   1.8MB/s  ??:?? ETA 10%    3MB   1.4MB/s  ??:?? ETA 12%    4MB   1.4MB/s  ??:?? ETA 15%    5MB   1.5MB/s  00:18 ETA 17%    5MB   1.5MB/s  00:18 ETA 20%    6MB   1.5MB/s  00:17 ETA 23%    7MB   1.4MB/s  00:18 ETA 25%    8MB   1.4MB/s  00:17 ETA 28%    9MB   1.4MB/s  00:16 ETA 30%   10MB   1.4MB/s  00:15 ETA 33%   10MB   1.5MB/s  00:14 ETA 36%   11MB   1.5MB/s  00:14 ETA 36%   11MB   1.4MB/s  00:15 ETA 38%   12MB   1.4MB/s  00:14 ETA 41%   13MB   1.4MB/s  00:13 ETA 43%   14MB   1.4MB/s  00:12 ETA 46%   15MB   1.4MB/s  00:12 ETA 49%   16MB   1.4MB/s  00:11 ETA 51%   16MB   1.4MB/s  00:11 ETA 53%   17MB   1.5MB/s  00:10 ETA 56%   18MB   1.5MB/s  00:09 ETA 58%   19MB   1.5MB/s  00:09 ETA 61%   20MB   1.5MB/s  00:08 ETA 64%   21MB   1.5MB/s  00:07 ETA 66%   21MB   1.5MB/s  00:07 ETA 69%   22MB   1.5MB/s  00:06 ETA 71%   23MB   1.5MB/s  00:06 ETA 74%   24MB   1.5MB/s  00:05 ETA 76%   25MB   1.5MB/s  00:04 ETA 79%   26MB   1.5MB/s  00:04 ETA 82%   26MB   1.5MB/s  00:03 ETA 84%   27MB   1.5MB/s  00:03 ETA 87%   28MB   1.5MB/s  00:02 ETA 89%   29MB   1.5MB/s  00:02 ETA 92%   30MB   1.5MB/s  00:01 ETA 94%   31MB   1.5MB/s  00:01 ETA 97%   31MB   1.5MB/s  00:00 ETA 99%   32MB   1.5MB/s  00:00 ETA100%   32MB   1.5MB/s  00:21    

source C:/zcu111_bit/tests/ZCU111/tcl/level_shifters_psu_init.tcl

psu_init

psu_ps_pl_isolation_removal

psu_ps_pl_reset_config

targets -set -filter {name =~"*A53*0"}

rst -processor

dow C:/zcu111_bit/tests/ZCU111/elf/level_shifters.elf
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/level_shifters.elf
	section, .text: 0xfffc0000 - 0xfffc482b
	section, .init: 0xfffc4840 - 0xfffc4873
	section, .fini: 0xfffc4880 - 0xfffc48b3
	section, .note.gnu.build-id: 0xfffc48b4 - 0xfffc48d7
	section, .rodata: 0xfffc48d8 - 0xfffc4c07
	section, .rodata1: 0xfffc4c08 - 0xfffc4c3f
	section, .sdata2: 0xfffc4c40 - 0xfffc4c3f
	section, .sbss2: 0xfffc4c40 - 0xfffc4c3f
	section, .data: 0xfffc4c40 - 0xfffc553f
	section, .data1: 0xfffc5540 - 0xfffc553f
	section, .ctors: 0xfffc5540 - 0xfffc553f
	section, .dtors: 0xfffc5540 - 0xfffc553f
	section, .eh_frame: 0xfffc5540 - 0xfffc5543
	section, .mmu_tbl0: 0xfffc6000 - 0xfffc600f
	section, .mmu_tbl1: 0xfffc7000 - 0xfffc8fff
	section, .mmu_tbl2: 0xfffc9000 - 0xfffccfff
	section, .preinit_array: 0xfffcd000 - 0xfffccfff
	section, .init_array: 0xfffcd000 - 0xfffcd007
	section, .fini_array: 0xfffcd008 - 0xfffcd047
	section, .sdata: 0xfffcd048 - 0xfffcd07f
	section, .sbss: 0xfffcd080 - 0xfffcd07f
	section, .tdata: 0xfffcd080 - 0xfffcd07f
	section, .tbss: 0xfffcd080 - 0xfffcd07f
	section, .bss: 0xfffcd080 - 0xfffcd0ff
	section, .heap: 0xfffcd100 - 0xfffcd4ff
	section, .stack: 0xfffcd500 - 0xfffce8ff
  0%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0xfffc0000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/level_shifters.elf

con

after 1000
Instructions:
Type the MIO two digit number and then type the value you wish to set it to.
Follow this by the 'return' key to signify the end of the command (or reset)
Example "340\r" or "341\r" will set MIO 34 accordingly
There are 8 available MIOs:
32, 33, 34, 35, 36, 37, 38, and 13

Now listening to UART Commands for Level Shifters...

step finished 

Entering step: 5


Info: This step started at: 2018-02-09 12:54:08
Writing: '\x1b'
Writing: '\x08'
[('', 'GPD\r24\r00', '', ''), ('', 'GPD\r25\r00', '', '')]Writing: '\t'
:RWriting: 'GPD\r24\r00\r\t'
GPD2400:PWriting: 'GPD\r25\r00\r\t'
'\x08:R\r\r:R\r\r:R\r\x08:R\rGPD\r24\r00\r:P\r'GPD2500:P
Entering step: 6


Info: This step started at: 2018-02-09 12:54:15

Entering step: 7


Info: This step started at: 2018-02-09 12:54:16
Writing: '320\r331\r340\r351\r360\r371\r380\r131\r'
Writing: '\x1b'
320 - Success
331 - Success
340 - Success
351 - Success
360 - Success
371 - Success
380 - Success
131 - Success
Writing: '\x08'
[('', 'GPR\r11', '', ''), ('', 'GPR\r24', '', ''), ('', 'GPR\r25', '', '')]Writing: '\t'
:RWriting: 'GPR\r11\r\t'
GPR11:P2AWriting: 'GPR\r24\r\t'
GPR24:P00Writing: 'GPR\r25\r\t'
GPR25:P01'\x08:R\r\r:R\r\r:R\r\x08:R\rGPD\r24\r00\r:P\rGPD\r25\r00\r:P\r\x08:R\rGPR\r11\r:P\r2A\rGPR\r24\r:P\r00\rGPR\r25\r:P\r01\r'
Entering step: 8


Info: This step started at: 2018-02-09 12:54:24
Writing: '321\r330\r341\r350\r361\r370\r381\r130\r'

Entering step: 9


Info: This step started at: 2018-02-09 12:54:25
321 - Success
330 - Success
341 - Success
350 - Success
361 - Success
370 - Success
381 - Success
130 - Success
Writing: '\x1b'
Writing: '\x08'
[('', 'GPR\r11', '', ''), ('', 'GPR\r24', '', ''), ('', 'GPR\r25', '', '')]Writing: '\t'
:RWriting: 'GPR\r11\r\t'
GPR11:P15Writing: 'GPR\r24\r\t'
GPR24:P01Writing: 'GPR\r25\r\t'
GPR25:P00'\x08:R\r\r:R\r\r:R\r\x08:R\rGPD\r24\r00\r:P\rGPD\r25\r00\r:P\r\x08:R\rGPR\r11\r:P\r2A\rGPR\r24\r:P\r00\rGPR\r25\r:P\r01\r\x08:R\rGPR\r11\r:P\r15\rGPR\r24\r:P\r01\rGPR\r25\r:P\r00\r'
step finished 

Info: Result for step 0: Pass
step finished 

Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Pass
Info: Result for step 6: Pass
Info: Result for step 7: Pass
Info: Result for step 8: Pass
Info: Result for step 9: Pass

Info: The test took 0 hours, 01 minutes, and 03 seconds. 0:01:03

Info: IPI Test test started...

Info: The test will take 0 hours, 01 minutes, and 15 seconds. 0:01:15

Entering step: 0


Info: This step started at: 2018-02-09 12:58:27

Entering step: 1


Info: This step started at: 2018-02-09 12:58:27

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2017.4

  **** Build date : Dec 15 2017-21:08:27

    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu111_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  1%    0MB   0.4MB/s  ??:?? ETA  4%    1MB   0.7MB/s  ??:?? ETA  6%    2MB   0.9MB/s  ??:?? ETA  9%    3MB   1.1MB/s  ??:?? ETA 12%    4MB   1.2MB/s  00:24 ETA 14%    4MB   1.2MB/s  00:22 ETA 14%    4MB   0.9MB/s  00:29 ETA 17%    5MB   1.0MB/s  00:26 ETA 20%    6MB   1.1MB/s  00:24 ETA 22%    7MB   1.1MB/s  00:22 ETA 25%    8MB   1.1MB/s  00:21 ETA 27%    9MB   1.2MB/s  00:19 ETA 27%    9MB   1.0MB/s  00:23 ETA 30%    9MB   1.1MB/s  00:21 ETA 32%   10MB   1.1MB/s  00:20 ETA 35%   11MB   1.1MB/s  00:18 ETA 38%   12MB   1.1MB/s  00:17 ETA 40%   13MB   1.2MB/s  00:16 ETA 43%   14MB   1.2MB/s  00:15 ETA 45%   15MB   1.2MB/s  00:14 ETA 48%   15MB   1.2MB/s  00:13 ETA 50%   16MB   1.2MB/s  00:12 ETA 53%   17MB   1.3MB/s  00:12 ETA 56%   18MB   1.3MB/s  00:11 ETA 58%   19MB   1.3MB/s  00:10 ETA 61%   20MB   1.3MB/s  00:09 ETA 63%   20MB   1.3MB/s  00:09 ETA 66%   21MB   1.3MB/s  00:08 ETA 68%   22MB   1.3MB/s  00:07 ETA 71%   23MB   1.3MB/s  00:07 ETA 73%   24MB   1.3MB/s  00:06 ETA 76%   25MB   1.4MB/s  00:05 ETA 78%   25MB   1.4MB/s  00:05 ETA 81%   26MB   1.4MB/s  00:04 ETA 83%   27MB   1.4MB/s  00:03 ETA 86%   28MB   1.4MB/s  00:03 ETA 89%   29MB   1.4MB/s  00:02 ETA 91%   30MB   1.4MB/s  00:01 ETA 94%   30MB   1.4MB/s  00:01 ETA 96%   31MB   1.4MB/s  00:00 ETA 99%   32MB   1.4MB/s  00:00 ETA100%   32MB   1.4MB/s  00:23    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu111_bit/tests/ZCU111/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu111_bit/tests/ZCU111/../elf/ipi_app.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/ipi_app.elf
	section, .text: 0x00000000 - 0x0001f0cb
	section, .init: 0x0001f100 - 0x0001f133
	section, .fini: 0x0001f140 - 0x0001f173
	section, .note.gnu.build-id: 0x0001f174 - 0x0001f197
	section, .rodata: 0x0001f198 - 0x00023577
	section, .rodata1: 0x00023578 - 0x0002357f
	section, .sdata2: 0x00023580 - 0x0002357f
	section, .sbss2: 0x00023580 - 0x0002357f
	section, .data: 0x00023580 - 0x0002596f
	section, .data1: 0x00025970 - 0x0002597f
	section, .ctors: 0x00025980 - 0x0002597f
	section, .dtors: 0x00025980 - 0x0002597f
	section, .eh_frame: 0x00025980 - 0x00025983
	section, .mmu_tbl0: 0x00026000 - 0x0002600f
	section, .mmu_tbl1: 0x00027000 - 0x00028fff
	section, .mmu_tbl2: 0x00029000 - 0x0002cfff
	section, .preinit_array: 0x0002d000 - 0x0002cfff
	section, .init_array: 0x0002d000 - 0x0002d007
	section, .fini_array: 0x0002d008 - 0x0002d047
	section, .sdata: 0x0002d048 - 0x0002d07f
	section, .sbss: 0x0002d080 - 0x0002d07f
	section, .tdata: 0x0002d080 - 0x0002d07f
	section, .tbss: 0x0002d080 - 0x0002d07f
	section, .bss: 0x0002d080 - 0x0003263f
	section, .heap: 0x00032640 - 0x0003463f
	section, .stack: 0x00034640 - 0x0003763f
  0%    0MB   0.0MB/s  ??:?? ETA 62%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/ipi_app.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000
***********************************************************
***********************************************************
**   Zynq UltraScale+ MB ZCU111 Evaluation Kit IPI Test  **
***********************************************************
***********************************************************

Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
E: PS Pushbutton Test
F: PS LED Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

disconnect

step finished 

Entering step: 2


Info: This step started at: 2018-02-09 12:59:14
Writing: '33'
3

*************************************************************
** ZCU111 EEPROM IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from EEPROM

ReadBuffer[00] = 0xFF
ReadBuffer[01] = 0xFF
ReadBuffer[02] = 0xFF
ReadBuffer[03] = 0xFF
ReadBuffer[04] = 0xFF
ReadBuffer[05] = 0xFF
ReadBuffer[06] = 0xFF
ReadBuffer[07] = 0xFF
ReadBuffer[08] = 0xFF
ReadBuffer[09] = 0xFF
ReadBuffer[10] = 0xFF
ReadBuffer[11] = 0xFF
ReadBuffer[12] = 0xFF
ReadBuffer[13] = 0xFF
ReadBuffer[14] = 0xFF
ReadBuffer[15] = 0xFF


ZCU111 EEPROM IIC EEPROM Test PASSED

*************************************************************
** ZCU111 USER Si570 IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from USER Si570

ReadBuffer[00] = 0xA0
ReadBuffer[01] = 0x42
ReadBuffer[02] = 0xF4
ReadBuffer[03] = 0x00
ReadBuffer[04] = 0x7B
ReadBuffer[05] = 0x18
ReadBuffer[06] = 0x07
ReadBuffer[07] = 0xC2
ReadBuffer[08] = 0xC0
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0xC2
ReadBuffer[14] = 0xC0
ReadBuffer[15] = 0x00


ZCU111 USER Si570 IIC EEPROM Test PASSED

*************************************************************
** ZCU111 MGT Si570 IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from MGT Si570

ReadBuffer[00] = 0x01
ReadBuffer[01] = 0xC2
ReadBuffer[02] = 0xBC
ReadBuffer[03] = 0x4D
ReadBuffer[04] = 0x87
ReadBuffer[05] = 0x51
ReadBuffer[06] = 0x07
ReadBuffer[07] = 0xC2
ReadBuffer[08] = 0xC0
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0xC2
ReadBuffer[14] = 0xC0
ReadBuffer[15] = 0x00


ZCU111 MGT Si570 IIC EEPROM Test PASSED

*************************************************************
** ZCU111 Si5382 IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from Si5382

ReadBuffer[00] = 0x00
ReadBuffer[01] = 0x00
ReadBuffer[02] = 0x00
ReadBuffer[03] = 0x00
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x00
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0x00
ReadBuffer[08] = 0x00
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0x00
ReadBuffer[14] = 0x00
ReadBuffer[15] = 0x00


ZCU111 Si5382 IIC EEPROM Test PASSED

*************************************************************
** ZCU111 FMCP HPSC IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from FMCP HPSC

ReadBuffer[00] = 0x01
ReadBuffer[01] = 0x00
ReadBuffer[02] = 0x00
ReadBuffer[03] = 0x01
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x0A
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0xF4
ReadBuffer[08] = 0x01
ReadBuffer[09] = 0x09
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x40
ReadBuffer[12] = 0xEC
ReadBuffer[13] = 0x87
ReadBuffer[14] = 0xC6
ReadBuffer[15] = 0x53


ZCU111 FMCP HPSC IIC EEPROM Test PASSED

*************************************************************
** ZCU111 DDR4 SPD IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from DDR4 SPD

ReadBuffer[00] = 0x0F
ReadBuffer[01] = 0x01
ReadBuffer[02] = 0x02
ReadBuffer[03] = 0x00
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x00
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0x00
ReadBuffer[08] = 0x00
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0x00
ReadBuffer[14] = 0x00
ReadBuffer[15] = 0x00


ZCU111 DDR4 SPD IIC EEPROM Test PASSED

*************************************************************
** ZCU111 SFP IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from SFP

ReadBuffer[00] = 0x4D
ReadBuffer[01] = 0x6F
ReadBuffer[02] = 0x6C
ReadBuffer[03] = 0x65
ReadBuffer[04] = 0x78
ReadBuffer[05] = 0x20
ReadBuffer[06] = 0x49
ReadBuffer[07] = 0x6E
ReadBuffer[08] = 0x63
ReadBuffer[09] = 0x2E
ReadBuffer[10] = 0x20
ReadBuffer[11] = 0x20
ReadBuffer[12] = 0x20
ReadBuffer[13] = 0x20
ReadBuffer[14] = 0x20
ReadBuffer[15] = 0x20


ZCU111 SFP IIC EEPROM Test PASSED

*************************************************************
** ZCU111 SFP IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from SFP

ReadBuffer[00] = 0x4D
ReadBuffer[01] = 0x6F
ReadBuffer[02] = 0x6C
ReadBuffer[03] = 0x65
ReadBuffer[04] = 0x78
ReadBuffer[05] = 0x20
ReadBuffer[06] = 0x49
ReadBuffer[07] = 0x6E
ReadBuffer[08] = 0x63
ReadBuffer[09] = 0x2E
ReadBuffer[10] = 0x20
ReadBuffer[11] = 0x20
ReadBuffer[12] = 0x20
ReadBuffer[13] = 0x20
ReadBuffer[14] = 0x20
ReadBuffer[15] = 0x20


ZCU111 SFP IIC EEPROM Test PASSED

*************************************************************
** ZCU111 SFP IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from SFP

ReadBuffer[00] = 0x4D
ReadBuffer[01] = 0x6F
ReadBuffer[02] = 0x6C
ReadBuffer[03] = 0x65
ReadBuffer[04] = 0x78
ReadBuffer[05] = 0x20
ReadBuffer[06] = 0x49
ReadBuffer[07] = 0x6E
ReadBuffer[08] = 0x63
ReadBuffer[09] = 0x2E
ReadBuffer[10] = 0x20
ReadBuffer[11] = 0x20
ReadBuffer[12] = 0x20
ReadBuffer[13] = 0x20
ReadBuffer[14] = 0x20
ReadBuffer[15] = 0x20


ZCU111 SFP IIC EEPROM Test PASSED

*************************************************************
** ZCU111 SFP IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from SFP

ReadBuffer[00] = 0x4D
ReadBuffer[01] = 0x6F
ReadBuffer[02] = 0x6C
ReadBuffer[03] = 0x65
ReadBuffer[04] = 0x78
ReadBuffer[05] = 0x20
ReadBuffer[06] = 0x49
ReadBuffer[07] = 0x6E
ReadBuffer[08] = 0x63
ReadBuffer[09] = 0x2E
ReadBuffer[10] = 0x20
ReadBuffer[11] = 0x20
ReadBuffer[12] = 0x20
ReadBuffer[13] = 0x20
ReadBuffer[14] = 0x20
ReadBuffer[15] = 0x20


ZCU111 SFP IIC EEPROM Test PASSED
All Tests Complete: IIC PASSED
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
E: PS Pushbutton Test
F: PS LED Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 3


Info: This step started at: 2018-02-09 12:59:19
Writing: 'AA'
A

********************************************************
********************************************************
**                ZCU111 - PL BRAM TEST               **
********************************************************
********************************************************


PL BRAM Memory Test
Testing address range 0xB0000000-0xB01FFFFF.
Iteration 1 of 1
Pass A) ICache:  On, DCache:  On
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Pass B) ICache: Off, DCache: Off
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

PL BRAM test iteration #1 has PASSED!
Total number of errors for all iterations = 0
### PL BRAM Memory Test finished successfully ###
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
E: PS Pushbutton Test
F: PS LED Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 4


Info: This step started at: 2018-02-09 12:59:24
Writing: 'DD'
D

********************************************************
********************************************************
**     ZCU111 - PMOD Loopback Write and Read Tests    **
********************************************************
********************************************************

Testing PMOD 
PMOD: Writing and Reading all 0's            - PASSED
PMOD: Writing and Reading all 1's            - PASSED
PMOD: Writing and Reading 0x55555555 pattern - PASSED
PMOD: Writing and Reading 0xAAAAAAAA pattern - PASSED

Completed PMOD Loopback Write and Read Tests

PMOD Test passed

Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
E: PS Pushbutton Test
F: PS LED Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 5


Info: This step started at: 2018-02-09 12:59:29
Writing: 'GG'
G

********************************************************
********************************************************
**            ZCU111 - System Monitor Test            **
********************************************************
********************************************************
Starting System Monitor Example

The Current Temperature is 33.354 Centigrades.
The Maximum Temperature is 33.354 Centigrades. 
The Minimum Temperature is 33.216 Centigrades. 

The Current VCCINT is 0.849 Volts. 
The Maximum VCCINT is 0.849 Volts. 
The Minimum VCCINT is 0.848 Volts. 

The Current VCCAUX is 1.792 Volts. 
The Maximum VCCAUX is 1.792 Volts. 
The Minimum VCCAUX is 1.791 Volts. 

The Current VPVN   is 0.000 Volts.
The Current VREFP  is 1.250 Volts.
The Current VREFN  is 0.000 Volts.

System Monitor Example passed!

Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
E: PS Pushbutton Test
F: PS LED Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Pass

Info: The test took 0 hours, 01 minutes, and 09 seconds. 0:01:09

Info: ZCU111 IDCODE Check test started...

Info: The test will take 0 hours, 00 minutes, and 34 seconds. 0:00:34

Entering step: 0


Info: This step started at: 2018-02-09 12:59:42

User has confirmed: "Set mode switch SW6 to "0000" (Up,Up,Up,Up)"

step finished 

Entering step: 1


Info: This step started at: 2018-02-09 12:59:43

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 12:59:59 2018...
step finished 

Entering step: 2


Info: This step started at: 2018-02-09 13:00:00

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_rev_b_idcode_check.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 306.125 ; gain = 2.559
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
WARNING: [Labtools 27-3410] Calibration Failed.
Resolution: For further debugging information, please refer to the Debug Guide that can be found from the following URL - https://www.xilinx.com/support/answers/68937.html
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
# set IDCODE [get_property IDCODE_HEX [lindex [get_hw_device] 0]]
# puts $IDCODE
047E0093
# if { $IDCODE == "047E0093"} {
#    puts "IDCODE check PASSED"
# } else {
#    puts "IDCODE check FAILED" 
# }
IDCODE check PASSED
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 13:00:31 2018...
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 00 minutes, and 47 seconds. 0:00:47

Info: ZCU111 EFUSE test started...

Info: The test will take 0 hours, 00 minutes, and 53 seconds. 0:00:53

Entering step: 0


Info: This step started at: 2018-02-09 13:00:47

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 13:01:03 2018...
step finished 

Entering step: 1


Info: This step started at: 2018-02-09 13:01:03

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\vivado_read_fpga_efuse_status.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 305.961 ; gain = 2.383
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A038A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
WARNING: [Labtools 27-3410] Calibration Failed.
Resolution: For further debugging information, please refer to the Debug Guide that can be found from the following URL - https://www.xilinx.com/support/answers/68937.html
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
WARNING: [Labtools 27-3410] Calibration Failed.
Resolution: For further debugging information, please refer to the Debug Guide that can be found from the following URL - https://www.xilinx.com/support/answers/68937.html
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
# report_property [lindex [get_hw_device] 0] REGISTER.EFUSE.FUSE_DNA
Property                 Type    Read-only  Value
REGISTER.EFUSE.FUSE_DNA  string  true       40000000011378464470A205
# report_property [lindex [get_hw_device] 1] REGISTER.EFUSE.FUSE_DNA
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 13:01:33 2018...

Info: Result for step 0: Pass
Info: Result for step 1: Pass

Info: The test took 0 hours, 01 minutes, and 05 seconds. 0:01:05

Info: Ethernet PING test started...

Info: The test will take 0 hours, 01 minutes, and 03 seconds. 0:01:03

Entering step: 0


Info: This step started at: 2018-02-09 13:02:42

Entering step: 1


Info: This step started at: 2018-02-09 13:02:42

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-02-09 13:02:46

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2017.4

  **** Build date : Dec 15 2017-21:08:27

    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu104_ipi.bit}

step finished 

Error: Could not find regular expression in step 2 of test 12 - "(.*)Successfully\s+downloaded"

Entering step: 3


Info: This step started at: 2018-02-09 13:02:57

Stopping all tests...

step finished 
the expression:(.*)TCP\s+echo\s+server\s+started\s+@\s+port\s+7

Error: Could not find regular expression in step 0 of test 12 - "(.*)\-\-\-\-\-lwIP\s+TCP\s+echo\s+server\s+\-\-\-\-\-\-"

Error: Could not find regular expression in step 0 of test 12 - "(.*)TCP\s+packets\s+sent\s+to\s+port\s+6001\s+will\s+be\s+echoed\s+back"

Error: Could not find regular expression in step 0 of test 12 - "(.*)Start\s+PHY\s+autonegotiation"

Error: Could not find regular expression in step 0 of test 12 - "(.*)Waiting\s+for\s+PHY\s+to\s+complete\s+autonegotiation"

Error: Could not find regular expression in step 0 of test 12 - "(.*)[Aa]utonegotiation\s+complete"

Error: Could not find regular expression in step 0 of test 12 - "(.*)link\s+speed\s+for\s+phy\s+address\s+\d+\:\s+1000"

Error: Could not find regular expression in step 0 of test 12 - "(.*)DHCP\s+Timeout"

Error: Could not find regular expression in step 0 of test 12 - "(.*)Configuring\s+default\s+IP\s+of\s+192\.168\.1\.10"

Error: Could not find regular expression in step 0 of test 12 - "(.*)Board\s+IP:\s+192\.168\.1\.10"

Error: Could not find regular expression in step 0 of test 12 - "(.*)Netmask\s+:\s+255\.255\.255\.0"

Error: Could not find regular expression in step 0 of test 12 - "(.*)Gateway\s+:\s+192\.168\.1\.1"

Error: Could not find regular expression in step 0 of test 12 - "(.*)TCP\s+echo\s+server\s+started\s+@\s+port\s+7"

Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Fail
Info: The test took 0 hours, 01 minutes, and 17 seconds. 0:01:17

Info: Ethernet PING test started...

Info: The test will take 0 hours, 01 minutes, and 03 seconds. 0:01:03

Entering step: 0


Info: This step started at: 2018-02-09 13:04:00

Entering step: 1


Info: This step started at: 2018-02-09 13:04:00

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-02-09 13:04:04

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2017.4

  **** Build date : Dec 15 2017-21:08:27

    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu111_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  1%    0MB   0.5MB/s  ??:?? ETA  4%    1MB   0.8MB/s  ??:?? ETA  7%    2MB   1.0MB/s  ??:?? ETA  9%    3MB   1.1MB/s  ??:?? ETA 12%    4MB   1.2MB/s  00:24 ETA 14%    4MB   1.2MB/s  00:22 ETA 15%    4MB   0.9MB/s  00:29 ETA 17%    5MB   1.0MB/s  00:26 ETA 20%    6MB   1.1MB/s  00:24 ETA 22%    7MB   1.1MB/s  00:22 ETA 25%    8MB   1.2MB/s  00:21 ETA 28%    9MB   1.1MB/s  00:20 ETA 30%   10MB   1.2MB/s  00:19 ETA 33%   10MB   1.2MB/s  00:18 ETA 35%   11MB   1.2MB/s  00:17 ETA 38%   12MB   1.3MB/s  00:16 ETA 40%   13MB   1.3MB/s  00:15 ETA 43%   14MB   1.3MB/s  00:14 ETA 46%   15MB   1.3MB/s  00:13 ETA 48%   15MB   1.3MB/s  00:12 ETA 51%   16MB   1.3MB/s  00:11 ETA 53%   17MB   1.3MB/s  00:11 ETA 56%   18MB   1.4MB/s  00:10 ETA 58%   19MB   1.4MB/s  00:09 ETA 61%   20MB   1.4MB/s  00:09 ETA 63%   20MB   1.4MB/s  00:08 ETA 66%   21MB   1.4MB/s  00:07 ETA 69%   22MB   1.4MB/s  00:07 ETA 71%   23MB   1.4MB/s  00:06 ETA 74%   24MB   1.4MB/s  00:05 ETA 76%   25MB   1.4MB/s  00:05 ETA 79%   26MB   1.4MB/s  00:04 ETA 81%   26MB   1.4MB/s  00:04 ETA 84%   27MB   1.4MB/s  00:03 ETA 87%   28MB   1.5MB/s  00:02 ETA 89%   29MB   1.5MB/s  00:02 ETA 92%   30MB   1.5MB/s  00:01 ETA 94%   31MB   1.5MB/s  00:01 ETA 97%   31MB   1.5MB/s  00:00 ETA 99%   32MB   1.5MB/s  00:00 ETA100%   32MB   1.5MB/s  00:22    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu111_bit/tests/ZCU111/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu111_bit/tests/ZCU111/../elf/lwip_echo_server.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/lwip_echo_server.elf
	section, .text: 0x00000000 - 0x00015e77
	section, .init: 0x00015e80 - 0x00015eb3
	section, .fini: 0x00015ec0 - 0x00015ef3
	section, .note.gnu.build-id: 0x00015ef4 - 0x00015f17
	section, .rodata: 0x00015f18 - 0x000169ef
	section, .rodata1: 0x000169f0 - 0x000169ff
	section, .sdata2: 0x00016a00 - 0x000169ff
	section, .sbss2: 0x00016a00 - 0x000169ff
	section, .data: 0x00016a00 - 0x00018837
	section, .data1: 0x00018838 - 0x0001883f
	section, .ctors: 0x00018840 - 0x0001883f
	section, .dtors: 0x00018840 - 0x0001883f
	section, .eh_frame: 0x00018840 - 0x00018843
	section, .mmu_tbl0: 0x00019000 - 0x0001900f
	section, .mmu_tbl1: 0x0001a000 - 0x0001bfff
	section, .mmu_tbl2: 0x0001c000 - 0x0001ffff
	section, .preinit_array: 0x00020000 - 0x0001ffff
	section, .init_array: 0x00020000 - 0x00020007
	section, .fini_array: 0x00020008 - 0x00020047
	section, .sdata: 0x00020048 - 0x0002007f
	section, .sbss: 0x00020080 - 0x0002007f
	section, .tdata: 0x00020080 - 0x0002007f
	section, .tbss: 0x00020080 - 0x0002007f
	section, .bss: 0x00200000 - 0x0061013f
	section, .heap: 0x00610140 - 0x0061a13f
	section, .stack: 0x0061a140 - 0x0062513f
  0%    0MB   0.0MB/s  ??:?? ETA 74%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/lwip_echo_server.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000


-----lwIP TCP echo server ------
TCP packets sent to port 6001 will be echoed back
Start PHY autonegotiation 
Waiting for PHY to complete autonegotiation.

disconnect

step finished 

Entering step: 3


Info: This step started at: 2018-02-09 13:04:50
Auto negotiation error 
Phy setup error 
Assert due to phy setup failure 

Entering step: 4


Info: This step started at: 2018-02-09 13:05:51

Error: Stopped because step 0 failed in test 12

step finished 
the expression:(.*)TCP\s+echo\s+server\s+started\s+@\s+port\s+7

Error: Could not find regular expression in step 0 of test 12 - "(.*)[Aa]utonegotiation\s+complete"

Error: Could not find regular expression in step 0 of test 12 - "(.*)link\s+speed\s+for\s+phy\s+address\s+\d+\:\s+1000"

Error: Could not find regular expression in step 0 of test 12 - "(.*)DHCP\s+Timeout"

Error: Could not find regular expression in step 0 of test 12 - "(.*)Configuring\s+default\s+IP\s+of\s+192\.168\.1\.10"

Error: Could not find regular expression in step 0 of test 12 - "(.*)Board\s+IP:\s+192\.168\.1\.10"

Error: Could not find regular expression in step 0 of test 12 - "(.*)Netmask\s+:\s+255\.255\.255\.0"

Error: Could not find regular expression in step 0 of test 12 - "(.*)Gateway\s+:\s+192\.168\.1\.1"

Error: Could not find regular expression in step 0 of test 12 - "(.*)TCP\s+echo\s+server\s+started\s+@\s+port\s+7"

Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Fail
Info: The test took 0 hours, 01 minutes, and 52 seconds. 0:01:52

Info: Ethernet PING test started...

Info: The test will take 0 hours, 01 minutes, and 03 seconds. 0:01:03

Entering step: 0


Info: This step started at: 2018-02-09 13:05:55

Entering step: 1


Info: This step started at: 2018-02-09 13:05:55

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-02-09 13:05:59

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2017.4

  **** Build date : Dec 15 2017-21:08:27

    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu111_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  1%    0MB   0.4MB/s  ??:?? ETA  4%    1MB   0.8MB/s  ??:?? ETA  7%    2MB   1.0MB/s  ??:?? ETA  9%    3MB   1.1MB/s  ??:?? ETA 11%    3MB   1.1MB/s  00:25 ETA 14%    4MB   0.9MB/s  00:30 ETA 17%    5MB   1.0MB/s  00:27 ETA 19%    6MB   1.1MB/s  00:25 ETA 22%    7MB   1.1MB/s  00:23 ETA 24%    8MB   1.1MB/s  00:21 ETA 27%    8MB   1.0MB/s  00:23 ETA 29%    9MB   1.0MB/s  00:21 ETA 32%   10MB   1.1MB/s  00:20 ETA 35%   11MB   1.1MB/s  00:19 ETA 37%   12MB   1.1MB/s  00:18 ETA 40%   13MB   1.2MB/s  00:17 ETA 42%   14MB   1.2MB/s  00:16 ETA 45%   14MB   1.2MB/s  00:15 ETA 47%   15MB   1.2MB/s  00:14 ETA 50%   16MB   1.2MB/s  00:13 ETA 52%   17MB   1.2MB/s  00:12 ETA 55%   18MB   1.3MB/s  00:11 ETA 58%   19MB   1.3MB/s  00:10 ETA 60%   19MB   1.3MB/s  00:10 ETA 63%   20MB   1.3MB/s  00:09 ETA 65%   21MB   1.3MB/s  00:08 ETA 68%   22MB   1.3MB/s  00:07 ETA 71%   23MB   1.3MB/s  00:07 ETA 73%   24MB   1.3MB/s  00:06 ETA 76%   25MB   1.4MB/s  00:05 ETA 78%   25MB   1.4MB/s  00:05 ETA 81%   26MB   1.4MB/s  00:04 ETA 83%   27MB   1.4MB/s  00:03 ETA 86%   28MB   1.4MB/s  00:03 ETA 88%   29MB   1.4MB/s  00:02 ETA 91%   30MB   1.4MB/s  00:01 ETA 94%   30MB   1.4MB/s  00:01 ETA 96%   31MB   1.4MB/s  00:00 ETA 99%   32MB   1.4MB/s  00:00 ETA100%   32MB   1.4MB/s  00:23    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu111_bit/tests/ZCU111/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu111_bit/tests/ZCU111/../elf/lwip_echo_server.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/lwip_echo_server.elf
	section, .text: 0x00000000 - 0x00015e77
	section, .init: 0x00015e80 - 0x00015eb3
	section, .fini: 0x00015ec0 - 0x00015ef3
	section, .note.gnu.build-id: 0x00015ef4 - 0x00015f17
	section, .rodata: 0x00015f18 - 0x000169ef
	section, .rodata1: 0x000169f0 - 0x000169ff
	section, .sdata2: 0x00016a00 - 0x000169ff
	section, .sbss2: 0x00016a00 - 0x000169ff
	section, .data: 0x00016a00 - 0x00018837
	section, .data1: 0x00018838 - 0x0001883f
	section, .ctors: 0x00018840 - 0x0001883f
	section, .dtors: 0x00018840 - 0x0001883f
	section, .eh_frame: 0x00018840 - 0x00018843
	section, .mmu_tbl0: 0x00019000 - 0x0001900f
	section, .mmu_tbl1: 0x0001a000 - 0x0001bfff
	section, .mmu_tbl2: 0x0001c000 - 0x0001ffff
	section, .preinit_array: 0x00020000 - 0x0001ffff
	section, .init_array: 0x00020000 - 0x00020007
	section, .fini_array: 0x00020008 - 0x00020047
	section, .sdata: 0x00020048 - 0x0002007f
	section, .sbss: 0x00020080 - 0x0002007f
	section, .tdata: 0x00020080 - 0x0002007f
	section, .tbss: 0x00020080 - 0x0002007f
	section, .bss: 0x00200000 - 0x0061013f
	section, .heap: 0x00610140 - 0x0061a13f
	section, .stack: 0x0061a140 - 0x0062513f
  0%    0MB   0.0MB/s  ??:?? ETA 74%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/lwip_echo_server.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000


-----lwIP TCP echo server ------
TCP packets sent to port 6001 will be echoed back
Start PHY autonegotiation 
Waiting for PHY to complete autonegotiation.

disconnect

step finished 

Entering step: 3


Info: This step started at: 2018-02-09 13:06:46
autonegotiation complete 
link speed for phy address 12: 1000
DHCP Timeout
Configuring default IP of 192.168.1.10
Board IP: 192.168.1.10
Netmask : 255.255.255.0
Gateway : 192.168.1.1
TCP echo server started @ port 7

Entering step: 4


Info: This step started at: 2018-02-09 13:07:05

Pinging 192.168.1.10 with 32 bytes of data:
Reply from 192.168.1.10: bytes=32 time<1ms TTL=64
Reply from 192.168.1.10: bytes=32 time<1ms TTL=64
Reply from 192.168.1.10: bytes=32 time<1ms TTL=64
Reply from 192.168.1.10: bytes=32 time<1ms TTL=64


step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass

Info: The test took 0 hours, 01 minutes, and 14 seconds. 0:01:14

Info: ZCU111 SETUP test started...

Info: The test will take 0 hours, 00 minutes, and 30 seconds. 0:00:30

Entering step: 0


Info: This step started at: 2018-02-09 13:07:42

Entering step: 1


Info: This step started at: 2018-02-09 13:07:42

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 2


Info: This step started at: 2018-02-09 13:07:46
 :RWriting: '\x1b'
Writing: '\x08'
[('', 'IW0\r75\r04', '', ''), ('', 'IW0\r45\r0003', '', ''), ('', 'IW0\r45\r2014', '', ''), ('', 'IW0\r45\r24FFFF', '', ''), ('', 'IW0\r45\r0140', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r45\r21cd1c', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r45\r0180', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r75\r00', '', '')]Writing: '\t'
:RWriting: 'IW0\r75\r04\r\t'
IW07504:PWriting: 'IW0\r45\r0003\r\t'
IW0450003:PWriting: 'IW0\r45\r2014\r\t'
IW0452014:PWriting: 'IW0\r45\r24FFFF\r\t'
IW04524FFFF:PWriting: 'IW0\r45\r0140\r\t'
IW0450140:PWriting: 'DLY\rC350\r\t'
DLYC350:PWriting: 'IW0\r45\r21cd1c\r\t'
IW04521cd1c:PWriting: 'DLY\rC350\r\t'
DLYC350:PWriting: 'IW0\r45\r0180\r\t'
IW0450180:PWriting: 'DLY\rC350\r\t'
DLYC350:PWriting: 'IW0\r75\r00\r\t'
'\x00\x00:R\r\x08:R\rIW0\r75\r04\r:P\rIW0\r45\r0003\r:P\rIW0\r45\r2014\r:P\rIW0\r45\r24FFFF\r:P\rIW0\r45\r0140\r:P\rDLY\rC350\r:P\rIW0\r45\r21cd1c\r:P\rDLY\rC350\r:P\rIW0\r45\r0180\r:P\rDLY\rC350\r:P\r'IW07500:P
Entering step: 3


Info: This step started at: 2018-02-09 13:08:06
Writing: '\x1b'
Writing: '\x08'
[('', 'VRN', '', '')]Writing: '\t'
:RWriting: 'VRN\r\t'
'\x00\x00:R\r\x08:R\rIW0\r75\r04\r:P\rIW0\r45\r0003\r:P\rIW0\r45\r2014\r:P\rIW0\r45\r24FFFF\r:P\rIW0\r45\r0140\r:P\rDLY\rC350\r:P\rIW0\r45\r21cd1c\r:P\rDLY\rC350\r:P\rIW0\r45\r0180\r:P\rDLY\rC350\r:P\rIW0\r75\r00\r:P\r\x08:R\r'VRN:PMSP v1.50 I2C Bridge v1.50
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass

Info: The test took 0 hours, 00 minutes, and 30 seconds. 0:00:30

Info: WRITE EEPROM test started...

Info: The test will take 0 hours, 01 minutes, and 15 seconds. 0:01:15

Entering step: 0


Info: This step started at: 2018-02-09 13:08:27

Entering step: 1


Info: This step started at: 2018-02-09 13:08:27

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 2


Info: This step started at: 2018-02-09 13:08:31
 :RWriting: '\x1b'
Writing: '\x08'
[(u'<setmux:1:74:01>', u'', u'', u''), (u'<writeeeprom:1:54:20:FFFFFFFFFFFF>', u'', u'', u''), (u'<writeeeprom:1:54:20:010203040506>', u'', u'', u''), (u'<setmux:1:74:00>', u'', u'', u'')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\r20FFFFFFFFFFFF\r\t'
IW15420FFFFFFFFFFFF:PWriting: 'IW1\r54\r20010203040506\r\t'
IW15420010203040506:PWriting: 'IW1\r74\r00\r\t'
IW17400:P'\x00\x00:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r'
Entering step: 3


Info: This step started at: 2018-02-09 13:08:44
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<writeeeprom:1:54:00:FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF>', '', '', ''), ('<writeeeprom:1:54:00:303030302d30303030>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r\tIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r\t'
IW15400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF:PIW15410FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF:PWriting: 'IW1\r54\r00303030302d30303030\r\t'
IW15400303030302d30303030:PWriting: 'IW1\r74\r00\r\t'
'\x00\x00:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r00303030302d30303030\r:P\r'IW17400:P
Entering step: 4


Info: This step started at: 2018-02-09 13:08:58
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<writeeeprom:1:54:E0:FFFFFFFFFFFF>', '', '', ''), ('<writeeeprom:1:54:E0:432020>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\re0FFFFFFFFFFFF\r\t'
IW154e0FFFFFFFFFFFF:PWriting: 'IW1\r54\re0432020\r\t'
IW154e0432020:PWriting: 'IW1\r74\r00\r\t'
IW17400:P'\x00\x00:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r00303030302d30303030\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\re0FFFFFFFFFFFF\r:P\rIW1\r54\re0432020\r:P\rIW1\r74\r00\r:P\r'
Entering step: 5


Info: This step started at: 2018-02-09 13:09:12
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<writeeeprom:1:54:D0:FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF>', '', '', ''), ('<writeeeprom:1:54:D0:5a43553131312020202020>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\rd0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r\t'
IW154d0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF:PWriting: 'IW1\r54\rd05a43553131312020202020\r\t'
IW154d05a43553131312020202020:PWriting: 'IW1\r74\r00\r\t'
'\x00\x00:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r00303030302d30303030\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\re0FFFFFFFFFFFF\r:P\rIW1\r54\re0432020\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\rd0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\rd05a43553131312020202020\r:P\r'IW17400:P
Entering step: 6


Info: This step started at: 2018-02-09 13:09:26
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<readeeprom:1:54:D0:10>', '', '', ''), ('<wait:0.3>', '', '', ''), ('<interpeeprom>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\rd0\r\tIR1\r54\r10\r\t'
IW154d0:PIR15410:P5A43553131312020202020FFFFFFFFFFWriting: 'IW1\r74\r00\r\t'
IW17400:Pu'\x00\x00:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r00303030302d30303030\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\re0FFFFFFFFFFFF\r:P\rIW1\r54\re0432020\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\rd0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\rd05a43553131312020202020\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\rd0\r:P\rIR1\r54\r10\r:P\r5A43553131312020202020FFFFFFFFFF\rINTERP[ZCU111     ]IW1\r74\r00\r:P\r'
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Pass
Info: Result for step 6: Pass

Info: The test took 0 hours, 01 minutes, and 15 seconds. 0:01:15

Info: READ BOARD NAME test started...

Info: The test will take 0 hours, 00 minutes, and 17 seconds. 0:00:17

Entering step: 0


Info: This step started at: 2018-02-09 13:09:58

Entering step: 1


Info: This step started at: 2018-02-09 13:09:58
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<readeeprom:1:54:D0:10>', '', '', ''), ('<wait:0.3>', '', '', ''), ('<interpeeprom>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\rd0\r\tIR1\r54\r10\r\t'
IW154d0:PIR15410:P5A43553131312020202020FFFFFFFFFFWriting: 'IW1\r74\r00\r\t'
IW17400:Pu'\x08:R\rIW1\r74\r01\r:P\rIW1\r54\rd0\r:P\rIR1\r54\r10\r:P\r5A43553131312020202020FFFFFFFFFF\rINTERP[ZCU111     ]IW1\r74\r00\r:P\r'
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass

Info: The test took 0 hours, 00 minutes, and 16 seconds. 0:00:16

Info: PS DDR4 test started...

Info: The test will take 0 hours, 00 minutes, and 35 seconds. 0:00:35

Entering step: 0


Info: This step started at: 2018-02-09 13:10:21

Entering step: 1


Info: This step started at: 2018-02-09 13:10:21

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2017.4

  **** Build date : Dec 15 2017-21:08:27

    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -system

after 1000

source {C:/zcu111_bit/tests/ZCU111/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

targets -set -filter {name =~"*A53*0"}

rst -processor

after 1000

dow {C:/zcu111_bit/tests/ZCU111/../elf/zynq_mp_dram_test.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/zynq_mp_dram_test.elf
	section, .text: 0xfffc0000 - 0xfffdc4cf
	section, .boot: 0xffff0000 - 0xffff0b87
	section, .init: 0xffff0bc0 - 0xffff0bf3
	section, .fini: 0xffff0c00 - 0xffff0c33
	section, .note.gnu.build-id: 0xfffdc4d0 - 0xfffdc4f3
	section, .rodata: 0xfffdc4f8 - 0xfffdee1f
	section, .rodata1: 0xfffdee20 - 0xfffdee3f
	section, .sdata2: 0xfffdee40 - 0xfffdee3f
	section, .sbss2: 0xfffdee40 - 0xfffdee3f
	section, .data: 0xfffdee40 - 0xfffe09f7
	section, .data1: 0xfffe09f8 - 0xfffe09ff
	section, .ctors: 0xfffe0a00 - 0xfffe09ff
	section, .dtors: 0xfffe0a00 - 0xfffe09ff
	section, .eh_frame: 0xfffe0a00 - 0xfffe0a03
	section, .mmu_tbl0: 0xfffe1000 - 0xfffe100f
	section, .mmu_tbl1: 0xfffe2000 - 0xfffe3fff
	section, .mmu_tbl2: 0xfffe4000 - 0xfffe7fff
	section, .preinit_array: 0xfffe8000 - 0xfffe7fff
	section, .init_array: 0xfffe8000 - 0xfffe8007
	section, .fini_array: 0xfffe8008 - 0xfffe8047
	section, .sdata: 0xfffe8048 - 0xfffe807f
	section, .sbss: 0xfffe8080 - 0xfffe807f
	section, .tdata: 0xfffe8080 - 0xfffe807f
	section, .tbss: 0xfffe8080 - 0xfffe807f
	section, .bss: 0xfffe8080 - 0xfffe963f
	section, .heap: 0xffff0c34 - 0xffff2c3f
	section, .stack: 0xffff2c40 - 0xffff5c3f
  0%    0MB   0.0MB/s  ??:?? ETA 58%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0xffff0000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/zynq_mp_dram_test.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000

********************************************************************************
   Zynq MPSoC
   DRAM Diagnostics Test (A53) 
********************************************************************************
   Select one of the options below:
   +--------------------------------------------------------------------+
   |  Memory Tests                                                      |
   +-----+--------------------------------------------------------------+
   | '0' | Test first 2MB region of DDR                                 |
   | '1' | Test first 32MB region of DDR                                |
   | '2' | Test first 64MB region of DDR                                |
   | '3' | Test first 128MB region of DDR                               |
   | '4' | Test first 256MB region of DDR                               |
   | '5' | Test first 512MB region of DDR                               |
   | '6' | Test first 1GB region of DDR                                 |
   | '7' | Test first 2GB region of DDR                                 |
   | '8' | Test first 4GB region of DDR                                 |
   | '9' | Test first 8GB region of DDR                                 |
   +-----+--------------------------------------------------------------+
   |  Eye Tests                                                         |
   +-----+--------------------------------------------------------------+
   | 'r' | Perform a read eye analysis test                             |
   | 'w' | Perform a write eye analysis test                            |
   | 'a' | Print test start address                                     |
   | 't' | Specify test start address (default=0x0)                     |
   | 's' | Select the DRAM rank (default=1)                             |
   +-----+--------------------------------------------------------------+
   |  Miscellaneous options                                             |
   +-----+--------------------------------------------------------------+
   | 'i' | Print DDR information                                        |
   | 'v' | Verbose Mode ON/OFF                                          |
   | 'o' | Toggle cache enable/disable                                  |
   | 'b' | Toggle between 32/64-bit bus widths                          |
   | 'h' | Print this help menu                                         |
   +-----+--------------------------------------------------------------+
    Bus Width = 64,   D-cache is enable,   Verbose Mode is OFF

 Enter 'h' to print help menu
 Enter Test Option: 

disconnect

step finished 

Entering step: 2


Info: This step started at: 2018-02-09 13:10:42
Writing: '2\n'
2
Starting Memory Test '2' - Testing 64MB length from address 0x0...
---------+--------+------------------------------------------------+-----------
  TEST   | ERROR  |          PER-BYTE-LANE ERROR COUNT             |  TIME
         | COUNT  | LANES [ #0,  #1,  #2,  #3,  #4,  #5,  #6,  #7] |  (sec)
---------+--------+------------------------------------------------+-----------
MT0(1: 0)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.33838
---------+--------+------------------------------------------------+-----------
MTS(1: 1)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 2)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 3)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 4)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 5)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 6)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 7)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 8)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTP(1: 9)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.07949
---------+--------+------------------------------------------------+-----------
MTP(1:10)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.07949
---------+--------+------------------------------------------------+-----------
MTL(1:11)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.166
---------+--------+------------------------------------------------+-----------
MTL(1:12)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.166
---------+--------+------------------------------------------------+-----------
MTL(1:13)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.166
---------+--------+------------------------------------------------+-----------
MTL(1:14)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.166
---------+--------+------------------------------------------------+-----------

memtest_all: PASSED
error_counter = 0x0000000000000000

step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 00 minutes, and 42 seconds. 0:00:42

Info: UART 01/02 TEST test started...

Info: The test will take 0 hours, 00 minutes, and 57 seconds. 0:00:57

Entering step: 0


Info: This step started at: 2018-02-09 13:24:03

Entering step: 1


Info: This step started at: 2018-02-09 13:24:03

Entering step: 2


Info: This step started at: 2018-02-09 13:24:03

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 3


Info: This step started at: 2018-02-09 13:24:07
 :R
catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2017.4

  **** Build date : Dec 15 2017-21:08:27

    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst


fpga -state
FPGA is not configured

targets -set -filter {name =~"*APU*"}

source {C:/zcu111_bit/tests/ZCU111/../tcl/psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu111_bit/tests/ZCU111/../elf/hello_uart_1.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/hello_uart_1.elf
	section, .text: 0x00000000 - 0x0000266b
	section, .init: 0x00002680 - 0x000026b3
	section, .fini: 0x000026c0 - 0x000026f3
	section, .note.gnu.build-id: 0x000026f4 - 0x00002717
	section, .rodata: 0x00002718 - 0x00002977
	section, .rodata1: 0x00002978 - 0x0000297f
	section, .sdata2: 0x00002980 - 0x0000297f
	section, .sbss2: 0x00002980 - 0x0000297f
	section, .data: 0x00002980 - 0x0000326f
	section, .data1: 0x00003270 - 0x0000327f
	section, .ctors: 0x00003280 - 0x0000327f
	section, .dtors: 0x00003280 - 0x0000327f
	section, .eh_frame: 0x00003280 - 0x00003283
	section, .mmu_tbl0: 0x00004000 - 0x0000400f
	section, .mmu_tbl1: 0x00005000 - 0x00006fff
	section, .mmu_tbl2: 0x00007000 - 0x0000afff
	section, .preinit_array: 0x0000b000 - 0x0000afff
	section, .init_array: 0x0000b000 - 0x0000b007
	section, .fini_array: 0x0000b008 - 0x0000b047
	section, .sdata: 0x0000b048 - 0x0000b07f
	section, .sbss: 0x0000b080 - 0x0000b07f
	section, .tdata: 0x0000b080 - 0x0000b07f
	section, .tbss: 0x0000b080 - 0x0000b07f
	section, .bss: 0x0000b080 - 0x0000b0bf
	section, .heap: 0x0000b0c0 - 0x0000d0bf
	section, .stack: 0x0000d0c0 - 0x000100bf
  0%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/hello_uart_1.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000

disconnect

step finished 

Entering step: 4


Info: This step started at: 2018-02-09 13:24:26

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 5


Info: This step started at: 2018-02-09 13:24:30
 :R
catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst


fpga -state
FPGA is not configured

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu104_ipi.bit}

step finished 

Error: Could not find regular expression in step 5 of test 13 - "(.*)Successfully\s+downloaded"

step finished 
the expression:(.*)UART\s+01\s+Test\s+Passed

Error: Could not find regular expression in step 0 of test 13 - "(.*)UART\s+01\s+Test\s+Passed"

Info: Result for step 0: Fail
step finished 
the expression:(.*)UART\s+02\s+Test\s+Passed

Error: Could not find regular expression in step 1 of test 13 - "(.*)UART\s+02\s+Test\s+Passed"

Info: Result for step 1: Fail
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Fail

Info: The test took 0 hours, 00 minutes, and 39 seconds. 0:00:39

Info: ZCU111 RTC test started...

Info: The test will take 0 hours, 00 minutes, and 31 seconds. 0:00:31

Entering step: 0


Info: This step started at: 2018-02-09 13:32:34

Entering step: 1


Info: This step started at: 2018-02-09 13:32:35

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 2


Info: This step started at: 2018-02-09 13:32:38
 :R
catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu111_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    1MB   2.2MB/s  ??:?? ETA  5%    1MB   1.9MB/s  ??:?? ETA  8%    2MB   1.8MB/s  ??:?? ETA 11%    3MB   1.8MB/s  ??:?? ETA 13%    4MB   1.8MB/s  ??:?? ETA 16%    5MB   1.8MB/s  00:15 ETA 18%    6MB   1.7MB/s  00:15 ETA 21%    7MB   1.7MB/s  00:14 ETA 24%    7MB   1.7MB/s  00:14 ETA 26%    8MB   1.7MB/s  00:13 ETA 29%    9MB   1.7MB/s  00:13 ETA 31%   10MB   1.7MB/s  00:13 ETA 34%   11MB   1.7MB/s  00:12 ETA 37%   12MB   1.7MB/s  00:12 ETA 39%   12MB   1.7MB/s  00:11 ETA 42%   13MB   1.7MB/s  00:11 ETA 44%   14MB   1.7MB/s  00:10 ETA 47%   15MB   1.7MB/s  00:10 ETA 49%   16MB   1.7MB/s  00:09 ETA 52%   17MB   1.7MB/s  00:09 ETA 55%   18MB   1.7MB/s  00:08 ETA 57%   18MB   1.7MB/s  00:08 ETA 60%   19MB   1.7MB/s  00:07 ETA 62%   20MB   1.7MB/s  00:07 ETA 65%   21MB   1.7MB/s  00:06 ETA 67%   22MB   1.7MB/s  00:06 ETA 70%   23MB   1.7MB/s  00:05 ETA 73%   24MB   1.7MB/s  00:05 ETA 75%   24MB   1.7MB/s  00:04 ETA 78%   25MB   1.7MB/s  00:04 ETA 80%   26MB   1.7MB/s  00:03 ETA 83%   27MB   1.7MB/s  00:03 ETA 85%   28MB   1.7MB/s  00:02 ETA 88%   29MB   1.7MB/s  00:02 ETA 91%   29MB   1.7MB/s  00:01 ETA 93%   30MB   1.7MB/s  00:01 ETA 96%   31MB   1.7MB/s  00:00 ETA 98%   32MB   1.7MB/s  00:00 ETA100%   32MB   1.7MB/s  00:19    

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
targets -set -filter {name =~"*APU*"}

source {C:/zcu111_bit/tests/ZCU111/../tcl/psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu111_bit/tests/ZCU111/../elf/hello_rtc.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/hello_rtc.elf
	section, .text: 0x00000000 - 0x0000322b
	section, .init: 0x00003240 - 0x00003273
	section, .fini: 0x00003280 - 0x000032b3
	section, .note.gnu.build-id: 0x000032b4 - 0x000032d7
	section, .rodata: 0x000032d8 - 0x0000362f
	section, .rodata1: 0x00003630 - 0x0000363f
	section, .sdata2: 0x00003640 - 0x0000363f
	section, .sbss2: 0x00003640 - 0x0000363f
	section, .data: 0x00003640 - 0x00003f3f
	section, .data1: 0x00003f40 - 0x00003f3f
	section, .ctors: 0x00003f40 - 0x00003f3f
	section, .dtors: 0x00003f40 - 0x00003f3f
	section, .eh_frame: 0x00003f40 - 0x00003f43
	section, .mmu_tbl0: 0x00004000 - 0x0000400f
	section, .mmu_tbl1: 0x00005000 - 0x00006fff
	section, .mmu_tbl2: 0x00007000 - 0x0000afff
	section, .preinit_array: 0x0000b000 - 0x0000afff
	section, .init_array: 0x0000b000 - 0x0000b007
	section, .fini_array: 0x0000b008 - 0x0000b047
	section, .sdata: 0x0000b048 - 0x0000b07f
	section, .sbss: 0x0000b080 - 0x0000b07f
	section, .tdata: 0x0000b080 - 0x0000b07f
	section, .tbss: 0x0000b080 - 0x0000b07f
	section, .bss: 0x0000b080 - 0x0000b13f
	section, .heap: 0x0000b140 - 0x0000d13f
	section, .stack: 0x0000d140 - 0x0001013f
  0%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/hello_rtc.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000

disconnect

step finished 

step finished 
the expression:(.*)YEAR\:MM\:DD\s+HR\:MM\:SS

Error: Could not find regular expression in step 0 of test 4 - "(.*)Last\s+set\s+time\s+for\s+RTC\s+is"

Error: Could not find regular expression in step 0 of test 4 - "(.*)RTC\s+time\s+after\s+set\s+is"

Error: Could not find regular expression in step 0 of test 4 - "(.*)YEAR\:MM\:DD\s+HR\:MM\:SS"

Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 00 minutes, and 37 seconds. 0:00:37

Info: ZCU111 RTC test started...

Info: The test will take 0 hours, 00 minutes, and 31 seconds. 0:00:31

Entering step: 0


Info: This step started at: 2018-02-09 13:36:30

Entering step: 1


Info: This step started at: 2018-02-09 13:36:30

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 2


Info: This step started at: 2018-02-09 13:36:34
 :R
catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu111_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    1MB   2.1MB/s  ??:?? ETA  5%    1MB   1.9MB/s  ??:?? ETA  8%    2MB   1.8MB/s  ??:?? ETA 11%    3MB   1.8MB/s  ??:?? ETA 13%    4MB   1.8MB/s  ??:?? ETA 16%    5MB   1.7MB/s  00:15 ETA 18%    6MB   1.7MB/s  00:15 ETA 21%    7MB   1.7MB/s  00:14 ETA 23%    7MB   1.7MB/s  00:14 ETA 26%    8MB   1.7MB/s  00:14 ETA 29%    9MB   1.7MB/s  00:13 ETA 31%   10MB   1.7MB/s  00:13 ETA 34%   11MB   1.7MB/s  00:12 ETA 36%   12MB   1.7MB/s  00:12 ETA 39%   12MB   1.7MB/s  00:11 ETA 42%   13MB   1.7MB/s  00:11 ETA 44%   14MB   1.7MB/s  00:10 ETA 47%   15MB   1.7MB/s  00:10 ETA 49%   16MB   1.7MB/s  00:09 ETA 52%   17MB   1.7MB/s  00:09 ETA 54%   18MB   1.7MB/s  00:08 ETA 57%   18MB   1.7MB/s  00:08 ETA 60%   19MB   1.7MB/s  00:07 ETA 62%   20MB   1.7MB/s  00:07 ETA 65%   21MB   1.7MB/s  00:06 ETA 67%   22MB   1.7MB/s  00:06 ETA 70%   23MB   1.7MB/s  00:05 ETA 72%   23MB   1.7MB/s  00:05 ETA 75%   24MB   1.7MB/s  00:04 ETA 77%   25MB   1.7MB/s  00:04 ETA 80%   26MB   1.7MB/s  00:03 ETA 83%   27MB   1.7MB/s  00:03 ETA 85%   28MB   1.7MB/s  00:02 ETA 88%   29MB   1.7MB/s  00:02 ETA 90%   29MB   1.7MB/s  00:01 ETA 93%   30MB   1.7MB/s  00:01 ETA 95%   31MB   1.7MB/s  00:00 ETA 98%   32MB   1.7MB/s  00:00 ETA100%   32MB   1.7MB/s  00:19    

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
targets -set -filter {name =~"*APU*"}

source {C:/zcu111_bit/tests/ZCU111/../tcl/psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu111_bit/tests/ZCU111/../elf/hello_rtc.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/hello_rtc.elf
	section, .text: 0x00000000 - 0x0000322b
	section, .init: 0x00003240 - 0x00003273
	section, .fini: 0x00003280 - 0x000032b3
	section, .note.gnu.build-id: 0x000032b4 - 0x000032d7
	section, .rodata: 0x000032d8 - 0x0000362f
	section, .rodata1: 0x00003630 - 0x0000363f
	section, .sdata2: 0x00003640 - 0x0000363f
	section, .sbss2: 0x00003640 - 0x0000363f
	section, .data: 0x00003640 - 0x00003f3f
	section, .data1: 0x00003f40 - 0x00003f3f
	section, .ctors: 0x00003f40 - 0x00003f3f
	section, .dtors: 0x00003f40 - 0x00003f3f
	section, .eh_frame: 0x00003f40 - 0x00003f43
	section, .mmu_tbl0: 0x00004000 - 0x0000400f
	section, .mmu_tbl1: 0x00005000 - 0x00006fff
	section, .mmu_tbl2: 0x00007000 - 0x0000afff
	section, .preinit_array: 0x0000b000 - 0x0000afff
	section, .init_array: 0x0000b000 - 0x0000b007
	section, .fini_array: 0x0000b008 - 0x0000b047
	section, .sdata: 0x0000b048 - 0x0000b07f
	section, .sbss: 0x0000b080 - 0x0000b07f
	section, .tdata: 0x0000b080 - 0x0000b07f
	section, .tbss: 0x0000b080 - 0x0000b07f
	section, .bss: 0x0000b080 - 0x0000b13f
	section, .heap: 0x0000b140 - 0x0000d13f
	section, .stack: 0x0000d140 - 0x0001013f
  0%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/hello_rtc.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000

disconnect

step finished 

step finished 
the expression:(.*)YEAR\:MM\:DD\s+HR\:MM\:SS

Error: Could not find regular expression in step 0 of test 4 - "(.*)Last\s+set\s+time\s+for\s+RTC\s+is"

Error: Could not find regular expression in step 0 of test 4 - "(.*)RTC\s+time\s+after\s+set\s+is"

Error: Could not find regular expression in step 0 of test 4 - "(.*)YEAR\:MM\:DD\s+HR\:MM\:SS"

Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 00 minutes, and 37 seconds. 0:00:37
