:TIMINGPATHSTART:
:SOURCE:u_main_module_new/u_FIR_system_new/u_Subsystem/Delay30_out1_re_reg[1]
:DESTINATION:u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0
:DATAPATHDELAY:1.480
:CLOCKPATHDELAY:0.028
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_main_module_new/u_FIR_system_new/u_Subsystem/Delay30_out1_re_reg[1]
0.07899999999999996
u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_35
0.208
u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_35
0.122
u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_31
0.148
u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_31
0.088
u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_29
0.097
u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_29
0.139
u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_11
0.219
u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_11
0.066
u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0
0.314
:DATAPATHEND:
:TIMINGPATHEND:
:TIMINGPATHSTART:
:SOURCE:u_enable/i_reg[3]
:DESTINATION:u_main_module_new/u_Single_Port_RAM/data_int_reg[2]
:DATAPATHDELAY:1.561
:CLOCKPATHDELAY:0.028
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_enable/i_reg[3]
0.07899999999999996
u_enable/FSM_sequential_is_enable[1]_i_6
0.115
u_enable/FSM_sequential_is_enable[1]_i_6
0.143
u_enable/FSM_sequential_is_enable[1]_i_3
0.125
u_enable/FSM_sequential_is_enable[1]_i_3
0.036
u_enable/ram_reg_0_255_0_0_i_6
0.100
u_enable/ram_reg_0_255_0_0_i_6
0.035
u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_2_2/RAMS64E_B
0.444
u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_2_2/RAMS64E_B
0.088
u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_2_2/F7.A
0.023
u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_2_2/F7.A
0.061
u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_2_2/F8
0.000
u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_2_2/F8
0.028
u_main_module_new/u_Chart/data_int[2]_i_1
0.137
u_main_module_new/u_Chart/data_int[2]_i_1
0.098
u_main_module_new/u_Single_Port_RAM/data_int_reg[2]
0.049
:DATAPATHEND:
:TIMINGPATHEND:
:TIMINGPATHSTART:
:SOURCE:u_main_module_new/u_Chart1/i2_reg[0]
:DESTINATION:u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[1]
:DATAPATHDELAY:1.448
:CLOCKPATHDELAY:0.030
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_main_module_new/u_Chart1/i2_reg[0]
0.08000000000000007
u_main_module_new/u_Chart1/i2[2]_i_2
0.130
u_main_module_new/u_Chart1/i2[2]_i_2
0.149
u_main_module_new/u_Chart1/FSM_sequential_is_Chart1[0]_i_2
0.151
u_main_module_new/u_Chart1/FSM_sequential_is_Chart1[0]_i_2
0.099
u_main_module_new/u_Chart1/FSM_sequential_is_Chart1[1]_i_4
0.316
u_main_module_new/u_Chart1/FSM_sequential_is_Chart1[1]_i_4
0.139
u_main_module_new/u_Chart1/FSM_sequential_is_Chart1[1]_i_1
0.186
u_main_module_new/u_Chart1/FSM_sequential_is_Chart1[1]_i_1
0.051
u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[1]
0.147
u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_2_2/F7.A
0.061
u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_2_2/F8
0.000
u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_2_2/F8
0.028
u_main_module_new/u_Chart/data_int[2]_i_1
0.137
u_main_module_new/u_Chart/data_int[2]_i_1
0.098
u_main_module_new/u_Single_Port_RAM/data_int_reg[2]
0.049
:DATAPATHEND:
:TIMINGPATHEND:
