###################################################################
##
## Name     : xps_fx2
## Desc     : Microprocessor Peripheral Description
##          : Automatically generated by PsfUtility
##
###################################################################

BEGIN xps_fx2

## Peripheral Options
OPTION IPTYPE = PERIPHERAL
OPTION IMP_NETLIST = TRUE
OPTION HDL = VHDL
OPTION IP_GROUP = Communication High-Speed:MICROBLAZE:PPC
OPTION DESC = XPS_FX2
#OPTION STYLE = MIX # used only if netlists are included
OPTION STYLE = HDL
OPTION ELABORATE_PROC = xps_fx2_generate
#OPTION RUN_NGCBUILD = TRUE
IO_INTERFACE IO_IF = usb_fx2_0, IO_TYPE = XIL_USBFX2_V1

## Bus Interfaces
## Note: BUS_STD = TRANSPARENT is deprecated. It should be replaced with a user-defined
## “compatibility” string for any point-to-point connections.
## see edk12_Plat_Spec_format_rm.pdf
BUS_INTERFACE BUS = SPLB, BUS_TYPE = SLAVE, BUS_STD = PLBV46
BUS_INTERFACE BUS = FIFO_IN, BUS_STD = TRENZ_DMAFX2NPI, BUS_TYPE = TARGET
BUS_INTERFACE BUS = FIFO_OUT, BUS_STD = TRENZ_DMAFX2NPI, BUS_TYPE = INITIATOR

## Generics for VHDL or Parameters for Verilog
PARAMETER C_BASEADDR = 0xffffffff, DT = std_logic_vector, MIN_SIZE = 0x400, BUS = SPLB, ADDRESS = BASE, PAIR = C_HIGHADDR
PARAMETER C_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SPLB, ADDRESS = HIGH, PAIR = C_BASEADDR
PARAMETER C_SPLB_AWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT
PARAMETER C_SPLB_DWIDTH = 128, DT = INTEGER, BUS = SPLB, RANGE = (32, 64, 128)
PARAMETER C_SPLB_NUM_MASTERS = 8, DT = INTEGER, BUS = SPLB, RANGE = (1:16)
PARAMETER C_SPLB_MID_WIDTH = 3, DT = INTEGER, BUS = SPLB, RANGE = (1:4)
PARAMETER C_SPLB_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB, RANGE = (32, 64, 128), ASSIGNMENT = CONSTANT
PARAMETER C_SPLB_P2P = 0, DT = INTEGER, BUS = SPLB, RANGE = (0, 1)
PARAMETER C_SPLB_SUPPORT_BURSTS = 1, DT = INTEGER, BUS = SPLB, RANGE = (0, 1), ASSIGNMENT = CONSTANT
PARAMETER C_SPLB_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SPLB, RANGE = (32, 64, 128)
PARAMETER C_SPLB_CLK_PERIOD_PS = 10000, DT = INTEGER, BUS = SPLB
PARAMETER C_FAMILY = virtex5, DT = STRING
PARAMETER C_TX_FIFO_KBYTE = 2, DT = INTEGER, RANGE = (2,4,8,16,32)
PARAMETER C_RX_FIFO_KBYTE = 2, DT = INTEGER, RANGE = (0,2)
PARAMETER C_USE_ADDR_FIFO = 0, DT = INTEGER, RANGE = (0,1)
PARAMETER C_TX_FIFO_CLK_180 = 0, DT = INTEGER, RANGE = (0,1)
PARAMETER C_USE_CRITICAL = 0, DT = INTEGER, RANGE = (0,1)

## Ports
# ChipScope 32 bit trigger
PORT ChipScope = "", DIR = O, VEC = [0:31]

## FX2 Ports
PORT USB_RX_CLK = "", DIR = I, SIGIS = CLK, IO_IF = usb_fx2_0, IO_IS = usb_rxclk
PORT USB_IFCLK = "", DIR = I, SIGIS = CLK, IO_IF = usb_fx2_0, IO_IS = usb_ifclk
PORT USB_SLRD  = "", DIR = O, IO_IF = usb_fx2_0, IO_IS = usb_sdrd
PORT USB_SLWR  = "", DIR = O, IO_IF = usb_fx2_0, IO_IS = usb_slwr
PORT USB_FLAGA = "", DIR = I, IO_IF = usb_fx2_0, IO_IS = usb_flaga
PORT USB_FLAGB = "", DIR = I, IO_IF = usb_fx2_0, IO_IS = usb_flagb
PORT USB_FLAGC = "", DIR = I, IO_IF = usb_fx2_0, IO_IS = usb_flagc
PORT USB_FLAGD = "", DIR = I, IO_IF = usb_fx2_0, IO_IS = usb_flagd
PORT USB_SLOE  = "", DIR = O, IO_IF = usb_fx2_0, IO_IS = usb_sloe   
PORT USB_PKTEND  = "", DIR = O, IO_IF = usb_fx2_0, IO_IS = usb_pktend 
PORT USB_FIFOADR = "", DIR = O, VEC = [1:0], IO_IF = usb_fx2_0, IO_IS = usb_fifoadr
PORT USB_FD = "", DIR = IO, VEC = [7:0], ENABLE=MULTI, THREE_STATE=TRUE, IO_IF = usb_fx2_0, IO_IS = usb_fd

## FIFO Ports
PORT TX_FIFO_Clk = "", DIR = I, SIGIS = CLK, IO_IS = fifo_clk_tx  
PORT RX_FIFO_Clk = "", DIR = I, SIGIS = CLK, IO_IS = fifo_clk_rx   

PORT TX_FIFO_DIN    = Data, DIR = I, VEC = [0:31], BUS = FIFO_IN
PORT TX_FIFO_VLD    = Valid, DIR = I, BUS = FIFO_IN
PORT TX_FIFO_RDY	  = Ready, DIR = O, BUS = FIFO_IN

PORT RX_FIFO_DOUT = Data, DIR = O, VEC = [0:31], BUS = FIFO_OUT
PORT RX_FIFO_VLD    = Valid, DIR = O, BUS = FIFO_OUT
PORT RX_FIFO_RDY	  = Ready, DIR = I, BUS = FIFO_OUT

PORT SPLB_Clk = "", DIR = I, SIGIS = CLK, BUS = SPLB
PORT SPLB_Rst = SPLB_Rst, DIR = I, SIGIS = RST, BUS = SPLB
PORT PLB_ABus = PLB_ABus, DIR = I, VEC = [0:31], BUS = SPLB
PORT PLB_UABus = PLB_UABus, DIR = I, VEC = [0:31], BUS = SPLB
PORT PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB
PORT PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB
PORT PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB
PORT PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB
PORT PLB_masterID = PLB_masterID, DIR = I, VEC = [0:(C_SPLB_MID_WIDTH-1)], BUS = SPLB
PORT PLB_abort = PLB_abort, DIR = I, BUS = SPLB
PORT PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB
PORT PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB
PORT PLB_BE = PLB_BE, DIR = I, VEC = [0:((C_SPLB_DWIDTH/8)-1)], BUS = SPLB
PORT PLB_MSize = PLB_MSize, DIR = I, VEC = [0:1], BUS = SPLB
PORT PLB_size = PLB_size, DIR = I, VEC = [0:3], BUS = SPLB
PORT PLB_type = PLB_type, DIR = I, VEC = [0:2], BUS = SPLB
PORT PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB
PORT PLB_wrDBus = PLB_wrDBus, DIR = I, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB
PORT PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB
PORT PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB
PORT PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB
PORT PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB
PORT PLB_wrPendPri = PLB_wrPendPri, DIR = I, VEC = [0:1], BUS = SPLB
PORT PLB_rdPendPri = PLB_rdPendPri, DIR = I, VEC = [0:1], BUS = SPLB
PORT PLB_reqPri = PLB_reqPri, DIR = I, VEC = [0:1], BUS = SPLB
PORT PLB_TAttribute = PLB_TAttribute, DIR = I, VEC = [0:15], BUS = SPLB
PORT Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB
PORT Sl_SSize = Sl_SSize, DIR = O, VEC = [0:1], BUS = SPLB
PORT Sl_wait = Sl_wait, DIR = O, BUS = SPLB
PORT Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB
PORT Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB
PORT Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB
PORT Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB
PORT Sl_rdDBus = Sl_rdDBus, DIR = O, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB
PORT Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, VEC = [0:3], BUS = SPLB
PORT Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB
PORT Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB
PORT Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB
PORT Sl_MBusy = Sl_MBusy, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB
PORT Sl_MWrErr = Sl_MWrErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB
PORT Sl_MRdErr = Sl_MRdErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB
PORT Sl_MIRQ = Sl_MIRQ, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB
PORT IP2INTC_Irpt = "", DIR = O, SIGIS = INTERRUPT, SENSITIVITY = LEVEL_HIGH

END
