#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Mon Jan 11 23:15:53 2021
# Process ID: 34148
# Current directory: D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37920 D:\Computer_Programming\Logic_Designer\Logic_Design_Final_Project\FPGA_Final_Project\FPGA_Final_Project.xpr
# Log file: D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/vivado.log
# Journal file: D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project'
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_Files/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'KeyboardCtrl_0' is locked:
* IP definition 'KeyboardCtrl (1.0)' for IP 'KeyboardCtrl_0' (customized with software release 2020.1.1) was not found in the IP Catalog.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'title_320_240_mem'...
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci' is already up-to-date
[Mon Jan 11 23:17:17 2021] Launched synth_1...
Run output will be captured here: D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.runs/synth_1/runme.log
[Mon Jan 11 23:17:17 2021] Launched impl_1...
Run output will be captured here: D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1025.949 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1.1
  **** Build date : Aug  5 2020 at 23:32:11
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1025.949 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711944A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2349.496 ; gain = 1323.547
set_property PROGRAM.FILE {D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/top.v] -no_script -reset -force -quiet
remove_files  D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/top.v
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/Onepulse.v] -no_script -reset -force -quiet
remove_files  D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/Onepulse.v
remove_files  D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/Onepulse.v
WARNING: [Vivado 12-818] No files matched 'D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/Onepulse.v'
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/pixel_gen.v] -no_script -reset -force -quiet
remove_files  D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/pixel_gen.v
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/constrs_1/imports/demo1/Basys3_Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/constrs_1/imports/demo1/Basys3_Master.xdc
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/title_320_240_mem/title_320_240_mem.xci] -no_script -reset -force -quiet
remove_files  D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/title_320_240_mem/title_320_240_mem.xci
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci] -no_script -reset -force -quiet
remove_files  D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/keyboard/Keyboard_Decoder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/data_control/choose_data_control.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/scene/choose_scene.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/clk_divisor.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/counter.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/scene/fight_scene.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/data_control/fight_data_control.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/scene/start_scene.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/state_control.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/vga.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/scene/win_scene.v] -no_script -reset -force -quiet
remove_files  {D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/keyboard/Keyboard_Decoder.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/data_control/choose_data_control.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/scene/choose_scene.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/clk_divisor.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/counter.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/scene/fight_scene.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/data_control/fight_data_control.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/scene/start_scene.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/state_control.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/vga.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/scene/win_scene.v}
add_files {D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/sources/verilog_files/scene/start_scene.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/sources/verilog_files/pixel_gen.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/sources/verilog_files/counter.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/sources/verilog_files/scene/choose_scene.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/sources/verilog_files/data_control/choose_data_control.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/sources/verilog_files/data_control/fight_data_control.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/sources/verilog_files/scene/win_scene.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/sources/verilog_files/clk_divisor.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/sources/verilog_files/OnePulse.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/sources/verilog_files/state_control.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/sources/verilog_files/vga.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/sources/verilog_files/scene/fight_scene.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/sources/verilog_files/top.v D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/sources/verilog_files/keyboard/Keyboard_Decoder.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/sample_ip/Keyboard-Controller [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/sample_ip/Keyboard-Controller'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/sample_ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/sample_ip'.
create_ip -name KeyboardCtrl -vendor xilinx.com -library user -version 1.0 -module_name KeyboardCtrl_0 -dir d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip
generate_target {instantiation_template} [get_files d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'KeyboardCtrl_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'KeyboardCtrl_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'KeyboardCtrl_0'...
catch { config_ip_cache -export [get_ips -all KeyboardCtrl_0] }
export_ip_user_files -of_objects [get_files d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci]
launch_runs KeyboardCtrl_0_synth_1 -jobs 12
[Mon Jan 11 23:28:36 2021] Launched KeyboardCtrl_0_synth_1...
Run output will be captured here: D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.runs/KeyboardCtrl_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci] -directory D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.ip_user_files/sim_scripts -ip_user_files_dir D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.ip_user_files -ipstatic_source_dir D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.cache/compile_simlib/modelsim} {questa=D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.cache/compile_simlib/questa} {riviera=D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.cache/compile_simlib/riviera} {activehdl=D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci] -no_script -reset -force -quiet
remove_files  -fileset KeyboardCtrl_0 d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci
INFO: [Project 1-386] Moving file 'd:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci' from fileset 'KeyboardCtrl_0' to fileset 'sources_1'.
file delete -force d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0
create_ip -name KeyboardCtrl -vendor xilinx.com -library user -version 1.0 -module_name KeyboardCtrl_0 -dir d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip
generate_target {instantiation_template} [get_files d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'KeyboardCtrl_0'...
generate_target all [get_files  d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'KeyboardCtrl_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'KeyboardCtrl_0'...
catch { config_ip_cache -export [get_ips -all KeyboardCtrl_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP KeyboardCtrl_0, cache-ID = 2ac4bf1b655b3c16; cache size = 0.172 MB.
export_ip_user_files -of_objects [get_files d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci'
export_simulation -of_objects [get_files d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci] -directory D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.ip_user_files/sim_scripts -ip_user_files_dir D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.ip_user_files -ipstatic_source_dir D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.cache/compile_simlib/modelsim} {questa=D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.cache/compile_simlib/questa} {riviera=D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.cache/compile_simlib/riviera} {activehdl=D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/graphs/title_320_240.coe' provided. It will be converted relative to IP Instance files '../../../../../graphs/title_320_240.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name title_320_240_mem -dir d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {title_320_240_mem} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {76800} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/graphs/title_320_240.coe}] [get_ips title_320_240_mem]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'title_320_240_mem' to 'title_320_240_mem' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/graphs/title_320_240.coe' provided. It will be converted relative to IP Instance files '../../../../../graphs/title_320_240.coe'
generate_target {instantiation_template} [get_files d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/title_320_240_mem/title_320_240_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'title_320_240_mem'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/title_320_240_mem/title_320_240_mem.xci]
generate_target all [get_files  d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/title_320_240_mem/title_320_240_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'title_320_240_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'title_320_240_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'title_320_240_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'title_320_240_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'title_320_240_mem'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2808.617 ; gain = 0.000
export_ip_user_files -of_objects [get_files d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/title_320_240_mem/title_320_240_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/title_320_240_mem/title_320_240_mem.xci] -directory D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.ip_user_files/sim_scripts -ip_user_files_dir D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.ip_user_files -ipstatic_source_dir D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.cache/compile_simlib/modelsim} {questa=D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.cache/compile_simlib/questa} {riviera=D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.cache/compile_simlib/riviera} {activehdl=D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci' is already up-to-date
[Mon Jan 11 23:33:52 2021] Launched synth_1...
Run output will be captured here: D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.runs/synth_1/runme.log
[Mon Jan 11 23:33:52 2021] Launched impl_1...
Run output will be captured here: D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci' is already up-to-date
[Mon Jan 11 23:37:17 2021] Launched impl_1...
Run output will be captured here: D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/title_320_240_mem/title_320_240_mem.xci] -no_script -reset -force -quiet
remove_files  d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/title_320_240_mem/title_320_240_mem.xci
file delete -force d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/title_320_240_mem
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/graphs/title_320_240.coe' provided. It will be converted relative to IP Instance files '../../../../../graphs/title_320_240.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name title_320_240_mem -dir d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {title_320_240_mem} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {76800} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/graphs/title_320_240.coe}] [get_ips title_320_240_mem]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'title_320_240_mem' to 'title_320_240_mem' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/graphs/title_320_240.coe' provided. It will be converted relative to IP Instance files '../../../../../graphs/title_320_240.coe'
generate_target {instantiation_template} [get_files d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/title_320_240_mem/title_320_240_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'title_320_240_mem'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/title_320_240_mem/title_320_240_mem.xci]
generate_target all [get_files  d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/title_320_240_mem/title_320_240_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'title_320_240_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'title_320_240_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'title_320_240_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'title_320_240_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'title_320_240_mem'...
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2808.617 ; gain = 0.000
export_ip_user_files -of_objects [get_files d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/title_320_240_mem/title_320_240_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/title_320_240_mem/title_320_240_mem.xci] -directory D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.ip_user_files/sim_scripts -ip_user_files_dir D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.ip_user_files -ipstatic_source_dir D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.cache/compile_simlib/modelsim} {questa=D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.cache/compile_simlib/questa} {riviera=D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.cache/compile_simlib/riviera} {activehdl=D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/graphs/title_320_240.coe' provided. It will be converted relative to IP Instance files '../../../../../graphs/title_320_240.coe'
set_property -dict [list CONFIG.Coe_File {D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/graphs/title_320_240.coe}] [get_ips title_320_240_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/graphs/title_320_240.coe' provided. It will be converted relative to IP Instance files '../../../../../graphs/title_320_240.coe'
generate_target all [get_files  d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/title_320_240_mem/title_320_240_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'title_320_240_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'title_320_240_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'title_320_240_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'title_320_240_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'title_320_240_mem'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2808.617 ; gain = 0.000
export_ip_user_files -of_objects [get_files d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/title_320_240_mem/title_320_240_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/title_320_240_mem/title_320_240_mem.xci] -directory D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.ip_user_files/sim_scripts -ip_user_files_dir D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.ip_user_files -ipstatic_source_dir D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.cache/compile_simlib/modelsim} {questa=D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.cache/compile_simlib/questa} {riviera=D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.cache/compile_simlib/riviera} {activehdl=D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -fileset constrs_1 -norecurse D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/sources/constraint_files/imports/demo1/Basys3_Master.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci' is already up-to-date
[Mon Jan 11 23:47:26 2021] Launched synth_1...
Run output will be captured here: D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.runs/synth_1/runme.log
[Mon Jan 11 23:47:26 2021] Launched impl_1...
Run output will be captured here: D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
