#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun  5 21:24:22 2018
# Process ID: 11503
# Current directory: /home/jhladik/Vivado_Projects/vga_advanced/vga_advanced.runs/synth_1
# Command line: vivado -log vga_advanced.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_advanced.tcl
# Log file: /home/jhladik/Vivado_Projects/vga_advanced/vga_advanced.runs/synth_1/vga_advanced.vds
# Journal file: /home/jhladik/Vivado_Projects/vga_advanced/vga_advanced.runs/synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in /home/jhladik/.Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/home/jhladik/.Xilinx/Vivado/init.tcl'
source vga_advanced.tcl -notrace
Command: synth_design -top vga_advanced -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11511 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1369.703 ; gain = 86.848 ; free physical = 9327 ; free virtual = 20256
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_advanced' [/home/jhladik/Vivado_Projects/vga_advanced/vga_advanced.srcs/sources_1/new/vga_advanced.vhd:16]
INFO: [Synth 8-3491] module 'vga' declared at '/home/jhladik/Vivado_Projects/vga_advanced/vga_advanced.srcs/sources_1/new/vga.vhd:5' bound to instance 'vga_0' of component 'vga' [/home/jhladik/Vivado_Projects/vga_advanced/vga_advanced.srcs/sources_1/new/vga_advanced.vhd:31]
INFO: [Synth 8-638] synthesizing module 'vga' [/home/jhladik/Vivado_Projects/vga_advanced/vga_advanced.srcs/sources_1/new/vga.vhd:27]
	Parameter c_h_pulse bound to: 96 - type: integer 
	Parameter c_h_back_porch bound to: 48 - type: integer 
	Parameter c_h_active bound to: 640 - type: integer 
	Parameter c_h_front_porch bound to: 16 - type: integer 
	Parameter c_v_pulse bound to: 2 - type: integer 
	Parameter c_v_back_porch bound to: 33 - type: integer 
	Parameter c_v_active bound to: 480 - type: integer 
	Parameter c_v_front_porch bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga' (1#1) [/home/jhladik/Vivado_Projects/vga_advanced/vga_advanced.srcs/sources_1/new/vga.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'vga_advanced' (2#1) [/home/jhladik/Vivado_Projects/vga_advanced/vga_advanced.srcs/sources_1/new/vga_advanced.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1414.312 ; gain = 131.457 ; free physical = 9338 ; free virtual = 20268
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1414.312 ; gain = 131.457 ; free physical = 9337 ; free virtual = 20268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1414.312 ; gain = 131.457 ; free physical = 9337 ; free virtual = 20268
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jhladik/Vivado_Projects/vga_advanced/vga_advanced.srcs/constrs_1/imports/Constraints/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/jhladik/Vivado_Projects/vga_advanced/vga_advanced.srcs/constrs_1/imports/Constraints/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jhladik/Vivado_Projects/vga_advanced/vga_advanced.srcs/constrs_1/imports/Constraints/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_advanced_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_advanced_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1736.617 ; gain = 0.000 ; free physical = 9055 ; free virtual = 20020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1736.617 ; gain = 453.762 ; free physical = 9131 ; free virtual = 20096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1736.617 ; gain = 453.762 ; free physical = 9131 ; free virtual = 20097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1736.617 ; gain = 453.762 ; free physical = 9132 ; free virtual = 20098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1736.617 ; gain = 453.762 ; free physical = 9123 ; free virtual = 20089
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (vga_0/v_clock_count_reg[1]) is unused and will be removed from module vga_advanced.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1736.617 ; gain = 453.762 ; free physical = 9110 ; free virtual = 20080
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 1736.617 ; gain = 453.762 ; free physical = 8978 ; free virtual = 19954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 1736.617 ; gain = 453.762 ; free physical = 8978 ; free virtual = 19954
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 1736.617 ; gain = 453.762 ; free physical = 8977 ; free virtual = 19953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1736.617 ; gain = 453.762 ; free physical = 8977 ; free virtual = 19953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1736.617 ; gain = 453.762 ; free physical = 8977 ; free virtual = 19953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1736.617 ; gain = 453.762 ; free physical = 8977 ; free virtual = 19953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1736.617 ; gain = 453.762 ; free physical = 8977 ; free virtual = 19953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1736.617 ; gain = 453.762 ; free physical = 8977 ; free virtual = 19953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1736.617 ; gain = 453.762 ; free physical = 8977 ; free virtual = 19953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |     5|
|4     |LUT2   |    11|
|5     |LUT3   |     9|
|6     |LUT4   |    11|
|7     |LUT5   |    15|
|8     |LUT6   |    16|
|9     |FDCE   |    10|
|10    |FDRE   |    26|
|11    |IBUF   |     1|
|12    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   121|
|2     |  vga_0  |vga    |   105|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1736.617 ; gain = 453.762 ; free physical = 8977 ; free virtual = 19953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1736.617 ; gain = 131.457 ; free physical = 9031 ; free virtual = 20008
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1736.625 ; gain = 453.762 ; free physical = 9031 ; free virtual = 20008
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1736.625 ; gain = 453.922 ; free physical = 9026 ; free virtual = 20003
INFO: [Common 17-1381] The checkpoint '/home/jhladik/Vivado_Projects/vga_advanced/vga_advanced.runs/synth_1/vga_advanced.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_advanced_utilization_synth.rpt -pb vga_advanced_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1760.629 ; gain = 0.000 ; free physical = 9028 ; free virtual = 20005
INFO: [Common 17-206] Exiting Vivado at Tue Jun  5 21:25:19 2018...
