// Seed: 1056571029
module module_0 (
    input wand id_0,
    input tri1 id_1
);
  assign id_3 = ~1;
  wire id_4;
  module_2 modCall_1 ();
  always id_3 = 1'b0;
  wire id_5, id_6, id_7;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input wire id_2,
    output supply1 id_3,
    input wand id_4,
    output supply1 id_5
);
  wire id_7, id_8;
  xor primCall (id_5, id_7, id_2, id_4, id_8);
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 ();
  wire id_1, id_2, id_3, id_4;
  wire id_5;
endmodule
