============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  07:07:04 pm
  Module:                 carry_select_adder_461012_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Path Delay Check
     Startpoint: (F) B[21]
       Endpoint: (F) Cout

                   Capture    Launch  
      Path Delay:+    2750         -  
      Drv Adjust:+       0         0  
         Arrival:=    2750            
                                      
   Required Time:=    2750            
       Data Path:-    2749            
           Slack:=       1            

Exceptions/Constraints:
  max_delay             2750            constraints.sdc_line_1 

#--------------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                         Flags     Arc     Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------------
  B[21]                                                      -       -         F     (arrival)                       1  3.3  1000     0       0    (-,-) 
  g343/X                                                     -       A->X      F     sky130_fd_sc_hd__buf_1          4 16.1   111   377     377    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g106/Y          -       A->Y      R     sky130_fd_sc_hd__inv_2          2  8.9    58    88     465    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g99__8428/Y     -       B->Y      F     sky130_fd_sc_hd__nand2_1        1  3.5    37    55     520    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g97__6260/Y     -       B->Y      R     sky130_fd_sc_hd__nand2_1        1  3.7    52    63     584    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g95__2398/Y     -       A->Y      F     sky130_fd_sc_hd__nand2_1        2  9.0    72    79     662    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g62__3680/Y     -       A->Y      R     sky130_fd_sc_hd__nand2_2        1  5.9    54    70     732    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g60__6783/Y     -       A->Y      F     sky130_fd_sc_hd__nand2_2        2  8.4    65    56     789    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g59__6131/Y     -       A->Y      R     sky130_fd_sc_hd__nand2_1        1  3.7    53    68     857    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g57__8246/Y     -       A->Y      F     sky130_fd_sc_hd__nand2_1        2  8.4    69    76     933    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g59__9315/Y     -       A->Y      R     sky130_fd_sc_hd__nand2_1        1  3.7    53    69    1002    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g57__4733/Y     -       A->Y      F     sky130_fd_sc_hd__nand2_1        2  9.0    73    79    1081    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g61/Y           -       A->Y      R     sky130_fd_sc_hd__clkinv_1       1  5.9    46    65    1146    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g57__1666/Y     -       B2->Y     F     sky130_fd_sc_hd__o2bb2ai_2      2  8.4    58    63    1209    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g59__6260/Y     -       A->Y      R     sky130_fd_sc_hd__nand2_1        1  3.7    53    65    1274    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g57__2398/Y     -       A->Y      F     sky130_fd_sc_hd__nand2_1        2  8.4    69    76    1350    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g59__1617/Y     -       A->Y      R     sky130_fd_sc_hd__nand2_1        1  3.7    53    70    1419    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g57__6783/Y     -       A->Y      F     sky130_fd_sc_hd__nand2_1        2  8.4    69    76    1495    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[8].FA/g59__6131/Y     -       A->Y      R     sky130_fd_sc_hd__nand2_1        1  6.1    74    85    1580    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[8].FA/g57__8246/Y     -       B->Y      F     sky130_fd_sc_hd__nand2b_2       2 10.3    68    79    1659    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[9].FA/g59__6161/Y     -       B1->Y     R     sky130_fd_sc_hd__o21ai_2        1  3.8    96    62    1720    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[9].FA/g57__7482/Y     -       B->Y      F     sky130_fd_sc_hd__nand2b_1       1  6.3    66    83    1803    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[10].FA/g57__9945/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_2           1  3.6    73   330    2134    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[11].FA/g57__2883/COUT -       CI->COUT  F     sky130_fd_sc_hd__fah_1          1  3.4    63   253    2387    (-,-) 
  g563__5122/X                                               -       A0->X     F     sky130_fd_sc_hd__mux2_4         1 51.3   115   362    2749    (-,-) 
  Cout                                                       -       -         F     (port)                          -    -     -     0    2749    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------------

