[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of APM32F407VGT6 production of GEEHY from the text: \n   \nAPM32F405xG  \nAPM32F407xExG  \nArm® Cortex® -M4 core -based 32 -bit MCU  \n \nVersion: V1.2   \nDatasheet  \n \n \nwww.geehy.com                                                                           Page 1 \n1 Product Characteristics\n\uf06e Core  \n– 32-bit Arm® Cortex®-M4 core with \nFPU \n– Up to 168MHz working frequency  \n\uf06e Memory and interface  \n– Flash: The capacity is up to 1MB  \n– SRAM: System (192KB) + backup \n(4KB)  \n– EMMC: Support CF card, SRAM, \nPSRAM, SDRAM, NOR and NAND \nmemories  \n\uf06e Clock  \n– HSECLK: 4~26MHz external \ncrystal/ceramic oscillator supported  \n– LSECLK: 32.768KHz crystal/ceramic \noscillator supported  \n– HSICLK: 16MHz RC oscillator \ncalibrated by factory  \n– LSICLK: 28KHz RC oscillator \nsupported  \n– PLL1: Phase locked loop; output \nfrequency is configured by four \nparameters  \n– PLL2: Phase locked loop specially \nused to provide clock signals to I2S; \noutput frequency is configured by \nthree parameters  \n\uf06e Reset and power \nmanagement  \n– VDD range: 1.8 ～3.6V \n– VDDA range: 1.8 ～3.6V \n– VBAT range of  backup domain power \nsupply: 1. 65V～3.6V \n– Power -on/power -down/brown -out \nreset (POR/PDR/BOR) supported  \n– Programmable power supply voltage \ndetector (PVD) supported  \n\uf06e Low-power mode  \n– Sleep, stop and standby modes \nsupported  \n\uf06e DMA  \n– Two DMA; each DMA has 8 data \nstreams, 16 in total  \n\uf06e Debugging interface  \n– JTAG  \n– SWD  \n\uf06e I/O – Up to 140 I/O  \n– All I/O can be mapped to external \ninterrupt vector  \n– Up to 138 FT input I/O  \n\uf06e Communication peripherals  \n– 4 USART, 2 UART, supporting \nISO7816, LIN and IrDA functions  \n– 3 I2C, supporting SMBus/PMBus  \n– 3 SPI (2 re usable I2S)  \n– 2 CAN  \n– 3 USB_OTG controllers  \n– 1 SDIO interface  \n\uf06e Analog peripherals  \n– 3 12-bit ADC s \n– 2 12-bit DAC s \n\uf06e Timer  \n– 2 16-bit advanced timers TMR1/8 \nthat can provide 7 -channel PWM \noutput, support dead zone \ngeneration and braking input \nfunctions  \n– 2 32-bit general -purpose timers \nTMR2 /5, each with up to 4 \nindependent channels to support \ninput capture, output comparison, \nPWM, pulse count and other \nfunctions  \n– 8 16-bit general -purpose timers \nTMR/3/4/9/10/11/12/13/14, each with \nup to 2 independent channels to \nsupport input capture, output \ncomparison, PWM, pulse count and \nother functions  \n– 2 16-bit basic timers TMR6/7  \n– 2 watchdog timers: one independent \nwatchdog IWDT and one window \nwatchdog WWDT  \n– 1 24-bit autodecrement SysTick \nTimer  \n\uf06e RTC \n– Support calendar function  \n– Alarm and regular wake -up from \nstop/standby mode  \n\uf06e CRC computing unit  \n\uf06e 96-bit unique device ID  \n \nw w w. g e e h y. c o m                                                                        P a g e 2 \nContents  \n1 Product Characteristics  ................................ ................................ ................................ ..................  1 \n2 Product Information  ................................ ................................ ................................ ........................  6 \n3 Pin Information  ................................ ................................ ................................ ................................  7 \n3.1 Pin distribution  ................................ ................................ ................................ ................................ ... 7 \n3.2 Pin function description  ................................ ................................ ................................ ...................  10 \n3.3 GPIO Multiplexing Function Configuration  ................................ ................................ ......................  28 \n4 Function Description  ................................ ................................ ................................ ....................  51 \n4.1 System architecture  ................................ ................................ ................................ .........................  52 \n4.1.1  System block diagram  ................................ ................................ ................................ .....................  52 \n4.1.2  Address mapping  ................................ ................................ ................................ ............................  53 \n4.1.3  Startup configuration  ................................ ................................ ................................ .......................  54 \n4.2 Core  ................................ ................................ ................................ ................................ .................  54 \n4.3 Interrupt controller  ................................ ................................ ................................ ...........................  54 \n4.3.1  Nested Vector Interrupt Controller (NVIC)  ................................ ................................ ......................  54 \n4.3.2  External Interrupt/Event Controller (EINT)  ................................ ................................ ......................  54 \n4.4 On-chip memory  ................................ ................................ ................................ ..............................  54 \n4.4.1  Configurable external memory controller (EMMC)  ................................ ................................ .........  55 \n4.4.2  LCD parallel interface (LCD)  ................................ ................................ ................................ ...........  55 \n4.5 Clock  ................................ ................................ ................................ ................................ ................  55 \n4.5.1  Clock tree  ................................ ................................ ................................ ................................ ........  55 \n4.5.2  Clock source  ................................ ................................ ................................ ................................ .... 56 \n4.5.3  System clock  ................................ ................................ ................................ ................................ ... 57 \n4.5.4  Bus clock  ................................ ................................ ................................ ................................ .........  57 \n4.5.5  Phase locked loop  ................................ ................................ ................................ ...........................  57 \n4.6 Power  and power management  ................................ ................................ ................................ ...... 57 \n4.6.1  Power supply scheme  ................................ ................................ ................................ .....................  57 \n4.6.2  Voltage regulator  ................................ ................................ ................................ .............................  57 \n4.6.3  Power supply voltage monitor  ................................ ................................ ................................ .........  58 \n \nw w w. g e e h y. c o m                                                                        P a g e 3 \n4.7 Low-power mode  ................................ ................................ ................................ .............................  58 \n4.8 DMA  ................................ ................................ ................................ ................................ .................  58 \n4.9 GPIO  ................................ ................................ ................................ ................................ ................  59 \n4.10 Communication peripherals  ................................ ................................ ................................ ............  59 \n4.10.1  USART/UART  ................................ ................................ ................................ ................................ .. 59 \n4.10.2  I2C ................................ ................................ ................................ ................................ ...................  59 \n4.10.3  SPI/I2S  ................................ ................................ ................................ ................................ ............  60 \n4.10. 4 CAN  ................................ ................................ ................................ ................................ .................  60 \n4.10.5  USB_OTG  ................................ ................................ ................................ ................................ ....... 60 \n4.10.6  Ethernet  ................................ ................................ ................................ ................................ ...........  60 \n4.10.7  SDIO  ................................ ................................ ................................ ................................ ................  60 \n4.11 Analog peripherals  ................................ ................................ ................................ ..........................  61 \n4.11.1  ADC  ................................ ................................ ................................ ................................ .................  61 \n4.11.2  DAC  ................................ ................................ ................................ ................................ .................  61 \n4.12 Timer  ................................ ................................ ................................ ................................ ................  61 \n4.13 RTC ................................ ................................ ................................ ................................ .................  63 \n4.13.1  Backup domain  ................................ ................................ ................................ ................................  63 \n4.14 RNG  ................................ ................................ ................................ ................................ .................  63 \n4.15 DCI ................................ ................................ ................................ ................................ ...................  63 \n4.16 CRC  ................................ ................................ ................................ ................................ .................  64 \n5 Electrical Characteristics  ................................ ................................ ................................ .............  64 \n5.1 Test conditions of electrical characteristics  ................................ ................................ .....................  64 \n5.1.1  Maximum and minimum values  ................................ ................................ ................................ ....... 64 \n5.1.2  Typical value  ................................ ................................ ................................ ................................ .... 64 \n5.1.3  Typical curve  ................................ ................................ ................................ ................................ .... 64 \n5.1.4  Power sup ply scheme  ................................ ................................ ................................ .....................  65 \n5.1.5  Load capacitance  ................................ ................................ ................................ ............................  66 \n5.2 Test under general operating conditions  ................................ ................................ .........................  66 \n5.3 Absolute maximum ratings  ................................ ................................ ................................ ..............  67 \n5.3.1  Maximum temperature characteristics  ................................ ................................ ............................  67 \n \nw w w. g e e h y. c o m                                                                        P a g e 4 \n5.3.2  Maximum rated voltage characteristics  ................................ ................................ ...........................  67 \n5.3.3  Maximum rated current characteristics  ................................ ................................ ...........................  67 \n5.3.4  Electro -static discharge (ESD)  ................................ ................................ ................................ ........  68 \n5.3.5  Static latch -up (LU)  ................................ ................................ ................................ ..........................  68 \n5.4 On-chip memory  ................................ ................................ ................................ ..............................  68 \n5.4.1  Flash characteristics  ................................ ................................ ................................ ........................  68 \n5.5 Clock  ................................ ................................ ................................ ................................ ................  69 \n5.5.1  Characteristics of external clock source  ................................ ................................ .........................  69 \n5.5.2 Characteristics of internal clock source  ................................ ................................ ..........................  70 \n5.5.3  PLL Characteristics  ................................ ................................ ................................ .........................  71 \n5.6 Reset and power management  ................................ ................................ ................................ ....... 71 \n5.6.1  Test of Embedded Reset and Power Control Module Characteristics  ................................ ............  71 \n5.7 Power consumption  ................................ ................................ ................................ .........................  73 \n5.7.1  Power consumption test environment  ................................ ................................ .............................  73 \n5.7.2  Power consumption in run mode  ................................ ................................ ................................ ..... 74 \n5.7.3  Power consumption in sle ep mode  ................................ ................................ ................................ . 77 \n5.7.4  Power consumption in stop mode  ................................ ................................ ................................ ... 78 \n5.7.5  Power consumption in standby mode  ................................ ................................ .............................  78 \n5.7.6  Peripheral power consumption  ................................ ................................ ................................ ........  79 \n5.7.7  Backup Domain Power Consumption  ................................ ................................ .............................  81 \n5.8 Wake -up time in  low-power mode  ................................ ................................ ................................ ... 81 \n5.9 I/O port characteristics  ................................ ................................ ................................ ....................  82 \n5.10 NRST pin characteristics  ................................ ................................ ................................ .................  84 \n5.11 Communication peripherals  ................................ ................................ ................................ ............  85 \n5.11.1  I2C peripheral characteristics  ................................ ................................ ................................ ..........  85 \n5.11.2  SPI peripheral characteris tics ................................ ................................ ................................ .........  86 \n5.12 Analog peripherals  ................................ ................................ ................................ ..........................  88 \n5.12.1  ADC  ................................ ................................ ................................ ................................ .................  88 \n5.12.2  DAC  ................................ ................................ ................................ ................................ .................  89 \n6 Package Information  ................................ ................................ ................................ .....................  91 \n \nw w w. g e e h y. c o m                                                                        P a g e 5 \n6.1 LQFP176 package information  ................................ ................................ ................................ ....... 91 \n6.2 LQFP144 package information  ................................ ................................ ................................ ....... 93 \n6.3 LQFP100 package information  ................................ ................................ ................................ ....... 96 \n6.4 LQFP64 package information  ................................ ................................ ................................ .........  99 \n7 Packaging Information  ................................ ................................ ................................ ................  102 \n7.1 Reel packaging  ................................ ................................ ................................ ..............................  102 \n7.2 Tray packaging  ................................ ................................ ................................ ..............................  103 \n8 Ordering Information  ................................ ................................ ................................ ..................  105 \n9 Commonly Used Function Module Denomination  ................................ ................................ ... 106 \n10 Version History  ................................ ................................ ................................ ............................  107 \n \n  \n \nw w w. g e e h y. c o m                                                                        P a g e 6 \n2 Product Information  \nSee the following table for APM32F405xG 407xExG  product functions and peripheral configuration.  \nTable 1 Functions and Peripherals of APM32F405xG 407xExG  Series Chi ps \nProduct  APM32F 407 APM32F 405 \nModel  RET6  RGT6  VET6  VGT6  ZET6  ZGT6  IET6  IGT6  RGT6  VGT6  ZGT6  \nPackage  LQFP64  LQFP100  LQFP1 44 LQFP1 76 LQFP 64 LQFP100  LQFP 144 \nCore and maximum working frequency  Arm® 32-bit Cortex®-M4@168MHz \nWorking voltage  1.8~3.6V  \nFlash(K B) 512 1024  512 1024  512 1024  512 1024  1024  \nSystem + backup SRAM(KB)  192+4  \nSMC  0 1 0 1 \nDMC  0 1 0 \nGPIOs  51 82 114 140 51 82 114 \nCommunication \ninterface  USART/UART  4/2 \nSPI/I2S  3/2 \nI2C 3 \nOTG_FS  1 \nOTG_HS  2 \nCAN  2 \nEthernet  0 1 0 \nSDIO  1 \nTimer  16-bit advanced  2 \n32-bit general  2 \n16-bit general  8 \n16-bit basic  2 \nSystem tick timer  1 \nWatchdog  2 \nReal-time clock  1 \nDCI 0 1 0 \nRNG  1 \n12-bit ADC  Unit 3 \nExternal channel  13 21 13 21 \nInternal channel  3 \n12位DAC  Unit 2 \nChannel  2 \nOperating te mperature  Ambient temperature: -40°C to 85°C  \nJunction temperature: -40℃ to 105℃ \n  \n \nw w w. g e e h y. c o m                                                                        P a g e 7 \n3 Pin Information  \n3.1 Pin distribution  \nFigure 1 Distribution Diagram of APM32F407xExG Series LQFP176 Pins  \nLQFP176BOOT0VDD\nPDR_ON\nPE1\nPE0\nPB9\nPB8\nPB7\nPB6\nPB5\nPB4\nPB3\nPG15\nVDD\nVSS\nPG14\nPG13\nPG12\nPG11\nPG10\nPG9\nPD7\nPD6\nVDD\nVSS\nPD5\nPD4\nPD3\nPD1\nPD0PD2 144\n143\n142\n141\n140\n139\n138\n137\n136\n135\n134\n133165\n164\n163\n162\n161\n160\n159\n158\n157\n156\n155\n154\n153\n152\n151\n150\n148\n147\n146149\n145176\n175\n174\nPA10VDD\nVSS\nVCAP_2\nPA13\nPA12\nPA11\nPA9\nPA8\nPC9\nPC8\nPC7\nPC6\nVDD\nVSS\nPG8\nPG7\nPG6\nPG5\nPG4\nPG3\nPG2\nPD15\nPD14\nVDD\nVSS\nPD13\nPD12132\n131\n130\n129\n128\n127\n126\n125\n124\n123\n122\n121\n120\n119\n118\n117\n116\n115\n114\n113\n112\n111\n110\n109\n108\n107\n106\n105\n103\n102\n101104\n100\n99\n98\n9745\n46\n47\n48\n49\n50\n51\n52\n53\n54\n55\n56\n57\n58\n59\n60\n61\n62\n63\n64\n65\n66\n67\n68\n69\n70\n71\n72\n74\n75\n7673\n77\n78\n79\n80PA7PA3\nBYPASS_REG\nVDD\nPA4\nPA5\nPA6\nPC4\nPC5\nPB0\nPB1\nPB2\nPF11\nPF12\nVSS\nVDD\nPF13\nPF14\nPF15\nPG0\nPG1\nPE7\nPE8\nPE9\nVSS\nVDD\nPE10\nPE11\nPE13\nPE14\nPE15PE12\nPB10\nPB11\nVCAP_1\nVDD1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n24\n25\n26\n27\n28\n30\n31\n3229\n33\n34\n35\n36PE2\nPE3\nPE4\nPE5\nPE6\nVBAT\nPC13\nPC14\nPC15PI8\nPI9\nPF2\nPF3\nPF4\nPF5\nVSS\nVDD\nPF6\nPF7\nPF8\nPF9\nPF10\nPH0\nPH1\nNRST\nPC0\nPC1\nPC2\nVDD\nVSSA\nVREF+PC3\nVDDA\nPA0\nPA1\nPA238\n39\n4037\n41\n42\n43\n44PH3PH2\n82\n83\n8481\n85\n86\n87\n88PH7\nPH8\nPH9PH6\nPH10\nPH11PD10\nPD9\nPD8PD11\nPB15\nPB14\nPB13\nPB1295\n94\n9396\n92\n91\n90\n89PC12\nPC11\nPC10\nPA15\nPA14172\n171\n170173\n169\n168\n167\n166\nPF0\nPF1PI10\nPI11\nVSS\nVDD\nPH4\nPH5VDD\nVSS\nPH12PI1\nPI0\nPH15\nPH14\nPH13VDD\nVSS\nPI3\nPI2PI7\nPI6\nPI5\nPI4\n \n \nw w w. g e e h y. c o m                                                                        P a g e 8 \nFigure 2 Distribution Diagram of APM32F405xG 407xExG  Series LQFP144 Pins  \nLQFP144BOOT0VDD\nPDR_ON\nPE1\nPE0\nPB9\nPB8\nPB7\nPB6\nPB5\nPB4\nPB3\nPG15\nVDD\nVSS\nPG14\nPG13\nPG12\nPG11\nPG10\nPG9\nPD7\nPD6\nVDD\nVSS\nPD5\nPD4\nPD3\nPD1\nPD0\nPC12PD2\nPC11\nPC10\nPA15\nPA14144\n143\n142\n141\n140\n139\n138\n137\n136\n135\n134\n133\n132\n131\n130\n129\n128\n127\n126\n125\n124\n123\n122\n121\n120\n119\n118\n117\n115\n114\n113116\n112\n111\n110\n109\nPA10VDD\nVSS\nVCAP_2\nPA13\nPA12\nPA11\nPA9\nPA8\nPC9\nPC8\nPC7\nPC6\nVDD\nVSS\nPG8\nPG7\nPG6\nPG5\nPG4\nPG3\nPG2\nPD15\nPD14\nVDD\nVSS\nPD13\nPD12\nPD10\nPD9\nPD8PD11\nPB15\nPB14\nPB13\nPB12108\n107\n106\n105\n104\n103\n102\n101\n100\n99\n98\n97\n96\n95\n94\n93\n92\n91\n90\n89\n88\n87\n86\n85\n84\n83\n82\n81\n79\n78\n7780\n76\n75\n74\n7337\n38\n39\n40\n41\n42\n43\n44\n45\n46\n47\n48\n49\n50\n51\n52\n53\n54\n55\n56\n57\n58\n59\n60\n61\n62\n63\n64\n66\n67\n6865\n69\n70\n71\n72PA7PA3\nVSS\nVDD\nPA4\nPA5\nPA6\nPC4\nPC5\nPB0\nPB1\nPB2\nPF11\nPF12\nVSS\nVDD\nPF13\nPF14\nPF15\nPG0\nPG1\nPE7\nPE8\nPE9\nVSS\nVDD\nPE10\nPE11\nPE13\nPE14\nPE15PE12\nPB10\nPB11\nVCAP_1\nVDD1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n24\n25\n26\n27\n28\n30\n31\n3229\n33\n34\n35\n36PE2\nPE3\nPE4\nPE5\nPE6\nVBAT\nPC13\nPC14\nPC15\nPF0\nPF1\nPF2\nPF3\nPF4\nPF5\nVSS\nVDD\nPF6\nPF7\nPF8\nPF9\nPF10\nPH0\nPH1\nNRST\nPC0\nPC1\nPC2\nVDD\nVSSA\nVREF+PC3\nVDDA\nPA0\nPA1\nPA2\n \n \nw w w. g e e h y. c o m                                                                        P a g e 9 \nFigure 3 Distribution Diagram of APM32F405xG 407xExG  Series LQFP100 Pins  \nLQFP1001PE2\n2PE3\n3PE4\n4PE5\n5PE6\n6VBAT\n7PC13\n8PC14\n9PC15\n10VSS\n11VDD\n12PH0\n13PH1\n14NRST\n15PC0\n16PC1\n17PC2\n18PC3\n19VDD\n20VSSA\n21 VREF+\n22VDDA\n23PA0\n24PA1\n25PA275VDD\n74VSS\n73VCAP_2\n72PA13\n71PA12\n70PA11\n69PA10\n68PA9\n67PA8\n66PC9\n65PC8\n64PC7\n63PC6\n62PD15\n61PD14\n60PD13\n59PD12\n58PD11\n57PD10\n56PD9\n55PD8\n54PB15\n53PB14\n52PB13\n51PB12VDD\nVSS\nPE1\nPE0\nPB9\nPB8\nBOOT0\nPB7\nPB6\nPB5\nPB4\nPB3\nPD7\nPD6\nPD5\nPD4\nPD3\nPD2\nPD1\nPD0\nPC12\nPC11\nPC10\nPA15\nPA1426PA3\n27VSS\n28VDD\n29PA4\n30PA5\n31PA6\n32PA7\n33PC4\n35PB0\n36PB1\n37PB2\n38PE7\n39PE8\n41PE1040PE9\n42PE11\n43PE12\n44PE13\n45PE14\n46PE15\n47PB10\n48PB11\n49 VCAP_1\n50VDD100\n99\n98\n97\n96\n95\n94\n93\n92\n91\n90\n89\n88\n87\n86\n85\n84\n83\n82\n81\n80\n79\n78\n77\n7634PC5\n \n \nw w w. g e e h y. c o m                                                                        P a g e 10 \nFigure 4 Distrib ution Diagram of APM32F405xG 407xExG  Series LQFP64 Pins  \nLQFP641VBAT\n2PC13\n3PC14\n4PC15\n5PH0\n6PH1\n7NRST\n8PC0\n9PC1\n10PC2\n11PC3\n12VSSA\n13VDDA\n14 PA0-WKUP\n15PA1\n16PA2\n64VDD\n63VSS\n62PB9\n61PB8\n60BOOT0\n59PB7\n58PB6\n57PB5\n55PB3\n54PD2\n53PC12\n52PC11\n51PC10\n50PA15\n49PA14\n48VDD\n47VCAP_2\n46PA13\n45PA12\n44PA11\n43PA10\n42PA9\n41PA8\n40PC9\n39PC8\n38PC7\n37PC6\n36PB15\n35PB14\n34PB13\n33PB1217PA3\n18VSS\n19VDD\n20PA4\n21PA5\n22PA6\n23PA7\n24PC4\n25PC5\n26PB0\n27PB1\n28PB2\n29PB10\n31 VCAP_130PB11\n32VDD56PB4\n \n3.2 Pin function description  \nTable 2 Legends/Abbreviations Used in Output Pin Table  \nName  Abbreviation  Definition  \nPin name  Unless otherwise specified in p arentheses below the pin name, the pin functions \nduring and after reset are the same as the actual pin name  \nPin type  P Power pin  \nI Only input pin  \nI/O I/O pin  \nI/O structure  5T FT I/O  \nSTDA  3.3V standard I/O, directly connected to ADC  \nSTD 3.3V stand ard I/O  \nB Dedicated Boot0 pin  \nRST Bidirectional reset pin with built -in pull -up resistor  \nNotes  Unless otherwise specified in the notes, all I/O is set as floating input during and \nafter reset  \nPin \nfunction  Default multiplexing \nfunction  Function direct ly selected/enabled through peripheral register  \n \nw w w. g e e h y. c o m                                                                        P a g e 11 \nName  Abbreviation  Definition  \nRedefining function  Select this function through AFIO remapping register  \nTable 3 Description of APM32F405xG 407xExG  by Pin Number  \nName  \n(Function after \nreset)  Type  Structure  Multiplexin g \nfunction  Additional \nfunction  LQFP\n64 LQFP\n100 LQFP\n144 LQFP\n176 \nPE2 I/O 5T TRACECK,  \nSMC_A23,  \nETH_MII_TXD3,  \nEVENTOUT  - - 1 1 1 \nPE3 I/O 5T TRACED0,  \nSMC_A19,  \nEVENTOUT  - - 2 2 2 \nPE4 I/O 5T TRACED1,  \nSMC_A20,  \nDCI_D4,  \nEVENTOUT  - - 3 3 3 \nPE5 I/O 5T TRACED2,  \nSMC_ A21, \nTMR9_CH1,  \nDCI_D6,  \nEVENTOUT  - - 4 4 4 \nPE6 I/O 5T TRACED3,  \nSMC_A22,  \nTMR9_CH2,  \nDCI_D7,  \nEVENTOUT  - - 5 5 5 \nVBAT  P - - - 1 6 6 6 \nPI8 I/O 5T EVENTOUT,  \nDMC_CAS  RTC_TAMP1,  \nRTC_TAMP2,  \nRTC_TS  - - - 7 \nPC13  I/O 5T EVENTOUT  RTC_OUT,  \nRTC_TAMP1,  \nRTC_TS  2 7 7 8 \nPC14 - OSC32_IN  \n（PC14） I/O 5T EVENTOUT  OSC32_IN  3 8 8 9 \nPC15 - OSC32_OUT  \n（PC15） I/O 5T EVENTOUT  OSC32_OUT  4 9 9 10 \nPI9 I/O 5T CAN1_RX,  \nEVENTOUT,  \nDMC_RAS  - - - - 11 \nPI10 I/O 5T ETH_MII_RX_ER,  - - - - 12 \n \nw w w. g e e h y. c o m                                                                        P a g e 12 \nName  \n(Function after \nreset)  Type  Structure  Multiplexin g \nfunction  Additional \nfunction  LQFP\n64 LQFP\n100 LQFP\n144 LQFP\n176 \nEVENTOUT,  \nDMC_CS  \nPI11 I/O 5T OTG_HS_ULPI_DIR,  \nEVENTO UT, \nDMC_BA  - - - - 13 \nVSS P - - - - - - 14 \nVDD  P - - - - - - 15 \nPF0 I/O 5T SMC_A0,  \nDMC_A10,  \nI2C2_SDA,  \nEVENTOUT  - - - 10 16 \nPF1 I/O 5T SMC_A1,  \nDMC_A0,  \nI2C2_SCL,  \nEVENTOUT  - - - 11 17 \nPF2 I/O 5T SMC_A2,  \nDMC_A1,  \nI2C2_SMBAI,  \nEVENTOUT  - - - 12 18 \nPF3 I/O 5T SMC_A3,  \nDMC_A2,  \nEVENTOUT  ADC3_IN9  - - 13 19 \nPF4 I/O 5T SMC_A4,  \nDMC_A3,  \nEVENTOUT  ADC3_IN14  - - 14 20 \nPF5 I/O 5T SMC_A5,  \nEVENTOUT  ADC3_IN15  - - 15 21 \nVSS P - - - - 10 16 22 \nVDD  P - - - - 11 17 23 \nPF6 I/O 5T TMR10_CH1,  \nSMC_NIORD,  \nDMC_A4,  \nEVENTOUT  ADC3_ IN4 - - 18 24 \nPF7 I/O 5T TMR11_CH1,  \nSMC_NREG,  \nDMC_A5,  \nEVENTOUT  ADC3_IN5  - - 19 25 \nPF8 I/O 5T TMR13_CH1,  \nSMC_NIOWR,  ADC3_IN6  - - 20 26 \n \nw w w. g e e h y. c o m                                                                        P a g e 13 \nName  \n(Function after \nreset)  Type  Structure  Multiplexin g \nfunction  Additional \nfunction  LQFP\n64 LQFP\n100 LQFP\n144 LQFP\n176 \nDMC_A6,  \nEVENTOUT  \nPF9 I/O 5T TMR14_CH1,  \nSMC_CD,  \nDMC_A7  \nEVENTOUT  ADC3_IN7  - - 21 27 \nPF10  I/O 5T SMC_INTR,  \nDMC_A8  \nEVENTOU T ADC3_IN8  - - 22 28 \nPH0-OSC_IN  \n(PH0)  I/O 5T EVENTOUT  OSC_IN  5 12 23 29 \nPH1-OSC_OUT  \n(PH1)  I/O 5T EVENTOUT  OSC_OUT  6 13 24 30 \nNRST  I/O RST - - 7 14 25 31 \nPC0 I/O 5T OTG_HS_ULPI_STP,  \nEVENTOUT  ADC123_IN10  8 15 26 32 \nPC1 I/O 5T ETH_MDC,  \nEVENTOUT  ADC123_IN 11 9 16 27 33 \nPC2 I/O 5T SPI2_MISO,  \nOTG_HS_ULPI_DIR,  \nETH_MII_TXD2,  \nI2S2ext_SD,  \nEVENTOUT  ADC123_IN12  10 17 28 34 \nPC3 I/O 5T SPI2_MOSI,  \nI2S2_SD,  \nOTG_HS_ULPI_NXT,  \nETH_MII_TX_CLK,  \nEVENTOUT  ADC123_IN13  11 18 29 35 \nVDD  P - - - - 19 30 36 \nVSSA  P - - - 12 20 31 37 \nVREF+  P - - - - 21 32 38 \nVDDA  P - - - 13 22 33 39 \nPA0-WKUP  \n(PA0)  I/O 5T USART2_CTS,  \nUART4_TX,  \nETH_MII_CRS,  \nTMR2_CH1_ETR,  \nTMR5_CH1,  \nTMR8_ETR,  \nEVENTOUT  WKUP,  \nADC123_IN0  14 23 34 40 \n \nw w w. g e e h y. c o m                                                                        P a g e 14 \nName  \n(Function after \nreset)  Type  Structure  Multiplexin g \nfunction  Additional \nfunction  LQFP\n64 LQFP\n100 LQFP\n144 LQFP\n176 \nPA1 I/O 5T USART2_RTS,  \nUART4_RX,  \nETH_RMII_REF_CLK,  \nETH_MII_RX_CLK,  \nTMR5_CH2,  \nTMR2_CH2,  \nEVENTOUT  ADC123_IN1  15 24 35 41 \nPA2 I/O 5T USART2_TX,  \nTMR5_CH3,  \nTMR9_CH1,  \nTMR2_CH3,  \nETH_MDIO,  \nEVENTOUT  ADC123_IN2  16 25 36 42 \nPH2 I/O 5T ETH_MII_CRS,  \nEVENTOUT  - - - - 43 \nPH3 I/O 5T ETH_MII_COL,  \nEVENTOUT,  \nDMC_A9  - - - - 44 \nPH4 I/O 5T I2C2_SCL,  \nOTG_HS_ULPI_NXT,  \nEVENTOUT  - - - - 45 \nPH5 I/O 5T I2C2_SDA,  \nEVENTOUT  - - - - 46 \nPA3 I/O 5T USART2_RX,  \nTMR5_CH4,  \nTMR9_CH2,  \nTMR2_CH4,  \nOTG_HS_ULPI_D0,  \nETH_MII_COL,  \nEVENTOUT,  \nDMC_CKE  ADC123_IN3  17 26 37 47 \nVSS P - - - 18 27 38 - \nBYPASS_REG  I 5T - - - - - 48 \nVDD  P - - - 19 28 39 49 \nPA4 I/O STDA  SPI1_NSS,  \nSPI3_NSS,  \nUSART2_CK,  \nDCI_HSYNC,  \nOTG_HS_SOF,  \nI2S3_WS,  DAC_OUT1,  \nADC12_IN4  20 29 40 50 \n \nw w w. g e e h y. c o m                                                                        P a g e 15 \nName  \n(Function after \nreset)  Type  Structure  Multiplexin g \nfunction  Additional \nfunction  LQFP\n64 LQFP\n100 LQFP\n144 LQFP\n176 \nEVENTOUT  \nPA5 I/O STDA  SPI1_SCK,  \nOTG_HS_ULPI_CK,  \nTMR2_CH1_ETR,  \nTMR8_CH1N,  \nEVENTOUT  DAC_OUT2,  \nADC12_IN5  21 30 41 51 \nPA6 I/O 5T SPI1_MISO,  \nTMR8_BKIN,  \nTMR13_CH1,  \nDCI_PIXCLK,  \nTMR3_CH1,  \nTMR1_BKIN,  \nEVENTOUT  ADC12_IN6  22 31 42 52 \nPA7 I/O 5T SPI1_MOSI,  \nTMR8_CH1N,  \nTMR14_CH1,  \nTMR3_CH2,  \nETH_MII_RX_DV,  \nTMR1_CH1N,  \nETH_RMII_CRS_DV,  \nEVENTOUT  ADC12_IN7  23 32 43 53 \nPC4 I/O 5T ETH_RMII_RX_D0,  \nETH_MII_RX_D0,  \nEVENTOUT  ADC12_IN14  24 33 44 54 \nPC5 I/O 5T ETH_RMII_RX_D1,  \nETH_MII_RX_D1,  \nEVENTOUT  ADC12_IN15  25 34 45 55 \nPB0 I/O 5T TMR3_CH3  \nTMR8_CH2N,  \nOTG_HS_ULPI_D1,  \nETH_MII_RXD2,  \nTMR1_CH2N,  \nEVENTOUT  ADC12_IN8  26 35 46 56 \nPB1 I/O 5T TMR3_ CH4 \nTMR8_CH3N,  \nOTG_HS_ULPI_D2,  \nETH_MII_RXD3,  \nTMR1_CH3N,  \nEVENTOUT  ADC12_IN9  27 36 47 57 \nPB2-BOOT  I/O 5T EVENTOUT  - 28 37 48 58 \n \nw w w. g e e h y. c o m                                                                        P a g e 16 \nName  \n(Function after \nreset)  Type  Structure  Multiplexin g \nfunction  Additional \nfunction  LQFP\n64 LQFP\n100 LQFP\n144 LQFP\n176 \n(PB2)  \nPF11  I/O 5T DCI_D12,  \nEVENTOUT,  \nDMC_UDQM  - - - 49 59 \nPF12  I/O 5T SMC_A6,  \nEVENTOUT  - - - 50 60 \nVSS P - - - - - 51 61 \nVDD  P - - - - - 52 62 \nPF13  I/O 5T SMC_A7,  \nEVENTOUT  - - - 53 63 \nPF14  I/O 5T SMC_A8,  \nEVENTOUT  - - - 54 64 \nPF15  I/O 5T SMC_A9,  \nEVENTOUT  - - - 55 65 \nPG0 I/O 5T SMC_A10,  \nEVENTOUT  - - - 56 66 \nPG1 I/O 5T SMC_A11,  \nDMC_CK,  \nEVENTOUT  - - - 57 67 \nPE7 I/O 5T SMC_D4,  \nTMR1_ETR,  \nEVENTOUT  - - 38 58 68 \nPE8 I/O 5T SMC_D5,  \nTMR1_CH1N,  \nEVENTOUT  - - 39 59 69 \nPE9 I/O 5T SMC_D6,  \nTMR1_CH1,  \nEVENTOUT  - - 40 60 70 \nVSS P - - - - - 61 71 \nVDD  P - - - - - 62 72 \nPE10  I/O 5T SMC_D7,  \nTMR1_CH2N,  \nEVENTOUT  - - 41 63 73 \nPE11  I/O 5T SMC_D8 , \nTMR1_CH2,  \nEVENTOUT  - - 42 64 74 \nPE12  I/O 5T SMC_D9,  \nTMR1_CH3N,  \nEVENTOUT  - - 43 65 75 \n \nw w w. g e e h y. c o m                                                                        P a g e 17 \nName  \n(Function after \nreset)  Type  Structure  Multiplexin g \nfunction  Additional \nfunction  LQFP\n64 LQFP\n100 LQFP\n144 LQFP\n176 \nPE13  I/O 5T SMC_D10,  \nTMR1_CH3,  \nEVENTOUT  - - 44 66 76 \nPE14  I/O 5T SMC_D11,  \nTMR1_CH4,  \nEVENTOUT  - - 45 67 77 \nPE15  I/O 5T SMC_D12,  \nTMR1_BKIN,  \nEVENTOUT  - - 46 68 78 \nPB10  I/O 5T SPI2_SCK,  \nI2S2_CK,  \nI2C2_SCL,  \nUSART3_TX,  \nOTG_HS_ULPI_D3,  \nETH_MII_RX_ER,  \nTMR2_CH3,  \nEVENTOUT  - 29 47 69 79 \nPB11  I/O 5T I2C2_SDA,  \nUSART3_RX,  \nOTG_HS_ULPI_D4,  \nETH_RMII_TX_EN,  \nETH_MII_TX_EN,  \nTMR2_CH4,  \nEVENTOUT  - 30 48 70 80 \nVCAP_1  P - - - 31 49 71 81 \nVDD P - - - 32 50 72 82 \nPH6 I/O 5T I2C2_SMBAI,  \nTMR12_CH1,  \nETH_MII_RXD2,  \nEVENTOUT  - - - - 83 \nPH7 I/O 5T I2C3_SCL,  \nETH_MII_RXD3,  \nEVENTOUT  - - - - 84 \nPH8 I/O 5T I2C3_SDA,  \nDCI_HSYNC,  \nEVENTOUT,  \nDMC_DQ8  - - - - 85 \nPH9 I/O 5T I2C3_SMBAI,  \nTMR12_CH2,  \nDCI_D0,  - - - - 86 \n \nw w w. g e e h y. c o m                                                                        P a g e 18 \nName  \n(Function after \nreset)  Type  Structure  Multiplexin g \nfunction  Additional \nfunction  LQFP\n64 LQFP\n100 LQFP\n144 LQFP\n176 \nEVENTOUT  \nPH10  I/O 5T TMR5_CH1,  \nDCI_D1,  \nEVENTOUT,  \nDMC_DQ9  - - - - 87 \nPH11  I/O 5T TMR5_CH2,  \nDCI_D2,  \nEVENTOUT  - - - - 88 \nPH12  I/O 5T TMR5_CH3,  \nDCI_D3,  \nEVENTOUT  - - - - 89 \nVSS P - - - - - - 90 \nVDD  P - - - - - - 91 \nPB12  I/O 5T SPI2_NSS,  \nI2S2_WS,  \nI2C2_SMBAI,  \nUSART3_CK,  \nTMR1_BKIN,  \nCAN2_RX,  \nOTG_HS_ULPI_D5,  \nETH_RMII_TXD0,  \nETH_MII_TXD0,  \nOTG_HS_ID,  \nEVENTOUT  - 33 51 73 92 \nPB13  I/O 5T SPI2_SCK,  \nI2S2_CK,  \nUSART3_CTS,  \nTMR1_CH1N,  \nCAN2_TX,  \nOTG_HS_ULPI_D6,  \nETH_RMII_TXD1,  \nETH_MII_TXD1,  \nEVENTOUT  OTG_HS_VBUS  34 52 74 93 \nPB14  I/O 5T SPI2_MISO,  \nTMR1_CH2N,  \nTMR12_CH1,  \nOTG_HS_DM,  \nUSART3_RTS,  \nTMR8_CH2N,  \nI2S2ext_SD,  - 35 53 75 94 \n \nw w w. g e e h y. c o m                                                                        P a g e 19 \nName  \n(Function after \nreset)  Type  Structure  Multiplexin g \nfunction  Additional \nfunction  LQFP\n64 LQFP\n100 LQFP\n144 LQFP\n176 \nEVENTOUT  \nPB15  I/O 5T SPI2_MOSI,  \nI2S2_SD,  \nTMR1_CH3N,  \nTMR8_CH3N  \nTMR12_CH2,  \nOTG_HS_DP,  \nEVENTOUT  RTC_REFIN  36 54 76 95 \nPD8 I/O 5T SMC_D13,  \nUSART3 _TX,  \nEVENTOUT  - - 55 77 96 \nPD9 I/O 5T SMC_D14,  \nUSART3_RX,  \nEVENTOUT  - - 56 78 97 \nPD10  I/O 5T SMC_D15,  \nDMC_DQ10  \nUSART3_CK,  \nEVENTOUT  - - 57 79 98 \nPD11  I/O 5T SMC_CLE,  \nSMC_A16,  \nUSART3_CTS,  \nEVENTOUT  - - 58 80 99 \nPD12  I/O 5T SMC_ALE,  \nSMC_A17,  \nDMC_DQ11,  \nTMR4_ CH1,  \nUSART3_RTS,  \nEVENTOUT  - - 59 81 100 \nPD13  I/O 5T SMC_A18,  \nDMC_DQ12  \nTMR4_CH2,  \nEVENTOUT  - - 60 82 101 \nVSS P - - - - - 83 102 \nVDD  P - - - - - 84 103 \nPD14  I/O 5T SMC_D0,  \nDMC_DQ13,  \nTMR4_CH3,  \nEVENTOUT  - - 61 85 104 \nPD15  I/O 5T SMC_D1,  - - 62 86 105 \n \nw w w. g e e h y. c o m                                                                        P a g e 20 \nName  \n(Function after \nreset)  Type  Structure  Multiplexin g \nfunction  Additional \nfunction  LQFP\n64 LQFP\n100 LQFP\n144 LQFP\n176 \nDMC_DQ14,  \nTMR4_CH4,  \nEVENTOUT  \nPG2 I/O 5T SMC_A12,  \nDMC_DQ15,  \nEVENTOUT  - - - 87 106 \nPG3 I/O 5T SMC_A13,  \nDMC_DQ0,  \nEVENTOUT  - - - 88 107 \nPG4 I/O 5T SMC_A14,  \nDMC_DQ1,  \nEVENTOUT  - - - 89 108 \nPG5 I/O 5T SMC_A15,  \nDMC_DQ2,  \nEVENTOUT  - - - 90 109 \nPG6 I/O 5T SMC_INT2,  \nDMC_DQ3  \nEVENTOUT  - - - 91 110 \nPG7 I/O 5T SMC_INT3,  \nUSART6_CK,  \nEVENTOUT  - - - 92 111 \nPG8 I/O 5T DMC_DQ4  \nUSART6_RTS,  \nETH_PPS_OUT,  \nEVENTOUT  - - - 93 112 \nVSS P - - - - - 94 113 \nVDD  P - - - - - 95 114 \nPC6 I/O 5T I2S2_MCK,  \nTMR8_CH1,  \nSDIO_D6,  \nUSART6_TX,  \nDCI_D 0, \nTMR3_CH1,  \nEVENTOUT  - 37 63 96 115 \nPC7 I/O 5T I2S3_MCK,  \nTMR8_CH2,  \nSDIO_D7,  \nUSART6_RX,  \nDCI_D1,  \nTMR3_CH2,  - 38 64 97 116 \n \nw w w. g e e h y. c o m                                                                        P a g e 21 \nName  \n(Function after \nreset)  Type  Structure  Multiplexin g \nfunction  Additional \nfunction  LQFP\n64 LQFP\n100 LQFP\n144 LQFP\n176 \nEVENTOUT  \nPC8 I/O 5T TMR8_CH3,  \nSDIO_D0,  \nTMR3_CH3,  \nUSART6_CK,  \nDCI_D2,  \nEVENTOUT  - 39 65 98 117 \nPC9 I/O 5T I2S_CKIN,  \nMCO2,  \nTMR8_CH4,  \nSDIO_D1,  \nI2C3_SDA,  \nDCI_D3,  \nTMR3_CH4,  \nEVENTOUT  - 40 66 99 118 \nPA8 I/O 5T USART1_CK,  \nTMR1_CH1,  \nMCO,  \nI2C3_SCL,  \nOTG_FS_SOF,  \nEVENTOUT  - 41 67 100 119 \nPA9 I/O 5T USART1_TX,  \nTMR1_CH2,  \nI2C3_SMBAI,  \nDCI_D0,  \nEVENTOUT  OTG_FS_VBUS  42 68 101 120 \nPA10  I/O 5T USART1_RX,  \nTMR1_CH3,  \nOTG_FS_ID,  \nDCI_D1,  \nEVENTOUT  - 43 69 102 121 \nPA11  I/O 5T USART1_CTS,  \nCAN1_RX,  \nTMR1_CH4,  \nOTG_FS_DM,  \nEVENTOUT  - 44 70 103 122 \nPA12  I/O 5T USART1_RTS,  \nCAN1_TX,  \nTMR1_ETR,  \nOTG_FS_DP,  - 45 71 104 123 \n \nw w w. g e e h y. c o m                                                                        P a g e 22 \nName  \n(Function after \nreset)  Type  Structure  Multiplexin g \nfunction  Additional \nfunction  LQFP\n64 LQFP\n100 LQFP\n144 LQFP\n176 \nEVENTOUT  \nPA13  \n(JTMS -SWDIO)  I/O 5T JTMS -SWDIO,  \nEVENT OUT  PA13  46 72 105 124 \nVCAP_2  P - - - 47 73 106 125 \nVSS P - - - - 74 107 126 \nVDD  P - - - 48 75 108 127 \nPH13  I/O 5T TMR8_CH1N,  \nCAN1_TX,  \nEVENTOUT,  \nDMC_DQ5  - - - - 128 \nPH14  I/O 5T TMR8_CH2N,  \nDCI_D4,  \nEVENTOUT  - - - - 129 \nPH15  I/O 5T TMR8_CH3N,  \nDCI_D11,  \nEVENTOUT,  \nDMC_DQ6  - - - - 130 \nPI0 I/O 5T TMR5_CH4,  \nSPI2_NSS,  \nI2S2_WS,  \nDCI_D13,  \nEVENTOUT  - - - - 131 \nPI1 I/O 5T SPI2_SCK,  \nI2S2_CK,  \nDCI_D8,  \nEVENTOUT  - - - - 132 \nPI2 I/O 5T TMR8_CH4,  \nSPI2_MISO,  \nDCI_D9,  \nI2S2ext_SD,  \nEVENTOUT  - - - - 133 \nPI3 I/O 5T TMR8_ETR,  \nSPI2_MOSI,  \nI2S2_SD,  \nDCI_D10,  \nEVENTOUT,  \nDMC_DQ7  - - - - 134 \nVSS P - - - - - - 135 \nVDD  P - - - - - - 136 \n \nw w w. g e e h y. c o m                                                                        P a g e 23 \nName  \n(Function after \nreset)  Type  Structure  Multiplexin g \nfunction  Additional \nfunction  LQFP\n64 LQFP\n100 LQFP\n144 LQFP\n176 \nPA14  \n(JTCK/SWCLK)  I/O 5T JTCK -SWCLK,  \nEVENTOUT  - 49 76 109 137 \nPA15  \n(JTDI)  I/O 5T JTDI,  \nSPI3_NSS,  \nI2S3_WS,  \nTMR2_CH1_ETR,  \nSPI1_NSS,  \nEVENTOUT  - 50 77 110 138 \nPC10  I/O 5T SPI3_SCK,  \nI2S3_CK,  \nUART4_TX,  \nSDIO_D2,  \nDCI_D8,  \nUSART3_TX,  \nEVENTOUT  - 51 78 111 139 \nPC11  I/O 5T UART4_RX,  \nSPI3_MISO,  \nSDIO_D3,  \nDCI_D4,  \nUSART3_RX,  \nI2S3ext_SD,  \nEVENTOUT  - 52 79 112 140 \nPC12  I/O 5T UART5_TX,  \nSDIO_CK,  \nDCI_D9,  \nSPI3_MOSI,  \nI2S3_ SD, \nUSART3_CK,  \nEVENTOUT  - 53 80 113 141 \nPD0 I/O 5T SMC_D2,  \nCAN1_RX,  \nEVENTOUT  - - 81 114 142 \nPD1 I/O 5T SMC_D3,  \nCAN1_TX,  \nEVENTOUT  - - 82 115 143 \nPD2 I/O 5T TMR3_ETR,  \nUART5_RX,  \nSDIO_CMD,  \nDCI_D11,  \nEVENTOUT  - 54 83 116 144 \n \nw w w. g e e h y. c o m                                                                        P a g e 24 \nName  \n(Function after \nreset)  Type  Structure  Multiplexin g \nfunction  Additional \nfunction  LQFP\n64 LQFP\n100 LQFP\n144 LQFP\n176 \nPD3 I/O 5T SMC_CLK,  \nUSART2_CTS,  \nEVENTOUT  - - 84 117 145 \nPD4 I/O 5T SMC_NOE,  \nUSART2_RTS,  \nEVENTOUT  - - 85 118 146 \nPD5 I/O 5T SMC_NWE,  \nUSART2_TX,  \nEVENTOUT  - - 86 119 147 \nVSS P - - - - - 120 148 \nVDD  P - - - - - 121 149 \nPD6 I/O 5T SMC_NWAIT,  \nUSART2_RX,  \nEVENTOUT  - - 87 122 150 \nPD7 I/O 5T SMC_NE1,  \nSMC_NCE2,  \nUSART2_CK,  \nEVENTOUT  - - 88 123 151 \nPG9 I/O 5T SMC_NE2,  \nSMC_NCE3,  \nUSART6_RX,  \nEVENTOUT  - - - 124 152 \nPG10  I/O 5T SMC_NCE4_1,  \nSMC_NE3,  \nEVENTOUT  - - - 125 153 \nPG11  I/O 5T SMC_NCE4_2,  \nETH_MII_TX_EN,  \nETH_RMII_TX_EN,  \nEVENTOUT  - - - 126 154 \nPG12  I/O 5T SMC_NE4,  \nUSART6_RTS,  \nEVENTOUT  - - - 127 155 \nPG13  I/O 5T SMC_A24,  \nUSART6_CTS,  \nETH_MII_TXD0,  \nETH_RMII_TXD0,  \nEVENTOUT  - - - 128 156 \nPG14  I/O 5T SMC_A25,  \nUSART6_TX,  \nETH_MII_TXD1,  - - - 129 157 \n \nw w w. g e e h y. c o m                                                                        P a g e 25 \nName  \n(Function after \nreset)  Type  Structure  Multiplexin g \nfunction  Additional \nfunction  LQFP\n64 LQFP\n100 LQFP\n144 LQFP\n176 \nETH_RMII_TXD1,  \nEVENTOUT  \nVSS P - - - - - 130 158 \nVDD  P - - - - - 131 159 \nPG15  I/O 5T DMC_LDQM,  \nUSART6_CTS,  \nDCI_D13,  \nEVENTOUT  - - - 132 160 \nPB3 \n(JTDO/TRACESWO)  I/O 5T JTDO,  \nTRACESWO,  \nSPI3_SCK,  \nI2S3_CK,  \nTMR2_CH2,  \nSPI1_SCK,  \nEVENTOUT  - 55 89 133 161 \nPB4 \n(NJTRST)  I/O 5T NJTRST,  \nSPI3_MISO,  \nTMR3_CH1,  \nSPI1_MISO,  \nI2S3ext_SD,  \nEVENTOUT  - 56 90 134 162 \nPB5 I/O - I2C1_SMBAI,  \nCAN2_RX,  \nOTG_HS_ULPI_D7,  \nETH_PPS_OUT,  \nTMR3_CH2,  \nSPI1_MOSI,  \nSPI3_MOSI,  \nDCI_D10,  \nI2S3_SD,  \nEVENTOUT  - 57 91 135 163 \nPB6 I/O 5T I2C1_SCL,  \nTMR4_CH1,  \nCAN2_TX,  \nDCI_D5,  \nUSART1_TX,  \nEVENTOUT  - 58 92 136 164 \nPB7 I/O 5T I2C1_SDA,  \nSMC_NL,  \nDCI_VSYNC,  - 59 93 137 165 \n \nw w w. g e e h y. c o m                                                                        P a g e 26 \nName  \n(Function after \nreset)  Type  Structure  Multiplexin g \nfunction  Additional \nfunction  LQFP\n64 LQFP\n100 LQFP\n144 LQFP\n176 \nUSART1_RX,  \nTMR4_CH2,  \nEVENTOUT  \nBOOT0  I B - VPP 60 94 138 166 \nPB8 I/O 5T TMR4_CH3,  \nSDIO_D4,  \nTMR10_CH1,  \nDCI_D6,  \nETH_MII_TXD3,  \nI2C1_SCL,  \nCAN1_RX,  \nEVENTOUT  - 61 95 139 167 \nPB9 I/O 5T SPI2_NSS,  \nI2S2_ WS, \nTMR4_CH4,  \nTMR11_CH1,  \nSDIO_D5,  \nDCI_D7,  \nI2C1_SDA,  \nCAN1_TX,  \nEVENTOUT  - 62 96 140 168 \nPE0 I/O 5T TMR4_ETR,  \nSMC_NBL0,  \nDCI_D2,  \nEVENTOUT  - - 97 141 169 \nPE1 I/O 5T SMC_NBL1,  \nDCI_D3,  \nEVENTOUT  - - 98 142 170 \nVSS P - - - 63 99 - - \nPDR_ON  I 5T - - - - 143 171 \nVDD  P - - - 64 100 144 172 \nPI4 I/O 5T TMR8_BKIN,  \nDCI_D5,  \nEVENTOUT  - - - - 173 \nPI5 I/O 5T TMR8_CH1,  \nDCI_VSYNC,  \nEVENTOUT  - - - - 174 \nPI6 I/O 5T TMR8_CH2,  \nDCI_D6,  - - - - 175 \n \nw w w. g e e h y. c o m                                                                        P a g e 27 \nName  \n(Function after \nreset)  Type  Structure  Multiplexin g \nfunction  Additional \nfunction  LQFP\n64 LQFP\n100 LQFP\n144 LQFP\n176 \nEVENTOUT  \nPI7 I/O 5T TMR8_CH3,  \nDCI_D7,  \nEVENTOUT,  \nDMC_WE  - - - - 176 \nNote:  \n(1) P C13, PC14 and PC15 are powered through the power switch. Since the switch only sinks limited current (3mA), the \nuse of GPIO from PC13 to PC15 in output mode is limited:  \n① The speed shall not exceed 2MHz when the heavy load is 30pF;  \n② Not used for current s ource (e.g. driving LED).  \n \n \nw w w . g e e h y . c o m                                                                        P a g e 28 \n3.3 GPIO Multiplexing Function Configuration  \nTable 4 GPIOA Multiplexing Function Configuration  \nPort AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10  AF11  AF12  AF13  A\nF\n1\n4 AF1\n5 SYS TMR1/\n2 TMR\n3/4/5  TMR8\n/9/10/\n11 I2C1/\n2/3 SPI1/SPI2\n/I2S2/I2S2\next SPI3/I2\nSext/I2\nS3 USART1\n/2/3/I2S3\next UART4/\n5/USAR\nT6 CAN1/2T\nMR12/13\n/14 OTG_F\nS/OTG_\nHS ETH SMC/DMC/\nSDIO/OTG\n_FS DCI \nPo\nrt_\nA P\nA\n0 - TMR2_\nCH1_E\nTR TMR\n5_C\nH1 TMR8\n_ETR  - - - USART2\n_CTS  UART4\n_TX - - ETH_MII\n_CRS  - - - EVE\nNTO\nUT \nP\nA\n1 - TMR2_\nCH2 TMR\n5_C\nH2 - - - - USART2\n_RTS  UART4\n_RX - - ETH_MII\n_RX_CL\nK \nETH_RM\nII_REF_\nCLK - - - EVE\nNTO\nUT \nP\nA\n2 - TMR2_\nCH3 TMR\n5_C\nH3 TMR9\n_CH1  - - - USART2\n_TX - - - ETH_MD\nIO - - - EVE\nNTO\nUT \nP\nA\n3 - TMR2_\nCH4 TMR\n5_C\nH4 TMR9\n_CH2  - - - USART2\n_RX - - OTG_H\nS_ULPI\n_D0 ETH_MII\n_COL  DMC _CKE  - - EVE\nNTO\nUT \nP\nA\n4 - - - - - SPI1_NS\nS SPI3_\nNSS \nI2S3_\nWS USART2\n_CK - - - - OTG_HS_\nSOF DCI_\nHSY\nNC - EVE\nNTO\nUT \n \nw w w . g e e h y . c o m                                                                        P a g e 29 \nPort AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10  AF11  AF12  AF13  A\nF\n1\n4 AF1\n5 SYS TMR1/\n2 TMR\n3/4/5  TMR8\n/9/10/\n11 I2C1/\n2/3 SPI1/SPI2\n/I2S2/I2S2\next SPI3/I2\nSext/I2\nS3 USART1\n/2/3/I2S3\next UART4/\n5/USAR\nT6 CAN1/2T\nMR12/13\n/14 OTG_F\nS/OTG_\nHS ETH SMC/DMC/\nSDIO/OTG\n_FS DCI \nP\nA\n5 - TMR2_\nCH1_E\nTR  TMR8\n_CH1\nN - SPI1_SC\nK - - -  OTG_H\nS_ULPI\n_CK - - - - EVE\nNTO\nUT \nP\nA\n6 - TMR1_\nBKIN  TMR\n3_C\nH1 TMR8\n_BKI\nN - SPI1_MIS\nO - - - TMR13_\nCH1 - - - DCI_\nPIXC\nK - EVE\nNTO\nUT \nP\nA\n7 - TMR1_\nCH1N  TMR\n3_C\nH2 TMR8\n_CH1\nN - SPI1_MO\nSI - - - TMR14_\nCH1 - ETH_MII\n_RX_DV  \nETH_RM\nII_CRS_\nDV - - - EVE\nNTO\nUT \nP\nA\n8 MCO1  TMR1_\nCH1 - - I2C3\n_SC\nL - - USART1\n_CK - - OTG_F\nS_SOF  - - - - EVE\nNTO\nUT \nP\nA\n9 - TMR1_\nCH2 - - I2C3\n_SM\nBA - - USART1\n_TX - - - - - DCI_\nD0 - EVE\nNTO\nUT \nP\nA\n1\n0 - TMR1_\nCH3 - - - - - USART1\n_RX - - OTG_F\nS_ID  - - DCI_\nD1 - EVE\nNTO\nUT \nP\nA\n11 - TMR1_\nCH4 - - - - - USART1\n_CTS  - CAN1_R\nX OTG_F\nS_DM  - - - - EVE\nNTO\nUT \n \nw w w . g e e h y . c o m                                                                        P a g e 30 \nPort AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10  AF11  AF12  AF13  A\nF\n1\n4 AF1\n5 SYS TMR1/\n2 TMR\n3/4/5  TMR8\n/9/10/\n11 I2C1/\n2/3 SPI1/SPI2\n/I2S2/I2S2\next SPI3/I2\nSext/I2\nS3 USART1\n/2/3/I2S3\next UART4/\n5/USAR\nT6 CAN1/2T\nMR12/13\n/14 OTG_F\nS/OTG_\nHS ETH SMC/DMC/\nSDIO/OTG\n_FS DCI \nP\nA\n1\n2 - TMR1_\nETR - - - - - USART1\n_RTS  - CAN1_T\nX OTG_F\nS_DP  - - - - EVE\nNTO\nUT \nP\nA\n1\n3 JTMS\n_SWD\nIO - - - - - - - - - - - - - - EVE\nNTO\nUT \nP\nA\n1\n4 JTCK\n_SWC\nLK - - - - - - - - - - - - - - EVE\nNTO\nUT \nP\nA\n1\n5 JTDI  TMR2_\nCH1 \nTMR2_\nETR - - - SPI1_NS\nS SPI3_\nNSS \nI2C3_\nWS - - - - - - - - EVE\nNTO\nUT \n \n \nw w w . g e e h y . c o m                                                                        P a g e 31 \nTable 5 GPIO B Multiplexing Function Configuration  \nPort AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10  AF11  AF12  AF\n13 A\nF\n1\n4 AF15  \nSYS TMR1\n/2 TMR\n3/4/5  TMR8\n/9/10/\n11 I2C1/\n2/3 SPI1/SPI2\n/I2S2/I2S2\next SPI3/I2\nSext/I2\nS3 USART1/\n2/3/I2S3e\nxt UART4/\n5/USAR\nT6 CAN1/2T\nMR12/13/\n14 OTG_F\nS/OTG_\nHS ETH SMC/DMC/\nSDIO/OTG\n_FS DC\nI \nPo\nrt_\nB P\nB\n0 - TMR1\n_CH2\nN TMR\n3_C\nH3 TMR8\n_CH2\nN - - - - - - OTG_H\nS_ULPI\n_D1 ETH_M\nII_RXD\n2 - - - EVE\nNTO\nUT \nP\nB\n1 - TMR1\n_CH3\nN TMR\n3_C\nH4 TMR8\n_CH3\nN - - - - - OTG_HS\n_ULPI_D\n2 ETH_MII\n_RXD3  - - - - EVE\nNTO\nUT \nP\nB\n2 - - - - - - - - - - - - - - - EVE\nNTO\nUT \nP\nB\n3 JTDO/T\nRACES\nWO TMR2\n_CH2  - - - SPI1_SCK  SPI3_S\nCK \nI2S3_C\nK - - - - - - - - EVE\nNTO\nUT \nP\nB\n4 NJTRST  - TMR\n3_C\nH1 - SPI1\n_MIS\nO SPI3_MIS\nO I2S3ext\n_SD - - - - - - - - EVE\nNTO\nUT \nP\nB\n5 - - TMR\n3_C\nH2 I2C1_\nSMBA  SPI1\n_MO\nSI SPI3_MO\nSII2S3_S\nD - CAN2_R\nX OTG_H\nS_ULPI\n_D7 ETH_PP\nS_OUT  - DCI_D\n10 - - - EVE\nNTO\nUT \nP\nB\n6 - - TMR\n4_C\nH1 I2C1_\nSCL - - USART\n1_TX  - CAN2_T\nX - - - DCI_D5  - - EVE\nNTO\nUT \n \nw w w . g e e h y . c o m                                                                        P a g e 32 \nPort AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10  AF11  AF12  AF\n13 A\nF\n1\n4 AF15  \nSYS TMR1\n/2 TMR\n3/4/5  TMR8\n/9/10/\n11 I2C1/\n2/3 SPI1/SPI2\n/I2S2/I2S2\next SPI3/I2\nSext/I2\nS3 USART1/\n2/3/I2S3e\nxt UART4/\n5/USAR\nT6 CAN1/2T\nMR12/13/\n14 OTG_F\nS/OTG_\nHS ETH SMC/DMC/\nSDIO/OTG\n_FS DC\nI \nP\nB\n7 - - TMR\n4_C\nH2 I2C1_\nSDA - - USART\n1_RX  - - - - SMC_N\nL DCI_VSYN\nC - - EVE\nNTO\nUT \nP\nB\n8 - - TMR\n4_C\nH3 TMR1\n0_CH\n1 I2C1\n_SC\nL - - - - CAN1_R\nX - ETH_M\nII_TXD\n3 SDIO_D4  DC\nI_D\n6 - EVE\nNTO\nUT \nP\nB\n9 - - TMR\n4_C\nH4 TMR1\n1_CH\n1 I2C1\n_SD\nA SPI2_NSS  \nI2S2_WS  - - - CAN1_T\nX - - SDIO_D5  DC\nI_D\n7 - EVE\nNTO\nUT \nP\nB\n1\n0 - TMR2\n_CH3  - - I2C2\n_SC\nL SPI2_SCK  \nI2S2_CK  - USART3\n_TX - - OTG_H\nS_ULPI\n_D3 ETH_M\nII_RX_\nER - - - EVE\nNTO\nUT \nP\nB\n11 - TMR2\n_CH4  - - I2C2\n_SD\nA - - USART3\n_RX - - OTG_H\nS_ULPI\n_D4 ETH_M\nII_TX_\nEN \nETH \n_RMII_\nTX_EN  - - - EVE\nNTO\nUT \nP\nB\n1\n2 - TMR1\n_BKI\nN - - I2C2\n_SM\nBA SPI2_NSS  \nI2S2_WS  - USART3\n_CK - CAN2_R\nX OTG_H\nS_ULPI\n_D5 ETH_R\nMII_TX\nD0 OTG_HS_I\nD - - EVE\nNTO\nUT \n \nw w w . g e e h y . c o m                                                                        P a g e 33 \nPort AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10  AF11  AF12  AF\n13 A\nF\n1\n4 AF15  \nSYS TMR1\n/2 TMR\n3/4/5  TMR8\n/9/10/\n11 I2C1/\n2/3 SPI1/SPI2\n/I2S2/I2S2\next SPI3/I2\nSext/I2\nS3 USART1/\n2/3/I2S3e\nxt UART4/\n5/USAR\nT6 CAN1/2T\nMR12/13/\n14 OTG_F\nS/OTG_\nHS ETH SMC/DMC/\nSDIO/OTG\n_FS DC\nI \nETH_M\nII_TXD\n0 \nP\nB\n1\n3 - TMR1\n_CH1\nN - - - SPI2_SCK  \nI2S2_CK  - USART3\n_CTS  - CAN2_T\nX OTG_H\nS_ULPI\n_D6 ETH_R\nMII_TX\nD1 \nETH_M\nII_TXD\n1 - - - EVE\nNTO\nUT \nP\nB\n1\n4 - TMR1\n_CH2\nN - TMR8\n_CH2\nN - SPI2_MIS\nO I2S2ext\n_SD USART3\n_RTS  - TMR12_\nCH1 - - OTG_HS_\nDM - - EVE\nNTO\nUT \nP\nB\n1\n5 RTC_R\nEFIN  TMR 1\n_CH3\nN - TMR8\n_CH3\nN - SPI2_MO\nSII2S2_S\nD - - - TMR12_\nCH2 - - OTG_HS_\nDP - - EVE\nNTO\nUT \n \n \nw w w . g e e h y . c o m                                                                        P a g e 34 \nTable 6 GPIO C Multiplexing Function Configuration  \nPort AF\n0 AF\n1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10  AF11  AF12  AF\n13 A\nF1\n4 AF15  \nSY\nS TM\nR1/\n2 TMR\n3/4/5  TMR8/\n9/10/1\n1 I2C1\n/2/3 SPI1/SPI2/I\n2S2/I2S2ex\nt SPI3/I2\nSext/I2\nS3 USART1/\n2/3/I2S3e\nxt UART4/\n5/USAR\nT6 CAN1/2T\nMR12/13/\n14 OTG_FS\n/OTG_H\nS ETH SMC/DMC/S\nDIO/OTG_F\nS DCI \nPo\nrt_\nC P\nC\n0 - - - - - - - - - - OTG_HS\n_ULPI_  \nSTP - - - - EVE\nNTO\nUT \nP\nC\n1 - - - - - - - - - - - ETH_M\nDC - - - EVE\nNTO\nUT \nP\nC\n2 - - - - - SPI2_MIS\nO I2S2ext\n_SD - - - OTG_HS\n_ULPI_  \nDIR ETH_MI\nI_TXD2  - - - EVE\nNTO\nUT \nP\nC\n3 - - - - - SPI2_MOS\nI \nI2S2_SD  - - - - OTG_HS\n_ULPI_  \nNXT ETH \n_MII_TX\n_CLK  - - - EVE\nNTO\nUT \nP\nC\n4 - - - - - - - - - - - ETH_MI\nI_RXD0  \nETH_R\nMII_RX\nD0 - - - EVE\nNTO\nUT \nP\nC\n5 - - - - - - - - - - - ETH_MI\nI_RXD1  \nETH_R\nMII_RX\nD1 - - - EVE\nNTO\nUT \n \nw w w . g e e h y . c o m                                                                        P a g e 35 \nPort AF\n0 AF\n1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10  AF11  AF12  AF\n13 A\nF1\n4 AF15  \nSY\nS TM\nR1/\n2 TMR\n3/4/5  TMR8/\n9/10/1\n1 I2C1\n/2/3 SPI1/SPI2/I\n2S2/I2S2ex\nt SPI3/I2\nSext/I2\nS3 USART1/\n2/3/I2S3e\nxt UART4/\n5/USAR\nT6 CAN1/2T\nMR12/13/\n14 OTG_FS\n/OTG_H\nS ETH SMC/DMC/S\nDIO/OTG_F\nS DCI \nP\nC\n6 - - TMR\n3_CH\n1 TMR8\n_CH1  - I2S2_MCK  - - USART6\n_TX - - - SDIO_D6  DCI\n_D\n0 - EVE\nNTO\nUT \nP\nC\n7 - - TMR\n3_CH\n2 TMR8\n_CH2  - - I2S3_M\nCK - USART6\n_RX - - - SDIO_D7  DCI\n_D\n1 - EVE\nNTO\nUT \nP\nC\n8 - - TMR\n3_CH\n3 TMR8\n_CH3  - - - - USART6\n_CK - - - SDIO_D0  DCI\n_D\n2 - EVE\nNTO\nUT \nP\nC\n9 M\nC\nO2 - TMR\n3_CH\n4 TMR8\n_CH4  I2C3\n_SD\nA I2S_CKIN  - - - - - - SDIO_D1  DCI\n_D\n3 - EVE\nNTO\nUT \nP\nC\n10 - - - - - - SPI3_S\nCK/ \nI2S3_C\nK USART3_\nTX/ UART4_\nTX - - - SDIO_D2  DCI\n_D\n8 - EVE\nNTO\nUT \nP\nC\n11  - - - - - I2S3ext_S\nD SPI3_M\nISO/ USART3_\nRX UART4_\nRX - - - SDIO_D3  DCI\n_D\n4 - EVE\nNTO\nUT \nP\nC\n12  - - - - - - SPI3_M\nOSI \nI2S3_S\nD USART3_\nCK UART5_\nTX - - - SDIO_CK  DCI\n_D\n9 - EVE\nNTO\nUT \n \nw w w . g e e h y . c o m                                                                        P a g e 36 \nPort AF\n0 AF\n1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10  AF11  AF12  AF\n13 A\nF1\n4 AF15  \nSY\nS TM\nR1/\n2 TMR\n3/4/5  TMR8/\n9/10/1\n1 I2C1\n/2/3 SPI1/SPI2/I\n2S2/I2S2ex\nt SPI3/I2\nSext/I2\nS3 USART1/\n2/3/I2S3e\nxt UART4/\n5/USAR\nT6 CAN1/2T\nMR12/13/\n14 OTG_FS\n/OTG_H\nS ETH SMC/DMC/S\nDIO/OTG_F\nS DCI \nP\nC\n13 - - - - - - - - - - - - - - - EVE\nNTO\nUT \nP\nC\n14 - - - - - - - - - - - - - - - EVE\nNTO\nUT \nP\nC\n15 - - - - - - - - - - - - - - - EVE\nNTO\nUT \n \nTable 7 GPIO D Multiplexing Function Configuration  \nPort A\nF\n0 AF\n1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10  A\nF1\n1 AF12  AF1\n3 A\nF1\n4 AF15  \nS\nY\nS TM\nR1/\n2 TMR3\n/4/5 TMR8/\n9/10/11  I2C\n1/2/\n3 SPI1/SPI2/I\n2S2/I2S2ext  SPI3/I2S\next/I2S3  USART1/2\n/3/I2S3ext  UART4/5\n/USART6  CAN1/2TM\nR12/13/14  OTG_FS/\nOTG_HS  E\nT\nH SMC/DMC/S\nDIO/OTG_FS  DCI \nPor\nt_D P\nD0 - - - - - - - - - CAN1_RX  - - SMC_D2  - - EVEN\nTOUT  \nP\nD1 - - - - - - - - - CAN1_TX  - - SMC_D3  - - EVEN\nTOUT  \n \nw w w . g e e h y . c o m                                                                        P a g e 37 \nPort A\nF\n0 AF\n1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10  A\nF1\n1 AF12  AF1\n3 A\nF1\n4 AF15  \nS\nY\nS TM\nR1/\n2 TMR3\n/4/5 TMR8/\n9/10/11  I2C\n1/2/\n3 SPI1/SPI2/I\n2S2/I2S2ext  SPI3/I2S\next/I2S3  USART1/2\n/3/I2S3ext  UART4/5\n/USART6  CAN1/2TM\nR12/13/14  OTG_FS/\nOTG_HS  E\nT\nH SMC/DMC/S\nDIO/OTG_FS  DCI \nP\nD2 - - TMR3\n_ETR  - - - - - UART5_\nRX - - - SDIO_CMD  DCI\n_D1\n1 - EVEN\nTOUT  \nP\nD3 - - - - - - - USART2_\nCTS - - - - SMC_CLK  - - EVEN\nTOUT  \nP\nD4 - - - - - - - USART2_\nRTS - - - - SMC_NOE  - - EVEN\nTOUT  \nP\nD5 - - - - - - - USART2_\nTX - - - - SMC_NWE  - - EVEN\nTOUT  \nP\nD6 - - - - - - - USART2_\nRX - - - - SMC_NWAIT  - - EVEN\nTOUT  \nP\nD7 - - - - - - - USART2_\nCK - - - - SMC_NE1/S\nMC_NCE2  - - EVEN\nTOUT  \nP\nD8 - - - - - - - USART3_\nTX - - - - SMC_D13  - - EVEN\nTOUT  \nP\nD9 - - - - - - - USART3_\nRX - - - - SMC_D14  - - EVEN\nTOUT  \n \nw w w . g e e h y . c o m                                                                        P a g e 38 \nPort A\nF\n0 AF\n1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10  A\nF1\n1 AF12  AF1\n3 A\nF1\n4 AF15  \nS\nY\nS TM\nR1/\n2 TMR3\n/4/5 TMR8/\n9/10/11  I2C\n1/2/\n3 SPI1/SPI2/I\n2S2/I2S2ext  SPI3/I2S\next/I2S3  USART1/2\n/3/I2S3ext  UART4/5\n/USART6  CAN1/2TM\nR12/13/14  OTG_FS/\nOTG_HS  E\nT\nH SMC/DMC/S\nDIO/OTG_FS  DCI \nP\nD1\n0 - - - - - - - USART3_\nCK - - - - SMC_D15  \nDMC_DQ10  - - EVEN\nTOUT  \nP\nD1\n1 - - - - - - - USART3_\nCTS - - - - SMC_A16  - - EVEN\nTOUT  \nP\nD1\n2 - - TMR4\n_CH1  - - - - USART3_\nRTS - - - - SMC_A17  \nDMC_DQ11  - - EVEN\nTOUT  \nP\nD1\n3 - - TMR4\n_CH2  - - - - - - - - - SMC_A18  \nDMC_DQ12  - - EVEN\nTOUT  \nP\nD1\n4 - - TMR4\n_CH3  - - - - - - - - - SMC_D0  \nDMC_DQ13  - - EVEN\nTOUT  \nP\nD1\n5 - - TMR4\n_CH4  - - - - - - - - - SMC_D1  \nDMC_DQ14  - - EVEN\nTO \n \n \nw w w . g e e h y . c o m                                                                        P a g e 39 \nTable 8 GPIO E Multiplexing Function Configuration  \nPort AF0 AF1 AF2 AF3 AF\n4 AF5 AF6 AF7 AF8 AF9 AF10  AF11  AF12  AF\n13 A\nF1\n4 AF15  \nSYS TMR1\n/2 TMR\n3/4/5  TMR8/\n9/10/1\n1 I2C\n1/2/\n3 SPI1/SPI2/\nI2S2/I2S2e\nxt SPI3/I2\nSext/I2\nS3 USART1/\n2/3/I2S3e\nxt UART4/\n5/USAR\nT6 CAN1/2T\nMR12/13/\n14 OTG_FS\n/OTG_H\nS ETH SMC/DMC/\nSDIO/OTG_\nFS DC\nI \nPo\nrt_\nE P\nE\n0 - - TMR\n4_ET\nR - - - - - - - - - SMC_NBL0  DC\nI_D\n2 - EVE\nNTO\nUT \nP\nE\n1 - - - - - - - - - - - - SMC_NBL1  DC\nI_D\n3 - EVE\nNTO\nUT \nP\nE\n2 TRA\nCEC\nLK - - - - - - - - - - ETH_\nMII_TX\nD3 SMC_A23  - - EVE\nNTO\nUT \nP\nE\n3 TRA\nCED\n0 - - - - - - - - - - - SMC_A19  - - EVE\nNTO\nUT \nP\nE\n4 TRA\nCED\n1 - - - - - - - - - - - SMC_A20  DC\nI_D\n4 - EVE\nNTO\nUT \nP\nE\n5 TRA\nCED\n2 - - TMR9\n_CH1  - - - - - - - - SMC_A21  DC\nI_D\n6 - EVE\nNTO\nUT \nP\nE\n6 TRA\nCED\n3 - - TMR9\n_CH2  - - - - - - - - SMC_A22  DC\nI_D\n7 - EVE\nNTO\nUT \n \nw w w . g e e h y . c o m                                                                        P a g e 40 \nPort AF0 AF1 AF2 AF3 AF\n4 AF5 AF6 AF7 AF8 AF9 AF10  AF11  AF12  AF\n13 A\nF1\n4 AF15  \nSYS TMR1\n/2 TMR\n3/4/5  TMR8/\n9/10/1\n1 I2C\n1/2/\n3 SPI1/SPI2/\nI2S2/I2S2e\nxt SPI3/I2\nSext/I2\nS3 USART1/\n2/3/I2S3e\nxt UART4/\n5/USAR\nT6 CAN1/2T\nMR12/13/\n14 OTG_FS\n/OTG_H\nS ETH SMC/DMC/\nSDIO/OTG_\nFS DC\nI \nP\nE\n7 - TMR1\n_ETR  - - - - - - - - - - SMC_D4  - - EVE\nNTO\nUT \nP\nE\n8 - TMR1\n_CH1\nN - - - - - - - - - - SMC_D5  - - EVE\nNTO\nUT \nP\nE\n9 - TMR1\n_CH1  - - - - - - - - - - SMC_D6  - - EVE\nNTO\nUT \nP\nE\n10 - TMR1\n_CH2\nN - - - - - - - - - - SMC_D7  - - EVE\nNTO\nUT \nP\nE\n11 - TMR1\n_CH2  - - - - - - - - - - SMC_D8  - - EVE\nNTO\nUT \nP\nE\n12 - TMR1\n_CH3\nN - - - - - - - - - - SMC_D9  - - EVE\nNTO\nUT \nP\nE\n13 - TMR1\n_CH3  - - - - - - - - - - SMC_D10  - - EVE\nNTO\nUT \nP\nE\n14 - TMR1\n_CH4  - - - - - - - - - - SMC_D11  - - EVE\nNTO\nUT \n \nw w w . g e e h y . c o m                                                                        P a g e 41 \nPort AF0 AF1 AF2 AF3 AF\n4 AF5 AF6 AF7 AF8 AF9 AF10  AF11  AF12  AF\n13 A\nF1\n4 AF15  \nSYS TMR1\n/2 TMR\n3/4/5  TMR8/\n9/10/1\n1 I2C\n1/2/\n3 SPI1/SPI2/\nI2S2/I2S2e\nxt SPI3/I2\nSext/I2\nS3 USART1/\n2/3/I2S3e\nxt UART4/\n5/USAR\nT6 CAN1/2T\nMR12/13/\n14 OTG_FS\n/OTG_H\nS ETH SMC/DMC/\nSDIO/OTG_\nFS DC\nI \nP\nE\n15 - TMR1\n_BKI\nN - - - - - - - - - - SMC_D12  - - EVE\nNTO  \n \nTable 9 GPIO F Multiplexing Function Configuration  \nPort A\nF\n0 AF\n1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10  A\nF1\n1 AF12  AF1\n3 A\nF1\n4 AF15  \nS\nY\nS TM\nR1/\n2 TMR\n3/4/5  TMR8/\n9/10/1\n1 I2C1/\n2/3 SPI1/SPI2/I\n2S2/I2S2ext  SPI3/I2S\next/I2S3  USART1/2\n/3/I2S3ext  UART4/5\n/USART6  CAN1/2T\nMR12/13/1\n4 OTG_FS/\nOTG_HS  E\nT\nH SMC/DMC/S\nDIO/OTG_FS  DCI \nPo\nrt_\nF P\nF0 - - - - I2C2_\nSDA - - - - - - - SMC_A0  \nDMC_A10  - - EVEN\nTOUT  \nP\nF1 - - - - I2C2_\nSCL - - - - - - - SMC_A1  \nDMC_A0  - - EVEN\nTOUT  \nP\nF2 - - - - I2C2_\nSMBA  - - - - - - - SMC_A2  \nDMC_A1  - - EVEN\nTOUT  \nP\nF3 - - - - - - - - - - - - SMC_A3  \nDMC_A2  - - EVEN\nTOUT  \nP\nF4 - - - - - - - - - - - - SMC_A4  \nDMC_A3  - - EVEN\nTOUT  \nP\nF5 - - - - - - - - - - - - SMC_A5  - - EVEN\nTOUT  \n \nw w w . g e e h y . c o m                                                                        P a g e 42 \nPort A\nF\n0 AF\n1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10  A\nF1\n1 AF12  AF1\n3 A\nF1\n4 AF15  \nS\nY\nS TM\nR1/\n2 TMR\n3/4/5  TMR8/\n9/10/1\n1 I2C1/\n2/3 SPI1/SPI2/I\n2S2/I2S2ext  SPI3/I2S\next/I2S3  USART1/2\n/3/I2S3ext  UART4/5\n/USART6  CAN1/2T\nMR12/13/1\n4 OTG_FS/\nOTG_HS  E\nT\nH SMC/DMC/S\nDIO/OTG_FS  DCI \nP\nF6 - - - TMR1\n0_CH1  - - - - - - - - SMC_NIORD  \nDMC_A4  - - EVEN\nTOUT  \nP\nF7 - - - TMR11\n_CH1  - - - - - - - - SMC_NREG  \nDMC_A5  - - EVEN\nTOUT  \nP\nF8 - - - - - - - - - TMR13_C\nH1 - - SMC_NIOW\nR \nDMC_A6  - - EVEN\nTOUT  \nP\nF9 - - - - - - - - - TMR14_C\nH1 - - SMC_ CD \nDMC_A7  - - EVEN\nTOUT  \nP\nF1\n0 - - - - - - - - - - - - SMC_INTR  \nDMC_A8  - - EVEN\nTOUT  \nP\nF1\n1 - - - - - - - - - - - - DMC_UDQM  DCI\n_D1\n2 - EVEN\nTOUT  \nP\nF1\n2 - - - - - - - - - - - - SMC_A6  - - EVEN\nTOUT  \nP\nF1\n3 - - - - - - - - - - - - SMC_A7  - - EVEN\nTOUT  \n \nw w w . g e e h y . c o m                                                                        P a g e 43 \nPort A\nF\n0 AF\n1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10  A\nF1\n1 AF12  AF1\n3 A\nF1\n4 AF15  \nS\nY\nS TM\nR1/\n2 TMR\n3/4/5  TMR8/\n9/10/1\n1 I2C1/\n2/3 SPI1/SPI2/I\n2S2/I2S2ext  SPI3/I2S\next/I2S3  USART1/2\n/3/I2S3ext  UART4/5\n/USART6  CAN1/2T\nMR12/13/1\n4 OTG_FS/\nOTG_HS  E\nT\nH SMC/DMC/S\nDIO/OTG_FS  DCI \nP\nF1\n4 - - - - - - - - - - - - SMC_A8  - - EVEN\nTOUT  \nP\nF1\n5 - - - - - - - - - - - - SMC_A9  - - EVEN\nTOUT  \n \nTable 10 GPIO G Multiplexing Function Configuration  \nPort A\nF\n0 AF\n1 AF2 AF3 AF\n4 AF5 AF6 AF7 AF8 AF9 AF10  AF11  AF12  AF1\n3 A\nF1\n4 AF15  \nS\nY\nS TM\nR1/\n2 TMR\n3/4/\n5 TMR8/\n9/10/1\n1 I2C\n1/2/\n3 SPI1/SPI2/I\n2S2/I2S2ex\nt SPI3/I2\nSext/I2\nS3 USART1/\n2/3/I2S3e\nxt UART4/5\n/USART\n6 CAN1/2T\nMR12/13/\n14 OTG_FS\n/OTG_H\nS ETH SMC/DMC/S\nDIO/OTG_F\nS DCI \nPor\nt_\nG P\nG\n0 - - - - - - - - - - - - SMC_A10  - - EVE\nNTO\nUT \nP\nG\n1 - - - - - - - - - - - - SMC_A1 1 \nDMC_CK  - - EVE\nNTO\nUT \n \nw w w . g e e h y . c o m                                                                        P a g e 44 \nPort A\nF\n0 AF\n1 AF2 AF3 AF\n4 AF5 AF6 AF7 AF8 AF9 AF10  AF11  AF12  AF1\n3 A\nF1\n4 AF15  \nS\nY\nS TM\nR1/\n2 TMR\n3/4/\n5 TMR8/\n9/10/1\n1 I2C\n1/2/\n3 SPI1/SPI2/I\n2S2/I2S2ex\nt SPI3/I2\nSext/I2\nS3 USART1/\n2/3/I2S3e\nxt UART4/5\n/USART\n6 CAN1/2T\nMR12/13/\n14 OTG_FS\n/OTG_H\nS ETH SMC/DMC/S\nDIO/OTG_F\nS DCI \nP\nG\n2 - - - - - - - - - - - - SMC_A12  \nDMC_DQ15  - - EVE\nNTO\nUT \nP\nG\n3 - - - - - - - - - - - - SMC_A13  \nDMC_DQ0  - - EVE\nNTO\nUT \nP\nG\n4 - - - - - - - - - - - - SMC_A14  \nDMC_DQ1  - - EVE\nNTO\nUT \nP\nG\n5 - - - - - - - - - - - - SMC_A15  \nDMC_DQ2  - - EVE\nNTO\nUT \nP\nG\n6 - - - - - - - - - - - - SMC_INT2  \nDMC_DQ3  - - EVE\nNTO\nUT \nP\nG\n7 - - - - - - - - USART6\n_CK - - - SMC_INT3  - - EVE\nNTO\nUT \nP\nG\n8 - - - - - - - - USART6\n_RTS  - - ETH_PP\nS_OUT  DMC_DQ4  - - EVE\nNTO\nUT \n \nw w w . g e e h y . c o m                                                                        P a g e 45 \nPort A\nF\n0 AF\n1 AF2 AF3 AF\n4 AF5 AF6 AF7 AF8 AF9 AF10  AF11  AF12  AF1\n3 A\nF1\n4 AF15  \nS\nY\nS TM\nR1/\n2 TMR\n3/4/\n5 TMR8/\n9/10/1\n1 I2C\n1/2/\n3 SPI1/SPI2/I\n2S2/I2S2ex\nt SPI3/I2\nSext/I2\nS3 USART1/\n2/3/I2S3e\nxt UART4/5\n/USART\n6 CAN1/2T\nMR12/13/\n14 OTG_FS\n/OTG_H\nS ETH SMC/DMC/S\nDIO/OTG_F\nS DCI \nP\nG\n9 - - - - - - - - USART6\n_RX - - - SMC_NE2/S\nMC_NCE3  - - EVE\nNTO\nUT \nP\nG\n10 - - - - - - - - - - - - SMC_NCE4\n_1/SMC_NE\n3 - - EVE\nNTO\nUT \nP\nG\n11 - - - - - - - - - - - ETH_MII\n_TX_EN  \nETH_RM\nII_TX_E\nN SMC_NCE4\n_2 - - EVE\nNTO\nUT \nP\nG\n12 - - - - - - - - USART6\n_RTS  - - - SMC_NE4  - - EVE\nNTO\nUT \nP\nG\n13 - - - - - - - - USART6\n_CTS  - - ETH_MII\n_TXD0  \nETH_RM\nII_TXD0  SMC_A24  - - EVE\nNTO\nUT \nP\nG\n14 - - - - - - - - USART6\n_TX - - ETH_MII\n_TXD1  \nETH_RM\nII_TXD1  SMC_A25  - - EVE\nNTO\nUT \n \nw w w . g e e h y . c o m                                                                        P a g e 46 \nPort A\nF\n0 AF\n1 AF2 AF3 AF\n4 AF5 AF6 AF7 AF8 AF9 AF10  AF11  AF12  AF1\n3 A\nF1\n4 AF15  \nS\nY\nS TM\nR1/\n2 TMR\n3/4/\n5 TMR8/\n9/10/1\n1 I2C\n1/2/\n3 SPI1/SPI2/I\n2S2/I2S2ex\nt SPI3/I2\nSext/I2\nS3 USART1/\n2/3/I2S3e\nxt UART4/5\n/USART\n6 CAN1/2T\nMR12/13/\n14 OTG_FS\n/OTG_H\nS ETH SMC/DMC/S\nDIO/OTG_F\nS DCI \nP\nG\n15 - - - - - - - - USART6\n_CTS  - - - DMC_LDQM  DCI\n_D1\n3 - EVE\nNTO\nUT \n \nTable 11 GPIO H Multiplexing Function Co nfiguration  \nPort A\nF\n0 AF\n1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10  AF11  AF12  AF13  \nA\nF1\n4 AF15  \nS\nY\nS TM\nR1/\n2 TMR\n3/4/5  TMR8/\n9/10/1\n1 I2C1/\n2/3 SPI1/SPI2/\nI2S2/I2S2e\nxt SPI3/I2\nSext/I2\nS3 USART1/\n2/3/I2S3e\nxt UART4/\n5/USAR\nT6 CAN1/2T\nMR12/13/\n14 OTG_FS/\nOTG_HS  ETH SMC/DMC/\nSDIO/OT G_\nFS DCI \nPo\nrt_\nH P\nH\n0 - - - - - - - - - - - - - - - EVE\nNTO\nUT \nP\nH\n1 - - - - - - - - - - - - - - - EVE\nNTO\nUT \nP\nH\n2 - - - - - - - - - - - ETH_M\nII_CRS  - - - EVE\nNTO\nUT \n \nw w w . g e e h y . c o m                                                                        P a g e 47 \nPort A\nF\n0 AF\n1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10  AF11  AF12  AF13  \nA\nF1\n4 AF15  \nS\nY\nS TM\nR1/\n2 TMR\n3/4/5  TMR8/\n9/10/1\n1 I2C1/\n2/3 SPI1/SPI2/\nI2S2/I2S2e\nxt SPI3/I2\nSext/I2\nS3 USART1/\n2/3/I2S3e\nxt UART4/\n5/USAR\nT6 CAN1/2T\nMR12/13/\n14 OTG_FS/\nOTG_HS  ETH SMC/DMC/\nSDIO/OT G_\nFS DCI \nP\nH\n3 - - - - - - - - - - - ETH_M\nII_COL  DMC_A9  - - EVE\nNTO\nUT \nP\nH\n4 - - - - I2C2\n_SCL  - - - - - OTG_HS\n_ULPI_N\nXT - - - - EVE\nNTO\nUT \nP\nH\n5 - - - - I2C2\n_SDA  - - - - - - - - - - EVE\nNTO\nUT \nP\nH\n6 - - - - I2C2\n_SM\nBA - - - - TMR12_C\nH1 - ETH_M\nII_RXD\n2 - - - EVE\nNTO\nUT \nP\nH\n7 - - - - I2C3\n_SCL  - - - - - - ETH_M\nII_RXD\n3 - - - EVE\nNTO\nUT \nP\nH\n8 - - - - I2C3\n_SDA  - - - - - - - DMC_DQ8  DCI_\nHSY\nNC - EVE\nNTO\nUT \nP\nH\n9 - - - - I2C3\n_SM\nBA - - - - TMR12_C\nH2 - - - DCI_\nD0 - EVE\nNTO\nUT \n \nw w w . g e e h y . c o m                                                                        P a g e 48 \nPort A\nF\n0 AF\n1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10  AF11  AF12  AF13  \nA\nF1\n4 AF15  \nS\nY\nS TM\nR1/\n2 TMR\n3/4/5  TMR8/\n9/10/1\n1 I2C1/\n2/3 SPI1/SPI2/\nI2S2/I2S2e\nxt SPI3/I2\nSext/I2\nS3 USART1/\n2/3/I2S3e\nxt UART4/\n5/USAR\nT6 CAN1/2T\nMR12/13/\n14 OTG_FS/\nOTG_HS  ETH SMC/DMC/\nSDIO/OT G_\nFS DCI \nP\nH\n10 - - TMR\n5_C\nH1 - - - - - - - - - DMC_DQ9  DCI_\nD1 - EVE\nNTO\nUT \nP\nH\n11 - - TMR\n5_C\nH2 - - - - - - - - - - DCI_\nD2 - EVE\nNTO\nUT \nP\nH\n12 - - TMR\n5_C\nH3 - - - - - - - - - - DCI_\nD3 - EVE\nNTO\nUT \nP\nH\n13 - - - TMR8\n_CH1\nN - - - - - CAN1_TX  - - DMC_DQ5  - - EVE\nNTO\nUT \nP\nH\n14 - - - TMR8\n_CH2\nN - - - - - - - - - DCI_\nD4 - EVE\nNTO\nUT \nP\nH\n15 - - - TMR8\n_CH3\nN - - - - - - - - DMC_DQ6  DCI_\nD11 - EVE\nNTO\nUT \n \n \nw w w . g e e h y . c o m                                                                        P a g e 49 \nTable 12 GPIO I Multiple xing Function Configuration  \nPort A\nF\n0 AF\n1 AF2 AF3 AF\n4 AF5 AF6 AF7 AF8 AF9 AF10  AF11  AF12  AF13  \nA\nF1\n4 AF15  \nS\nY\nS TM\nR1/\n2 TMR\n3/4/5  TMR8/\n9/10/1\n1 I2C\n1/2/\n3 SPI1/SPI2/I\n2S2/I2S2ex\nt SPI3/I2\nSext/I2\nS3 USART1/\n2/3/I2S3e\nxt UART4/\n5/USAR\nT6 CAN1/2T\nMR12/13/\n14 OTG_FS/\nOTG_HS  ETH SMC/DMC/S\nDIO/OTG_F\nS DCI \nPo\nrt_\nI PI\n0 - - TMR\n5_CH\n4 - - SPI2_NSS  \nI2S2_WS  - - - - - - - DCI_\nD13 - EVE\nNTO\nUT \nPI\n1 - - - - - SPI2_SCK  \nI2S2_CK  - - - - - - - DCI_\nD8 - EVE\nNTO\nUT \nPI\n2 - - - TMR8\n_CH4  - SPI2_MIS\nO I2S2ext\n_SD - - - - - - DCI_\nD9 - EVE\nNTO\nUT \nPI\n3 - - - TMR8\n_ETR  - SPI2_MOS\nI \nI2S2_SD  - - - - - - DMC_DQ7  DCI_\nD10 - EVE\nNTO\nUT \nPI\n4 - - - TMR8\n_BKIN  - - - - - - - - - DCI_\nD5 - EVE\nNTO\nUT \nPI\n5 - - - TMR8\n_CH1  - - - - - - - - - DCI_\nVSYN\nC - EVE\nNTO\nUT \nPI\n6 - - - TMR8\n_CH2  - - - - - - - - - DCI_\nD6 - EVE\nNTO\nUT \n \nw w w . g e e h y . c o m                                                                        P a g e 50 \nPort A\nF\n0 AF\n1 AF2 AF3 AF\n4 AF5 AF6 AF7 AF8 AF9 AF10  AF11  AF12  AF13  \nA\nF1\n4 AF15  \nS\nY\nS TM\nR1/\n2 TMR\n3/4/5  TMR8/\n9/10/1\n1 I2C\n1/2/\n3 SPI1/SPI2/I\n2S2/I2S2ex\nt SPI3/I2\nSext/I2\nS3 USART1/\n2/3/I2S3e\nxt UART4/\n5/USAR\nT6 CAN1/2T\nMR12/13/\n14 OTG_FS/\nOTG_HS  ETH SMC/DMC/S\nDIO/OTG_F\nS DCI \nPI\n7 - - - TMR8\n_CH3  - - - - - - - - DMC_WE  DCI_\nD7 - EVE\nNTO\nUT \nPI\n8 - - - - - - - - - - - - DMC_CAS  - - EVE\nNTO\nUT \nPI\n9 - - - - - - - - - CAN1_RX  - - DMC_RAS  - - EVE\nNTO\nUT \nPI\n1\n0 - - - - - - - - - - - ETH_MI\nI_RX_E\nR DMC_CS  - - EVE\nNTO\nUT \nPI\n1\n1 - - - - - - - - - - OTG_HS\n_ULPI_DI\nR - DMC_BA  - - EVE\nNTO\nUT \n \n \nw w w. g e e h y. c o m                                                                        P a g e 51 \n4 Function Description  \nThis chapter mainly introduces the system architecture, interrupt, on -chip memory, clock, power \nsupply and peripheral features of APM32F405xG 407xExG  series products; for information \nabout the Arm® Cortex®-M4 core, please refer to the Arm® Cortex®-M4 Technical Reference \nManual , which can be downloaded from Arm’s website.  \n \nw w w. g e e h y. c o m                                                                        P a g e 52 \n4.1 System architecture  \n4.1.1  System block diagram  \nFigure 5 APM32F405xG 407xExG  System Block Diagram  \nM4 with FPUNVIC\nJTAG/SWDS-bus\nI-bus CCM Data RAM\nAHB bus matrix ART\nFMC\nFlash \nMain SRAM 1\nAnnex SRAM 2 DMA1\nDMA2Ethernet MAC\nFast USB OTG\nEMMCSRAM/External \nmemory \nAHB/APB1 AHB/APB2\nTMR2/3/4/5/6/7/12/13\n/14\nRTC\nWWDT\nIWDT\nSPI2/I2S2\nSPI3/I2S3\nUSART2/3\nUART4/5\nI2C1/2/3TMR1/8/9/10/11\nUSART1/6\nADC1/2/3\nSDIO\nSPI1\nSYSCFG\nEINT\nT-Sensor\nCAN1/2\nDAC1/2AHB1I Code\nD Code\nGPIO A-I\nCRC\nRCMFast USB OTG\nCamera interface \nRNGD-bus\nAHB2\n \n \nw w w. g e e h y. c o m                                                                        P a g e 53 \n4.1.2  Address mapping  \nFigure 6 APM32F405xG 407xExG  Series Address Mapping Diagram  \n0xFFFF FFFF\n0xE000 0000\n0x4000  0000\n0x2000  0000\nFlash \nMapping area\n0x0000  0000Reserved\nDMA2\nReserved\nBackup SRAM\nRCM\nReserved\nCRC\nTMR11\nTMR9\nEINT\nSYSCFG\nACD1/2/3\nUSART6\nUSART1\nTMR8\nTMR1\nPMU\nReserved\nCAN2\nI2C3\nI2C2\nI2C1\nUSART3\nUSART2\nSPI3/I2S3\nIWDT\nWWDT\nRTC\nTMR4\nTMR3\nTMR20x4002 6800\n0x4002 6400\n0x4002 5000\n0x4002 4000\n0x4002 3C00\n0x4002 3800\n0x4002 3000\n0x4001 4800\n0x4001 4400\n0x4001 4000\n0x4001 3C00\n0x4001 3800\n0x4001 3400\n0x4001 2C00\n0x4001 2400\n0x4001 2000\n0x4001 1800\n0x4001 1400\n0x4001 1000\n0x4001 0400\n0x4001 0000\n0x4000 7400\n0x4000 7000\n0x4000 6C00\n0x4000 6800\n0x4000 6400\n0x4000 6000\n0x4000 5C00\n0x4000 5800\n0x4000 5400\n0x4000 4C00\n0x4000 4800\n0x4000 4400\nReserved0x4000 3C00\n0x4000 3800\n0x4000 3400\n0x4000 3000\n0x4000 2C00\n0x4000 2800\n0x4000 0C00\n0x4000 0800\n0x4000 0400\n0x4000 00000x2002  0000\nReservedSystem storage\nareaOption Bytes\n0x0800  00000x1FFF  F0000x1FFF  C0000x1FFF  F008\nTMR7\nTMR6\nTMR50x4000 10000x4000 14000x4000 2400SPI2/I2S20x4000 4000UART4UART50x4000 5000DACSPI1\nSDIO0x4001 3000TMR10GPIOA-I 0x4002 0000Reserved0x4002 24000x4002 3400EMMC bank 4 PCCARD\nEMMC bank 3 \nNAND (NAND2)\nEMMC bank 2 \nNAND (NAND1)\nEMMC bank 1 \nNOR/PSRAM 4/SDRAM\nEMMC bank 1 \nNOR/PSRAM 1/SDRAM0x6000 0000EMMC bank 1 \nNOR/PSRAM 3/SDRAM\nEMMC bank 1 \nNOR/PSRAM 2/SDRAM0x6400 00000x6800 00000x6C00 00000x7000 00000x8000 00000x9000 00000x9FFF FFFF\nReserved\nMAC 0x4002 80000x4002 9400\nReservedSRAMReservedAPB1 PeripheralReservedAPB2 PeripheralReservedAHB PeripheralReservedEMMC Reg .\nM4 core\nPeripheralReserved\n0x4001 00000x4002 00000xA000 0000\n0x4000 1800TMR14\nTMR13\nTMR120x4000 1C000x4000 2000I2S2extI2S3extReservedCAN1Reserved0x4001 0800ReservedReservedReservedFMC Reg.DMA1 0x4002 6000USB OTG_HS1/20x4004 0000Reserved 0x4008 0000USB OTG_FS 0x5000 0000Reserved 0x5004 0000Reserved\nDCI 0x5005 00000x5005 0400RNG 0x5006 0800Reserved 0x5006 0C00\n \n \nw w w. g e e h y. c o m                                                                        P a g e 54 \n4.1.3  Startup configuration  \nAt startup, the us er can select one of the following three startup modes by setting the high and \nlow levels of the Boot pin:  \n\uf06c Startup from main memory  \n\uf06c Startup from BootLoader  \n\uf06c Startup from built -in SRAM  \nThe user can use serial interface to reprogram the user Flash if starting  up from BootLoader.  \n4.2 Core  \nThe core of APM32F405xG 407xExG  is Arm® Cortex®-M4 with FPU computing unit. Based on \nthis platform, the development cost is low and the power consumption is low. It can provide \nexcellent computing performance and advanced system i nterrupt response, and is compatible \nwith all Arm tools and software.  \n4.3 Interrupt controller  \n4.3.1  Nested Vector Interrupt Controller (NVIC)  \nIt embeds a nested vectored interrupt controller (NVIC) that can handle up to 79 maskable \ninterrupt channels (not including  16 interrupt lines of Cortex®-M4) and 8 priority levels. The \ninterrupt vector entry address can be directly transmitted to the core, so that the interrupt \nresponse processing with low delay can give priority to the late higher priority interrupt.  \n4.3.2  External  Interrupt/Event Controller (EINT)  \nThe external interrupt/event controller consists of 23 edge detectors, and each detector \nincludes edge detection circuit and interrupt/event request generation circuit; each detector can \nbe configured as rising edge trigg er, falling edge trigger or both and can be masked \nindependently. Up to 140 GPIO s can be connected to 16 external interrupt lines.  \n4.4 On-chip memory  \nOn-chip memory includes main memory area, SRAM and information block; the information \nblock includes system me mory area and option byte; the system memory area stores \nBootLoader, 96 -bit unique device ID and capacity information of main memory area; the system \nmemory area has been written into the program when leaving the factory and cannot be erased.  \nTable 13 On-chip Memory Area  \nMemory  Maximum capacity  Function  \nMain memory area  1MB Store user programs and data  \nSRAM  192 KB CPU can access at 0 wait cycle (read/write)  \nSystem memory area  30KB Store BootLoader, 96 -bit unique device ID, and main m emory \narea capacity information  \n \nw w w. g e e h y. c o m                                                                        P a g e 55 \nMemory  Maximum capacity  Function  \nOption byte  16Bytes  Configure main memory area read -write protection and MCU \nworking mode  \n4.4.1  Configurable external memory controller (EMMC)  \nAPM32F405xG 407xExG  series integrates EMMC module, consists of SMC (static memory \ncontroller), DMC (dynamic memory controller), and supports PC card, SRAM, SDRAM, \nPSRAM, NorFlash and NandFlash.  \nFunction introduction:  \n\uf06c Three EMMC interrupt sources, connected to NVIC unit through logic or  \n\uf06c Write FIFO  \n\uf06c The code can run in off -chip memories excep t NAND flash and PC card  \n\uf06c Connect to LCD  \n4.4.2  LCD parallel interface (LCD)  \nEMMC can be configured to seamlessly connect with most graphic LCD controllers, and \nsupports the modes of Intel 8080 and Motorola 6800, and can flexibly conn ect with specific LCD \ninterfac e. This LCD parallel interface can be used to easily build a simple graphics application \nenvironment or the high -performance scheme of the special acceleration controller can be \nused.  \n4.5 Clock  \n4.5.1  Clock tree  \nClock tree of APM32F405xG 407xExG  is shown in the figur e below:  \n \nw w w. g e e h y. c o m                                                                        P a g e 56 \nFigure 7 APM32F405xG 407xExG  Clock Tree  \nLSICLK\n40KHz\nLSECLK \nOSC\n32.768\nKHz\n4-26MHz\nHSECLK \nOSC\n16MHz\nHSICLK/2...31\nAHB\nPrescaler\n/1,2,4 \n512\nAPB1\nRrescaler\n/1,2,4,8,16\nAPB2\nPRESCLAER\n/1,2,4,8,16RTCIWDTCLK\nSCSELTMR2,3,4,5,6,7,12,13,14\nif(APB1 prescaler=1)×1\nelse×2TMRxCLK\nPCLK2TMRxCLKSMCCLK\nTMR1,8,9,10,11\nif(APB2 prescaler=1)×1\nelse×2(Analog)ADC\nPrescaler\n/2,4,6,8ADCCLK\n(Analog)HCLK\nPCLK1FCLK/8Cortex \nSystem \nClock\nHSICLK\nLSECLK\nHSECLK\nPLL1CLKMCOSEL1\nETH PTPRTCSEL[1:0]\nSYSCLK\n168MHz \nMAX\nMCO1168MHz MAX\n84MHz MAX42MHz MAX\n84MHz MAX42MHz MAXOSC32_OUT\nOSC32_IN\nOSC_OUT\nI2S_CKINDMCCLK /2,4\nSYSCLK\nPLL2CLK\nHSECLK\nPLL1CLKMCOSEL2\nMCO2/2...5\n/2...5SW\nC1\nD\nC2PLL1\nC1\nD\nC2PLL2PLL48CLK\nI2SCLKI2SSELHSECLK/BPLL AOTG_HS ULPIUSB2.0 \nPHY \n24-60MHzMACTXCLK\nMACRXCLK/2,20\nMACRMIICLKSYSCFG_PMCFG[ ETHSEL]PHY ETH \n25-50MHz\nOSC_IN\n \n4.5.2  Clock source  \nClock source is divided into high -speed clock and low -speed clock according to the speed; the \nhigh-speed clock includes HSICLK and HSECLK, and th e low -speed clock includes LSECLK \n \nw w w. g e e h y. c o m                                                                        P a g e 57 \nand LSICLK; besides, some modules may have additional clock source pins to obtain the \nrequired clock frequency through external circuits.  \n4.5.3  System clock  \nHSICLK, PLLCLK and HSECLK can be selected as system clock; the clock so urce of PLLCLK \ncan be HSICLK or HSECLK; the requir ed system clock can be obtained by configuring PLL \nclock multiplier factor and frequency division factor.  \nWhen the product is reset and started, HSICLK is selected as the system clock by default, and \nthen t he user can choose one of the above clock sources as the system clock. When HSECLK \nfailure is detected, the system will automatically switch to the HSICLK, and if an interrupt is \nenabled, the software can receive the related interrupt.  \n4.5.4  Bus clock  \nAHB, APB1 and APB2 buses are built in. The clock source of AHB is SYSCLK, and the clock \nsource of APB1 and APB2 is HCLK; the required clock can be obtained by configuring the \nfrequency division factor. The maximum frequency of AHB is 168MHz, the maximum frequency \nof APB2 is 84MHz, and the maximum frequency of APB1 is 42MHz.  \n4.5.5  Phase locked loop  \nAPM32F405xG 407xExG  series product has two PLL, one is PLL (PLL1), and the other is PLL \n(PLL2) specially used to provide specific clock frequency for I2S. They all need to genera te \ndifferent clock frequencies by configuring parameters. Please refer to the User Manual  for \nspecific parameters and configuration registers.  \n4.6 Power  and power management  \n4.6.1  Power supply scheme  \nTable 14 Power Supply Scheme  \nName  Voltage range  Description  \nVDD 1.8～3.6V I/O (see pin distribution diagram for specific IO) and internal voltage regulator \nare powered through V DD pin. \nVDDA/VSSA 1.8～3.6V Supply power for ADC, DAC, reset modu le, RC oscillator and PLL analog part; \nwhen ADC or DAC is used, V DDA and V SSA must be connected to V DD and V SS. \nVBAT 1.8～3.6V When V DD is disabled, RTC, external 32KHz oscillator and backup register are \npowered through internal power switch.  \n4.6.2  Voltage regu lator  \nTable 15 Regulator Operating Mode  \nName  Description  \nMaster mode (MR)  Used in run mode  \nLow-power mode (LPR)  Used in stop mode  \n \nw w w. g e e h y. c o m                                                                        P a g e 58 \nName  Description  \nPower -down mode  Used in standby mode; when the voltage regulator has high -impedance output, the core \ncircuit is powered down, the power consumption of the voltage regulator is zero, and all \ndata of registers and SRAM will be lost.  \n Note: The voltage regulator is always in working state after reset, and outputs with high impedance in power -down \nmode.  \n4.6.3  Power  supply voltage monitor  \nPower -on reset (POR), power -down reset (PDR) and brown -out reset circuits are integrated \ninside the product. These three circuits are always in working condition. When the power -down \nreset circuit monitors that the power supply volt age is lower than the specified threshold value \n(VPOR/PDR ), even if the external reset circuit is used, the system will remain reset.  \nThe product has a built -in programmable power supply voltage monitor (PVD) that can monitor \nVDD and compare it with V PVD threshold. When V DD is outside the V PVD threshold range and the \ninterrupt is enabled, the MCU can be set to a safe state through the interrupt service program.  \n4.7 Low-power mode  \nAPM32F405xG 407xExG  supports three low -power modes, namely, sleep mode, stop mode \nand standby mode, and there are differences in power, wake -up time and wake -up mode \namong these three modes. The low -power mode can be selected according to the actual \napplication requirements.  \nTable 16 Low-power Mode  \nMode  Description  \nSleep mode  The core stops working, all peripherals are working, and it can be woken up through interrupts/events  \nStop mode  Under the condition that SRAM and register data are not lost, the lowest power consumption can be \nachieved in stop mode;  \nThe clock of the internal 1.3V power supply module will stop, HSECLK crystal resonator, HSICLK \nand PLL will be disabled, and the voltage regulator can be configured in normal mode or low -power \nmode;  \nAny external interrupt line can wake up MCU, and the external inter rupt lines include one of the 16 \nexternal interrupt lines, PVD output, RTC and USB_OTG.  \nStandby mode  The power consumption in this mode is the lowest;  \nInternal voltage regulator is turned off, all 1.3V power supply modules are powered down, HSECLK \ncrystal  resonator, and HSICLK clocks are disabled, SRAM and register data disappear, RTC area \nand backup register contents remain, and the standby circuit still works;  \nThe external reset signal on NRST, IWDT reset, rising edge on WKUP pin or RTC event will wake \nMCU out of standby mode.  \n4.8 DMA  \n2 built -in DMA, 16 data streams in total. Each data stream corresponds to 8 channels, but each \n \nw w w. g e e h y. c o m                                                                        P a g e 59 \ndata stream can only use 1 channel at the same time. The peripherals supporting DMA \nrequests are ADC, SPI, USART, I2C, and TMRx. Fou r levels of DMA channel priority can be \nconfigured. Support "memory →memory, memory →peripheral, peripheral →memory" data \ntransmission (the memory includes Flash 、SRAM、SDRAM).  \n4.9 GPIO  \nGPIO can be configured as general input, general output, multiplexing function and analog input \nand output. The general input can be configured as floating input, pull -up input and pull -down \ninput; the general output can be configured as push -pull output and open -drain output; the \nmultiplexing function can be used for digital peripherals; and the analog input and ou tput can be \nused for analog peripherals and low -power mode; the enable and disable pull -up/pull -down \nresistor can be configured; the speed of 2MHz, 10MHz and 50MHz can be configured; the \nhigher the speed is, the greater the power and the noise will be.  \n4.10 Com munication peripherals  \n4.10.1  USART/UART  \nUp to 6 universal synchronous/asynchronous transmitter receivers are built in the chip. The \nUSART1/6 interfaces can communicate at a rate of 10.5Mbit/s, while other USART/UART \ninterfaces can communicate at a rate of 5.25Mb it/s. All USART/UART interfaces can configure \nbaud rate, parity check bit, stop bit, and data bit length; they all can support DMA. \nUSART/UART function differences are shown in the table below:  \nTable 17 USART/UART Function Differences  \nUSART mode/function  USART1  USART2  USART3  UART4  UART5  USART6  \nHardware flow control of modem  √ √ √ — — √ \nSmart card mode  √ √ √ — — √ \nIrDA SIR coder -encoder functions  √ √ √ √ √ √ \nLIN mode  √ √ √ √ √ √ \nStandard characteristics  √ √ √ √ √ √ \nSPI host  √ √ √ — — √ \nMaximum baud rate under 16 -time oversampling \n(Mbit/s)  5.25 2.62 2.62 2.62 2.62 5.25 \nMaximum baud rate under 8 -time oversampling \n(Mbit/s)  10.50                                                                                                 5.25 5.25 5.25 5.25 10.5 \nAPB mapping  APB2  APB1  APB1  APB1  APB1  APB2  \nNote: √ = support.  \n4.10.2  I2C \nI2C1/2/3 bus interfaces are built -in and they all can work in multiple -master or slave modes, \n \nw w w. g e e h y. c o m                                                                        P a g e 60 \nsupport 7 -bit or 10 -bit addressing, and support dual -slave addressing in 7 -bit slave mode; the \ncommunication rate supports standard mode (up to 100kbit/s) and fast mode (up to 400kbit/s); \nhardware CRC generator/checker are built in; they can operate with DMA and support SMBus \n2.0 version/PMBus.  \n4.10.3  SPI/I2S  \n3 built -in SPI, support full -duplex and half -duplex communication in master mode and slave \nmode, can use DMA controller, and can configure 4~16 bits per frame, and 3 SPI can \ncommunicate at a rate of up to 42Mbit/s, 21MBit/s and 21MBi t/s respectively.  \n2 built -in I2S (multiplexed with SPI2 and SPI3 respectively), support half -duplex communication \nin master mode and slave mode, support synchronous transmission, and can be configured \nwith 16 -bit, 24 -bit and 32 -bit data transfer with 16 -bit or 32 -bit resolution. The configurable \nrange of audio sampling rate is 8kHz~192kHz; when one or two I2S interfaces are configured \nas the master mode, the master clock can be output to external DAC or decoder (CODEC) at \n256-time sampling frequency.  \n4.10.4  CAN  \n2 built-in CAN, compatible with 2.0A and 2.0B (active) specification, and can communicate at a \nrate of up to 1Mbit/s. It can receive and transmit standard frame of 11 -bit identifier and extended \nframe of 29 -bit identifier. It has 3 sending mailboxes and 2 re ceiving FIFO, and 14 3 -level \nadjustable filters.  \n4.10.5  USB_OTG  \nThree USB controllers, namely, one OTG_FS and two OTG_HS, are embedded in the product. \nThey all can support both host and slave functions to comply with the On -The-Go \nsupplementary standard of USB 2. 0 specification, and can also be configured as "Host only" or \n"Slave  only" mode, to fully comply with USB 2.0 specification. OTG_FS clock (48MHz) is output \nby specific PLL, and OTG_HS clock (60MHz) is provided by external PHY.  \n4.10.6  Ethernet  \nProvides an IEEE -802.3-2002 compatible MAC for Ethernet LAN communication over MII or \nRMII. This MCU  requires a PHY connection to a physical LAN bus. The PHY connects to the \nMII port, uses 17 signals for MII or 9 signals for RMII, and can use a 25MHz clock (MII) from the \nkernel. \n4.10.7  SDIO  \nThe secure digital input/output interface can connect SD card, SD I/O card, multi -media card \n(MMC) and CE -ATA card master interfaces, and provide data transmission between APB2 \nsystem bus and SD memory card, SD I/O card, MMC and CE -ATA device.  \n \nw w w. g e e h y. c o m                                                                        P a g e 61 \n4.11 Analog peripherals  \n4.11.1  ADC  \n3 built -in AD C with 12 -bit accuracy, up to 21  external channels and 3 internal channels for each \nADC. The internal channels measure the temperature sensor voltage, reference voltage and \nbackup voltage respectively. A/D conversion mode o f each channel has single, continuous, \nscan or intermittent modes, ADC conversion results can be left aligned or right aligned and \nstored in 16 -bit data register; they support analog watchdog, and DMA.  \n4.11.1.1  Temperature sensor  \n1 temperature sensor (TSensor) is b uilt in, which is internally connected with ADC_IN16 \nchannel. The voltage generated by the sensor ch anges linearly with temperature  and the \nconverted voltage value can be obtained by ADC and converted into temperature.  \n4.11.1.2  Internal reference voltage  \nBuilt-in reference voltage V REFINT , internally connected to ADC_IN17 channel; V REFINT  can be \nobtained through ADC; V REFINT  provides stable voltage output for ADC.  \n4.11.2  DAC  \n2 built -in 12 -bit DAC, each corresponding to an output channel, which can be configured as 8 -\nbit an d 12-bit modes, and the DMA function is supported. The waveform generation supports \nnoise wave and triangle wave. The conversion mode supports independent or simultaneous \nconversion and the trigger mode supports external signal trigger and internal timer u pdate \ntrigger.  \n4.12 Timer  \n2 built -in 16 -bit advanced timers (TMR1/8), 8 16 -bit general -purpose timers \n(TMR3/4/9/10/11/12/13/14), 2 32 -bit general timers (TMR2/5), 2 16 -bit basic timers (TMR6/7), 1 \nindependent watchdog timer, 1 window watchdog timer and 1 system  tick timer.  \nWatchdog timer can be used to detect whether the program is running normally.  \nThe system tick timer is the peripheral of the core with automatic reloading function. When the \ncounter is 0, it can generate a maskable system interrupt, which can be used for real -time \noperating system and general delay.  \nTable 18 Function Comparison between Advanced/General -purpose/Basic and System Tick Timers  \nTimer type  System tick \ntimer  Basic timer  General -purpose timer  Advanced timer  \nTimer n ame Sys Tick Timer  TMR6/7  TMR2/5  TMR3/4/9/10/1\n1/12/13/14  TMR1/8  \nCounter \nresolution  24 bits  16 bits  32 bits  16 bits  16 bits  \n \nw w w. g e e h y. c o m                                                                        P a g e 62 \nTimer type  System tick \ntimer  Basic timer  General -purpose timer  Advanced timer  \nCounter type  Down  Up Up, down, up/down  Up, down, up/down  \nPrescaler \nfactor  - Any integer between \n1 and 65536  Any integer between 1 and \n65536  Any integer between 1 and \n65536  \nGenerate \nDMA request  - OK OK OK \nCapture/comp\nare register  - - 4 4 \nComplementar\ny output  - None  None  Yes \nPin \ncharacteristics  - - 1-way external trigger \nsignal input pin;  \n4-way non -complementary \nchannel pin.  1-way external trigger \nsignal input pin;  \n1-way braking input signal \npin; \n3-pair complementary \nchannel pins;  \n1-way non -complementary \nchannel pin.  \nFunction  \nDescription  Special for real -\ntime operating \nsystem.  \nAutomatic \nreloading \nfunction \nsupported.  \nWhen the \ncounte r is 0, it \ncan generate a \nmaskable \nsystem interrupt.  \nCan program \nthe clock \nsource.  Used to generate \nDAC trigger signals.  \nCan be used as a 16 -\nbit general -purpose \ntimebase counter.  Synchronization or event \nchaining function provided.  \nTimers in debug mode can  \nbe frozen.  \nCan be used to generate \nPWM output.  \nEach timer has \nindependent DMA request \nmechanism.  \nIt can handle incremental \nencoder signals.  It has complementary \nPWM output with dead \nband insertion.  \nWhen configured as a 16 -\nbit standard timer, it has \nthe sa me function as the \nTMRx timer.  \nWhen configured as a 16 -\nbit PWM generator, it has \nfull modulation capability \n(0~100%).  \nIn debug mode, the timer \ncan be frozen, and PWM \noutput is disabled.  \nSynchronization or event \nchaining function provided.  \nTable 19 Function Comparison between  IWDT and WWDT  \nName  Counter \nresolution  Counter type  Prescaler \nfactor  Function description  \nIndependent \nwatchdog  12 bits  Down  Any integer \nbetween 1 \nand 256  The clock is provided by an internally \nindependent RC oscillator of 28KHz, which is \nindependent of the master clock, so it can run in \nstop and standby modes.  \n \nw w w. g e e h y. c o m                                                                        P a g e 63 \nName  Counter \nresolution  Counter type  Prescaler \nfactor  Function description  \nThe whole system can be reset in case of \nproblems.  \nIt can provide timeout management for \napplications as a free -running timer.  \nIt can be configured a s a software or hardware \nstartup watchdog through option bytes.  \nTimers in debug mode can be frozen.  \nWindow \nwatchdog  7 bits  Down  - Can be set for free running.  \nThe whole system can be reset in case of \nproblems.  \nDriven by the master clock, it has early inte rrupt \nwarning function;  \nTimers in debug mode can be frozen.  \n4.13 RTC \n1 RTC is built in, and there are LSECLK signal input pins (OS32_IN and OS32_OUT) and 2 \nTAMP input signal detection pins (RTC_TAMP1/2); the clock source can select external \n32.768kHz crystal o scillator, resonator or oscillator, LSICLK and HSECLK/128; it is powered by \nVDD by default; when V DD is powered off, it can be automatically switched to V BAT power supply, \nand RTC configuration and time data will not be lost; RTC configuration and time dat a will not \nbe lost in case of system reset, software reset and power -on reset; it supports clock and \ncalendar functions.  \n4.13.1  Backup domain  \n4KB backup SRAM and 20 backup registers are built in, and are powered by V DD by default; \nwhen V DD is powered off, it can be automatically switched to V BAT power supply, and the data in \nbackup register will not be lost; the data in backup register will not be lost in case of system \nreset, software reset and power -on reset.  \n4.14 RNG  \nA RNG is embedded, and it provides 32 -bit random number generated by the integrated \nsimulation.  \n4.15 DCI \nDCI is used to receive high -speed data streams from CMOS camera. It supports different data \nformats and is applicable to black -and-white cameras, X24 cameras and so on.  \n \nw w w. g e e h y. c o m                                                                        P a g e 64 \n4.16 CRC  \n1 CRC (cyclic redundancy check) computing unit is built in, which can generate CRC codes and \noperate 8 -bit, 16 -bit and 32 -bit data.  \n5 Electrical Characteristics  \n5.1 Test conditions of electrical characteristics  \n5.1.1  Maximum and minimum values  \nUnless otherwise specified, all products are tested on t he production line at T A=25℃. Its \nmaximum and minimum values can support the worst environmental temperature, power supply \nvoltage and clock frequency.  \nIn the notes at the bottom of each table, it is stated that the data are obtained through \ncomprehensive evaluation, design simulation or process characteristics and are not tested on \nthe production line; on the basis of comprehensive evaluation, after passing the sample test, \ntake the average value and add and subtract three times the standard deviation (ave rage ±3 ∑) \nto get the maximum and minimum values.  \n5.1.2  Typical value  \nUnless otherwise specified, typical data are measured based on T A=25℃, VDD=VDDA=3.3V. \nThese data are only used for design guidance.  \n5.1.3  Typical curve  \nUnless otherwise specified, typical curves will  only be used for design guidance and will not be \ntested.  \n \nw w w. g e e h y. c o m                                                                        P a g e 65 \n5.1.4  Power supply scheme  \nFigure 8 Power Supply Scheme  \nMCU\n VDDXVBAT\nVSS\nVSSACore, Flash, SRAM, \nI/O logic, digital \nperipheral \nRC oscillator , \nanalog peripheralLSECLK, RTC, \nbackup register\nInput Schmidt \ntrigger, output \nbuffer\nADC、DACVoltage regulatorPower switch VBAT\nVDDA\nVREF-1×100nF＋1×1μFVDD\nVREF+\n1×100nF＋1×1μFVDDReset controllerVCAP_1\nVCAP_2GPIOs\nBYPASS_REG\nPDR_ONx×100nF＋\n1×4.7μFVDD2×2.2μF\n \nNotes: V DDx in the figure means the number of V DD is x \n \nw w w. g e e h y. c o m                                                                        P a g e 66 \n5.1.5  Load capacitance  \nFigure 9 Load conditions when measuring pin parameters  \nMCU pin\nc=50p\n \nFigure 10 Pin Input Voltage Measurement Scheme  \nMCU pin\nVIN\n \nFigure 11 Power Consumption Measurement Scheme  \nA\nAIDDAIDD\nAIDD_VBATMCU\nVBATVDD\nVDDAVDDX\nVREF+\nVBATVSS\nVSSA\nVREF-\n \n5.2 Test under general operating conditions  \nTable 20 General Operating Conditions  \nSymbol  Parameter  Conditions  Minimum \nvalue  Maximum \nvalue  Unit \nfHCLK Internal AHB clock frequency  - - 168 \nMHz fPCLK1  Internal APB1 clock frequenc y - - 42 \nfPCLK2  Internal APB2 clock frequency  - - 84 \nVDD Main power supply voltage  - 1.8 3.6 V \nVDDA Analog power supply voltage  Must be the same 1.8 2.4 V \n \nw w w. g e e h y. c o m                                                                        P a g e 67 \nSymbol  Parameter  Conditions  Minimum \nvalue  Maximum \nvalue  Unit \n(When neither ADC nor DAC is used)  as V DD \nAnalog power supply voltage  \n(When ADC and DAC are us ed) 2.4 3.6 \nVBAT Power supply voltage of backup domain  - 1.65 3.60 V \nTA Ambient temperature (temperature number 6)  Maximum power \ndissipation  -40 85 ℃ \n5.3 Absolute maximum ratings  \nIf the load on the device exceeds the absolute maximum rating, it may cause permanent \ndamage to the device. Here, only the maximum load that can be borne is given, and there is no \nguarantee that the device functions normally und er this condition.  \n5.3.1  Maximum temperature characteristics  \nTable 21 Temperature Characteristics  \nSymbol  Description  Value  Unit \nTSTG Storage temperature range  -65 ~ +150  ℃ \nTJ Maximum junction temperature  125 ℃ \n5.3.2  Maximum rated voltage charac teristics  \nAll power supply (V DD, VDDA) and ground (V SS, VSSA) pins must always be connected to the \npower supply within the external limited range.  \nTable 22 Maximum Rated Voltage Characteristics  \nSymbol  Description  Minimum \nvalue  Maximum \nvalue  Unit \nVDD - VSS External main power supply voltage  -0.3 4.0 \nV \nVIN Input voltage on FT pins  VSS-0.3 VDD+4 \nInput voltage on other pins  VSS-0.3 4.0 \n| ΔV DDx | Voltage difference between different power supply pins  - 50 \nmV \n| VSSx-VSS | Voltage diff erence between different grounding pins  - 50 \n5.3.3  Maximum rated current characteristics  \nTable 23 Current Characteristics  \nSymbol  Description  Maximum \nvalue  Unit \nIVDD Total current through V DD/VDDA power line (supply cu rrent) (1) 240 \nmA \nIVSS Total current through V SS ground line (outflow current) (1) 240 \n \nw w w. g e e h y. c o m                                                                        P a g e 68 \nSymbol  Description  Maximum \nvalue  Unit \nIIO Sink current on any I/O and control pin  25 \nSource current on any I/O and control pin  25 \nIINJ(PIN) (2)  Injection current of 5T pin  -5/+0 \nInjection current of other pins  ±5 \nΣIINJ(PIN)(2) Total injection current on all I/O and control pins (4) ±25 \n1． All power supply (V DD, VDDA) and ground (V SS, VSSA) must always be within the allowed range.  \n2． The outflow current will interfere with the analog performance of the device.  \n3． I/O cannot  be injected positively: when V IN<VSS, IINJ(PIN)  cannot exceed t he maximum allowable input \nvoltage value.  \n4． If V IN exceeds the maximum value, IINJ(PIN) must be externally limited not to exceed the maximum \nvalue. When V IN> V DD, the current flows into the pins ; when V IN<VSS, the current flows out of the pins.  \n5． When the current is injected into several I/O ports at the same time, the maximum value of ΣIINJ(PIN) is \nthe sum of instantaneous absolute value of inflow current and outflow current.  \n5.3.4  Electro -static discharge (ESD)  \nTable 24 ESD Absolut e Maximum Ratings  \nSymbol  Parameter  Conditions  Range  Unit \nVESD(HBM)  Electrostatic discharge voltage (human \nbody model)  TA=+25 ℃, conforming to JESD22 -A114 ±4500 V \nNote: The samples are measured by a third -party testing organization and are not tested in p roduction.  \n5.3.5  Static latch -up (LU)  \nTable 25 Static Latch -up \nSymbol  Parameter  Conditions  Type  \nLU Class of static \nlatch -up TA=+105℃, conforming to JESD78A  Class II A  \nNote: The samples are measured by a third -party testing organization and  are not tested in production.  \n5.4 On-chip memory  \n5.4.1  Flash characteristics  \nTable 26 Flash Memory Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \ntprog 8/16/32 -bit programming time  TA = -40~105℃ \nVDD=2.4~3.6V  - 43 60 μs \ntERASE1  Page (16KBytes) erase \ntime 8 bits  \nTA = -40~105℃ \nVDD=2.4~3.6V  - 60 120 \nms 16 bits  - 60 120 \n32 bits  - 60 120 \n \nw w w. g e e h y. c o m                                                                        P a g e 69 \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \ntERASE2  Page (64KBytes) erase \ntime 8 bits  - 250 500 \n16 bits  - 250 500 \n32 bits  - 250 500 \ntERASE3 Page (1 28KBytes) erase \ntime 8 bits  - 500 1000  \n16 bits  - 500 1000  \n32 bits  - 500 1000  \ntME Mass erase time  8 bits  \nTA = -40~105℃ \nVDD=2.4~3.6V  - 10 20 \nms 16 bits  - 10 20 \n32 bits  - 10 20 \nVprog Voltage of 8 -bit programming  \nTA = -40~105℃ 1.8 - 3.6 \nV Voltage of 16 -bit programming  2.1 - 3.6 \nVoltage of 32 -bit programming  2.7 - 3.6 \nNote: The data are obtained from a comprehensive evaluation and are not tested in production.  \n5.5 Clock  \n5.5.1  Characteristics of external clock source  \n5.5.1.1  High -spee d external clock generated by crystal resonator  \nFor detailed parameters (frequency, package, precision, etc.) of crystal resonator, please \nconsult the corresponding manufacturer.  \nTable 27 HSECLK4~26MHz Oscillator Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nfOSC_IN  Oscillator \nfrequency  - 4 8 26 MHz \nRF Feedback \nresistance  - - 200 - kΩ \nIDD(HSECLK)  HSECLK current \nconsumption  VDD=3.3V,  \nCL=10pF@8MHz  - - 0.5 mA \ntSU(HSECLK)  Start -up Time  VDD is stable  - 2 - ms \nNote: The data are obtained from a comprehensive evaluation and are not tested in production.  \n5.5.1.2  Low-speed external clock generated by crystal resonator  \nFor detailed parameters (frequency, package, precision, etc.) of crystal resonator, pl ease \nconsult the corresponding manufacturer.  \n \nw w w. g e e h y. c o m                                                                        P a g e 70 \nTable 28 LSECLK Oscillator Characteristics (f LSECLK  =32.768KHz)  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nfOSC_IN  Oscillator frequency  - - 32.768  - KHz \nIDD(LSECLK)  LSECLK current \nconsumption  - - - 1 μA \ntSU(LSECLK)(1) Start -up Time  VDD is stable  - 2 - s \nNote: The data are obtained from a comprehensive evaluation and are not tested in production.  \n(1) t SU(LSECLK)  is the startup time, which is measured from the time when LSECLK is enabled by software to the ti me when \nstable oscillation at 32.768KHz is obtained. This value is measured by using a standard crystal resonator, which may vary \ngreatly due to different crystal manufacturers.  \n5.5.2  Characteristics of internal clock source  \n5.5.2.1  High -speed internal (HSICLK) RC oscil lator  \nTable 29 HSICLK Oscillator Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nfHSICLK  Frequency  - - 16 - MHz \nACC(HSICLK)  Accuracy of \nHSICLK \noscillator  Factory \ncalibration  VDD=3.3V，TA=25℃(1) -1 - 1 % \nVDD=2-3.6V，TA=-40~105℃ -2 - 4 % \nIDDA(HSICLK)  Power \nconsumption \nof HSICLK \noscillator  - - 100 120 μA \ntSU(HSICLK)  Startup time \nof HSICLK \noscillator  VDD=3.3V，TA=-40~105℃ - 3.7 5 μs \nNote: The data are obtained from a comprehensive evaluat ion and are not tested in production.  \n5.5.2.2  Low-speed internal (LSICLK) RC oscillator  \nTable 30 LSICLK Oscillator Characteristics  \nSymbol  Parameter  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nfLSICLK  Frequency (V DD=2-3.6V, T A =-40~105℃) 20 28 35 KHz \nIDD(LSICLK)  Power consumption of LSICLK oscillator  - 0.4 0.6 μA \ntSU(LSICLK)  Startup time of LSICLK oscillator, (V DD=3.3V，TA=-\n40~105℃) - 16 40 μs \nNote: The data are obtained from a comprehensive evaluation and are not tested in production.  \n \nw w w. g e e h y. c o m                                                                        P a g e 71 \n5.5.3  PLL Characteristics  \nTable  31 PLL1 Characteristics  \nSymbol  Parameter  Value  \nUnit Minimum \nvalue  Typical \nvalue  Maximum \nvalue  \nfPLL1_IN  PLL1 input clock  0.92 1 2.1 MHz \nPLL1 input clock duty cycle  40 - 60 % \nfPLL1_OUT  PLL1 frequency mul tiplier output clock (V DD=3.3V, TA=-\n40~105℃) 24 - 168 MHz \nfPLL1_48_OUT  PLL1 frequency multiplier output 48MHz clock \n(VDD=3.3V, T A=-40~105℃) - 48 75 MHz \ntLOCK1  PLL1 phase locking time  60 - 120 μs \nNote: The data are obtained from a comprehensive evaluati on and are not tested in production.  \nTable 32 PLL2 Characteristics  \nSymbol  Parameter  Value  \nUnit Minimum \nvalue  Typical \nvalue  Maximum \nvalue  \nfPLL2_IN  PLL2 input clock  0.92 1 2.1 MHz \nPLL2 input clock duty cycle  40 - 60 % \nfPLL2_OUT  PLL2 frequency multiplier output clock (V DD=3.3V, T A=-\n40~105℃) 20 - 144 MHz \ntLOCK1  PLL phase locking time  82 - 150 μs \n5.6 Reset and power management  \n5.6.1  Test of Embedded Reset and Power Control Module Characteristics  \nTable 33 Embedded Rese t and Power Control Module Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nVPOR/PDR  Power -on/power -down \nreset threshold  Falling edge  1.68 1.70 1.70 V \nRising edge  1.71 1.72 1.73 V \nVBOR1 Under -voltage \nthreshold  level 1  Falling edge  2.19 2.21 2.24 V \nRising edge  2.27 2.29 2.30 V \nVBOR2 Under -voltage \nthreshold level 2  Falling edge  2.49 2.51 2.55 V \nRising edge  2.56 2.58 2.59 V \nVBOR3 Under -voltage \nthreshold level 3  Falling edge  2.81 2.84 2.87 V \nRising edge  2.89 2.91 2.92 V \nVBORhyst  BOR hysteresis  - - 100 - mV \n \nw w w. g e e h y. c o m                                                                        P a g e 72 \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nVPDRhyst  PDR hysteresis  - - 40.00 50.00 mV \nTRSTTEMPO  Reset duration  - 0.70 0.95 1.48 ms \nNote: The data are obtained from a comprehensive evaluation and are not tested in production.  \nTable 34 Programmable Power Supply Voltage Detector Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nVPVD Programmable power \nsupply voltage detector \nvoltage level selection  PLS[2:0]=000 (rising edge)  2.14 - 2.18 V \nPLS[2:0]=000 (falling edge)  2.03 - 2.10 V \nPLS[2:0]=000 (PVD hysteresis)  80.00 - 120.00 mV \nPLS[2:0]=001 (rising edge)  2.30 - 2.34 V \nPLS[2:0]=001 (falling edge)  2.18 - 2.23 V \nPLS[2:0]=001 (PVD hysteresis)  90.00 - 120.00 mV \nPLS[2:0]=01 0 (rising edge)  2.44 - 2.48 V \nPLS[2:0]=010 (falling edge)  2.32 - 2.37 V \nPLS[2:0]=010 (PVD hysteresis)  110.00 - 120.00 mV \nPLS[2:0]=011 (rising edge)  2.58 - 2.63 V \nPLS[2:0]=011 (falling edge)  2.49 - 2.53 V \nPLS[2:0]=011 (PVD hysteresis)  90.00 - 100.00 mV \nPLS[2:0]=100 (rising edge)  2.75 - 2.80 V \nPLS[2:0]=100 (falling edge)  2.64 - 2.68 V \nPLS[2:0]=100 (PVD hysteresis)  110.00 - 120.00 mV \nPLS[2:0]=101 (rising edge)  2.91 - 2.97 V \nPLS[2:0]=101 (falling edge)  2.81 - 2.86 V \nPLS[2:0]=101  (PVD hysteresis)  100.00 - 110.00 mV \nPLS[2:0]=110 (rising edge)  3.02 - 3.08 V \nPLS[2:0]=110 (falling edge)  2.90 - 2.96 V \nPLS[2:0]=110 (PVD hysteresis)  110.00 - 120.00 m.V \nPLS[2:0]=111 (rising edge)  3.12 - 3.19 V \nPLS[2:0]=111 (falling edge)  3.00 - 3.07 V \nPLS[2:0]=111 (PVD hysteresis)  110.00 - 120.00 mV \nNote: The data are obtained from a comprehensive evaluation and are not tested in production.  \n \nw w w. g e e h y. c o m                                                                        P a g e 73 \n5.7 Power consumption  \n5.7.1  Power consumption test environment  \n（1） The values are measured by executing Dhrysto ne 2.1, with the Keil.V5 compilation \nenvironment and the L0 compilation optimization level.  \n（2） All I/O pins are in analog input mode and are connected to a static level  at V DD or V SS (no \nload)  \n（3） Unless otherwise specified, all peripherals are disabled  \n（4） The relat ionship between Flash wait cycle setting and f HCLK: \n\uf06c 0~30MHz: 0 wait cycle  \n\uf06c 30~60MHz: 1 wait cycle  \n\uf06c 60~90MHz: 2 wait cycles  \n\uf06c 90~120MHz: 3 wait cycles  \n\uf06c 120~150MHz: 4 wait cycles  \n\uf06c 150~168MHz: 5 wait cycles  \n（5） When the peripherals are enabled: f PCLK1 =fHCLK/4, f PCLK2 =fHCLK/2 \n  \n \nw w w. g e e h y. c o m                                                                        P a g e 74 \n5.7.2  Power consumption in run mode  \nTable 35 Power Consumption in Run Mode when the Program is Executed in Flash (ART is turned on)  \nParameter  Conditions  fHCLK Typical value (1) Maximum value (1) \nTA=25℃，VDD=3.3V  TA=105℃，VDD=3.6V  \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nPower \nconsumption \nin run mode  HSECLK bypass (2) , enabling all \nperipherals (3) 168MHz  751.56  67.70  802.2 0 74.02  \n144MHz  693.94  52.75  745.2 0 57.66  \n120MHz  637.4  44.49  691.1 0 49.39  \n90MHz  780.88  34.37  831.7 0 39.375  \n60MHz  636.86  23.86  689.6 0 28.7 \n30MHz  636.62  13.29  689.4 0 18.099  \n25MHz  115.372  10.83  127.76  15.627  \n16MHz  115.4 2 7.21 127.93  11.905  \n8MHz  115.36  3.93 127.77  8.587  \n4MHz  115.3 3 2.31 127.78  6.967  \n2MHz  115.36  1.49 127.82  6.17 \nHSECLK bypass (2) , disabling all \nperipherals  168MHz  750.8 8 28.35  801.4 0 34.352  \n144MHz  692.84  22.02  744.7 0 26.958  \n120MHz  636.82  18.54  691.1 0 23.48  \n90MHz  779.8 0 14.45  831.9 0 19.302  \n60MHz  636.52  10.04  689.8 0 14.924  \n30MHz  636.4 0 5.75 690.2 0 10.563  \n25MHz  115.3 2 4.38 128.66  9.115  \n16MHz  115.3 4 3.01 128.44  7.673  \n8MHz  115.3 6 1.86 127.8 0 6.481  \n4MHz  115.3 5 1.27 127.84  5.93 \n2MHz  115.36  0.99 127.86  5.65 \nNote:  \n(1) The data are obtained from a comprehensive evaluation and are not tested in production.  \n(2) The external clock is 4MHz; when f HCLK>25M Hz, turn on PLL; otherwise, turn off PLL.  \n(3) When the analog peripherals such as ADC, DAC, HSECLK, LSECLK, HSICLK and LSICLK are turned on, extra power \nconsideration needs to be considered.  \n  \n \nw w w. g e e h y. c o m                                                                        P a g e 75 \nTable 36 Power Consumption in Run Mode whe n the Program is Executed in Flash (ART is turned off)  \nParameter  Conditions  fHCLK Typical value (1) Maximum value (1) \nTA=25℃，VDD=3.3V  TA=105℃，VDD=3.6V  \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nPower \nconsumption \nin run mode  HSECLK bypass (2) , enabling all  \nperipherals (3) 168MHz  751.66  64.25  802.00 70.52  \n144MHz  693.58  51.09  745.3 0 56.05  \n120MHz  637.26  43.99  690.2 0 48.92  \n90MHz  780.86  34.91  831.4 0 39.97  \n60MHz  636.78  25.02  689.4 0 29.90 \n30MHz  636.66  14.33  689.00 19.32 \n25MHz  115.36  11.80  127.72  16.725  \n16MHz  115.36  7.83 127.75  12.53 \n8MHz  115.35  4.27 127.8 0 8.99 \n4MHz  115.35  2.45 127.88  7.13 \n2MHz  115.362  1.57 127.76  6.28 \nHSECLK bypass (2) , disabling all \nperipherals  168MHz  750.94  24.71  801.4 0 30.85  \n144MHz  692.82  20.21  744.7 0 25.18 \n120MHz  636.76  17.96  689.8 0 22.91 \n90MHz  780.46  15.03  831.6 0 20.01 \n60MHz  636.46  11.19  689.8 0 16.13 \n30MHz  636.38  6.79 689.9 0 11.68 \n25MHz  115.33  5.26 128.5 0 10.15 \n16MHz  115.32  3.65 127.96  8.46 \n8MHz  115.36  2.14 127.82  6.80 \n4MHz  115.35  1.43 127.68  6.11 \n2MHz  115.53  1.07 127.9 0 5.82 \nNote:  \n(1) The data are obtained from a comprehensive evaluation and are not tested in production.  \n(2) The external clock is 4MHz; when f HCLK>25MHz, turn on PLL; otherwise, turn off PLL.  \n(3) When the analog per ipherals such as ADC, DAC, HSECLK, LSECLK, HSICLK and LSICLK are turned on, extra power \nconsideration needs to be considered.  \n \nw w w. g e e h y. c o m                                                                        P a g e 76 \nTable 37 Power Consumption in Run Mode when the Program is Executed in RAM  \nParameter  Conditions  fHCLK Typical  value (1) Maximum value (1) \nTA=25℃，VDD=3.3V  TA=105℃，VDD=3.6V  \nIDDA(μA) IDD(mA) IDDA(μA) IDD(mA)  \nPower \nconsumption \nin run mode  HSECLK bypass (2) , enabling all \nperipherals (3) 168MHz  752.14  70.29  803.8 0 76.51  \n144MHz  693.74  54.73  745.5 0 59.73  \n120MHz  637.6 0 46.22  690.4 0 51.16  \n90MHz  781.00 35.67  832.00 40.53  \n60MHz  637.02  24.70  689.8  29.65 \n30MHz  636.74  13.74  689.2  18.596  \n25MHz  115.42  11.23  127.85  16.02  \n16MHz  115.374  7.42 127.88  12.21 \n8MHz  115.37  4.05 127.81  8.836  \n4MHz  115.376  2.38 127.72  7.12 \n2MHz  115.347  1.53 127.76  6.28 \nHSECLK bypass (2) , disabling all \nperipherals  168MHz  751.38  31.03  802.4  37.29 \n144MHz  693.00 24.11  744.7  29.11 \n120MHz  636.88  20.30  689.8 0 25.23 \n90MHz  780.56  15.81  931.6 0 20.74  \n60MHz  636.68  10.92 690.00 15.80  \n30MHz  636.62  6.19 689.7 0 11.02  \n25MHz  115.3 6 4.75 128.42  9.48 \n16MHz  115.3 5 3.26 128.79  8.07 \n8MHz  115.3 8 1.97 127.76  6.71 \n4MHz  115.36  1.33 127.73  6.04 \n2MHz  115.34  1.02 127.74  5.70 \nNote:  \n(1) The data are obtained from a compr ehensive evaluation and are not tested in production.  \n(2) The external clock is 4MHz, and when f HCLK>25MHz, turn on PLL, otherwise, turn off PLL.  \n(3) When the analog peripherals such as ADC, DAC, HSECLK, LSECLK, HSICLK and LSICLK are turned on, extra power  \nconsideration needs to be considered.  \n  \n \nw w w. g e e h y. c o m                                                                        P a g e 77 \n5.7.3  Power consumption in sleep mode  \nTable 38 Power Consumption in Sleep Mode when the Program is Executed in Flash (ART is turned off)  \nParameter  Conditions  fHCLK Typical value (1) Maximum value (1) \nTA=25℃，VDD=3.3V  TA=105℃，VDD=3.6V  \nIDDA(μA) IDD(mA) IDDA(μA) IDD(mA)  \nPower \nconsumption \nin sleep mode  HSECLK bypass (2), enabling all \nperipherals  168MHz  751.34  54.18  802.1  60.33  \n144MHz  693.26  42.25  745.00 47.12  \n120MHz  637.24  35.75  689.8 0 40.53  \n90MHz  780.6 0 27.69  831.2 0 32.539  \n60MHz  636.72  19.33  689.2 0 24.149  \n30MHz  636.46  11.02  689.2 0 15.8 \n25MHz  115.356  8.96 127.77  13.7 \n16MHz  115.34  5.99 127.71  10.68  \n8MHz  115.334  3.33 127.78  8.01 \n4MHz  115.332  2.00 127.84  6.669  \n2MHz  115.352  1.34 127.82  6.017  \nHSECLK bypass (2) , disabling all \nperipherals  168MHz  750.52  13.91  801.00 19.86 \n144MHz  692.58  10.82  743.9 0 15.64 \n120MHz  636.46  9.20 689.00 13.99 \n90MHz  780.24  7.44 830.6 0 12.21 \n60MHz  636.42  5.33 689.00 10.07  \n30MHz  636.36  3.38 688.8 0 8.10 \n25MHz  115.37  2.41 127.84  7.08 \n16MHz  115.3 5 1.79 127.74  6.46 \n8MHz  115.3 5 1.23 127.83  5.91 \n4MHz  115.36  0.96 127.86  5.63 \n2MHz  115.42  0.83 127.84  5.54 \nNote:  \n(1) The data are obtained from a comprehensive evaluation and are not t ested in production.  \n(2) The external clock is 4MHz; when f HCLK>25MHz, turn on PLL; otherwise, turn off PLL.  \n \nw ww. g e eh y.c om                                                                        Pag e  78 \n5.7.4  Power consumption in stop mode  \nTable 39 Power Consumption in Stop Mode  \nConditions  Typical value (1), (T A=25℃) Maximum \nvalue (1), \n(VDD=3.6V)  \nVDD=2.4V  VDD=3.3V  VDD=3.6V  TA=105℃ \nIDDA  \n(μA) IDD \n(mA)  IDDA  \n(μA) IDD \n(mA)  IDDA  \n(μA)  IDD \n(mA)  IDDA  \n(μA)  IDD \n(mA)  \nThe \nregulator is \nin run mode, \nand all \noscillators \nare in off \nstate  Flash is in stop mode, and RC \ninternal oscillator and high -speed \noscillator are turned off (with no \nindependent watchdog)  9.28 0.69 9.80 0.70 10.05  0.71 12.36  20.00  \nFlash is in power -down mode, and \nRC int ernal oscillator and high -\nspeed oscillator are turned off (with \nno independent watchdog)  9.23 0.69 9.72 0.70 10.00  0.70 12.35  20.00  \nThe \nregulator is \nin low -power \nmode, and \nall oscillators \nare in off \nstate  Flash is in stop mode, and RC \ninternal oscillator and high -speed \noscillator are turned off (with no \nindependent watchdog)  4.18 0.21 4.65 0.21 4.87 0.21 5.91 15.00  \nFlash is in power -down mode, and \nRC internal oscillator and high -\nspeed oscillator are turned off (with \nno independent watchdog)  4.19 0.20 4.64 0.20 4.86 0.20 5.86 15.00  \n5.7.5  Power consumption in standby mode  \nTable 40 Power Consumption in Standby Mode  \nConditions  Typical value (1), (T A=25℃) Maximum value (1), \n(VDD=3.6V)  \nVDD=2.4V  VDD=3.3V  VDD=3.6V  TA=105℃ \nIDDA  \n(μA)  IDD \n(μA)  IDDA  \n(μA)  IDD \n(μA)  IDDA  \n(μA)  IDD \n(μA)  IDDA  \n(μA)  IDD \n(μA)  \nPower supply \ncurrent in \nstandby \nmode  The backup SRAM is \nturned on, and the low -\nspeed oscillator and RTC \nare turned on  2.15 8.38 2.56 9.73 2.83 10.19  3.76 59.39  \nThe backup SRAM is \nturned off, and the low -\nspeed oscillator and RTC \nare turned on  2.15 3.52 2.62 4.46 2.81 5.11 3.48 32.00  \n \nw ww. g e eh y.c om                                                                        Pag e  79 \nConditions  Typical value (1), (T A=25℃) Maximum value (1), \n(VDD=3.6V)  \nVDD=2.4V  VDD=3.3V  VDD=3.6V  TA=105℃ \nIDDA  \n(μA)  IDD \n(μA)  IDDA  \n(μA)  IDD \n(μA)  IDDA  \n(μA)  IDD \n(μA)  IDDA  \n(μA)  IDD \n(μA)  \nThe backup SRAM is \nturned on, and the RTC is \nturned off  2.13 7.33 2.62 8.24 2.81 8.64 3.45 58.24  \nThe backup SRAM is \nturned off, and the RTC is \nturned off  2.13 2.51 2.61 3.31 2.78 3.68 3.45 19.2 \nNote: (1) The data are obtained from a com prehensive evaluation and are not tested in production.  \n5.7.6  Peripheral power consumption  \nPeripheral power consumption = current that enables the peripheral clock -current that disables \nthe peripheral clock.  \nTable 41 Peripheral Power Consump tion \nParameter  Peripheral  Typical value (1) TA=25℃, VDD=3.3V  \nUnit \n168MHz  144MHz  \nAHB1 (up to 168MHz)  DMA1  5.4 4.21 \nμA/MHz  DMA2  5.56 4.3 \nETH 3 2.35 \nOTG_HS  4.21 3.26 \nGPIOA  0.32 0.25 \nGPIOB  0.31 0.24 \nGPIOC  0.32 0.24 \nGPIOD  0.3 0.23 \nGPIOE 0.31 0.25 \nGPIOF  0.33 0.26 \nGPIOG  0.3 0.24 \nGPIOH  0.3 0.24 \nGPIOI  0.3 0.24 \nCRC  0.03 0.03 \nBAKPR  0.07 0.05 \nAHB2 (up to 168MHz)  OTG_FS  3.12 2.41 \nDCI 0.79 0.61 \nRNG  0.16 0.12 \nHASH  1.3 1 \n \nw ww. g e eh y.c om                                                                        Pag e  80 \nParameter  Peripheral  Typical value (1) TA=25℃, VDD=3.3V  \nUnit \n168MHz  144MHz  \nCRYP  0.25 0.19 \nAHB3 (up to 168MHz)  EMMC  1.68 1.3 \nAPB1 (up to 42MHz)  TMR2  0.46 0.36 \nTMR3  0.35 0.27 \nTMR4  0.34 0.27 \nTMR5  0.46 0.35 \nTMR6  0.08 0.07 \nTMR7  0.08 0.06 \nTMR12  0.19 0.15 \nTMR13  0.14 0.11 \nTMR14  0.14 0.1 \nWWDT  0.02 0.02 \nSPI2/I2S2  0.12 0.1 \nSPI3/I2S3  0.12 0.1 \nUSART2  0.11 0.09 \nUSART3  0.12 0.09 \nUART4  0.11 0.08 \nUART5  0.11 0.08 \nI2C1  0.12 0.09 \nI2C2  0.12 0.09 \nI2C3  0.12 0.1 \nCAN1  0.18 0.14 \nCAN2  0.16 0.13 \nPMU  0.01 0.01 \nDAC  0.08 0.06 \nAPB2 (up to 84MHz)  SDIO  0.41 0.32 \nTMR1  0.99 0.77 \nTMR8 0.97 0.77 \nTMR9  0.41 0.32 \nTMR10  0.27 0.21 \nTMR11  0.26 0.22 \nADC1  0.27 0.22 \n \nw ww. g e eh y.c om                                                                        Pag e  81 \nParameter  Peripheral  Typical value (1) TA=25℃, VDD=3.3V  \nUnit \n168MHz  144MHz  \nADC2  0.27 0.22 \nADC3  0.28 0.23 \nSPI1  0.12 0.11 \nUSART1  0.22 0.18 \nUSART6  0.21 0.18 \nSYSCFG  0.05 0.05 \nNote: The data are obtained from a comprehensive eval uation and are not tested in production.  \n5.7.7  Backup Domain Power Consumption  \nTable 42 VBAT Power Consumption  \nSymbol  Parameter  Conditions  Typical value (1), TA=25℃ Maximum value (1), \nVBAT=3.6V  Unit \nVBAT=2.4V  VBAT=3.3V  TA=85℃ TA=105℃ \nμA \nIDD_VBAT  LSECLK \nand RTC \nare in ON \nstate  The backup SRAM is turned \non, and the low -speed \noscillator and RTC are \nturned on  1.894  2.262  6 11 \nThe backup SRAM is turned \noff, and the low -speed \noscillator and RTC are \nturned on  1.08 1.412  3 5 \nThe backup S RAM is turned \non, and the RTC is turned \noff 0.926  1.116  5 10 \nThe backup SRAM is turned \noff, and the RTC is turned \noff 0.02 0.128  2 4 \nNote: (1) The data are obtained from a comprehensive evaluation and are not tested in production.  \n5.8 Wake -up time in low -power mode  \nThe measurement of wake -up time in low -power mode is from the start of wake -up event to the \ntime when the user program reads the first instruction, in which V DD=VDDA. \nTable 43 Wake -up Time in Low -power Mode  \nSymbol  Parameter  Conditions  Min Typ Max Unit \ntWUSLEEP  Wake -up from \nsleep mode  - 39.00  59 61.20  ns \n \nw ww. g e eh y.c om                                                                        Pag e  82 \nSymbol  Parameter  Conditions  Min Typ Max Unit \ntWUSTOP  Wake up from \nthe stop mode  The regulator is in run mode, and Flash is in \nstop state  12.51  13.602  14.99  \nμs The regulator is in low -power mode, and Flash \nis in sto p state  15.51  19.552  22.93  \nThe regulator is in run mode, and Flash is in \ndeep power -down mode  125.63  133.156  135.16  \nThe regulator is in low -power mode, and Flash \nis in deep power -down mode  133.52  136.956  139.60  \ntWUSTDBY  Wake up from \nstandby mode  - 173.03  214.056  227.96  \nNote: The data are obtained from a comprehensive evaluation and are not tested in production.  \n5.9 I/O port characteristics  \nTable 44 DC Characteristics (T A=-40℃-105℃, VDD=2~3.6V)  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVIL Low-level input \nvoltage  STD and STDA I/O  - - 0.3V DD-0.04 \nV 5T and 5Tf I/O  - - 0.3V DD \nBoot0 pin  - - 0.1 DD+0.1 \nVIH High-level inpu t \nvoltage  STD and STDA I/O  0.45V DD+0.3 - - \nV 5T and 5Tf I/O  0.7V DD - - \nBoot0 pin  0.17V DD+0.7 - - \nVhys Schmidt trigger \nhysteresis  STD, STDA and 5T, 5Tf I/O  10% V DD - - \nmV \nBoot0 pin  0.1 - - \nIlkg Input leakage \ncurrent  STDA in digital mode,  \nVDDIO x≤VIN≤VDDA - - ±1 \nμA \n5T and 5Tf I/O, V DDIOx≤VIN≤5V - - 3 \nRPU Weak pull -up \nequivalent \nresistance  Except PA10 and PB12, V IN=VSS 30 40 50 \nkΩ PA10 and PB12  7 10 14 \nRPD Weak pull -down \nequivalent \nresistance  Except PA10 and PB12, V IN=VDD 30 40 50 \nPA10 and PB12  7 10 14 \nCIO I/O pin \ncapacitance  - - 5 - pF \n \nw ww. g e eh y.c om                                                                        Pag e  83 \nTable 45 AC Characteristics (T A=25℃) \nSPEED[1:0]  Symbol  Parameter  Conditions  Min Max Unit \n00 fmax(IO)out  Maximum frequency  CL=50pF,V DD＞2.7V - 4 \nMHz CL=50pF,V DD＞1.8V - 2 \nCL=10pF,V DD＞2.7V - 8 \nCL=10pF,V DD＞1.8V - 4 \ntf(IO)out /tr(IO)out  Fall time of output from \nhigh to low level and rise \ntime of output from low \nto high level  CL=50 pF,V DD=1.8 V -3.6V - 100 ns \n01 fmax(IO)out  Maximum frequency  CL=50pF,V DD＞2.7V - 25 \nMHz CL=50pF,V DD＞1.8V - 12.5 \nCL=10pF,V DD＞2.7V - 50 \nCL=10pF,V DD＞1.8V - 20 \ntf(IO)out /tr(IO)out  Fall time of output from \nhigh to low level and rise \ntime of output from low \nto high level  CL=30pF, VDD＞2.7V - 10 \nns CL=30pF, VDD＞1.8V - 20 \nCL=10pF, VDD＞2.7V - 6 \nCL=10pF, VDD＞1.8V - 10 \n10 fmax(IO)out  Maximum frequency  CL=30pF, VDD＞2.7V - 50 \nMHz CL=30pF,V DD＞1.8V - 25 \nCL=10pF, VDD＞2.7V - 100 \nCL=10pF, VDD＞1.8V - 50 \ntf(IO)out /tr(IO)out  Fall time of output from \nhigh to low level and rise  \ntime of output from low \nto high level  CL=30pF, VDD＞2.7V - 6 \nns CL=30pF, VDD＞1.8V - 10 \nCL=10pF, VDD＞2.7V - 4 \nCL=10pF, VDD＞1.8V - 6 \n11 fmax(IO)out  Maximum frequency  CL=30pF, VDD＞2.7V - 100 \nMHz CL=30pF, VDD＞1.8V - 50 \nCL=10pF, VDD＞2.7V - 180 \nCL=10pF, VDD＞1.8V - 100 \ntf(IO)out /tr(IO)out  Fall time of output from \nhigh to low level and rise \ntime of output from low \nto high level  CL=30pF, VDD＞2.7V - 4 \nns CL=30pF, VDD＞1.8V - 6 \nCL=10pF, VDD＞2.7V - 2.5 \n \nw ww. g e eh y.c om                                                                        Pag e  84 \nSPEED[1:0]  Symbol  Parameter  Conditions  Min Max Unit \nCL=10pF, VDD＞1.8V - 4 \n- tEINTIp w Pulse width of external \nsignal detected by EINT \ncontroller  - 10 - \nFigure 12 I/O AC Characteristics Definition  \nT10%50%90% 10%\n50%\n90%\ntr(IO)OUT tr(IO)OUTExternal \noutput load \nis 50pF\nIf (t r+tf) is less than or equal to (2/3)T and the duty cycle is within \n(45~55%), it reaches the maximum frequency when the load is 50pf\n \nTable 46 Output Drive Voltage Characteristics (T A=25℃) \nSymbol  Parameter  Conditions  Min Max Unit \nVOL I/O pin outputs low voltage  CMOS port, |I IO|=8mA,  \n2.7 V < V DD < 3.6 V  - 0.4 \nV VOH I/O pin outputs high voltage  VDD-0.4 - \nVOL I/O pin outputs low voltage  TTL port, |I IO|=20mA,  \n2.7 V < V DD < 3.6 V  - 0.4 \nVOH I/O pin outputs high voltage  2.4 - \nVOL I/O pin outputs low voltage  |IIO|=20mA,  \n2.7 V < V DD < 3.6 V  - 1.3 \nV VOH I/O pin outputs high voltage  VDD-1.3 - \nVOL I/O pin outputs low voltage  |IIO|=6mA,  \n2.7 V < V DD < 3.6 V  - 0.4 \nVOH I/O pin outputs high voltage  VDD-0.4 - \nNote: The data are obtained from a comprehensive evaluation and are not tested in production.  \n5.10 NRST pin characteristics  \nThe NRST pin input drive adopts CMOS process, which is connected with a  permanent pull -up \nresistor RPU . \nTable 47 NRST Pin Characteristics (T A=-40~105℃, VDD=2~3.6V)  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVIL(NRST)  NRST low -level input voltage  TTL port,  \n2.7V≤V DD≤3.6V  - - 0.8 \nV VIH(NRST)  NRST high -level input voltage  2 - - \nVIL(NRST)  NRST low -level input voltag e CMOS port,  - - 0.3V DD \n \nw ww. g e eh y.c om                                                                        Pag e  85 \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVIH(NRST)  NRST high -level input voltage  1.8V≤V DD≤3.6V  0.7V DD - - \nVhys(NRST)  NRST Schmidt trigger voltage hysteresis  - - 200 - mV \nRPU Weak pull -up equivalent resistance  VIN=VSS 30 40 50 kΩ \nVF(NRST)  NRST input filter pulse  - - - 100 \nns \nVNF(NRST)  NRST input unfiltered pulse  VDD＞2.7V 300 - - \nTNRST_OUT  Generated reset pulse duration  Reset internal source  20 - - μs \n5.11 Communication peripherals  \n5.11.1  I2C peripheral characteristics  \nTo achieve maximum frequency of I2C in standard mode, f PCLK1 must be greater than 2MHz. To \nachieve maximum frequency of I2C in fast mode, f PCLK1 must be greater than 4MHz.  \nTable 48 I2C Interface Characteristics (T A=25℃, VDD=3.3V)  \nSymbol  Parameter  Standard I2C  Fast I2C  \nUnit \nMin Max Min Max \ntw(SCLL)  SCL clock low time  4.7 - 1.3 - \nμs \ntw(SCLH)  SCL clock high time  4.0 - 0.6 - \ntsu(SDA)  SDA setup time  250 - 100 - \nns th(SDA)  SDA data hold time  0 - 0 900 \ntr(SDA)/tr(SCL)  SDA and SCL rise time  - 1000  20+0.1C b 300 \ntf(SDA )/tf(SCL)  SDA and SCL fall time  - 300 - 300 \nth(STA)  Start condition hold time  4.0 - 0.6 - \nμs tsu(STA)  Setup time of repeated start condition  4.7 - 0.6 - \ntsu(STO)  Setup time of stop condition  4.0 - 0.6 - \ntw(STO:STA)  Time from stop condition to start condition \n(the bus is idle) 4.7 - 1.3 - \nCb Capacitive load of each bus  - 400 - 400 pF \nNote: The data are obtained from a comprehensive evaluation and are not tested in production.  \n \nw ww. g e eh y.c om                                                                        Pag e  86 \nFigure 13 Bus AC Waveform and Measurement Circuit  \nI2C busVDD VDD\n4.7KΩ4.7KΩ\nSCLSDA\nRepeated start condition\nStart conditiontsu(STA)\ntsu(STO)tsu(STO:STA) Stop conditionStart condition\nth(SDA)tf(STA)SDA\ntr(SDA) tsu(SDA)\ntf(SCL)tf(SCL) tw(SCLL)SCLth(STA)tw(SCLH)MCU\n \nNote: The measuring points are set at CMOS levels: 0.3V DD and 0.7V DD. \n5.11.2  SPI peripheral characteristics  \nTable 49 SPI Characteristics (T A=25℃, VDD=3.3V)  \nSymbol  Parameter  Conditions  Min Max Unit \nfSCK \n1/tc(SCK)  SPI clock frequency  Maste r mode  - 18 \nMHz \nSlave mode  - 18 \ntr(SCK)  \ntf(SCK) SI clock rise and fall time  Load capacitance: C=15pF  - 6 \nns tsu(NSS)  NSS setup time  Slave mode  4TPCLK - \nth(NSS)  NSS hold time  Slave mode  2TPCLK + 10 - \ntw(SCKH)  \ntw(SCKL)  SCK high and low time  Master mode, f PCLK=36MHz,  \nPrescaler factor=4  TPCLK/2-2 TPCLK/2+1 \ntsu(MI)  \ntsu(SI) Data input setup time  Master mode  4 - \nSlave mode  5 - \nth(MI) \nth(SI) Data input hold time  Master mode  4 - \nSlave mode  5 - \nta(SO) Data output access time  Slave mode, f PCLK=20MHz  0 3TPCLK \ntdis(SO)  Disable time of data output  Slave mode  0 18 \ntv(SO) Effective time of data output  Slave mode (after enabling \nthe edge)  - 22.5 \n \nw ww. g e eh y.c om                                                                        Pag e  87 \nSymbol  Parameter  Conditions  Min Max Unit \ntv(MO) Effective time of data output  Master mode (after enabling \nthe edge)  - 6.97 \nth(SO) \nData outpu t hold time  Slave mode (after enabling \nthe edge)  11.5 - \nth(MO) Master mode (after enabling \nthe edge)  1 - \nDuCy (SCK) SPI clock frequency duty \ncycle  Slave mode  25 75 ％ \nNote: The data are obtained from a comprehensive evaluation and are not tested in pro duction.  \nFigure 14 SPI Timing Diagram - Slave Mode and CPHA=0  \nNSS input \nMOSI input MISO output CPHA=0\nCPOL=0\nCPHA=0\nCPOL=1\nOutput the most \nsignificant bit Output Bits 6~1Output the least \nsignificant bit\nInput the least \nsignificant bitInput the most \nsignificant bitInput Bits 6~1th(NSS) tc(SCK)\ntr(SCK)tf(SCK)tdls(SO) th(SO) tV(SO)ta(SO)\ntSU(SI)tSU(NSS)\nth(SCKH)\ntW(SCKL)\nSCK input\n \nFigure 15 SPI Timing Diagram - Slave Mode and CPHA=1  \nNSS input\nMISO \noutputCPHA=1\nCPOL=0\nCPHA=1\nOutput the most \nsignificant bitOutput Bits 6~1Output the least \nsignificant bit\nInput the least \nsignificant bitInput the most significant \nbitInput Bits 6~1tc(SCK)\nth(SI) tSU(SI)th(NSS)\nMOSI inputCPOL=1\nSCK inputtSU(NSS)\ntW(SCKH)\ntW(SCKL)\nta(SO)tV(SO)th(SO)tf(SCK)tr(SCK)\ntdis(SO)\n \nNote: The measuring points are set at CMOS levels: 0.3V DD and 0.7V DD. \n \nw ww. g e eh y.c om                                                                        Pag e  88 \nFigure 16 SPI Timing Diagram - Master Mode  \nHigh level \nNSS input \nMOSI outputMISO inputInput the most \nsignificant bit\nOutput the most \nsignificant bitInput Bits 6~1Input the least \nsignificant bit\nOutput the least \nsignificant bitOutput Bits 6~1CPHA=0CPOL=0\nCPHA=0CPOL=1\nCPHA=1CPOL=0\nCPHA=1CPOL=1tc(SCK)\nth(MI)\ntv(MO)th(MO)SCK input\nSCK input tW(SCKH)\ntW(SCKL)tSU(MI)tr(SCK)\ntf(SCK)\n \nNote: The measuring points are set at CMOS levels: 0.3V DD and 0.7V DD. \n5.12 Analog peripherals  \n5.12.1  ADC  \nTest parameter description:  \n\uf06c Sampling rate: t he number of conversion of analog quantity to digital quantity by ADC \nper second  \n\uf06c Sample rate=ADC clock/(number of sampling periods + number of conversion periods)  \n5.12.1.1  12-bit ADC characteristics  \nTable 50 12-bit ADC Characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVDDA Power supply voltage  - 1.8 - 3.6 V \nIDDA ADC po wer consumption  - - 1.6 1.8 mA \nfADC ADC frequency  VDDA=1.8~2.4V  0.6 15 18 \nMHz \nVDDA=2.4~3.6V  0.6 30 36 \nCADC Internal sampling and holding capacitance  - - 4 - pF \nRADC Sampling resistor  - - - 6000  Ω \ntS Sampling time  fADC=30MHz  0.1  16 μs \n \nw ww. g e eh y.c om                                                                        Pag e  89 \nSymbol  Parameter  Conditions  Min Typ Max Unit \n- 3  480 1/fADC \nTCONV Sampling and conversion time  fADC=30MHz  \n12-bit resolution  0.50 - 16.40  μs \nfADC=30MHz  \n10-bit resolution  0.43 - 16.34  μs \nfADC=30MHz  \n8-bit resolution  0.37 - 16.27  μs \nfADC=30MHz  \n6-bit resolution  0.30 - 16.20  μs \nTable 51 12-bit ADC Accuracy  \nSymbol  Parameter  Conditions  Typ Max Unit \nET Composite error  \nfPCLK=56MHz,  \nfADC=14MHz,  \nVDDA=2.4V -3.6V \nTA=-40℃~105℃ ±2 ±5 \nLSB EO Offset error  ±1.5 ±2.5 \nEG Gain error  ±1.5 ±3 \nED Differential linear error  ±1 ±2 \nEL Integral linear error  ±1.5 ±3 \nNote: The data are obtained from a comprehensive evaluation and are not tested in production.  \n5.12.1.2  Test of Built -in Reference Voltage Characteristics  \nTable 52 Built-in Reference Voltage Characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVREFINT  Built-in Reference Voltage  -40℃ < T A < +105℃ 1.19 1.20 1.20 V \nTS_vrefint  Sampling time of ADC when reading out \ninternal referenc e voltage  - 10 - - μs \nVRERINT  Built-in reference voltage extends to \ntemperature range  VDD=3V  - 3 5 mV \nTcoeff Temperature coefficient  - - 30 50 ppm/℃ \nNote: The data are obtained from a comprehensive evaluation and are not tested in production.  \n5.12.2  DAC  \nTest parameter description:  \n\uf06c DNL differential non -linear error: the deviation between two consecutive codes is - \n1LSB  \n\uf06c INL integral non -linear error: the difference between the measured value at code i and \nthe value at code i on the connection between code 0 and the last code 4095  \n \nw ww. g e eh y.c om                                                                        Pag e  90 \nTable 53 DAC Characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVDDA Analog power \nsupply voltage  - 1.8 - 3.6 V \nRLOAD Resistive load  The buffer is turned on  5 - - kΩ \nRO Output impedance  The resistive load  between DAC_OUT \nand V SS is 1.5MΩ with buffer off  - - 15 kΩ \nCLOAD Capacitive load  Maximum capacitive load at \nDAC_OUT pin with buffer on  - - 50 pF \nDAC_OUT \nmin Low DAC_OUT \nvoltage with buffer  Maximum output offset of DAC, \n(0x0E0) corresponding to 12 -bit in put \ncode to V REF+= (0xF1C) at 3.6V and \nVREF+= (0x1C7) at 1.8V and (0xE38)  0.2 - - V \nDAC_OUT \nmax Higher DAC_OUT \nvoltage with buffer  - - VDDA-0.2 V \nDAC_OUT \nmin Low DAC_OUT \nvoltage without \nbuffer  \nMaximum output offset of DAC  - 0.5 - mV \nDAC_OUT \nmax Higher DAC_OUT \nvoltage without \nbuffer  - - VREF+-\n1LSB  V \nDNL Differential non -\nlinear error  Configured with 12 -bit DAC  - - ±2 LSB \nINL Integral non -linear \nerror  Configured with 12 -bit DAC  - - ±4 LSB \nOffset  Offset error  VREF+=3.6V, configuring 12 -bit DAC  - - ± 12 LSB \nGain error  Gain error  Configured with 12 -bit DAC  - - ± 0.5 % \nNote: The data are obtained from a comprehensive evaluation and are not tested in production.  \n  \n \nw ww. g e eh y.c om                                                                        Pag e  91 \n6 Package Information  \n6.1 LQFP176 package information  \nFigure 17 LQFP176 Package D iagram  \n \n \n\n \nw ww. g e eh y.c om                                                                        Pag e  92 \n(1) The figure is not drawn to scale.  \n(2) All pins should be soldered to the PCB.  \nTable 54 LQFP176 Package Data  \nS/N SYM  DIMENSIONS  REMARKS  \n1 A MAX. 1.600  OVERALL HEIGHT  \n2 A2 1.400± 0.050  PKG THICKNESS  \n3 D 26.000± 0.200  LEAD TIP TO TIP \n4 D1 24.000± 0.100  PKG LENGTH  \n5 E 26.000± 0.200  LEAD TIP TO TIP  \n6 E1 24.000± 0.100  PKG WDTH  \n7 L 0.600± 0.150  FOOT LENGTH  \n8 L1 1.000 REF  LEAD LENGTH  \n9 e 0.500 BASE  LEAD PITCH  \n10 H（REF） （21.50） CUM LEAD PITCH  \n11 b 0.22± 0.050  LEAD WIDTH  \nNote: Dimensi ons are marked in millimeters.  \nFigure 18 LQFP176 -176 Pins, 24 x24mm Welding Layout Recommendations  \n \n133\n1321.2\n0.30.5\n89\n881.244\n45\n21.8\n26.7117626.7\n21.8\n \nw ww. g e eh y.c om                                                                        Pag e  93 \nFigure 19 LQFP176 -176 Pins, 24 x24mm Schematic  Diagram  \nAPM32\nF407IET6\nXXXXXX\nCompany Logo\nProduct series\nSpecific model\nArm authorization \nlogo Year and week \nnumberVersion number\nPIN1\n \n6.2 LQFP144 package information  \nFigure 20 LQFP144 Package Diagram  \n \n\n \nw ww. g e eh y.c om                                                                        Pag e  94 \n \n(1) The figure is not drawn to scale.  \n(2) All pins should be soldered to the PCB.  \nTable 55 LQFP144 Package Data  \nS/N SYM  DIMENSIONS  REMARKS  \n1 A MAX. 1.600  OVERALL HEIGHT  \n2 A2 1.400± 0.05 0 PKG THICKNESS  \n3 D 22.000± 0.200  LEAD TIP TO TIP  \n4 D1 20.000± 0.100  PKG LENGTH  \n5 E 22.000± 0.200  LEAD TIP TO TIP  \n6 E1 20.000± 0.100  PKG WDTH  \n7 L 0.600± 0.150  FOOT LENGTH  \n8 L1 1.000 REF  LEAD LENGTH  \n9 e 0.500 BASE  LEAD PITCH  \n10 H（REF） （17.50） CUM LEAD PI TCH \n11 b 0.22± 0.050  LEAD WIDTH  \nNote: Dimensions are marked in millimeters.  \n\n \nw ww. g e eh y.c om                                                                        Pag e  95 \nFigure 21 LQFP144 -144 Pins, 20 x 20mm Welding Layout Recommendations  \n \nNote: Dimensions are marked in millimeters.  \nFigure 22 LQFP144 -144 P ins, 20 x20mm Schematic  Diagram  \nAPM32\nF407ZET6\nXXXXXX\nCompany Logo\nProduct series\nSpecific model\nArm authorization \nlogo Year and week \nnumberVersion number \nPIN1\n \n\n \nw ww. g e eh y.c om                                                                        Pag e  96 \n6.3 LQFP100 package information  \nFigure 23 LQFP100 Package Diagram  \n \n（1） The figure is not drawn to scale.  \n（2） All pins should be soldered to the PCB.  \nTable 56 LQFP100  Package Data  \n \n\n \nw ww. g e eh y.c om                                                                        Pag e  97 \nDIMENSION LIST （FOOTPRINT: 2.00 ） \nS/N SYM  DIMEN SIONS  REMARKS  \n1 A MAX. 1.600  OVERALL HEIGHT  \n2 A2 1.400±0.050  PKG THICKNESS  \n3 D 16.000±0.200  LEAD TIP TO TIP  \n4 D1 14.000±0.100  PKG LENGTH  \n5 E 16.000±0.200  LEAD TIP TO TIP  \n6 E1 14.000±0.100  PKG WDTH  \n7 L 0.600±0.150  FOOT LENGTH  \n8 L1 1.000 REF  LEAD LENGTH  \n9 e 0.500 BASE  LEAD PITCH  \n10 H（REF） （12.00） CUM LEAD PITCH  \n11 b 0.22±0.050  LEAD WIDTH  \nNote: Dimensions are marked in millimeters.  \nFigure 24 LQFP100 - 100 Pins, 14 x 14 mm Welding Layout Recommendations  \n \nNote: Dimensions are marked in millimeters.  \n\n \nw ww. g e eh y.c om                                                                        Pag e  98 \nFigure 25 LQFP100 - 100 Pins, 14 x 14 mm Package Schematic Diagram  \nAPM32\nF407VET6\nXXXXXX\nCompany Logo \nProduct series \nSpecific model \nArm authorization \nlogo Year and week \nnumberVersion number \nPIN1\n \n \nw ww. g e eh y.c om                                                                        Pag e  99 \n6.4 LQFP64 package information  \nFigure 26 LQFP 64 Package Diagram  \n \n（1） The figure is not drawn to scale.  \n（2） All pins should be soldered to the PCB.  \n  \n\n \nwww.geeh y.c om                                                                        Page 100 \nTable 57 LQFP64 Package Data  \nS/N SYM  DIMENSIONS  REMARKS  \n1 A MAX.1.600  OVERALLHEIGHT  \n2 A2 1.400± 0.050  PKGTHICKNESS  \n3 D 12.000± 0.200  LEAD TIPTOTIP  \n4 D1 10.000± 0.100  PKGLENGTH  \n5 E 12.000± 0.200  LEADTIPTOTIP  \n6 E1 10.000± 0.100  PKGWIDTH  \n7 L 0.600± 0.150  FOOTLENGTH  \n8 L1 1.000REF.  LEADLENGTH  \n9 e 0.500BASE  LEADPITCH  \n10 H(REF.)  (7.500)  GUM.LEADPITCH  \n11 b 0.220± 0.050  LEADWIDTH  \nNote: Dimensions  are marked in millimeters.  \nFigure 27 LQFP64 Welding Layout Recommendations  \n16\n1.2\n7.8\n12.711732\n0.30\n0.5\n10.3\n12.7\n644948 33\n10.3\n \nNote: Dimensions are marked in millimeters.  \n \nwww.geeh y.c om                                                                        Page 101 \nFigure 28 LQFP64 - 64 Pins, 10 x 10mm Package Schematic Diagram  \nAPM32\nF407RET6\nXXXXXX\nCompany Logo\nProduct series\nSpecific model\nArm authorization \nlogo Year and week \nnumberVersion number \nPIN1\n \n \n  \n \nwww.geeh y.c om                                                                        Page 102 \n7 Packaging Information  \n7.1 Reel  packaging  \nFigure 29 Specification Drawing of Reel Packaging  \n \nA0 Dimension designed to accommodate the component width  \nB0 Dimension designed to accommodate the component length  \nK0 Dimension designed to accommodate the component thickness  \nW Overall width of the carrier tape  \nQuadrant Assignments for PIN1 Orientation in Tape  \n \nReel Dimensions  \n \n\n \nwww.geeh y.c om                                                                        Page 103 \nAll photos are for reference only, and the appearance is subject to the product.  \nTable 58 Reel Packaging Parameter Specification Table  \nDevice  Package  \nType  Pins  SPQ  Reel \nDiameter  \n（mm） A0 \n（mm） B0 \n（mm） K0 \n（mm） W \n（mm） Pin1  \nQuadrant  \nAPM32F407RET6  LQFP  64 1000  330 12.35  12.35  2.2 24 Q1 \nAPM32F407RGT6  LQFP  64 1000  330 12.35  12.35 2.2 24 Q1 \nAPM32F405 RGT6  LQFP  64 1000  330 12.35  12.35  2.2 24 Q1 \n7.2 Tray packaging  \nFigure 30 Tray Packaging Diagram  \n \nTray Dimensions  \n \n \n\n \nwww.geeh y.c om                                                                        Page 104 \n \nAll photos are for reference only, and the appearance is subject to the product  \nTable 59 Tray Packaging Parameter Specification Table  \nDevice  Package \nType  Pins SPQ  X-Dimension  \n（mm） Y-Dimension  \n（mm） X-Pitch  \n（mm） Y-Pitch  \n（mm） Tray \nLength  \n（mm） Tray \nWidth  \n（mm） \nAPM32F407IET6  LQFP  176 400 27 27 30.4 31.5 322.6  135.9  \nAPM32F407IGT6  LQFP  176 400 27 27 30.4 31.5 322.6  135.9  \nAPM32F407ZET6  LQFP  144 600 22.06  22.06  25.4 25.2 322.6  135.9  \nAPM32F407ZGT6  LQFP  144 600 22.06  22.06  25.4 25.2 322.6  135.9  \nAPM32F407VET6  LQFP  100 900 16.6 16.6 20.3 21 322.6  135.9  \nAPM32F407VGT6  LQFP  100 900 16.6 16.6 20.3 21 322.6  135.9  \nAPM32F407RET6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F407RGT6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F 405ZGT6  LQFP  144 600 22.06  22.06  25.4 25.2 322.6  135.9  \nAPM32F 405VGT6 LQFP  100 900 16.6 16.6 20.3 21 322.6 135.9  \nAPM32F 405RGT6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \n  \n\n \nwww.geeh y.c om                                                                        Page 105 \n8 Ordering Information  \nFigure 31 APM32F405xG 407xExG  Series Ordering Information Diagram  \nTemperature range \n  6=Industrial -grade temperature \nrange, -40 -85  ZGT6XXX\nNumber of pins\n  R=64 pins\n  V=100pins\n  Z=144pins\n  I=176pinsOption \n  XX=Programmed device code\n  R=Reel package \n  Blank=Tray package \nFlash memory capacity \n  E =512 KB\n  G =1 MBPackage\n  T=LQFPAPM32\nProduct series \n  APM32=Arm-based 32-bit MCUF\nProduct type \n  F=Foundation  407\nProduct subseries \n  405/407=High-performance and \nDSP with FPU  \n \nTable 60 Ordering Informati on Table  \nOrder code  FLASH（KB） SRAM（KB） Package  SPQ  Range of temperature  \nAPM32F407IGT6  1024  192+4  LQFP176  400 Industrial grade -40℃~85℃ \nAPM32F407IET6  512 192+4  LQFP176  400 Industrial grade -40℃~85℃ \nAPM32F407ZGT6  1024  192+4  LQFP144  600 Industrial grade -40℃~85℃ \nAPM32F407ZET6  512 192+4  LQFP144  600 Industrial grade -40℃~85℃ \nAPM32F407VGT6  1024  192+4  LQFP100  900 Industrial grade -40℃~85℃ \nAPM32F407VET6  512 192+4  LQFP100  900 Industrial grade -40℃~85℃ \nAPM32F407RGT6  1024  192+4  LQFP64  1600  Industrial grade -40℃~85℃ \nAPM32F407RET6  512 192+4  LQFP64  1600  Industrial grade -40℃~85℃ \nAPM32F407RGT6 -R 1024  192+4  LQFP64  1000  Industrial grade -40℃~85℃ \nAPM32F407RET6 -R 512 192+4  LQFP64  1000  Industrial grade -40℃~85℃ \nAPM32F405 ZGT6  1024 192+4  LQFP144  600 Industrial grade -40℃~85℃ \nAPM32F405 VGT6  1024 192+4  LQFP100  900 Industrial grade -40℃~85℃ \nAPM32F407RGT6  1024 192+4  LQFP64  1600  Industrial grade -40℃~85℃ \nAPM32F405 RGT6 -R 1024 192+4  LQFP64  1000 Industrial grade -40℃~85℃ \n \n  \n \nwww.geeh y.c om                                                                        Page 106 \n9 Commonly Used Function Module Denomination  \nTable 61 Commonly Used Function Module Denomination  \nChinese description  Abbreviations  \nReset management unit  RMU  \nClock management unit  CMU  \nReset and clock management  RCM  \nExternal interrupt  EINT  \nGeneral -purpose IO  GPIO  \nMultiplexing IO  AFIO  \nWake -up controller  WUPT  \nBuzzer  BUZZER  \nIndependent watchdog timer  IWDT  \nWindow watchdog timer  WWDT  \nTimer  TMR  \nCRC controller  CRC  \nPower Management Unit  PMU  \nDMA controller  DMA  \nAnalog -to-digital converter  ADC  \nReal-time clock  RTC \nExternal memory contr oller EMMC  \nController local area network  CAN  \nI2C Interface  I2C \nSerial peripheral interface  SPI \nUniversal asynchronous transmitter receiver  UART  \nUniversal synchronous and asynchronous transmitter receiver  USART  \nFlash interface control unit  FMC  \n  \n \nwww.geeh y.c om                                                                        Page 107 \n10 Version History  \nTable 62 Document Version  History  \nDate  Version Change  History  \n2021.10  1.0 New creation  \n2022. 4.1 1.1 (1) Modify pin definitions  \n(2) The APM32F405xG model is added  \n2022. 7.12 1.2 (1) Add 3.3 GPIO Multiplexing Function Configura tion \n(2) Modify the Arm trademark  \n(3) Add the statement  \n(4) Add DMC pin description  \n \n  \n \nwww.geeh y.c om                                                                        Page 108 \nStatement  \n \nThis document  is formulated  and published by Geehy  Semiconductor Co., Ltd. (hereinafter \nreferred to as “Geehy ”). The contents in this document  are protected by laws and regulations of \ntrademark, copyright and software copyright. Geehy  reserves the right to make correct ions and \nmodif ications  to this document  at any time. Please read this document  carefully before using \nGeehy products . Once you use the Geehy product, it mea ns that you (hereinafter referred to as \nthe “users”) have know n and accept ed all the contents of this document . Users shall use the \nGeehy product  in accordance with relevant laws and regulations and the requirements of this \ndocument . \n1. Ownership  \nThis docu ment  can only be used in connection  with the corresponding chip products or \nsoftware products provided by Geehy . Without the prior permission of Geehy , no unit or \nindividual may copy, transcri be, modify, edit or disseminate all or part of the contents of t his \ndocument  for any reason or in any form. \nThe “极海” or “Geehy ” words or graphics  with “®” or “TM” in this document a re trademarks of \nGeehy . Other product or service names displayed on Geehy products are the property of their \nrespective owners.  \n2. No Intel lectual Property License  \nGeehy owns all rights, ownership and intellectual property rights involved in this document . \nGeehy shall not be deemed to grant the license or right of any intellectual property to users \nexplicitly or implicitly due to the sale or distribution of Geehy products or this document . \nIf any third party ’s products, services or intellectual property are involved in this document , \nit shall not be deemed that Geehy authorizes users to use the aforesaid third party ’s products, \nservices or int ellectual property, unless otherwise agreed in sales order or sales contract.  \n3. Version Update  \nUsers can obtain the latest document  of the corresponding model s when ordering Geehy \nproducts . \nIf the contents in this document  are inconsistent with Geehy  products, the agreement in \nthesales order or the sales contract shall prevail.  \n4. Information Reliability  \nThe relevant data in this document  are obtained from batch test  by Geehy  Laborator y or \ncooperative third -party testing organization. However , clerical err ors in correction or errors \ncaused by differences in testing environment  may occur inevitably . Therefore, users should \nunderstand that Geehy does not bear any responsibility for such errors that may occur in this \ndocument . The relevant data in this documen t are only used to guide users as performa nce \n \nwww.geeh y.c om                                                                        Page 109 \nparameter  reference and do  not constitute Geehy ’s guarantee for any product performance.  \nUsers shall select appropriate Geehy products according to their own needs, and \neffectively verify and test the applicab ility of Geehy products  to confirm that Geehy products \nmeet  their own needs, corresponding standards, safety or  other reliability requirements . If loses \nare caused to users  due to the user ’s failure to fully verify and test Geehy products, Geehy will \nnot b ear any responsibility.  \n5. Legality  \n   USERS SHALL ABIDE BY ALL APPLICABLE LOCAL LAWS AND REGULATIONS WHEN \nUSING THIS DOCUMENT AND THE MATCHING GEEHY PRODUCTS. USERS SHALL \nUNDERSTAND THAT THE PRODUCTS MAY BE RESTRICTED BY THE EXPORT, RE -\nEXPORT OR OTHER LAW S OF THE COUNTIRIES OF THE PRODUCTS SUPPLIERS, \nGEEHY, GEEHY DISTRIBUTORS AND USERS. USERS (ON BEHALF OR ITSELF, \nSUBSIDIARIES AND AFFILIATED ENTERPRISES) SHALL AGREE AND PROMISE TO ABIDE \nBY ALL APPLICABLE LAWS AND REGULATIONS ON THE EXPORT AND RE -EXPORT OF \nGEEHY PRODUCTS AND/OR TECHNOLOGIES AND DIRECT PRODUCTS.  \n6. Disclaimer  of Warranty  \nTHIS DOCUMENT  IS PROVIDED BY GEEHY "AS IS" AND THERE IS NO WARRANTY \nOF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE \nWARRANTIES OF MERCHANTABILITY  AND FITNESS FOR A PARTICULAR PURPOSE, TO \nTHE EXTENT PERMITTED BY APPLICABLE LAW.  \nGEEHY WILL BEAR NO RESPONSIBILITY FOR ANY DISPUTES ARISING FROM THE \nSUBSEQUENT DESIGN OR USE BY USERS.  \n7. Limitation of Liability  \nIN NO EVENT UNLESS REQUIRED BY APPLICABLE L AW OR AGREED TO IN WRITING \nWILL GEEHY  OR ANY OTHER PARTY WHO PROVIDE THE DOCUMENT  "AS IS", BE LIABLE \nFOR DAMAGES, INCLUDING ANY GENERAL, SPECIAL, DIRECT, INCIDENTAL OR \nCONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OR INABILITY TO USE THE \nDOCUMENT  (INCLUDING  BUT NOT LIMITED TO LOSS OF DATA OR DATA BEING \nRENDERED INACCURATE OR LOSSES SUSTAINED BY USERS  OR THIRD PARTIES).  \n8. Scope of Application  \nThe information in this document  replaces the information provided in all previous versions \nof the document . \n© 2021 -2022 Geehy  Semiconductor Co., Ltd. - All Rights Reserved  \n'}]
!==============================================================================!
### Component Summary: APM32F407VGT6

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - VDD: 1.8V to 3.6V
  - VDDA: 1.8V to 3.6V
  - VBAT (backup domain): 1.65V to 3.6V

- **Current Ratings:**
  - Total current through VDD/VDDA: 240 mA
  - Sink/source current on any I/O pin: ±25 mA

- **Power Consumption:**
  - Power consumption in run mode (168 MHz): ~751.56 μA
  - Power consumption in sleep mode: ~751.34 μA
  - Power consumption in stop mode: ~9.28 μA
  - Power consumption in standby mode: ~2.15 μA

- **Operating Temperature Range:**
  - Ambient temperature: -40°C to 85°C
  - Junction temperature: -40°C to 105°C

- **Package Type:**
  - LQFP100 (100 pins)

- **Special Features:**
  - Arm® Cortex®-M4 core with FPU
  - Up to 168 MHz working frequency
  - Integrated Flash memory (up to 1MB) and SRAM (192KB + 4KB backup)
  - Multiple communication interfaces (USART, I2C, SPI, USB, CAN)
  - Advanced timers and PWM capabilities
  - Built-in ADC and DAC
  - Low-power modes (sleep, stop, standby)
  - Debugging interfaces (JTAG, SWD)

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 3 (according to JEDEC J-STD-020E)

#### Description:
The APM32F407VGT6 is a high-performance 32-bit microcontroller based on the Arm® Cortex®-M4 core, featuring a floating-point unit (FPU). It operates at a maximum frequency of 168 MHz and is designed for applications requiring efficient processing and low power consumption. The microcontroller integrates a variety of peripherals, including multiple communication interfaces, timers, and analog-to-digital converters, making it suitable for a wide range of embedded applications.

#### Typical Applications:
- **Industrial Automation:** Used in control systems, data acquisition, and monitoring applications.
- **Consumer Electronics:** Suitable for smart home devices, wearables, and IoT applications.
- **Automotive:** Can be utilized in automotive control systems and sensor interfaces.
- **Medical Devices:** Ideal for portable medical equipment and health monitoring systems.
- **Communication Systems:** Supports various communication protocols for data transmission and processing.

This microcontroller is particularly well-suited for applications that require real-time processing, low power consumption, and a rich set of peripherals for interfacing with other devices.