// Seed: 1129090240
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  wire id_13;
  assign id_5[1] = id_13;
  wire id_14;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  module_0(
      id_4, id_6, id_6, id_1
  );
endmodule
