Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id EEEAD6B777F
	for <lists+qemu-devel@lfdr.de>; Mon, 13 Mar 2023 13:30:34 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1pbhJP-0006aQ-9k; Mon, 13 Mar 2023 08:29:59 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <dbarboza@ventanamicro.com>)
 id 1pbhJM-0006VZ-8E
 for qemu-devel@nongnu.org; Mon, 13 Mar 2023 08:29:56 -0400
Received: from mail-oo1-xc29.google.com ([2607:f8b0:4864:20::c29])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <dbarboza@ventanamicro.com>)
 id 1pbhJK-0004yd-A9
 for qemu-devel@nongnu.org; Mon, 13 Mar 2023 08:29:56 -0400
Received: by mail-oo1-xc29.google.com with SMTP id
 p6-20020a4ab386000000b005252182b0e0so1788074ooo.6
 for <qemu-devel@nongnu.org>; Mon, 13 Mar 2023 05:29:53 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=ventanamicro.com; s=google; t=1678710593;
 h=content-transfer-encoding:in-reply-to:from:references:cc:to
 :content-language:subject:user-agent:mime-version:date:message-id
 :from:to:cc:subject:date:message-id:reply-to;
 bh=vqYTxiz0FPAqe1ZJj7LrudqrUwrVva6VFiDt2b8Jx7U=;
 b=cMh/m+HXsRdNoMyE/1AdFvJPNp2Z4bBj/fwOYGte+EU7wtiKtFkhMraFfdbxMYZ6dV
 EjVPmfVpwI+DLT9BHDGIurFHG9M3Yr1tuiaxnOosfH639Fawt9NNj9j7AbpdpbIIJYTA
 L6acygcsnMul4MWClM/VZ4g9tI8ThZFq9iJq6FH86dVM8d+4OsuYDTNl2Z45p8ajmECV
 MNExbLPMlTiSX9oCBwuF8YfqeO2xvNrS5bynMFzYCmiE6VydOopjAanH9bOiwPlbFE8Y
 Hi4ePPdHylA9SZETQUd+Dy8JIbiZF30nTdsIb1yzrB3tN94MEsBGE9QZNEWAYSmGVQQ5
 rR1A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112; t=1678710593;
 h=content-transfer-encoding:in-reply-to:from:references:cc:to
 :content-language:subject:user-agent:mime-version:date:message-id
 :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
 bh=vqYTxiz0FPAqe1ZJj7LrudqrUwrVva6VFiDt2b8Jx7U=;
 b=UqEY9gMfnSoTyyuD46g6CkJe5DH3nAVNqWTe/eea2Y07JrihuQTmPtBghn2kEoxK9S
 4Bk8j1HmiSi0hCaGUPgkA6QLp5Bdc71iUTZ69dOgWiZzkPhBETaDGs0o21jC4uLE3i3e
 EU76x249wmcMmwKpngXaDtdlDl3XTgboxKXbrgCXjMLyCh/9EgZyVbORF2ohXlPOkOtq
 RQrM36POxkLrTNXrQcCwPFA7aHOA4hJAG0403ED5/fBcyeV4XK31bmH6m04AeRTSQBii
 7iTElkMmmW3luTquZyg7sqDZgLvTnRx05nPPDkz1J2HMvlrad8EFYioUk3BKyLpDj10f
 iXNA==
X-Gm-Message-State: AO0yUKVB0Nfm3GAl2EQ7z1Bb6Cl9Ahx8Boq0oYqojUnHydVxjhdedInz
 XTpbNqqoBliGFvhMnOTwz8vYsw==
X-Google-Smtp-Source: AK7set9P50ScFrghkOjICBskg9xdzku4uwZSbMrg2cc/JUQTskwbMMsRyjoWdRrtsObVZgv/knneOA==
X-Received: by 2002:a4a:9652:0:b0:525:4b8b:8f38 with SMTP id
 r18-20020a4a9652000000b005254b8b8f38mr4605301ooi.3.1678710592906; 
 Mon, 13 Mar 2023 05:29:52 -0700 (PDT)
Received: from [192.168.68.107] ([177.95.89.231])
 by smtp.gmail.com with ESMTPSA id
 y19-20020a4a9813000000b00524fe20aee5sm3044839ooi.34.2023.03.13.05.29.50
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Mon, 13 Mar 2023 05:29:52 -0700 (PDT)
Message-ID: <8c0fc246-00b8-2cc6-4790-b0c81f87a784@ventanamicro.com>
Date: Mon, 13 Mar 2023 09:29:49 -0300
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101
 Thunderbird/102.8.0
Subject: Re: [PATCH v3 1/1] hw/riscv: Fix max size limit when put initrd to RAM
Content-Language: en-US
To: Hang Xu <xuhang@eswincomputing.com>, qemu-riscv@nongnu.org
Cc: qemu-devel@nongnu.org, palmer@rivosinc.com, alistair.francis@wdc.com
References: <20230313021826.6898-1-xuhang@eswincomputing.com>
 <20230313021826.6898-2-xuhang@eswincomputing.com>
From: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
In-Reply-To: <20230313021826.6898-2-xuhang@eswincomputing.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::c29;
 envelope-from=dbarboza@ventanamicro.com; helo=mail-oo1-xc29.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, NICE_REPLY_A=-0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org



On 3/12/23 23:18, Hang Xu wrote:
> Because the starting address of ram is not necessarily 0,
> the remaining free space in ram is
> ram_size - (start - ram_base) instead of ram_size-start.
> 
> Signed-off-by: Hang Xu <xuhang@eswincomputing.com>
> ---

Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>

>   hw/riscv/boot.c            | 19 +++++++++++++------
>   hw/riscv/microchip_pfsoc.c |  5 ++++-
>   hw/riscv/opentitan.c       |  2 +-
>   hw/riscv/sifive_e.c        |  2 +-
>   hw/riscv/sifive_u.c        |  5 ++++-
>   hw/riscv/spike.c           |  5 ++++-
>   hw/riscv/virt.c            |  5 ++++-
>   include/hw/riscv/boot.h    |  2 ++
>   8 files changed, 33 insertions(+), 12 deletions(-)
> 
> diff --git a/hw/riscv/boot.c b/hw/riscv/boot.c
> index 52bf8e67de..cfbc376a82 100644
> --- a/hw/riscv/boot.c
> +++ b/hw/riscv/boot.c
> @@ -173,13 +173,14 @@ target_ulong riscv_load_firmware(const char *firmware_filename,
>       exit(1);
>   }
>   
> -static void riscv_load_initrd(MachineState *machine, uint64_t kernel_entry)
> +static void riscv_load_initrd(MachineState *machine, uint64_t kernel_entry,
> +                              uint64_t ram_base, uint64_t ram_size)
>   {
>       const char *filename = machine->initrd_filename;
> -    uint64_t mem_size = machine->ram_size;
>       void *fdt = machine->fdt;
>       hwaddr start, end;
>       ssize_t size;
> +    uint64_t max_initrd;
>   
>       g_assert(filename != NULL);
>   
> @@ -193,12 +194,16 @@ static void riscv_load_initrd(MachineState *machine, uint64_t kernel_entry)
>        * So for boards with less  than 256MB of RAM we put the initrd
>        * halfway into RAM, and for boards with 256MB of RAM or more we put
>        * the initrd at 128MB.
> +     * A ram_size == 0, usually from a MemMapEntry[].size element,
> +     * means that the RAM block goes all the way to ms->ram_size.
>        */
> -    start = kernel_entry + MIN(mem_size / 2, 128 * MiB);
> +    ram_size = ram_size ? MIN(machine->ram_size, ram_size) : machine->ram_size;
> +    start = kernel_entry + MIN(ram_size / 2, 128 * MiB);
> +    max_initrd = ram_size - (start - ram_base);
>   
> -    size = load_ramdisk(filename, start, mem_size - start);
> +    size = load_ramdisk(filename, start, max_initrd);
>       if (size == -1) {
> -        size = load_image_targphys(filename, start, mem_size - start);
> +        size = load_image_targphys(filename, start, max_initrd);
>           if (size == -1) {
>               error_report("could not load ramdisk '%s'", filename);
>               exit(1);
> @@ -217,6 +222,8 @@ target_ulong riscv_load_kernel(MachineState *machine,
>                                  RISCVHartArrayState *harts,
>                                  target_ulong kernel_start_addr,
>                                  bool load_initrd,
> +                               uint64_t ram_base,
> +                               uint64_t ram_size,
>                                  symbol_fn_t sym_cb)
>   {
>       const char *kernel_filename = machine->kernel_filename;
> @@ -263,7 +270,7 @@ out:
>       }
>   
>       if (load_initrd && machine->initrd_filename) {
> -        riscv_load_initrd(machine, kernel_entry);
> +        riscv_load_initrd(machine, kernel_entry, ram_base, ram_size);
>       }
>   
>       if (fdt && machine->kernel_cmdline && *machine->kernel_cmdline) {
> diff --git a/hw/riscv/microchip_pfsoc.c b/hw/riscv/microchip_pfsoc.c
> index e81bbd12df..b42d90b89e 100644
> --- a/hw/riscv/microchip_pfsoc.c
> +++ b/hw/riscv/microchip_pfsoc.c
> @@ -630,7 +630,10 @@ static void microchip_icicle_kit_machine_init(MachineState *machine)
>                                                            firmware_end_addr);
>   
>           kernel_entry = riscv_load_kernel(machine, &s->soc.u_cpus,
> -                                         kernel_start_addr, true, NULL);
> +                                         kernel_start_addr, true,
> +                                         memmap[MICROCHIP_PFSOC_DRAM_LO].base,
> +                                         memmap[MICROCHIP_PFSOC_DRAM_LO].size,
> +                                         NULL);
>   
>           /* Compute the fdt load address in dram */
>           fdt_load_addr = riscv_compute_fdt_addr(memmap[MICROCHIP_PFSOC_DRAM_LO].base,
> diff --git a/hw/riscv/opentitan.c b/hw/riscv/opentitan.c
> index b06944d382..bb663523d5 100644
> --- a/hw/riscv/opentitan.c
> +++ b/hw/riscv/opentitan.c
> @@ -103,7 +103,7 @@ static void opentitan_board_init(MachineState *machine)
>       if (machine->kernel_filename) {
>           riscv_load_kernel(machine, &s->soc.cpus,
>                             memmap[IBEX_DEV_RAM].base,
> -                          false, NULL);
> +                          false, 0, 0, NULL);
>       }
>   }
>   
> diff --git a/hw/riscv/sifive_e.c b/hw/riscv/sifive_e.c
> index 04939b60c3..5b47d539a6 100644
> --- a/hw/riscv/sifive_e.c
> +++ b/hw/riscv/sifive_e.c
> @@ -116,7 +116,7 @@ static void sifive_e_machine_init(MachineState *machine)
>       if (machine->kernel_filename) {
>           riscv_load_kernel(machine, &s->soc.cpus,
>                             memmap[SIFIVE_E_DEV_DTIM].base,
> -                          false, NULL);
> +                          false, 0, 0, NULL);
>       }
>   }
>   
> diff --git a/hw/riscv/sifive_u.c b/hw/riscv/sifive_u.c
> index 35a335b8d0..b45fdc968c 100644
> --- a/hw/riscv/sifive_u.c
> +++ b/hw/riscv/sifive_u.c
> @@ -599,7 +599,10 @@ static void sifive_u_machine_init(MachineState *machine)
>                                                            firmware_end_addr);
>   
>           kernel_entry = riscv_load_kernel(machine, &s->soc.u_cpus,
> -                                         kernel_start_addr, true, NULL);
> +                                         kernel_start_addr, true,
> +                                         memmap[SIFIVE_U_DEV_DRAM].base,
> +                                         memmap[SIFIVE_U_DEV_DRAM].size,
> +                                         NULL);
>       } else {
>          /*
>           * If dynamic firmware is used, it doesn't know where is the next mode
> diff --git a/hw/riscv/spike.c b/hw/riscv/spike.c
> index a584d5b3a2..e322ed8506 100644
> --- a/hw/riscv/spike.c
> +++ b/hw/riscv/spike.c
> @@ -307,7 +307,10 @@ static void spike_board_init(MachineState *machine)
>   
>           kernel_entry = riscv_load_kernel(machine, &s->soc[0],
>                                            kernel_start_addr,
> -                                         true, htif_symbol_callback);
> +                                         true,
> +                                         memmap[SPIKE_DRAM].base,
> +                                         memmap[SPIKE_DRAM].size,
> +                                         htif_symbol_callback);
>       } else {
>          /*
>           * If dynamic firmware is used, it doesn't know where is the next mode
> diff --git a/hw/riscv/virt.c b/hw/riscv/virt.c
> index 4e3efbee16..11f26b0dc0 100644
> --- a/hw/riscv/virt.c
> +++ b/hw/riscv/virt.c
> @@ -1287,7 +1287,10 @@ static void virt_machine_done(Notifier *notifier, void *data)
>                                                            firmware_end_addr);
>   
>           kernel_entry = riscv_load_kernel(machine, &s->soc[0],
> -                                         kernel_start_addr, true, NULL);
> +                                         kernel_start_addr, true,
> +                                         memmap[VIRT_DRAM].base,
> +                                         memmap[VIRT_DRAM].size,
> +                                         NULL);
>       } else {
>          /*
>           * If dynamic firmware is used, it doesn't know where is the next mode
> diff --git a/include/hw/riscv/boot.h b/include/hw/riscv/boot.h
> index a2e4ae9cb0..987e1add38 100644
> --- a/include/hw/riscv/boot.h
> +++ b/include/hw/riscv/boot.h
> @@ -47,6 +47,8 @@ target_ulong riscv_load_kernel(MachineState *machine,
>                                  RISCVHartArrayState *harts,
>                                  target_ulong firmware_end_addr,
>                                  bool load_initrd,
> +                               uint64_t ram_base,
> +                               uint64_t ram_size,
>                                  symbol_fn_t sym_cb);
>   uint64_t riscv_compute_fdt_addr(hwaddr dram_start, uint64_t dram_size,
>                                   MachineState *ms);

