# SimpleLogicGates

Verilog code to implement simple logic gate with 3 inputs. This was done on Quartus prime and ModelSim for Electrical Engineering class.
