Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Mon Mar 15 16:06:16 2021
| Host         : andrew-debian running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file MNIST_Solver_timing_summary_routed.rpt -pb MNIST_Solver_timing_summary_routed.pb -rpx MNIST_Solver_timing_summary_routed.rpx -warn_on_violation
| Design       : MNIST_Solver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 109 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.477        0.000                      0                 4636        0.118        0.000                      0                 4636        3.500        0.000                       0                   475  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.477        0.000                      0                 4636        0.118        0.000                      0                 4636        3.500        0.000                       0                   475  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 DUT/conv_channels_gen[5].kernel/psdsp_38/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 2.381ns (36.350%)  route 4.169ns (63.650%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.611     4.687    DUT/conv_channels_gen[5].kernel/CLK
    SLICE_X49Y115        FDRE                                         r  DUT/conv_channels_gen[5].kernel/psdsp_38/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.456     5.143 r  DUT/conv_channels_gen[5].kernel/psdsp_38/Q
                         net (fo=3, routed)           0.514     5.657    DUT/conv_channels_gen[5].kernel/mult_outs[2][2]_53[9]
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.313 r  DUT/conv_channels_gen[5].kernel/ram_i_24__4/CO[3]
                         net (fo=1, routed)           0.000     6.313    DUT/conv_channels_gen[5].kernel/ram_i_24__4_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.427 r  DUT/conv_channels_gen[5].kernel/ram_i_23__4/CO[3]
                         net (fo=1, routed)           0.000     6.427    DUT/conv_channels_gen[5].kernel/ram_i_23__4_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.541 r  DUT/conv_channels_gen[5].kernel/ram_i_22__4/CO[3]
                         net (fo=1, routed)           0.000     6.541    DUT/conv_channels_gen[5].kernel/ram_i_22__4_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.655 r  DUT/conv_channels_gen[5].kernel/ram_i_21__4/CO[3]
                         net (fo=1, routed)           0.000     6.655    DUT/conv_channels_gen[5].kernel/ram_i_21__4_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.769 r  DUT/conv_channels_gen[5].kernel/ram_i_19__4/CO[3]
                         net (fo=1, routed)           0.000     6.769    DUT/conv_channels_gen[5].kernel/ram_i_19__4_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.008 r  DUT/conv_channels_gen[5].kernel/ram_i_33__4/O[2]
                         net (fo=1, routed)           0.871     7.880    DUT/conv_channels_gen[5].kernel/ram_i_33__4_n_5
    SLICE_X46Y121        LUT4 (Prop_lut4_I1_O)        0.302     8.182 r  DUT/conv_channels_gen[5].kernel/ram_i_26__4/O
                         net (fo=1, routed)           1.089     9.271    DUT/conv_channels_gen[5].kernel/ram_i_26__4_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.395 r  DUT/conv_channels_gen[5].kernel/ram_i_20__4/O
                         net (fo=17, routed)          1.075    10.470    DUT/conv_channels_gen[5].kernel/ram_i_20__4_n_0
    SLICE_X14Y120        LUT3 (Prop_lut3_I2_O)        0.148    10.618 r  DUT/conv_channels_gen[5].kernel/ram_i_16__4/O
                         net (fo=1, routed)           0.619    11.237    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB18_X0Y48         RAMB18E1                                     r  obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    E15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.831     8.831 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.742    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.833 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.535    12.368    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.322    12.691    
                         clock uncertainty           -0.035    12.655    
    RAMB18_X0Y48         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.941    11.714    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                         -11.237    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 DUT/conv_channels_gen[5].kernel/psdsp_38/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 2.383ns (36.935%)  route 4.069ns (63.065%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.611     4.687    DUT/conv_channels_gen[5].kernel/CLK
    SLICE_X49Y115        FDRE                                         r  DUT/conv_channels_gen[5].kernel/psdsp_38/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.456     5.143 r  DUT/conv_channels_gen[5].kernel/psdsp_38/Q
                         net (fo=3, routed)           0.514     5.657    DUT/conv_channels_gen[5].kernel/mult_outs[2][2]_53[9]
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.313 r  DUT/conv_channels_gen[5].kernel/ram_i_24__4/CO[3]
                         net (fo=1, routed)           0.000     6.313    DUT/conv_channels_gen[5].kernel/ram_i_24__4_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.427 r  DUT/conv_channels_gen[5].kernel/ram_i_23__4/CO[3]
                         net (fo=1, routed)           0.000     6.427    DUT/conv_channels_gen[5].kernel/ram_i_23__4_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.541 r  DUT/conv_channels_gen[5].kernel/ram_i_22__4/CO[3]
                         net (fo=1, routed)           0.000     6.541    DUT/conv_channels_gen[5].kernel/ram_i_22__4_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.655 r  DUT/conv_channels_gen[5].kernel/ram_i_21__4/CO[3]
                         net (fo=1, routed)           0.000     6.655    DUT/conv_channels_gen[5].kernel/ram_i_21__4_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.769 r  DUT/conv_channels_gen[5].kernel/ram_i_19__4/CO[3]
                         net (fo=1, routed)           0.000     6.769    DUT/conv_channels_gen[5].kernel/ram_i_19__4_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.008 r  DUT/conv_channels_gen[5].kernel/ram_i_33__4/O[2]
                         net (fo=1, routed)           0.871     7.880    DUT/conv_channels_gen[5].kernel/ram_i_33__4_n_5
    SLICE_X46Y121        LUT4 (Prop_lut4_I1_O)        0.302     8.182 r  DUT/conv_channels_gen[5].kernel/ram_i_26__4/O
                         net (fo=1, routed)           1.089     9.271    DUT/conv_channels_gen[5].kernel/ram_i_26__4_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.395 r  DUT/conv_channels_gen[5].kernel/ram_i_20__4/O
                         net (fo=17, routed)          1.098    10.493    DUT/conv_channels_gen[5].kernel/ram_i_20__4_n_0
    SLICE_X14Y121        LUT3 (Prop_lut3_I2_O)        0.150    10.643 r  DUT/conv_channels_gen[5].kernel/ram_i_3__3/O
                         net (fo=1, routed)           0.496    11.139    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[14]
    RAMB18_X0Y48         RAMB18E1                                     r  obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    E15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.831     8.831 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.742    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.833 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.535    12.368    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.322    12.691    
                         clock uncertainty           -0.035    12.655    
    RAMB18_X0Y48         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.968    11.687    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.687    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 DUT/conv_channels_gen[5].kernel/psdsp_38/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 2.357ns (35.289%)  route 4.322ns (64.711%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.611     4.687    DUT/conv_channels_gen[5].kernel/CLK
    SLICE_X49Y115        FDRE                                         r  DUT/conv_channels_gen[5].kernel/psdsp_38/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.456     5.143 r  DUT/conv_channels_gen[5].kernel/psdsp_38/Q
                         net (fo=3, routed)           0.514     5.657    DUT/conv_channels_gen[5].kernel/mult_outs[2][2]_53[9]
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.313 r  DUT/conv_channels_gen[5].kernel/ram_i_24__4/CO[3]
                         net (fo=1, routed)           0.000     6.313    DUT/conv_channels_gen[5].kernel/ram_i_24__4_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.427 r  DUT/conv_channels_gen[5].kernel/ram_i_23__4/CO[3]
                         net (fo=1, routed)           0.000     6.427    DUT/conv_channels_gen[5].kernel/ram_i_23__4_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.541 r  DUT/conv_channels_gen[5].kernel/ram_i_22__4/CO[3]
                         net (fo=1, routed)           0.000     6.541    DUT/conv_channels_gen[5].kernel/ram_i_22__4_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.655 r  DUT/conv_channels_gen[5].kernel/ram_i_21__4/CO[3]
                         net (fo=1, routed)           0.000     6.655    DUT/conv_channels_gen[5].kernel/ram_i_21__4_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.769 r  DUT/conv_channels_gen[5].kernel/ram_i_19__4/CO[3]
                         net (fo=1, routed)           0.000     6.769    DUT/conv_channels_gen[5].kernel/ram_i_19__4_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.008 r  DUT/conv_channels_gen[5].kernel/ram_i_33__4/O[2]
                         net (fo=1, routed)           0.871     7.880    DUT/conv_channels_gen[5].kernel/ram_i_33__4_n_5
    SLICE_X46Y121        LUT4 (Prop_lut4_I1_O)        0.302     8.182 r  DUT/conv_channels_gen[5].kernel/ram_i_26__4/O
                         net (fo=1, routed)           1.089     9.271    DUT/conv_channels_gen[5].kernel/ram_i_26__4_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.395 r  DUT/conv_channels_gen[5].kernel/ram_i_20__4/O
                         net (fo=17, routed)          1.075    10.470    DUT/conv_channels_gen[5].kernel/ram_i_20__4_n_0
    SLICE_X14Y120        LUT3 (Prop_lut3_I2_O)        0.124    10.594 r  DUT/conv_channels_gen[5].kernel/ram_i_10__4/O
                         net (fo=1, routed)           0.772    11.366    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB18_X0Y48         RAMB18E1                                     r  obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    E15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.831     8.831 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.742    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.833 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.535    12.368    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.322    12.691    
                         clock uncertainty           -0.035    12.655    
    RAMB18_X0Y48         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.737    11.918    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 DUT/conv_channels_gen[5].kernel/psdsp_38/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.352ns (36.673%)  route 4.061ns (63.327%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.611     4.687    DUT/conv_channels_gen[5].kernel/CLK
    SLICE_X49Y115        FDRE                                         r  DUT/conv_channels_gen[5].kernel/psdsp_38/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.456     5.143 r  DUT/conv_channels_gen[5].kernel/psdsp_38/Q
                         net (fo=3, routed)           0.514     5.657    DUT/conv_channels_gen[5].kernel/mult_outs[2][2]_53[9]
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.313 r  DUT/conv_channels_gen[5].kernel/ram_i_24__4/CO[3]
                         net (fo=1, routed)           0.000     6.313    DUT/conv_channels_gen[5].kernel/ram_i_24__4_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.427 r  DUT/conv_channels_gen[5].kernel/ram_i_23__4/CO[3]
                         net (fo=1, routed)           0.000     6.427    DUT/conv_channels_gen[5].kernel/ram_i_23__4_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.541 r  DUT/conv_channels_gen[5].kernel/ram_i_22__4/CO[3]
                         net (fo=1, routed)           0.000     6.541    DUT/conv_channels_gen[5].kernel/ram_i_22__4_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.655 r  DUT/conv_channels_gen[5].kernel/ram_i_21__4/CO[3]
                         net (fo=1, routed)           0.000     6.655    DUT/conv_channels_gen[5].kernel/ram_i_21__4_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.769 r  DUT/conv_channels_gen[5].kernel/ram_i_19__4/CO[3]
                         net (fo=1, routed)           0.000     6.769    DUT/conv_channels_gen[5].kernel/ram_i_19__4_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.008 r  DUT/conv_channels_gen[5].kernel/ram_i_33__4/O[2]
                         net (fo=1, routed)           0.871     7.880    DUT/conv_channels_gen[5].kernel/ram_i_33__4_n_5
    SLICE_X46Y121        LUT4 (Prop_lut4_I1_O)        0.302     8.182 r  DUT/conv_channels_gen[5].kernel/ram_i_26__4/O
                         net (fo=1, routed)           1.089     9.271    DUT/conv_channels_gen[5].kernel/ram_i_26__4_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.395 r  DUT/conv_channels_gen[5].kernel/ram_i_20__4/O
                         net (fo=17, routed)          0.821    10.216    DUT/conv_channels_gen[5].kernel/ram_i_20__4_n_0
    SLICE_X14Y120        LUT3 (Prop_lut3_I2_O)        0.119    10.335 r  DUT/conv_channels_gen[5].kernel/ram_i_5__3/O
                         net (fo=1, routed)           0.765    11.101    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB18_X0Y48         RAMB18E1                                     r  obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    E15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.831     8.831 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.742    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.833 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.535    12.368    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.322    12.691    
                         clock uncertainty           -0.035    12.655    
    RAMB18_X0Y48         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[11])
                                                     -0.968    11.687    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.687    
                         arrival time                         -11.101    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 DUT/conv_channels_gen[5].kernel/psdsp_38/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 2.350ns (36.548%)  route 4.080ns (63.452%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.611     4.687    DUT/conv_channels_gen[5].kernel/CLK
    SLICE_X49Y115        FDRE                                         r  DUT/conv_channels_gen[5].kernel/psdsp_38/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.456     5.143 r  DUT/conv_channels_gen[5].kernel/psdsp_38/Q
                         net (fo=3, routed)           0.514     5.657    DUT/conv_channels_gen[5].kernel/mult_outs[2][2]_53[9]
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.313 r  DUT/conv_channels_gen[5].kernel/ram_i_24__4/CO[3]
                         net (fo=1, routed)           0.000     6.313    DUT/conv_channels_gen[5].kernel/ram_i_24__4_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.427 r  DUT/conv_channels_gen[5].kernel/ram_i_23__4/CO[3]
                         net (fo=1, routed)           0.000     6.427    DUT/conv_channels_gen[5].kernel/ram_i_23__4_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.541 r  DUT/conv_channels_gen[5].kernel/ram_i_22__4/CO[3]
                         net (fo=1, routed)           0.000     6.541    DUT/conv_channels_gen[5].kernel/ram_i_22__4_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.655 r  DUT/conv_channels_gen[5].kernel/ram_i_21__4/CO[3]
                         net (fo=1, routed)           0.000     6.655    DUT/conv_channels_gen[5].kernel/ram_i_21__4_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.769 r  DUT/conv_channels_gen[5].kernel/ram_i_19__4/CO[3]
                         net (fo=1, routed)           0.000     6.769    DUT/conv_channels_gen[5].kernel/ram_i_19__4_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.008 r  DUT/conv_channels_gen[5].kernel/ram_i_33__4/O[2]
                         net (fo=1, routed)           0.871     7.880    DUT/conv_channels_gen[5].kernel/ram_i_33__4_n_5
    SLICE_X46Y121        LUT4 (Prop_lut4_I1_O)        0.302     8.182 r  DUT/conv_channels_gen[5].kernel/ram_i_26__4/O
                         net (fo=1, routed)           1.089     9.271    DUT/conv_channels_gen[5].kernel/ram_i_26__4_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.395 r  DUT/conv_channels_gen[5].kernel/ram_i_20__4/O
                         net (fo=17, routed)          1.108    10.503    DUT/conv_channels_gen[5].kernel/ram_i_20__4_n_0
    SLICE_X14Y120        LUT3 (Prop_lut3_I2_O)        0.117    10.620 r  DUT/conv_channels_gen[5].kernel/ram_i_8__3/O
                         net (fo=1, routed)           0.497    11.117    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[9]
    RAMB18_X0Y48         RAMB18E1                                     r  obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    E15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.831     8.831 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.742    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.833 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.535    12.368    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.322    12.691    
                         clock uncertainty           -0.035    12.655    
    RAMB18_X0Y48         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[8])
                                                     -0.944    11.711    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.711    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 DUT/conv_channels_gen[5].kernel/psdsp_38/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 2.357ns (35.955%)  route 4.198ns (64.045%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.611     4.687    DUT/conv_channels_gen[5].kernel/CLK
    SLICE_X49Y115        FDRE                                         r  DUT/conv_channels_gen[5].kernel/psdsp_38/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.456     5.143 r  DUT/conv_channels_gen[5].kernel/psdsp_38/Q
                         net (fo=3, routed)           0.514     5.657    DUT/conv_channels_gen[5].kernel/mult_outs[2][2]_53[9]
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.313 r  DUT/conv_channels_gen[5].kernel/ram_i_24__4/CO[3]
                         net (fo=1, routed)           0.000     6.313    DUT/conv_channels_gen[5].kernel/ram_i_24__4_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.427 r  DUT/conv_channels_gen[5].kernel/ram_i_23__4/CO[3]
                         net (fo=1, routed)           0.000     6.427    DUT/conv_channels_gen[5].kernel/ram_i_23__4_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.541 r  DUT/conv_channels_gen[5].kernel/ram_i_22__4/CO[3]
                         net (fo=1, routed)           0.000     6.541    DUT/conv_channels_gen[5].kernel/ram_i_22__4_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.655 r  DUT/conv_channels_gen[5].kernel/ram_i_21__4/CO[3]
                         net (fo=1, routed)           0.000     6.655    DUT/conv_channels_gen[5].kernel/ram_i_21__4_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.769 r  DUT/conv_channels_gen[5].kernel/ram_i_19__4/CO[3]
                         net (fo=1, routed)           0.000     6.769    DUT/conv_channels_gen[5].kernel/ram_i_19__4_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.008 r  DUT/conv_channels_gen[5].kernel/ram_i_33__4/O[2]
                         net (fo=1, routed)           0.871     7.880    DUT/conv_channels_gen[5].kernel/ram_i_33__4_n_5
    SLICE_X46Y121        LUT4 (Prop_lut4_I1_O)        0.302     8.182 r  DUT/conv_channels_gen[5].kernel/ram_i_26__4/O
                         net (fo=1, routed)           1.089     9.271    DUT/conv_channels_gen[5].kernel/ram_i_26__4_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.395 r  DUT/conv_channels_gen[5].kernel/ram_i_20__4/O
                         net (fo=17, routed)          1.108    10.503    DUT/conv_channels_gen[5].kernel/ram_i_20__4_n_0
    SLICE_X14Y120        LUT3 (Prop_lut3_I2_O)        0.124    10.627 r  DUT/conv_channels_gen[5].kernel/ram_i_14__4/O
                         net (fo=1, routed)           0.616    11.243    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB18_X0Y48         RAMB18E1                                     r  obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    E15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.831     8.831 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.742    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.833 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.535    12.368    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.322    12.691    
                         clock uncertainty           -0.035    12.655    
    RAMB18_X0Y48         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    11.918    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                         -11.243    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 DUT/conv_channels_gen[5].kernel/psdsp_38/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 2.349ns (37.033%)  route 3.994ns (62.967%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.611     4.687    DUT/conv_channels_gen[5].kernel/CLK
    SLICE_X49Y115        FDRE                                         r  DUT/conv_channels_gen[5].kernel/psdsp_38/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.456     5.143 r  DUT/conv_channels_gen[5].kernel/psdsp_38/Q
                         net (fo=3, routed)           0.514     5.657    DUT/conv_channels_gen[5].kernel/mult_outs[2][2]_53[9]
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.313 r  DUT/conv_channels_gen[5].kernel/ram_i_24__4/CO[3]
                         net (fo=1, routed)           0.000     6.313    DUT/conv_channels_gen[5].kernel/ram_i_24__4_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.427 r  DUT/conv_channels_gen[5].kernel/ram_i_23__4/CO[3]
                         net (fo=1, routed)           0.000     6.427    DUT/conv_channels_gen[5].kernel/ram_i_23__4_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.541 r  DUT/conv_channels_gen[5].kernel/ram_i_22__4/CO[3]
                         net (fo=1, routed)           0.000     6.541    DUT/conv_channels_gen[5].kernel/ram_i_22__4_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.655 r  DUT/conv_channels_gen[5].kernel/ram_i_21__4/CO[3]
                         net (fo=1, routed)           0.000     6.655    DUT/conv_channels_gen[5].kernel/ram_i_21__4_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.769 r  DUT/conv_channels_gen[5].kernel/ram_i_19__4/CO[3]
                         net (fo=1, routed)           0.000     6.769    DUT/conv_channels_gen[5].kernel/ram_i_19__4_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.008 r  DUT/conv_channels_gen[5].kernel/ram_i_33__4/O[2]
                         net (fo=1, routed)           0.871     7.880    DUT/conv_channels_gen[5].kernel/ram_i_33__4_n_5
    SLICE_X46Y121        LUT4 (Prop_lut4_I1_O)        0.302     8.182 r  DUT/conv_channels_gen[5].kernel/ram_i_26__4/O
                         net (fo=1, routed)           1.089     9.271    DUT/conv_channels_gen[5].kernel/ram_i_26__4_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.395 r  DUT/conv_channels_gen[5].kernel/ram_i_20__4/O
                         net (fo=17, routed)          0.810    10.205    DUT/conv_channels_gen[5].kernel/ram_i_20__4_n_0
    SLICE_X14Y121        LUT3 (Prop_lut3_I2_O)        0.116    10.321 r  DUT/conv_channels_gen[5].kernel/ram_i_17__4/O
                         net (fo=1, routed)           0.709    11.030    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y48         RAMB18E1                                     r  obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    E15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.831     8.831 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.742    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.833 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.535    12.368    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.322    12.691    
                         clock uncertainty           -0.035    12.655    
    RAMB18_X0Y48         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.941    11.714    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 DUT/conv_channels_gen[5].kernel/psdsp_38/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 2.357ns (36.005%)  route 4.189ns (63.995%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.611     4.687    DUT/conv_channels_gen[5].kernel/CLK
    SLICE_X49Y115        FDRE                                         r  DUT/conv_channels_gen[5].kernel/psdsp_38/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.456     5.143 r  DUT/conv_channels_gen[5].kernel/psdsp_38/Q
                         net (fo=3, routed)           0.514     5.657    DUT/conv_channels_gen[5].kernel/mult_outs[2][2]_53[9]
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.313 r  DUT/conv_channels_gen[5].kernel/ram_i_24__4/CO[3]
                         net (fo=1, routed)           0.000     6.313    DUT/conv_channels_gen[5].kernel/ram_i_24__4_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.427 r  DUT/conv_channels_gen[5].kernel/ram_i_23__4/CO[3]
                         net (fo=1, routed)           0.000     6.427    DUT/conv_channels_gen[5].kernel/ram_i_23__4_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.541 r  DUT/conv_channels_gen[5].kernel/ram_i_22__4/CO[3]
                         net (fo=1, routed)           0.000     6.541    DUT/conv_channels_gen[5].kernel/ram_i_22__4_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.655 r  DUT/conv_channels_gen[5].kernel/ram_i_21__4/CO[3]
                         net (fo=1, routed)           0.000     6.655    DUT/conv_channels_gen[5].kernel/ram_i_21__4_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.769 r  DUT/conv_channels_gen[5].kernel/ram_i_19__4/CO[3]
                         net (fo=1, routed)           0.000     6.769    DUT/conv_channels_gen[5].kernel/ram_i_19__4_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.008 r  DUT/conv_channels_gen[5].kernel/ram_i_33__4/O[2]
                         net (fo=1, routed)           0.871     7.880    DUT/conv_channels_gen[5].kernel/ram_i_33__4_n_5
    SLICE_X46Y121        LUT4 (Prop_lut4_I1_O)        0.302     8.182 r  DUT/conv_channels_gen[5].kernel/ram_i_26__4/O
                         net (fo=1, routed)           1.089     9.271    DUT/conv_channels_gen[5].kernel/ram_i_26__4_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.395 r  DUT/conv_channels_gen[5].kernel/ram_i_20__4/O
                         net (fo=17, routed)          1.098    10.493    DUT/conv_channels_gen[5].kernel/ram_i_20__4_n_0
    SLICE_X14Y121        LUT3 (Prop_lut3_I2_O)        0.124    10.617 r  DUT/conv_channels_gen[5].kernel/ram_i_2__3/O
                         net (fo=1, routed)           0.617    11.234    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[15]
    RAMB18_X0Y48         RAMB18E1                                     r  obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    E15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.831     8.831 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.742    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.833 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.535    12.368    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.322    12.691    
                         clock uncertainty           -0.035    12.655    
    RAMB18_X0Y48         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.737    11.918    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[0].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.150ns  (logic 2.553ns (41.512%)  route 3.597ns (58.488%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 12.382 - 8.000 ) 
    Source Clock Delay      (SCD):    4.813ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.737     4.813    DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y38          DSP48E1                                      r  DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.247 r  DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[9]
                         net (fo=3, routed)           0.703     5.950    DUT/conv_channels_gen[0].kernel/mult_outs[2][2]_8[9]
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.606 r  DUT/conv_channels_gen[0].kernel/ram_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.606    DUT/conv_channels_gen[0].kernel/ram_i_33_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.720 r  DUT/conv_channels_gen[0].kernel/ram_i_32/CO[3]
                         net (fo=1, routed)           0.001     6.721    DUT/conv_channels_gen[0].kernel/ram_i_32_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.835 r  DUT/conv_channels_gen[0].kernel/ram_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.835    DUT/conv_channels_gen[0].kernel/ram_i_31_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  DUT/conv_channels_gen[0].kernel/ram_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.949    DUT/conv_channels_gen[0].kernel/ram_i_30_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  DUT/conv_channels_gen[0].kernel/ram_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.063    DUT/conv_channels_gen[0].kernel/ram_i_28_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  DUT/conv_channels_gen[0].kernel/ram_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.177    DUT/conv_channels_gen[0].kernel/ram_i_42_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.490 r  DUT/conv_channels_gen[0].kernel/ram_i_43/O[3]
                         net (fo=1, routed)           0.899     8.388    DUT/conv_channels_gen[0].kernel/ram_i_43_n_4
    SLICE_X10Y104        LUT4 (Prop_lut4_I0_O)        0.306     8.694 r  DUT/conv_channels_gen[0].kernel/ram_i_36/O
                         net (fo=1, routed)           0.850     9.545    DUT/conv_channels_gen[0].kernel/ram_i_36_n_0
    SLICE_X10Y104        LUT6 (Prop_lut6_I1_O)        0.124     9.669 r  DUT/conv_channels_gen[0].kernel/ram_i_29/O
                         net (fo=17, routed)          0.705    10.374    DUT/conv_channels_gen[0].kernel/ram_i_29_n_0
    SLICE_X9Y105         LUT3 (Prop_lut3_I2_O)        0.150    10.524 r  DUT/conv_channels_gen[0].kernel/ram_i_22/O
                         net (fo=1, routed)           0.439    10.963    obuf_gen[0].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y42         RAMB18E1                                     r  obuf_gen[0].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    E15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.831     8.831 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.742    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.833 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.549    12.382    obuf_gen[0].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  obuf_gen[0].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.243    12.625    
                         clock uncertainty           -0.035    12.590    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.939    11.651    obuf_gen[0].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.651    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 DUT/conv_channels_gen[5].kernel/psdsp_38/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 2.357ns (36.147%)  route 4.164ns (63.853%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 12.368 - 8.000 ) 
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.611     4.687    DUT/conv_channels_gen[5].kernel/CLK
    SLICE_X49Y115        FDRE                                         r  DUT/conv_channels_gen[5].kernel/psdsp_38/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.456     5.143 r  DUT/conv_channels_gen[5].kernel/psdsp_38/Q
                         net (fo=3, routed)           0.514     5.657    DUT/conv_channels_gen[5].kernel/mult_outs[2][2]_53[9]
    SLICE_X48Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.313 r  DUT/conv_channels_gen[5].kernel/ram_i_24__4/CO[3]
                         net (fo=1, routed)           0.000     6.313    DUT/conv_channels_gen[5].kernel/ram_i_24__4_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.427 r  DUT/conv_channels_gen[5].kernel/ram_i_23__4/CO[3]
                         net (fo=1, routed)           0.000     6.427    DUT/conv_channels_gen[5].kernel/ram_i_23__4_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.541 r  DUT/conv_channels_gen[5].kernel/ram_i_22__4/CO[3]
                         net (fo=1, routed)           0.000     6.541    DUT/conv_channels_gen[5].kernel/ram_i_22__4_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.655 r  DUT/conv_channels_gen[5].kernel/ram_i_21__4/CO[3]
                         net (fo=1, routed)           0.000     6.655    DUT/conv_channels_gen[5].kernel/ram_i_21__4_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.769 r  DUT/conv_channels_gen[5].kernel/ram_i_19__4/CO[3]
                         net (fo=1, routed)           0.000     6.769    DUT/conv_channels_gen[5].kernel/ram_i_19__4_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.008 r  DUT/conv_channels_gen[5].kernel/ram_i_33__4/O[2]
                         net (fo=1, routed)           0.871     7.880    DUT/conv_channels_gen[5].kernel/ram_i_33__4_n_5
    SLICE_X46Y121        LUT4 (Prop_lut4_I1_O)        0.302     8.182 r  DUT/conv_channels_gen[5].kernel/ram_i_26__4/O
                         net (fo=1, routed)           1.089     9.271    DUT/conv_channels_gen[5].kernel/ram_i_26__4_n_0
    SLICE_X41Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.395 r  DUT/conv_channels_gen[5].kernel/ram_i_20__4/O
                         net (fo=17, routed)          0.922    10.317    DUT/conv_channels_gen[5].kernel/ram_i_20__4_n_0
    SLICE_X14Y121        LUT3 (Prop_lut3_I2_O)        0.124    10.441 r  DUT/conv_channels_gen[5].kernel/ram_i_15__4/O
                         net (fo=1, routed)           0.766    11.208    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB18_X0Y48         RAMB18E1                                     r  obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    E15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.831     8.831 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.742    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.833 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         1.535    12.368    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.322    12.691    
                         clock uncertainty           -0.035    12.655    
    RAMB18_X0Y48         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    11.918    obuf_gen[5].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                         -11.208    
  -------------------------------------------------------------------
                         slack                                  0.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 DUT/kernel_in_reg[0][0][14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUT/conv_channels_gen[4].kernel/M0_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.164ns (30.531%)  route 0.373ns (69.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.576     1.435    DUT/CLK
    SLICE_X12Y98         FDRE                                         r  DUT/kernel_in_reg[0][0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  DUT/kernel_in_reg[0][0][14]/Q
                         net (fo=6, routed)           0.373     1.972    DUT/conv_channels_gen[4].kernel/M0_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[14]
    DSP48_X0Y41          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M0_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.929     2.035    DUT/conv_channels_gen[4].kernel/M0_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y41          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M0_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.246     1.789    
    DSP48_X0Y41          DSP48E1 (Hold_dsp48e1_CLK_A[14])
                                                      0.066     1.855    DUT/conv_channels_gen[4].kernel/M0_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 DUT/kernel_in_reg[2][2][6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.141ns (24.657%)  route 0.431ns (75.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.569     1.428    DUT/CLK
    SLICE_X15Y106        FDRE                                         r  DUT/kernel_in_reg[2][2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  DUT/kernel_in_reg[2][2][6]/Q
                         net (fo=6, routed)           0.431     2.000    DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[6]
    DSP48_X0Y38          DSP48E1                                      r  DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.935     2.041    DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y38          DSP48E1                                      r  DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.246     1.795    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_A[6])
                                                      0.066     1.861    DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 DUT/kernel_in_reg[2][2][1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.141ns (24.255%)  route 0.440ns (75.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.569     1.428    DUT/CLK
    SLICE_X15Y105        FDRE                                         r  DUT/kernel_in_reg[2][2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  DUT/kernel_in_reg[2][2][1]/Q
                         net (fo=6, routed)           0.440     2.010    DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[1]
    DSP48_X0Y38          DSP48E1                                      r  DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.935     2.041    DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y38          DSP48E1                                      r  DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.246     1.795    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                      0.066     1.861    DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DUT/kernel_in_reg[2][2][10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.141ns (23.808%)  route 0.451ns (76.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.569     1.428    DUT/CLK
    SLICE_X15Y105        FDRE                                         r  DUT/kernel_in_reg[2][2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  DUT/kernel_in_reg[2][2][10]/Q
                         net (fo=6, routed)           0.451     2.021    DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[10]
    DSP48_X0Y38          DSP48E1                                      r  DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.935     2.041    DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y38          DSP48E1                                      r  DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.246     1.795    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_A[10])
                                                      0.066     1.861    DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 DUT/kernel_in_reg[2][2][5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.724%)  route 0.453ns (76.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.569     1.428    DUT/CLK
    SLICE_X15Y106        FDRE                                         r  DUT/kernel_in_reg[2][2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  DUT/kernel_in_reg[2][2][5]/Q
                         net (fo=6, routed)           0.453     2.023    DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[5]
    DSP48_X0Y38          DSP48E1                                      r  DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.935     2.041    DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y38          DSP48E1                                      r  DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.246     1.795    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                      0.066     1.861    DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 DUT/kernel_in_reg[1][1][16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUT/conv_channels_gen[0].kernel/M1_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.141ns (23.857%)  route 0.450ns (76.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.570     1.429    DUT/CLK
    SLICE_X11Y102        FDRE                                         r  DUT/kernel_in_reg[1][1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141     1.570 r  DUT/kernel_in_reg[1][1][16]/Q
                         net (fo=6, routed)           0.450     2.020    DUT/conv_channels_gen[0].kernel/M1_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[16]
    DSP48_X0Y34          DSP48E1                                      r  DUT/conv_channels_gen[0].kernel/M1_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.930     2.036    DUT/conv_channels_gen[0].kernel/M1_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y34          DSP48E1                                      r  DUT/conv_channels_gen[0].kernel/M1_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.246     1.790    
    DSP48_X0Y34          DSP48E1 (Hold_dsp48e1_CLK_A[16])
                                                      0.066     1.856    DUT/conv_channels_gen[0].kernel/M1_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 DUT/kernel_in_reg[2][2][4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.128ns (23.418%)  route 0.419ns (76.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.569     1.428    DUT/CLK
    SLICE_X13Y106        FDRE                                         r  DUT/kernel_in_reg[2][2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.128     1.556 r  DUT/kernel_in_reg[2][2][4]/Q
                         net (fo=6, routed)           0.419     1.975    DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[4]
    DSP48_X0Y38          DSP48E1                                      r  DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.935     2.041    DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y38          DSP48E1                                      r  DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.246     1.795    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                      0.012     1.807    DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 DUT/kernel_in_reg[0][0][9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUT/conv_channels_gen[4].kernel/M0_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.486%)  route 0.199ns (58.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.569     1.428    DUT/CLK
    SLICE_X11Y103        FDRE                                         r  DUT/kernel_in_reg[0][0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  DUT/kernel_in_reg[0][0][9]/Q
                         net (fo=6, routed)           0.199     1.768    DUT/conv_channels_gen[4].kernel/M0_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[9]
    DSP48_X0Y41          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M0_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.929     2.035    DUT/conv_channels_gen[4].kernel/M0_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y41          DSP48E1                                      r  DUT/conv_channels_gen[4].kernel/M0_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.501     1.534    
    DSP48_X0Y41          DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                      0.066     1.600    DUT/conv_channels_gen[4].kernel/M0_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 DUT/kernel_in_reg[1][1][15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUT/conv_channels_gen[0].kernel/M1_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.576%)  route 0.457ns (76.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.570     1.429    DUT/CLK
    SLICE_X15Y100        FDRE                                         r  DUT/kernel_in_reg[1][1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDRE (Prop_fdre_C_Q)         0.141     1.570 r  DUT/kernel_in_reg[1][1][15]/Q
                         net (fo=6, routed)           0.457     2.027    DUT/conv_channels_gen[0].kernel/M1_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[15]
    DSP48_X0Y34          DSP48E1                                      r  DUT/conv_channels_gen[0].kernel/M1_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.930     2.036    DUT/conv_channels_gen[0].kernel/M1_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y34          DSP48E1                                      r  DUT/conv_channels_gen[0].kernel/M1_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.246     1.790    
    DSP48_X0Y34          DSP48E1 (Hold_dsp48e1_CLK_A[15])
                                                      0.066     1.856    DUT/conv_channels_gen[0].kernel/M1_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 DUT/kernel_in_reg[2][2][3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.141ns (23.245%)  route 0.466ns (76.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.569     1.428    DUT/CLK
    SLICE_X13Y106        FDRE                                         r  DUT/kernel_in_reg[2][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  DUT/kernel_in_reg[2][2][3]/Q
                         net (fo=6, routed)           0.466     2.035    DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[3]
    DSP48_X0Y38          DSP48E1                                      r  DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clock_IBUF_BUFG_inst/O
                         net (fo=474, routed)         0.935     2.041    DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y38          DSP48E1                                      r  DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.246     1.795    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_A[3])
                                                      0.066     1.861    DUT/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y47   in_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y47   in_buf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y42   obuf_gen[0].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y42   obuf_gen[0].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y42   obuf_gen[1].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y42   obuf_gen[1].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y48   obuf_gen[2].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y48   obuf_gen[2].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y44   obuf_gen[3].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y44   obuf_gen[3].obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y117  DUT/conv_channels_gen[4].kernel/psdsp_35/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y117  DUT/conv_channels_gen[4].kernel/psdsp_36/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y117  DUT/conv_channels_gen[4].kernel/psdsp_37/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y117  DUT/conv_channels_gen[4].kernel/psdsp_38/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X77Y105  DUT/conv_channels_gen[1].kernel/psdsp/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X77Y105  DUT/conv_channels_gen[1].kernel/psdsp_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X76Y104  DUT/conv_channels_gen[1].kernel/psdsp_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X75Y104  DUT/conv_channels_gen[1].kernel/psdsp_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X77Y103  DUT/conv_channels_gen[1].kernel/psdsp_12/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X76Y104  DUT/conv_channels_gen[1].kernel/psdsp_13/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y107  DUT/cell_col_offset_old_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y107  DUT/cell_col_offset_old_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y107  DUT/cell_col_offset_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y109   DUT/cell_col_offset_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y109   DUT/cell_col_offset_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y109   DUT/cell_col_offset_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y109   DUT/cell_col_offset_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X58Y102  DUT/conv_channels_gen[3].kernel/psdsp_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X58Y103  DUT/conv_channels_gen[3].kernel/psdsp_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X58Y105  DUT/conv_channels_gen[3].kernel/psdsp_13/C



