// Seed: 2316834446
module module_0 (
    output tri id_0,
    input wire id_1,
    input uwire id_2,
    input uwire id_3,
    output tri id_4,
    input supply1 id_5,
    output uwire id_6
);
  wire id_8;
  wire id_9;
  ;
  parameter id_10 = 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd58
) (
    input tri id_0,
    output tri0 id_1,
    output wand id_2,
    input tri id_3,
    output tri id_4
    , id_11,
    output wire id_5,
    output tri1 id_6,
    input supply1 id_7,
    output logic id_8,
    input tri id_9
);
  localparam id_12 = -1;
  wire [id_12 : -1] id_13;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_3,
      id_3,
      id_2,
      id_9,
      id_4
  );
  assign modCall_1.id_6 = 0;
  wire id_14;
  initial begin : LABEL_0
    if (id_12) if (-1) id_8 <= 1;
  end
  xor primCall (id_4, id_0, id_12, id_13, id_3);
endmodule
