<stg><name>load_graph</name>


<trans_list>

<trans id="135" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="2" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln375_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln375_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="12" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="20" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="22" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="23" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="31" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="33" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes

]]></Node>
<StgValue><ssdm name="num_of_nodes_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %empty = shl i32 %num_of_nodes_read, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="32">
<![CDATA[
:10 %empty_73 = trunc i32 %num_of_nodes_read

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="32">
<![CDATA[
:11 %empty_74 = trunc i32 %num_of_nodes_read

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13 %mul = add i32 %empty, i32 %num_of_nodes_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %icmp_ln375 = icmp_sgt  i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln375"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_attr, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_feature, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_30, i32 0, i32 0, void @empty_32, i32 0, i32 100000, void @empty_37, void @empty_7, void @empty_32, i32 16, i32 16, i32 16, i32 16, void @empty_32, void @empty_32

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %num_of_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_edges

]]></Node>
<StgValue><ssdm name="num_of_edges_read"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %edge_attr_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_attr_in

]]></Node>
<StgValue><ssdm name="edge_attr_in_read"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %edge_list_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_list_in

]]></Node>
<StgValue><ssdm name="edge_list_in_read"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %node_feature_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %node_feature_in

]]></Node>
<StgValue><ssdm name="node_feature_in_read"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="31" op_1_bw="28" op_2_bw="3">
<![CDATA[
:12 %p_shl_cast = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i28.i3, i28 %empty_74, i3 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15 %br_ln375 = br i1 %icmp_ln375, void %._crit_edge15, void %.lr.ph14

]]></Node>
<StgValue><ssdm name="br_ln375"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph14:0 %add_ln375_1 = add i31 %p_shl_cast, i31 %empty_73

]]></Node>
<StgValue><ssdm name="add_ln375_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph14:1 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %node_feature_in_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="62">
<![CDATA[
.lr.ph14:2 %sext_ln375 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln375"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.lr.ph14:3 %mem_addr = getelementptr i32 %mem, i64 %sext_ln375

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph14:4 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 %mul

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph14:4 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 %mul

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph14:4 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 %mul

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph14:4 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 %mul

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph14:4 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 %mul

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph14:4 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 %mul

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph14:4 %empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 %mul

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph14:5 %br_ln375 = br void

]]></Node>
<StgValue><ssdm name="br_ln375"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %i = phi i31 %add_ln375, void %.split6, i31 0, void %.lr.ph14

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln375 = add i31 %i, i31 1

]]></Node>
<StgValue><ssdm name="add_ln375"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %icmp_ln375_1 = icmp_eq  i31 %i, i31 %add_ln375_1

]]></Node>
<StgValue><ssdm name="icmp_ln375_1"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_76 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln375 = br i1 %icmp_ln375_1, void %.split6, void %._crit_edge15.loopexit

]]></Node>
<StgValue><ssdm name="br_ln375"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="69" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln375_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:2 %mem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr

]]></Node>
<StgValue><ssdm name="mem_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln375_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="31">
<![CDATA[
.split6:0 %i_cast = zext i31 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln375_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:1 %specloopname_ln375 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln375"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln375_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:3 %node_feature_addr = getelementptr i32 %node_feature, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="node_feature_addr"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln375_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split6:4 %store_ln376 = store i32 %mem_addr_read, i14 %node_feature_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln375_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.split6:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15.loopexit:0 %br_ln0 = br void %._crit_edge15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="30" op_0_bw="32">
<![CDATA[
._crit_edge15:0 %empty_77 = trunc i32 %num_of_edges_read

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1 %empty_78 = shl i32 %num_of_edges_read, i32 2

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2 %mul4 = sub i32 %empty_78, i32 %num_of_edges_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:3 %icmp_ln379 = icmp_sgt  i32 %mul4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln379"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15:4 %br_ln379 = br i1 %icmp_ln379, void %._crit_edge10, void %.lr.ph9

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph9:1 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %edge_attr_in_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="62">
<![CDATA[
.lr.ph9:2 %sext_ln379 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln379"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.lr.ph9:3 %mem_addr_4 = getelementptr i32 %mem, i64 %sext_ln379

]]></Node>
<StgValue><ssdm name="mem_addr_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="84" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph9:0 %trunc_ln379 = trunc i32 %mul4

]]></Node>
<StgValue><ssdm name="trunc_ln379"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph9:4 %empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 %mul4

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="86" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph9:4 %empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 %mul4

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="87" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph9:4 %empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 %mul4

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="88" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph9:4 %empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 %mul4

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="89" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph9:4 %empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 %mul4

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="90" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph9:4 %empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 %mul4

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="91" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph9:4 %empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 %mul4

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="92" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph9:5 %br_ln379 = br void

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="93" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %i_1 = phi i31 %add_ln379, void %.split4, i31 0, void %.lr.ph9

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="94" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln379 = add i31 %i_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln379"/></StgValue>
</operation>

<operation id="95" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="96" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %icmp_ln379_1 = icmp_eq  i31 %i_1, i31 %trunc_ln379

]]></Node>
<StgValue><ssdm name="icmp_ln379_1"/></StgValue>
</operation>

<operation id="97" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="98" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln379 = br i1 %icmp_ln379_1, void %.split4, void %._crit_edge10.loopexit

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="99" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4:2 %mem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_4

]]></Node>
<StgValue><ssdm name="mem_addr_4_read"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="100" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="31">
<![CDATA[
.split4:0 %i_1_cast = zext i31 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="101" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:1 %specloopname_ln379 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln379"/></StgValue>
</operation>

<operation id="102" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:3 %edge_attr_addr = getelementptr i32 %edge_attr, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="edge_attr_addr"/></StgValue>
</operation>

<operation id="103" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.split4:4 %store_ln380 = store i32 %mem_addr_4_read, i13 %edge_attr_addr

]]></Node>
<StgValue><ssdm name="store_ln380"/></StgValue>
</operation>

<operation id="104" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.split4:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="105" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10.loopexit:0 %br_ln0 = br void %._crit_edge10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="106" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10:0 %empty_81 = shl i32 %num_of_edges_read, i32 1

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="107" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10:1 %icmp_ln383 = icmp_sgt  i32 %empty_81, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln383"/></StgValue>
</operation>

<operation id="108" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10:2 %br_ln383 = br i1 %icmp_ln383, void %._crit_edge, void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln383"/></StgValue>
</operation>

<operation id="109" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1 %trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %edge_list_in_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="110" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="62">
<![CDATA[
.lr.ph:2 %sext_ln383 = sext i62 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln383"/></StgValue>
</operation>

<operation id="111" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.lr.ph:3 %mem_addr_5 = getelementptr i32 %mem, i64 %sext_ln383

]]></Node>
<StgValue><ssdm name="mem_addr_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="112" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.lr.ph:4 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 %empty_81

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="113" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.lr.ph:4 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 %empty_81

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="114" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.lr.ph:4 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 %empty_81

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="115" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.lr.ph:4 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 %empty_81

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="116" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.lr.ph:4 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 %empty_81

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="117" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.lr.ph:4 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 %empty_81

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="118" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
.lr.ph:0 %trunc_ln383_1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %empty_77, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln383_1"/></StgValue>
</operation>

<operation id="119" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.lr.ph:4 %empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 %empty_81

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="120" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:5 %br_ln383 = br void

]]></Node>
<StgValue><ssdm name="br_ln383"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="121" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %i_2 = phi i31 %add_ln383, void %.split, i31 0, void %.lr.ph

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="122" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln383 = add i31 %i_2, i31 1

]]></Node>
<StgValue><ssdm name="add_ln383"/></StgValue>
</operation>

<operation id="123" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="124" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %icmp_ln383_1 = icmp_eq  i31 %i_2, i31 %trunc_ln383_1

]]></Node>
<StgValue><ssdm name="icmp_ln383_1"/></StgValue>
</operation>

<operation id="125" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_83 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="126" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln383 = br i1 %icmp_ln383_1, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln383"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="127" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:2 %mem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_5

]]></Node>
<StgValue><ssdm name="mem_addr_5_read"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="128" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="31">
<![CDATA[
.split:0 %i_2_cast = zext i31 %i_2

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="129" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln383 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln383"/></StgValue>
</operation>

<operation id="130" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="edge_list_addr"/></StgValue>
</operation>

<operation id="131" st_id="33" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:4 %store_ln384 = store i32 %mem_addr_5_read, i12 %edge_list_addr

]]></Node>
<StgValue><ssdm name="store_ln384"/></StgValue>
</operation>

<operation id="132" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
.split:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="133" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="134" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
._crit_edge:0 %ret_ln386 = ret

]]></Node>
<StgValue><ssdm name="ret_ln386"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
