// Seed: 1731835160
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_5;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    id_2
);
  assign id_3[-1] = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    input wor id_0,
    output tri1 id_1,
    input tri0 id_2,
    output wire id_3,
    output wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    output supply0 id_7,
    output tri1 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input wand id_11,
    id_25,
    output wor id_12,
    output tri0 id_13,
    output wire id_14,
    input supply0 id_15,
    input tri id_16,
    input tri1 id_17,
    inout supply1 id_18,
    input tri1 id_19,
    output wor id_20,
    output wand id_21,
    output tri1 id_22,
    output wand id_23
);
  assign id_10 = -1'b0;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_25,
      id_25
  );
endmodule
