[2025-09-17 11:39:31] START suite=qualcomm_srv trace=srv321_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv321_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2625853 heartbeat IPC: 3.808 cumulative IPC: 3.808 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5067366 heartbeat IPC: 4.096 cumulative IPC: 3.947 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5067366 cumulative IPC: 3.947 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5067366 cumulative IPC: 3.947 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13623285 heartbeat IPC: 1.169 cumulative IPC: 1.169 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22177582 heartbeat IPC: 1.169 cumulative IPC: 1.169 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 30734776 heartbeat IPC: 1.169 cumulative IPC: 1.169 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 39250203 heartbeat IPC: 1.174 cumulative IPC: 1.17 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 47776324 heartbeat IPC: 1.173 cumulative IPC: 1.171 (Simulation time: 00 hr 06 min 52 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 56372544 heartbeat IPC: 1.163 cumulative IPC: 1.169 (Simulation time: 00 hr 08 min 03 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv321_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000019 cycles: 65057106 heartbeat IPC: 1.151 cumulative IPC: 1.167 (Simulation time: 00 hr 09 min 10 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 73596870 heartbeat IPC: 1.171 cumulative IPC: 1.167 (Simulation time: 00 hr 10 min 13 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 82151194 heartbeat IPC: 1.169 cumulative IPC: 1.168 (Simulation time: 00 hr 11 min 20 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 85589879 cumulative IPC: 1.168 (Simulation time: 00 hr 12 min 27 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 85589879 cumulative IPC: 1.168 (Simulation time: 00 hr 12 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv321_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.168 instructions: 100000001 cycles: 85589879
CPU 0 Branch Prediction Accuracy: 92.55% MPKI: 13.39 Average ROB Occupancy at Mispredict: 28.72
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1327
BRANCH_INDIRECT: 0.3613
BRANCH_CONDITIONAL: 11.48
BRANCH_DIRECT_CALL: 0.4864
BRANCH_INDIRECT_CALL: 0.5129
BRANCH_RETURN: 0.4247


====Backend Stall Breakdown====
ROB_STALL: 64175
LQ_STALL: 0
SQ_STALL: 381724


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 99.708336
REPLAY_LOAD: 34.718956
NON_REPLAY_LOAD: 11.434513

== Total ==
ADDR_TRANS: 7179
REPLAY_LOAD: 5312
NON_REPLAY_LOAD: 51684

== Counts ==
ADDR_TRANS: 72
REPLAY_LOAD: 153
NON_REPLAY_LOAD: 4520

cpu0->cpu0_STLB TOTAL        ACCESS:    2052710 HIT:    2038859 MISS:      13851 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2052710 HIT:    2038859 MISS:      13851 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 80.04 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9659412 HIT:    8636269 MISS:    1023143 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7879157 HIT:    6966674 MISS:     912483 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     598371 HIT:     511264 MISS:      87107 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1158774 HIT:    1146231 MISS:      12543 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      23110 HIT:      12100 MISS:      11010 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.25 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15144241 HIT:    7650973 MISS:    7493268 MSHR_MERGE:    1794707
cpu0->cpu0_L1I LOAD         ACCESS:   15144241 HIT:    7650973 MISS:    7493268 MSHR_MERGE:    1794707
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.5 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29712000 HIT:   25227467 MISS:    4484533 MSHR_MERGE:    1682455
cpu0->cpu0_L1D LOAD         ACCESS:   16503219 HIT:   13842725 MISS:    2660494 MSHR_MERGE:     479897
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13180768 HIT:   11379954 MISS:    1800814 MSHR_MERGE:    1202443
cpu0->cpu0_L1D TRANSLATION  ACCESS:      28013 HIT:       4788 MISS:      23225 MSHR_MERGE:        115
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12431704 HIT:   10318632 MISS:    2113072 MSHR_MERGE:    1065671
cpu0->cpu0_ITLB LOAD         ACCESS:   12431704 HIT:   10318632 MISS:    2113072 MSHR_MERGE:    1065671
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.343 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28251137 HIT:   26897800 MISS:    1353337 MSHR_MERGE:     348028
cpu0->cpu0_DTLB LOAD         ACCESS:   28251137 HIT:   26897800 MISS:    1353337 MSHR_MERGE:     348028
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.728 cycles
cpu0->LLC TOTAL        ACCESS:    1162531 HIT:    1136379 MISS:      26152 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     912483 HIT:     894433 MISS:      18050 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      87107 HIT:      81877 MISS:       5230 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     151931 HIT:     151788 MISS:        143 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11010 HIT:       8281 MISS:       2729 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1102
  ROW_BUFFER_MISS:      24907
  AVG DBUS CONGESTED CYCLE: 3.186
Channel 0 WQ ROW_BUFFER_HIT:        149
  ROW_BUFFER_MISS:       1885
  FULL:          0
Channel 0 REFRESHES ISSUED:       7132

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       503510       564647        77800         2064
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           31         1756         1555          199
  STLB miss resolved @ L2C                0         1925         1943         1581          104
  STLB miss resolved @ LLC                0          705         1307         3512          653
  STLB miss resolved @ MEM                0            0          623         1949         1166

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             183868        50039      1399231       144324          246
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2         1150          571           33
  STLB miss resolved @ L2C                0         1006         8262          923            7
  STLB miss resolved @ LLC                0          483         2373         1582           23
  STLB miss resolved @ MEM                0            0           68          149          125
[2025-09-17 11:51:59] END   suite=qualcomm_srv trace=srv321_ap (rc=0)
