
*** Running vivado
    with args -log adder_bd_clk_wiz_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder_bd_clk_wiz_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source adder_bd_clk_wiz_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 456.504 ; gain = 183.133
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/ECE6740/Labs/Lab1/PartB/PL'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'f:/ECE6740/Labs/Lab1/PartB/PL' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'f:/ECE6740/Labs/Lab1/PartB/PL/Lab1_b/Lab1_b.runs/adder_bd_clk_wiz_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'adder_bd_clk_wiz_0'; does not support IP Caching: IP instance does not support OOC synthesis.
Command: synth_design -top adder_bd_clk_wiz_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
F:/ECE6740/Labs/Lab1/PartB/PL/Lab1_b/Lab1_b.srcs/sources_1/bd/adder_bd/ip/adder_bd_clk_wiz_0/adder_bd_clk_wiz_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
F:/ECE6740/Labs/Lab1/PartB/PL/Lab1_b/Lab1_b.srcs/sources_1/bd/adder_bd/ip/adder_bd_clk_wiz_0/adder_bd_clk_wiz_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
ERROR: [Runs 36-287] File does not exist or is not accessible:'f:/ece6740/labs/lab1/partb/pl/tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0/mmcm_pll_drp_func_7s_mmcm.vh'
ERROR: [Runs 36-287] File does not exist or is not accessible:'f:/ece6740/labs/lab1/partb/pl/tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0/mmcm_pll_drp_func_7s_pll.vh'
ERROR: [Runs 36-287] File does not exist or is not accessible:'f:/ece6740/labs/lab1/partb/pl/tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0/mmcm_pll_drp_func_us_mmcm.vh'
ERROR: [Runs 36-287] File does not exist or is not accessible:'f:/ece6740/labs/lab1/partb/pl/tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0/mmcm_pll_drp_func_us_pll.vh'
ERROR: [Runs 36-287] File does not exist or is not accessible:'f:/ece6740/labs/lab1/partb/pl/tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0/mmcm_pll_drp_func_us_plus_pll.vh'
ERROR: [Runs 36-287] File does not exist or is not accessible:'f:/ece6740/labs/lab1/partb/pl/tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0/mmcm_pll_drp_func_us_plus_mmcm.vh'
ERROR: [Runs 36-287] File does not exist or is not accessible:'f:/ece6740/labs/lab1/partb/pl/tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0/adder_bd_clk_wiz_0_clk_wiz.v'
ERROR: [Runs 36-287] File does not exist or is not accessible:'f:/ece6740/labs/lab1/partb/pl/tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0/adder_bd_clk_wiz_0.v'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17276
ERROR: [Synth 8-10555] cannot open Verilog file 'f:/ece6740/labs/lab1/partb/pl/tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0/adder_bd_clk_wiz_0_clk_wiz.v'
TypeError in method 'delete_UTask', argument 1 of type 'UTask *'
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 4 Warnings, 0 Critical Warnings and 10 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Jan 21 22:13:26 2024...
