<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_uiFDMA_0_0_synth_1" LaunchDir="H:/FPGA_basicproject/AXI4/project/project_axi4/project_axi4.runs/design_1_uiFDMA_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mig_7series_0_0_synth_1" LaunchDir="H:/FPGA_basicproject/AXI4/project/project_axi4/project_axi4.runs/design_1_mig_7series_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="H:/FPGA_basicproject/AXI4/project/project_axi4/project_axi4.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_smc_0_synth_1" LaunchDir="H:/FPGA_basicproject/AXI4/project/project_axi4/project_axi4.runs/design_1_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_mig_7series_0_100M_0_synth_1" LaunchDir="H:/FPGA_basicproject/AXI4/project/project_axi4/project_axi4.runs/design_1_rst_mig_7series_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rw_ctrl_0_0_synth_1" LaunchDir="H:/FPGA_basicproject/AXI4/project/project_axi4/project_axi4.runs/design_1_rw_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_system_ila_0_0_synth_1" LaunchDir="H:/FPGA_basicproject/AXI4/project/project_axi4/project_axi4.runs/design_1_system_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

