-- generated by newgenasym Mon Jul 24 18:04:55 2017

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity pdi_8p50 is
    port (    
	ANODE:     INOUT  STD_LOGIC;    
	\case\:    INOUT  STD_LOGIC;    
	CATHODE:   INOUT  STD_LOGIC);
end pdi_8p50;
