Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Aug 18 18:30:04 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 232 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 288 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.985        0.000                      0                43107        0.039        0.000                      0                43107        3.225        0.000                       0                 19831  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.985        0.000                      0                43107        0.039        0.000                      0                43107        3.225        0.000                       0                 19831  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 par_reset3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            F0_1/mem_reg[1][0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 1.287ns (21.468%)  route 4.708ns (78.532%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.037     0.037    par_reset3/clk
    SLICE_X31Y63         FDRE                                         r  par_reset3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  par_reset3/out_reg[0]/Q
                         net (fo=11, routed)          0.488     0.620    fsm0/par_reset3_out
    SLICE_X24Y73         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     0.682 r  fsm0/mem[0][0][31]_i_50/O
                         net (fo=1, routed)           0.109     0.791    fsm1/mem[0][0][31]_i_5__21
    SLICE_X24Y74         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.939 r  fsm1/mem[0][0][31]_i_23__2/O
                         net (fo=5, routed)           0.417     1.356    cond_computed13/mem_reg[2][3][0]_0
    SLICE_X30Y64         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     1.420 r  cond_computed13/mem[0][0][31]_i_5__21/O
                         net (fo=42, routed)          0.462     1.882    fsm32/mem[0][0][31]_i_32__4_0
    SLICE_X32Y55         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.195     2.077 r  fsm32/mem[0][0][31]_i_8__1/O
                         net (fo=5, routed)           0.210     2.287    fsm32/out_reg[0]_5
    SLICE_X32Y55         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     2.350 r  fsm32/mem[0][0][31]_i_13__7/O
                         net (fo=136, routed)         0.832     3.182    F0_1/out_reg[0]_1
    SLICE_X38Y51         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.246 r  F0_1/out[0]_i_3__32/O
                         net (fo=1, routed)           0.457     3.703    F0_1/out[0]_i_3__32_n_0
    SLICE_X37Y48         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     3.803 r  F0_1/out[0]_i_1__75/O
                         net (fo=5, routed)           0.477     4.280    F0_1/F0_1_read_data[0]
    SLICE_X30Y47         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     4.344 r  F0_1/mem[0][0][7]_i_18__4/O
                         net (fo=1, routed)           0.011     4.355    add16/mem_reg[2][3][7][0]
    SLICE_X30Y47         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.593 r  add16/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.621    add16/mem_reg[0][0][7]_i_2_n_0
    SLICE_X30Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.644 r  add16/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.672    add16/mem_reg[0][0][15]_i_2_n_0
    SLICE_X30Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.781 r  add16/mem_reg[0][0][23]_i_2/O[4]
                         net (fo=1, routed)           0.267     5.048    cond_computed13/out[20]
    SLICE_X31Y49         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.062     5.110 r  cond_computed13/mem[0][0][20]_i_1__9/O
                         net (fo=16, routed)          0.922     6.032    F0_1/D[20]
    SLICE_X38Y50         FDRE                                         r  F0_1/mem_reg[1][0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20214, unset)        0.025     7.025    F0_1/clk
    SLICE_X38Y50         FDRE                                         r  F0_1/mem_reg[1][0][20]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X38Y50         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    F0_1/mem_reg[1][0][20]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 par_reset3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            F0_1/mem_reg[2][3][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 1.361ns (22.763%)  route 4.618ns (77.237%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.037     0.037    par_reset3/clk
    SLICE_X31Y63         FDRE                                         r  par_reset3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  par_reset3/out_reg[0]/Q
                         net (fo=11, routed)          0.488     0.620    fsm0/par_reset3_out
    SLICE_X24Y73         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     0.682 r  fsm0/mem[0][0][31]_i_50/O
                         net (fo=1, routed)           0.109     0.791    fsm1/mem[0][0][31]_i_5__21
    SLICE_X24Y74         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.939 r  fsm1/mem[0][0][31]_i_23__2/O
                         net (fo=5, routed)           0.417     1.356    cond_computed13/mem_reg[2][3][0]_0
    SLICE_X30Y64         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     1.420 r  cond_computed13/mem[0][0][31]_i_5__21/O
                         net (fo=42, routed)          0.462     1.882    fsm32/mem[0][0][31]_i_32__4_0
    SLICE_X32Y55         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.195     2.077 r  fsm32/mem[0][0][31]_i_8__1/O
                         net (fo=5, routed)           0.210     2.287    fsm32/out_reg[0]_5
    SLICE_X32Y55         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     2.350 r  fsm32/mem[0][0][31]_i_13__7/O
                         net (fo=136, routed)         0.832     3.182    F0_1/out_reg[0]_1
    SLICE_X38Y51         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.246 r  F0_1/out[0]_i_3__32/O
                         net (fo=1, routed)           0.457     3.703    F0_1/out[0]_i_3__32_n_0
    SLICE_X37Y48         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     3.803 r  F0_1/out[0]_i_1__75/O
                         net (fo=5, routed)           0.477     4.280    F0_1/F0_1_read_data[0]
    SLICE_X30Y47         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     4.344 r  F0_1/mem[0][0][7]_i_18__4/O
                         net (fo=1, routed)           0.011     4.355    add16/mem_reg[2][3][7][0]
    SLICE_X30Y47         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.593 r  add16/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.621    add16/mem_reg[0][0][7]_i_2_n_0
    SLICE_X30Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.644 r  add16/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.672    add16/mem_reg[0][0][15]_i_2_n_0
    SLICE_X30Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.817 r  add16/mem_reg[0][0][23]_i_2/O[5]
                         net (fo=1, routed)           0.204     5.021    cond_computed13/out[21]
    SLICE_X31Y48         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     5.121 r  cond_computed13/mem[0][0][21]_i_1__9/O
                         net (fo=16, routed)          0.895     6.016    F0_1/D[21]
    SLICE_X38Y48         FDRE                                         r  F0_1/mem_reg[2][3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20214, unset)        0.024     7.024    F0_1/clk
    SLICE_X38Y48         FDRE                                         r  F0_1/mem_reg[2][3][21]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X38Y48         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    F0_1/mem_reg[2][3][21]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.016    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 fsm37/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E0_0/mem_reg[0][2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 1.271ns (21.441%)  route 4.657ns (78.559%))
  Logic Levels:           13  (CARRY8=2 LUT3=1 LUT4=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.035     0.035    fsm37/clk
    SLICE_X25Y79         FDRE                                         r  fsm37/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm37/out_reg[0]/Q
                         net (fo=28, routed)          0.605     0.737    fsm37/fsm37_out[0]
    SLICE_X31Y90         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.113     0.850 r  fsm37/out[0]_i_2__12/O
                         net (fo=7, routed)           0.356     1.206    fsm12/out_reg[0]_18
    SLICE_X33Y94         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.064     1.270 r  fsm12/out[2]_i_6__18/O
                         net (fo=10, routed)          0.119     1.389    fsm10/out_reg[2]_1
    SLICE_X33Y95         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     1.428 r  fsm10/out[2]_i_8__0/O
                         net (fo=13, routed)          0.551     1.979    par_reset11/mem_reg[2][3][0]
    SLICE_X29Y83         LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.038     2.017 r  par_reset11/mem[0][0][31]_i_7__6/O
                         net (fo=159, routed)         0.086     2.103    fsm11/done_reg_5
    SLICE_X29Y83         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     2.254 r  fsm11/mem[0][0][31]_i_3__15/O
                         net (fo=23, routed)          0.288     2.542    i1/mem[3][0][31]_i_2__12_0
    SLICE_X30Y78         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     2.640 r  i1/mem[0][0][31]_i_13__2/O
                         net (fo=136, routed)         0.740     3.380    E0_0/out_reg[31]_i_3__11_0
    SLICE_X37Y63         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     3.496 r  E0_0/out[0]_i_6__12/O
                         net (fo=1, routed)           0.018     3.514    E0_0/out[0]_i_6__12_n_0
    SLICE_X37Y63         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.594 r  E0_0/out_reg[0]_i_3__12/O
                         net (fo=1, routed)           0.000     3.594    E0_0/out_reg[0]_i_3__12_n_0
    SLICE_X37Y63         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     3.629 r  E0_0/out_reg[0]_i_1__12/O
                         net (fo=5, routed)           0.645     4.274    par_reset11/E0_0_read_data[0]
    SLICE_X31Y80         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     4.338 r  par_reset11/mem[0][0][7]_i_18/O
                         net (fo=1, routed)           0.014     4.352    add3/S[0]
    SLICE_X31Y80         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.593 r  add3/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.621    add3/mem_reg[0][0][7]_i_2_n_0
    SLICE_X31Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     4.693 r  add3/mem_reg[0][0][15]_i_2/O[0]
                         net (fo=1, routed)           0.477     5.170    fsm1/out[8]
    SLICE_X33Y69         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     5.233 r  fsm1/mem[0][0][8]_i_1__3/O
                         net (fo=16, routed)          0.730     5.963    E0_0/D[8]
    SLICE_X37Y63         FDRE                                         r  E0_0/mem_reg[0][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20214, unset)        0.026     7.026    E0_0/clk
    SLICE_X37Y63         FDRE                                         r  E0_0/mem_reg[0][2][8]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X37Y63         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    E0_0/mem_reg[0][2][8]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 fsm37/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E0_0/mem_reg[2][1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 1.271ns (21.477%)  route 4.647ns (78.523%))
  Logic Levels:           13  (CARRY8=2 LUT3=1 LUT4=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.035     0.035    fsm37/clk
    SLICE_X25Y79         FDRE                                         r  fsm37/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm37/out_reg[0]/Q
                         net (fo=28, routed)          0.605     0.737    fsm37/fsm37_out[0]
    SLICE_X31Y90         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.113     0.850 r  fsm37/out[0]_i_2__12/O
                         net (fo=7, routed)           0.356     1.206    fsm12/out_reg[0]_18
    SLICE_X33Y94         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.064     1.270 r  fsm12/out[2]_i_6__18/O
                         net (fo=10, routed)          0.119     1.389    fsm10/out_reg[2]_1
    SLICE_X33Y95         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     1.428 r  fsm10/out[2]_i_8__0/O
                         net (fo=13, routed)          0.551     1.979    par_reset11/mem_reg[2][3][0]
    SLICE_X29Y83         LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.038     2.017 r  par_reset11/mem[0][0][31]_i_7__6/O
                         net (fo=159, routed)         0.086     2.103    fsm11/done_reg_5
    SLICE_X29Y83         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     2.254 r  fsm11/mem[0][0][31]_i_3__15/O
                         net (fo=23, routed)          0.288     2.542    i1/mem[3][0][31]_i_2__12_0
    SLICE_X30Y78         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     2.640 r  i1/mem[0][0][31]_i_13__2/O
                         net (fo=136, routed)         0.740     3.380    E0_0/out_reg[31]_i_3__11_0
    SLICE_X37Y63         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     3.496 r  E0_0/out[0]_i_6__12/O
                         net (fo=1, routed)           0.018     3.514    E0_0/out[0]_i_6__12_n_0
    SLICE_X37Y63         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.594 r  E0_0/out_reg[0]_i_3__12/O
                         net (fo=1, routed)           0.000     3.594    E0_0/out_reg[0]_i_3__12_n_0
    SLICE_X37Y63         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     3.629 r  E0_0/out_reg[0]_i_1__12/O
                         net (fo=5, routed)           0.645     4.274    par_reset11/E0_0_read_data[0]
    SLICE_X31Y80         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     4.338 r  par_reset11/mem[0][0][7]_i_18/O
                         net (fo=1, routed)           0.014     4.352    add3/S[0]
    SLICE_X31Y80         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.593 r  add3/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.621    add3/mem_reg[0][0][7]_i_2_n_0
    SLICE_X31Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     4.693 r  add3/mem_reg[0][0][15]_i_2/O[0]
                         net (fo=1, routed)           0.477     5.170    fsm1/out[8]
    SLICE_X33Y69         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     5.233 r  fsm1/mem[0][0][8]_i_1__3/O
                         net (fo=16, routed)          0.720     5.953    E0_0/D[8]
    SLICE_X37Y62         FDRE                                         r  E0_0/mem_reg[2][1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20214, unset)        0.026     7.026    E0_0/clk
    SLICE_X37Y62         FDRE                                         r  E0_0/mem_reg[2][1][8]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X37Y62         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    E0_0/mem_reg[2][1][8]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.953    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 par_reset3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            F0_1/mem_reg[0][2][13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.276ns (21.583%)  route 4.636ns (78.417%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.037     0.037    par_reset3/clk
    SLICE_X31Y63         FDRE                                         r  par_reset3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  par_reset3/out_reg[0]/Q
                         net (fo=11, routed)          0.488     0.620    fsm0/par_reset3_out
    SLICE_X24Y73         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     0.682 r  fsm0/mem[0][0][31]_i_50/O
                         net (fo=1, routed)           0.109     0.791    fsm1/mem[0][0][31]_i_5__21
    SLICE_X24Y74         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.939 r  fsm1/mem[0][0][31]_i_23__2/O
                         net (fo=5, routed)           0.417     1.356    cond_computed13/mem_reg[2][3][0]_0
    SLICE_X30Y64         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     1.420 r  cond_computed13/mem[0][0][31]_i_5__21/O
                         net (fo=42, routed)          0.462     1.882    fsm32/mem[0][0][31]_i_32__4_0
    SLICE_X32Y55         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.195     2.077 r  fsm32/mem[0][0][31]_i_8__1/O
                         net (fo=5, routed)           0.210     2.287    fsm32/out_reg[0]_5
    SLICE_X32Y55         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     2.350 r  fsm32/mem[0][0][31]_i_13__7/O
                         net (fo=136, routed)         0.832     3.182    F0_1/out_reg[0]_1
    SLICE_X38Y51         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.246 r  F0_1/out[0]_i_3__32/O
                         net (fo=1, routed)           0.457     3.703    F0_1/out[0]_i_3__32_n_0
    SLICE_X37Y48         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     3.803 r  F0_1/out[0]_i_1__75/O
                         net (fo=5, routed)           0.477     4.280    F0_1/F0_1_read_data[0]
    SLICE_X30Y47         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     4.344 r  F0_1/mem[0][0][7]_i_18__4/O
                         net (fo=1, routed)           0.011     4.355    add16/mem_reg[2][3][7][0]
    SLICE_X30Y47         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.593 r  add16/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.621    add16/mem_reg[0][0][7]_i_2_n_0
    SLICE_X30Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.766 r  add16/mem_reg[0][0][15]_i_2/O[5]
                         net (fo=1, routed)           0.207     4.973    cond_computed13/out[13]
    SLICE_X31Y47         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038     5.011 r  cond_computed13/mem[0][0][13]_i_1__9/O
                         net (fo=16, routed)          0.938     5.949    F0_1/D[13]
    SLICE_X39Y49         FDRE                                         r  F0_1/mem_reg[0][2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20214, unset)        0.026     7.026    F0_1/clk
    SLICE_X39Y49         FDRE                                         r  F0_1/mem_reg[0][2][13]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X39Y49         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    F0_1/mem_reg[0][2][13]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 par_reset3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            F0_1/mem_reg[3][3][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 1.361ns (23.127%)  route 4.524ns (76.873%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.037     0.037    par_reset3/clk
    SLICE_X31Y63         FDRE                                         r  par_reset3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  par_reset3/out_reg[0]/Q
                         net (fo=11, routed)          0.488     0.620    fsm0/par_reset3_out
    SLICE_X24Y73         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     0.682 r  fsm0/mem[0][0][31]_i_50/O
                         net (fo=1, routed)           0.109     0.791    fsm1/mem[0][0][31]_i_5__21
    SLICE_X24Y74         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.939 r  fsm1/mem[0][0][31]_i_23__2/O
                         net (fo=5, routed)           0.417     1.356    cond_computed13/mem_reg[2][3][0]_0
    SLICE_X30Y64         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     1.420 r  cond_computed13/mem[0][0][31]_i_5__21/O
                         net (fo=42, routed)          0.462     1.882    fsm32/mem[0][0][31]_i_32__4_0
    SLICE_X32Y55         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.195     2.077 r  fsm32/mem[0][0][31]_i_8__1/O
                         net (fo=5, routed)           0.210     2.287    fsm32/out_reg[0]_5
    SLICE_X32Y55         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     2.350 r  fsm32/mem[0][0][31]_i_13__7/O
                         net (fo=136, routed)         0.832     3.182    F0_1/out_reg[0]_1
    SLICE_X38Y51         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.246 r  F0_1/out[0]_i_3__32/O
                         net (fo=1, routed)           0.457     3.703    F0_1/out[0]_i_3__32_n_0
    SLICE_X37Y48         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     3.803 r  F0_1/out[0]_i_1__75/O
                         net (fo=5, routed)           0.477     4.280    F0_1/F0_1_read_data[0]
    SLICE_X30Y47         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     4.344 r  F0_1/mem[0][0][7]_i_18__4/O
                         net (fo=1, routed)           0.011     4.355    add16/mem_reg[2][3][7][0]
    SLICE_X30Y47         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.593 r  add16/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.621    add16/mem_reg[0][0][7]_i_2_n_0
    SLICE_X30Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.644 r  add16/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.672    add16/mem_reg[0][0][15]_i_2_n_0
    SLICE_X30Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.817 r  add16/mem_reg[0][0][23]_i_2/O[5]
                         net (fo=1, routed)           0.204     5.021    cond_computed13/out[21]
    SLICE_X31Y48         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     5.121 r  cond_computed13/mem[0][0][21]_i_1__9/O
                         net (fo=16, routed)          0.801     5.922    F0_1/D[21]
    SLICE_X38Y48         FDRE                                         r  F0_1/mem_reg[3][3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20214, unset)        0.024     7.024    F0_1/clk
    SLICE_X38Y48         FDRE                                         r  F0_1/mem_reg[3][3][21]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X38Y48         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     7.016    F0_1/mem_reg[3][3][21]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 par_reset3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            F0_1/mem_reg[2][1][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 1.361ns (23.131%)  route 4.523ns (76.869%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.037     0.037    par_reset3/clk
    SLICE_X31Y63         FDRE                                         r  par_reset3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  par_reset3/out_reg[0]/Q
                         net (fo=11, routed)          0.488     0.620    fsm0/par_reset3_out
    SLICE_X24Y73         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     0.682 r  fsm0/mem[0][0][31]_i_50/O
                         net (fo=1, routed)           0.109     0.791    fsm1/mem[0][0][31]_i_5__21
    SLICE_X24Y74         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.939 r  fsm1/mem[0][0][31]_i_23__2/O
                         net (fo=5, routed)           0.417     1.356    cond_computed13/mem_reg[2][3][0]_0
    SLICE_X30Y64         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     1.420 r  cond_computed13/mem[0][0][31]_i_5__21/O
                         net (fo=42, routed)          0.462     1.882    fsm32/mem[0][0][31]_i_32__4_0
    SLICE_X32Y55         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.195     2.077 r  fsm32/mem[0][0][31]_i_8__1/O
                         net (fo=5, routed)           0.210     2.287    fsm32/out_reg[0]_5
    SLICE_X32Y55         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     2.350 r  fsm32/mem[0][0][31]_i_13__7/O
                         net (fo=136, routed)         0.832     3.182    F0_1/out_reg[0]_1
    SLICE_X38Y51         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.246 r  F0_1/out[0]_i_3__32/O
                         net (fo=1, routed)           0.457     3.703    F0_1/out[0]_i_3__32_n_0
    SLICE_X37Y48         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     3.803 r  F0_1/out[0]_i_1__75/O
                         net (fo=5, routed)           0.477     4.280    F0_1/F0_1_read_data[0]
    SLICE_X30Y47         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     4.344 r  F0_1/mem[0][0][7]_i_18__4/O
                         net (fo=1, routed)           0.011     4.355    add16/mem_reg[2][3][7][0]
    SLICE_X30Y47         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.593 r  add16/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.621    add16/mem_reg[0][0][7]_i_2_n_0
    SLICE_X30Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.644 r  add16/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.672    add16/mem_reg[0][0][15]_i_2_n_0
    SLICE_X30Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.817 r  add16/mem_reg[0][0][23]_i_2/O[5]
                         net (fo=1, routed)           0.204     5.021    cond_computed13/out[21]
    SLICE_X31Y48         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     5.121 r  cond_computed13/mem[0][0][21]_i_1__9/O
                         net (fo=16, routed)          0.800     5.921    F0_1/D[21]
    SLICE_X38Y47         FDRE                                         r  F0_1/mem_reg[2][1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20214, unset)        0.025     7.025    F0_1/clk
    SLICE_X38Y47         FDRE                                         r  F0_1/mem_reg[2][1][21]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X38Y47         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    F0_1/mem_reg[2][1][21]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 par_reset3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            F0_1/mem_reg[2][3][20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 1.287ns (21.880%)  route 4.595ns (78.120%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.037     0.037    par_reset3/clk
    SLICE_X31Y63         FDRE                                         r  par_reset3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  par_reset3/out_reg[0]/Q
                         net (fo=11, routed)          0.488     0.620    fsm0/par_reset3_out
    SLICE_X24Y73         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     0.682 r  fsm0/mem[0][0][31]_i_50/O
                         net (fo=1, routed)           0.109     0.791    fsm1/mem[0][0][31]_i_5__21
    SLICE_X24Y74         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.939 r  fsm1/mem[0][0][31]_i_23__2/O
                         net (fo=5, routed)           0.417     1.356    cond_computed13/mem_reg[2][3][0]_0
    SLICE_X30Y64         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     1.420 r  cond_computed13/mem[0][0][31]_i_5__21/O
                         net (fo=42, routed)          0.462     1.882    fsm32/mem[0][0][31]_i_32__4_0
    SLICE_X32Y55         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.195     2.077 r  fsm32/mem[0][0][31]_i_8__1/O
                         net (fo=5, routed)           0.210     2.287    fsm32/out_reg[0]_5
    SLICE_X32Y55         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     2.350 r  fsm32/mem[0][0][31]_i_13__7/O
                         net (fo=136, routed)         0.832     3.182    F0_1/out_reg[0]_1
    SLICE_X38Y51         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.246 r  F0_1/out[0]_i_3__32/O
                         net (fo=1, routed)           0.457     3.703    F0_1/out[0]_i_3__32_n_0
    SLICE_X37Y48         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     3.803 r  F0_1/out[0]_i_1__75/O
                         net (fo=5, routed)           0.477     4.280    F0_1/F0_1_read_data[0]
    SLICE_X30Y47         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     4.344 r  F0_1/mem[0][0][7]_i_18__4/O
                         net (fo=1, routed)           0.011     4.355    add16/mem_reg[2][3][7][0]
    SLICE_X30Y47         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.593 r  add16/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.621    add16/mem_reg[0][0][7]_i_2_n_0
    SLICE_X30Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.644 r  add16/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.672    add16/mem_reg[0][0][15]_i_2_n_0
    SLICE_X30Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.781 r  add16/mem_reg[0][0][23]_i_2/O[4]
                         net (fo=1, routed)           0.267     5.048    cond_computed13/out[20]
    SLICE_X31Y49         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.062     5.110 r  cond_computed13/mem[0][0][20]_i_1__9/O
                         net (fo=16, routed)          0.809     5.919    F0_1/D[20]
    SLICE_X38Y48         FDRE                                         r  F0_1/mem_reg[2][3][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20214, unset)        0.024     7.024    F0_1/clk
    SLICE_X38Y48         FDRE                                         r  F0_1/mem_reg[2][3][20]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X38Y48         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    F0_1/mem_reg[2][3][20]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 par_reset3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            F0_1/mem_reg[0][1][20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 1.287ns (21.880%)  route 4.595ns (78.120%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.037     0.037    par_reset3/clk
    SLICE_X31Y63         FDRE                                         r  par_reset3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  par_reset3/out_reg[0]/Q
                         net (fo=11, routed)          0.488     0.620    fsm0/par_reset3_out
    SLICE_X24Y73         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     0.682 r  fsm0/mem[0][0][31]_i_50/O
                         net (fo=1, routed)           0.109     0.791    fsm1/mem[0][0][31]_i_5__21
    SLICE_X24Y74         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.939 r  fsm1/mem[0][0][31]_i_23__2/O
                         net (fo=5, routed)           0.417     1.356    cond_computed13/mem_reg[2][3][0]_0
    SLICE_X30Y64         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     1.420 r  cond_computed13/mem[0][0][31]_i_5__21/O
                         net (fo=42, routed)          0.462     1.882    fsm32/mem[0][0][31]_i_32__4_0
    SLICE_X32Y55         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.195     2.077 r  fsm32/mem[0][0][31]_i_8__1/O
                         net (fo=5, routed)           0.210     2.287    fsm32/out_reg[0]_5
    SLICE_X32Y55         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     2.350 r  fsm32/mem[0][0][31]_i_13__7/O
                         net (fo=136, routed)         0.832     3.182    F0_1/out_reg[0]_1
    SLICE_X38Y51         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.246 r  F0_1/out[0]_i_3__32/O
                         net (fo=1, routed)           0.457     3.703    F0_1/out[0]_i_3__32_n_0
    SLICE_X37Y48         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     3.803 r  F0_1/out[0]_i_1__75/O
                         net (fo=5, routed)           0.477     4.280    F0_1/F0_1_read_data[0]
    SLICE_X30Y47         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     4.344 r  F0_1/mem[0][0][7]_i_18__4/O
                         net (fo=1, routed)           0.011     4.355    add16/mem_reg[2][3][7][0]
    SLICE_X30Y47         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.593 r  add16/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.621    add16/mem_reg[0][0][7]_i_2_n_0
    SLICE_X30Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.644 r  add16/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.672    add16/mem_reg[0][0][15]_i_2_n_0
    SLICE_X30Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.781 r  add16/mem_reg[0][0][23]_i_2/O[4]
                         net (fo=1, routed)           0.267     5.048    cond_computed13/out[20]
    SLICE_X31Y49         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.062     5.110 r  cond_computed13/mem[0][0][20]_i_1__9/O
                         net (fo=16, routed)          0.809     5.919    F0_1/D[20]
    SLICE_X38Y49         FDRE                                         r  F0_1/mem_reg[0][1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20214, unset)        0.025     7.025    F0_1/clk
    SLICE_X38Y49         FDRE                                         r  F0_1/mem_reg[0][1][20]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X38Y49         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    F0_1/mem_reg[0][1][20]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 par_reset3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            F0_1/mem_reg[2][1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 1.301ns (22.137%)  route 4.576ns (77.863%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.037     0.037    par_reset3/clk
    SLICE_X31Y63         FDRE                                         r  par_reset3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  par_reset3/out_reg[0]/Q
                         net (fo=11, routed)          0.488     0.620    fsm0/par_reset3_out
    SLICE_X24Y73         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     0.682 r  fsm0/mem[0][0][31]_i_50/O
                         net (fo=1, routed)           0.109     0.791    fsm1/mem[0][0][31]_i_5__21
    SLICE_X24Y74         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.939 r  fsm1/mem[0][0][31]_i_23__2/O
                         net (fo=5, routed)           0.417     1.356    cond_computed13/mem_reg[2][3][0]_0
    SLICE_X30Y64         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     1.420 r  cond_computed13/mem[0][0][31]_i_5__21/O
                         net (fo=42, routed)          0.462     1.882    fsm32/mem[0][0][31]_i_32__4_0
    SLICE_X32Y55         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.195     2.077 r  fsm32/mem[0][0][31]_i_8__1/O
                         net (fo=5, routed)           0.210     2.287    fsm32/out_reg[0]_5
    SLICE_X32Y55         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     2.350 r  fsm32/mem[0][0][31]_i_13__7/O
                         net (fo=136, routed)         0.832     3.182    F0_1/out_reg[0]_1
    SLICE_X38Y51         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.246 r  F0_1/out[0]_i_3__32/O
                         net (fo=1, routed)           0.457     3.703    F0_1/out[0]_i_3__32_n_0
    SLICE_X37Y48         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     3.803 r  F0_1/out[0]_i_1__75/O
                         net (fo=5, routed)           0.477     4.280    F0_1/F0_1_read_data[0]
    SLICE_X30Y47         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     4.344 r  F0_1/mem[0][0][7]_i_18__4/O
                         net (fo=1, routed)           0.011     4.355    add16/mem_reg[2][3][7][0]
    SLICE_X30Y47         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.593 r  add16/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.621    add16/mem_reg[0][0][7]_i_2_n_0
    SLICE_X30Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.767 r  add16/mem_reg[0][0][15]_i_2/O[7]
                         net (fo=1, routed)           0.145     4.912    cond_computed13/out[15]
    SLICE_X31Y48         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     4.974 r  cond_computed13/mem[0][0][15]_i_1__9/O
                         net (fo=16, routed)          0.940     5.914    F0_1/D[15]
    SLICE_X38Y47         FDRE                                         r  F0_1/mem_reg[2][1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20214, unset)        0.025     7.025    F0_1/clk
    SLICE_X38Y47         FDRE                                         r  F0_1/mem_reg[2][1][15]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X38Y47         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    F0_1/mem_reg[2][1][15]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                  1.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cond_stored3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.012     0.012    cond_stored3/clk
    SLICE_X27Y78         FDRE                                         r  cond_stored3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  cond_stored3/out_reg[0]/Q
                         net (fo=3, routed)           0.026     0.077    par_reset0/cond_stored3_out
    SLICE_X27Y78         LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.020     0.097 r  par_reset0/out[0]_i_1__436/O
                         net (fo=1, routed)           0.007     0.104    done_reg3/out_reg[0]_1
    SLICE_X27Y78         FDRE                                         r  done_reg3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.018     0.018    done_reg3/clk
    SLICE_X27Y78         FDRE                                         r  done_reg3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y78         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    done_reg3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read17_0/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1_0_02/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.012     0.012    bin_read17_0/clk
    SLICE_X27Y62         FDRE                                         r  bin_read17_0/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read17_0/out_reg[30]/Q
                         net (fo=1, routed)           0.056     0.107    v_1_0_02/out_reg[30]_1
    SLICE_X27Y61         FDRE                                         r  v_1_0_02/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.018     0.018    v_1_0_02/clk
    SLICE_X27Y61         FDRE                                         r  v_1_0_02/out_reg[30]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y61         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    v_1_0_02/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read3_0/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1_1_00/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.012     0.012    bin_read3_0/clk
    SLICE_X33Y114        FDRE                                         r  bin_read3_0/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read3_0/out_reg[20]/Q
                         net (fo=1, routed)           0.056     0.107    v_1_1_00/out_reg[20]_1
    SLICE_X33Y113        FDRE                                         r  v_1_1_00/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.018     0.018    v_1_1_00/clk
    SLICE_X33Y113        FDRE                                         r  v_1_1_00/out_reg[20]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y113        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    v_1_1_00/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.012     0.012    cond_computed0/clk
    SLICE_X27Y82         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed0/out_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    cond_computed0/cond_computed0_out
    SLICE_X27Y82         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.090 r  cond_computed0/out[0]_i_1__387/O
                         net (fo=1, routed)           0.016     0.106    cond_computed0/out[0]_i_1__387_n_0
    SLICE_X27Y82         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.018     0.018    cond_computed0/clk
    SLICE_X27Y82         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y82         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.012     0.012    cond_computed1/clk
    SLICE_X22Y76         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed1/out_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    cond_computed1/cond_computed1_out
    SLICE_X22Y76         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.090 r  cond_computed1/out[0]_i_1__390/O
                         net (fo=1, routed)           0.016     0.106    cond_computed1/out[0]_i_1__390_n_0
    SLICE_X22Y76         FDRE                                         r  cond_computed1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.018     0.018    cond_computed1/clk
    SLICE_X22Y76         FDRE                                         r  cond_computed1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y76         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed13/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed13/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.012     0.012    cond_computed13/clk
    SLICE_X30Y64         FDRE                                         r  cond_computed13/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed13/out_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    cond_computed13/cond_computed13_out
    SLICE_X30Y64         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.090 r  cond_computed13/out[0]_i_1__404/O
                         net (fo=1, routed)           0.016     0.106    cond_computed13/out[0]_i_1__404_n_0
    SLICE_X30Y64         FDRE                                         r  cond_computed13/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.018     0.018    cond_computed13/clk
    SLICE_X30Y64         FDRE                                         r  cond_computed13/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y64         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed13/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_stored10/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.012     0.012    cond_stored10/clk
    SLICE_X26Y97         FDRE                                         r  cond_stored10/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y97         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored10/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    fsm0/cond_stored10_out
    SLICE_X26Y97         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.091 r  fsm0/out[0]_i_1__371/O
                         net (fo=1, routed)           0.015     0.106    cond_stored10/out_reg[0]_0
    SLICE_X26Y97         FDRE                                         r  cond_stored10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.018     0.018    cond_stored10/clk
    SLICE_X26Y97         FDRE                                         r  cond_stored10/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y97         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored10/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_stored13/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored13/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.012     0.012    cond_stored13/clk
    SLICE_X30Y64         FDRE                                         r  cond_stored13/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored13/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    fsm0/cond_stored13_out
    SLICE_X30Y64         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.091 r  fsm0/out[0]_i_1__402/O
                         net (fo=1, routed)           0.015     0.106    cond_stored13/out_reg[0]_0
    SLICE_X30Y64         FDRE                                         r  cond_stored13/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.018     0.018    cond_stored13/clk
    SLICE_X30Y64         FDRE                                         r  cond_stored13/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y64         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored13/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_stored16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored16/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.012     0.012    cond_stored16/clk
    SLICE_X32Y60         FDRE                                         r  cond_stored16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored16/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    fsm0/cond_stored16_out
    SLICE_X32Y60         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.091 r  fsm0/out[0]_i_1__383/O
                         net (fo=1, routed)           0.015     0.106    cond_stored16/out_reg[0]_0
    SLICE_X32Y60         FDRE                                         r  cond_stored16/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.018     0.018    cond_stored16/clk
    SLICE_X32Y60         FDRE                                         r  cond_stored16/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y60         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored16/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_stored22/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored22/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.012     0.012    cond_stored22/clk
    SLICE_X26Y56         FDRE                                         r  cond_stored22/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y56         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored22/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    fsm0/cond_stored22_out
    SLICE_X26Y56         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.091 r  fsm0/out[0]_i_1__342/O
                         net (fo=1, routed)           0.015     0.106    cond_stored22/out_reg[0]_0
    SLICE_X26Y56         FDRE                                         r  cond_stored22/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20214, unset)        0.018     0.018    cond_stored22/clk
    SLICE_X26Y56         FDRE                                         r  cond_stored22/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y56         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored22/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y53  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y15  mult_pipe15/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y59  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y53  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y22  mult_pipe18/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y30  mult_pipe23/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y50  mult_pipe5/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y24  mult_pipe17/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y18  mult_pipe11/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y56  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y97   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y141  A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y141  A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y150  A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y149  A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y142  A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y141  A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y141  A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y140  A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y140  A0_0/mem_reg[0][0][14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y97   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y97   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y141  A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y141  A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y150  A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y150  A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y149  A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y149  A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y142  A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y142  A0_0/mem_reg[0][0][12]/C



