<root><simulation><result_generated_time />2023-11-08 21:24:22<layer><layer_spec />{'B': 1, 'K': 144, 'C': 24, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 3456, 'I': 75264, 'O': 451584}<total_data_reuse />{'W': 3136, 'I': 144.0, 'O': 24}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['OX']}, {'Row': ['OY']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [784, 1, 1], 'O': [784, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 28)], [('OY', 28)]], [], [], []]<I />[[], [[('OX', 28)], [('OY', 28)]], [], []]<O />[[], [[('OX', 28)], [('OY', 28)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('K', 9)], [('C', 2), ('C', 12), ('OX', 2), ('K', 4), ('OY', 2)], []]<I />[[('K', 4), ('K', 9), ('C', 2), ('C', 12), ('OX', 2), ('K', 4)], [('OY', 2)], []]<O />[[('K', 4), ('K', 9), ('C', 2), ('C', 12)], [('OX', 2), ('K', 4), ('OY', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [784.0, 1, 4, 1], 'I': [1.0, 144.0, 1.0, 1.0], 'O': [1.0, 24, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [288, 27648, 27648], 'I': [384, 602112, 602112], 'O': [288, 3612672, 3612672], 'O_partial': [288, 0, 0], 'O_final': [0, 3612672, 3612672]}<actual_mem_utilization_individual />{'W': [0.56, 0.0, 0.0], 'I': [0.75, 0.02, 0.0], 'O': [0.56, 0.11, 0.0]}<actual_mem_utilization_shared />{'W': [0.56, 0.13, 0.0], 'I': [0.75, 0.13, 0.0], 'O': [0.56, 0.13, 0.0]}<effective_mem_size_bit />{'W': [72, 27648, 27648], 'I': [384, 602112, 602112], 'O': [288, 1806336, 3612672], 'O_partial': [288, 0, 0], 'O_final': [0, 1806336, 3612672]}<total_unit_count />{'W': [784, 1, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 784, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 784, 1, 1]}<duplicate_unit_count />{'W': [784.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[13824, 13824], [13824, 3456], [3456, 0]]<I />[[301056, 75264], [75264, 75264], [75264, 0]]<O />[[(10386432, 10838016), (451584, 0)], [(0, 451584), (451584, 0)], [(0, 451584), (0, 0)]]<O_partial />[[(10386432, 10838016), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (451584, 0)], [(0, 451584), (451584, 0)], [(0, 451584), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1728, 1728], [216, 54], [14, 0]]<I />[[37632, 9408], [1176, 1176], [294, 0]]<O />[[(1298304, 1354752), (56448, 0)], [(0, 7056), (7056, 0)], [(0, 1764), (0, 0)]]<O_partial />[([1298304, 1354752], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [56448, 0]), ([0, 7056], [7056, 0]), ([0, 1764], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />3317760</mac_count></basic_info><energy><total_energy />23863175.5<mem_energy_breakdown><W />[1.2, 27.8, 18.0]<I />[16.1, 233.1, 391.6]<O />[949.1, 1398.4, 2349.4]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />165888.0<total />23857791.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4914<utilization_without_data_loading />0.5213<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.6418<mac_utilize_temporal_without_data_loading />0.6809</mac_array_utilization><latency><latency_cycle_with_data_loading />21539<latency_cycle_without_data_loading />20304<ideal_computing_cycle />13824<data_loading><load_cycle_total />1235<load_cycle_individual />{'W': [5, 54, 0], 'I': [588, 1176, 0]}<load_cycle_combined />{'W': 54, 'I': 1176}</data_loading><mem_stalling><mem_stall_cycle_total />6480<mem_stall_cycle_individual />{'W': [[-13823], [-12256, -13405], [-13824, -13824]], 'I': [[-13823], [-1722, -1140], [-13824, -13824]], 'O': [[-13824], [-512, 6480], [-6768, -12060]]}<mem_stall_cycle_shared />{'W': [[-13823], [-12256, 0], [0, 0]], 'I': [[-13823], [-1722, 0], [0, 0]], 'O': [[-13824], [-512, 6480], [-6768, -12060]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [288, 27648, 27648], 'I': [384, 602112, 602112], 'O': [288, 3612672, 3612672], 'O_partial': [288, 0, 0], 'O_final': [0, 3612672, 3612672]}<data_size_each_level_total />{'W': [288, 27648, 27648], 'I': [301056, 602112, 602112], 'O': [225792, 3612672, 3612672]}<loop_cycles_each_level />{'W': [36, 13824, 13824], 'I': [6912, 13824, 13824], 'O': [864, 13824, 13824]}<top_ir_loop_size />{'W': [1, 2, 1], 'I': [4, 1, 1], 'O': [24, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 0.1], [43.6, 43.6], [43.6, 43.6]], 'O': [[8.0, 0.3], [261.3, 261.3], [261.3, 261.3]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 4.0], [4.0, 2.0]], 'I': [[8.0, 0.2], [174.2, 43.6], [43.6, 43.6]], 'O': [[8.0, 8.0], [6272.0, 261.3], [261.3, 261.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 2.0], [2.0, 0]], 'I': [[8.0, 0.2], [174.2, 43.6], [43.6, 0]], 'O': [[8.0, 8.0], [6272.0, 261.3], [261.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [443.6, 6317.6], [45.6, 261.3]], 'I': [[8.0, 0.2], [443.6, 6317.6], [45.6, 261.3]], 'O': [[8.0, 8.0], [443.6, 6317.6], [45.6, 261.3]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, False], [True, True]], 'I': [[True, True], [True, False], [True, True]], 'O': [[True, True], [True, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 13824], [36, 36, 384], [13824, 13824, 1]], 'I': [[1, 1, 13824], [1728, 6912, 2], [13824, 13824, 1]], 'O': [[1, 1, 13824], [36, 864, 16], [13824, 13824, 1]]}<trans_time_real />{'W': [[0, 1, 13824], [[4, 36, 384], [1, 36, 384]], [[54, 13824, 1], [14, 13824, 1]]], 'I': [[0, 1, 13824], [[6, 6912, 2], [588, 6912, 2]], [[1176, 13824, 1], [294, 13824, 1]]], 'O': [[0, 1, 13824], [[4, 864, 16], [441, 864, 16]], [[7056, 13824, 1], [1764, 13824, 1]]]}<single_stall_cycle />{'W': [[-1], [-32, -35], [-13770, -13810]], 'I': [[-1], [-1722, -1140], [-12648, -13530]], 'O': [[-1], [-32, 405], [-6768, -12060]]}<single_stall_count />{'W': [13823, 383, 0], 'I': [13823, 1, 0], 'O': [13824, 16, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [1532, 0], 'I': [588, 0], 'O': [576, 7056]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [7056, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-11704, -13824], [-13248, -6768]], 1: [[-13824, -13824], [-6768, -13824]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.4<mem_area_percentage />99.7 %</area></results><elapsed_time_second />3</simulation></root>