/* This code snippet is an example of a simple sequential circuit that checks for a specific pattern of inputs */

module sequential_circuit(
    input clk, // clock input
    input rst, // reset input
    input [3:0] data_in, // input data
    output reg out // output signal
    );

    reg [3:0] reg1, reg2, reg3; // registers for storing previous inputs

    always @ (posedge clk) begin // synchronous always block
        if (rst) begin // reset condition
            reg1 <= 0; // reset all registers
            reg2 <= 0;
            reg3 <= 0;
            out <= 0;
        end else begin // normal operation
            reg1 <= reg2; // shift data through registers
            reg2 <= reg3;
            reg3 <= data_in;
            if (reg1 == 4'b1010 && reg2 == 4'b0110 && reg3 == 4'b1101) begin // check for specific pattern of inputs
                out <= 1; // set output signal high
            end else begin
                out <= 0; // set output signal low
            end
        end
    end

endmodule