TOOL:	xrun	23.09-s003: Started on Apr 19, 2024 at 19:20:01 +07
TOOL:	xrun(64)	23.09-s003: Started on Apr 19, 2024 at 19:20:01 +07
xrun(64): 23.09-s003: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
file: ../00_src/controlunit.sv
	module worklib.controlunit:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
controlunit dut (instr_i, br_less_i, br_equal_i, br_sel_o, br_unsigned_o, rd_wren_o, op_a_sel_o, op_b_sel_o, alu_op_o, mem_wren_o, wb_sel_o);
              |
xmelab: *W,CUVWSP (../01_tb/controlunit_test.sv,15|14): 1 output port was not connected:
xmelab: (../00_src/controlunit.sv,13): wb_sel_o

	Top level design units:
		controlunit_test
controlunit dut (instr_i, br_less_i, br_equal_i, br_sel_o, br_unsigned_o, rd_wren_o, op_a_sel_o, op_b_sel_o, alu_op_o, mem_wren_o, wb_sel_o);
                                                                                                                                          |
xmelab: *W,CUVMPW (../01_tb/controlunit_test.sv,15|138): port sizes differ in port connection(2/3) for the instance(controlunit_test) .
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.controlunit:sv <0x78995e4d>
			streams:   2, words:  5659
		worklib.controlunit_test:sv <0x28908193>
			streams:  15, words: 29627
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:              2       2
		Registers:           22      22
		Scalar wires:        20       -
		Vectored wires:       8       -
		Always blocks:        3       3
		Initial blocks:       2       2
		Cont. assignments:    1       1
		Pseudo assignments:  11       -
	Writing initial simulation snapshot: worklib.controlunit_test:sv
Loading snapshot worklib.controlunit_test:sv .................... Done
xcelium> source /moon/cadence/XCELIUM2309/tools/xcelium/files/xmsimrc
xcelium> run
xmsim: *W,DVEXACC: some objects excluded from $dumpvars due to access restrictions, use +access+r on command line for access to all objects.
            File: ../01_tb/controlunit_test.sv, line = 22, pos = 11
           Scope: controlunit_test
            Time: 0 FS + 0

test case 1: add x18,x19,x10
instr_i=00000000101010011000100100110011, br_less_i=0, br_equal_i=0
(TIME=                   5)  br_sel_o=0, rd_wren_o=1, br_unsigned_o=0, op_a_sel_o=0, op_b_sel_o=0, alu_op_o=0000, mem_wren_o=0, wb_sel_o=11
test case 2: sub x18,x19,x10
instr_i=01000000101010011000100100110011, br_less_i=0, br_equal_i=0
(TIME=                  15)  br_sel_o=0, rd_wren_o=1, br_unsigned_o=0, op_a_sel_o=0, op_b_sel_o=0, alu_op_o=0001, mem_wren_o=0, wb_sel_o=11
test case 3: addi x2,x6,5
instr_i=00000000010100110000000100010011, br_less_i=0, br_equal_i=0
(TIME=                  25)  br_sel_o=0, rd_wren_o=1, br_unsigned_o=0, op_a_sel_o=0, op_b_sel_o=1, alu_op_o=0000, mem_wren_o=0, wb_sel_o=11
test case 3: ori x2,x6,15
instr_i=00000000111100110110000100010011, br_less_i=0, br_equal_i=0
(TIME=                  35)  br_sel_o=0, rd_wren_o=1, br_unsigned_o=0, op_a_sel_o=0, op_b_sel_o=1, alu_op_o=0101, mem_wren_o=0, wb_sel_o=11
test case 4: slli x2,x6,1
instr_i=00000000000100110110000100010011, br_less_i=0, br_equal_i=0
(TIME=                  45)  br_sel_o=0, rd_wren_o=1, br_unsigned_o=0, op_a_sel_o=0, op_b_sel_o=1, alu_op_o=0101, mem_wren_o=0, wb_sel_o=11
test case 5: srai x2,x6,1
instr_i=01000000000100110101000100010011, br_less_i=0, br_equal_i=0
(TIME=                  55)  br_sel_o=0, rd_wren_o=1, br_unsigned_o=0, op_a_sel_o=0, op_b_sel_o=1, alu_op_o=1001, mem_wren_o=0, wb_sel_o=11
test case 6: lw x14,8(x2)
instr_i=00000000100000010010011100000011, br_less_i=0, br_equal_i=0
(TIME=                  65)  br_sel_o=0, rd_wren_o=1, br_unsigned_o=0, op_a_sel_o=0, op_b_sel_o=1, alu_op_o=0000, mem_wren_o=0, wb_sel_o=10
test case 7: false
instr_i=11111111111111111111111111111111, br_less_i=0, br_equal_i=0
(TIME=                  75)  br_sel_o=0, rd_wren_o=0, br_unsigned_o=0, op_a_sel_o=0, op_b_sel_o=0, alu_op_o=0000, mem_wren_o=0, wb_sel_o=11
test case 8: blt x3,x2,521
instr_i=01000000001000011100100101100011, br_less_i=1, br_equal_i=0
(TIME=                  85)  br_sel_o=1, rd_wren_o=0, br_unsigned_o=0, op_a_sel_o=1, op_b_sel_o=1, alu_op_o=0000, mem_wren_o=0, wb_sel_o=11
test case 9: bltu x3,x2,521
instr_i=01000000001000011110100101100011, br_less_i=0, br_equal_i=0
(TIME=                  95)  br_sel_o=0, rd_wren_o=0, br_unsigned_o=1, op_a_sel_o=1, op_b_sel_o=1, alu_op_o=0000, mem_wren_o=0, wb_sel_o=11
test case 10: false
instr_i=11111111111111111111111111111111, br_less_i=0, br_equal_i=0
Simulation complete via $finish(1) at time 104 NS + 0
../01_tb/controlunit_test.sv:101 			$finish;	
xcelium> exit
TOOL:	xrun(64)	23.09-s003: Exiting on Apr 19, 2024 at 19:20:03 +07  (total: 00:00:02)
