Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Jan 03 23:01:42 2022
| Host         : DESKTOP-JNETMH0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pwm_driver_control_sets_placed.rpt
| Design       : pwm_driver
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              23 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------+-------------------------+------------------+----------------+
|   Clock Signal   | Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------+---------------+-------------------------+------------------+----------------+
|  i_clk_IBUF_BUFG |               |                         |                1 |              1 |
|  i_clk_IBUF_BUFG |               | div_inst/count_reg[0]_0 |                3 |             10 |
|  div_inst/o_clk  |               | div_inst/count_reg[0]_0 |                4 |             13 |
+------------------+---------------+-------------------------+------------------+----------------+


