# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model down_counter
.inputs clk rst1 rst2
.outputs out1[0] out1[1] out1[2] out1[3] out1[4] out1[5] out1[6] out1[7] out1[8] out1[9] out1[10] out1[11] out1[12] out1[13] out1[14] out1[15]
.subckt $sdff CLK=clk D[0]=out1_$sub_A_Y[0] D[1]=out1_$sub_A_Y[1] D[2]=out1_$sub_A_Y[2] D[3]=out1_$sub_A_Y[3] D[4]=out1_$sub_A_Y[4] D[5]=out1_$sub_A_Y[5] D[6]=out1_$sub_A_Y[6] D[7]=out1_$sub_A_Y[7] D[8]=out1_$sub_A_Y[8] D[9]=out1_$sub_A_Y[9] D[10]=out1_$sub_A_Y[10] D[11]=out1_$sub_A_Y[11] D[12]=out1_$sub_A_Y[12] D[13]=out1_$sub_A_Y[13] D[14]=out1_$sub_A_Y[14] D[15]=out1_$sub_A_Y[15] Q[0]=out1[0] Q[1]=out1[1] Q[2]=out1[2] Q[3]=out1[3] Q[4]=out1[4] Q[5]=out1[5] Q[6]=out1[6] Q[7]=out1[7] Q[8]=out1[8] Q[9]=out1[9] Q[10]=out1[10] Q[11]=out1[11] Q[12]=out1[12] Q[13]=out1[13] Q[14]=out1[14] Q[15]=out1[15] SRST=rst2_$logic_and_B_Y
.param CLK_POLARITY 00000000000000000000000000000001
.param SRST_POLARITY 00000000000000000000000000000001
.param SRST_VALUE 1111111111111111
.param WIDTH 00000000000000000000000000010000
.subckt $sub A[0]=out1[0] A[1]=out1[1] A[2]=out1[2] A[3]=out1[3] A[4]=out1[4] A[5]=out1[5] A[6]=out1[6] A[7]=out1[7] A[8]=out1[8] A[9]=out1[9] A[10]=out1[10] A[11]=out1[11] A[12]=out1[12] A[13]=out1[13] A[14]=out1[14] A[15]=out1[15] B[0]=$true B[1]=$false B[2]=$false B[3]=$false B[4]=$false B[5]=$false B[6]=$false B[7]=$false B[8]=$false B[9]=$false B[10]=$false B[11]=$false B[12]=$false B[13]=$false B[14]=$false B[15]=$false B[16]=$false B[17]=$false B[18]=$false B[19]=$false B[20]=$false B[21]=$false B[22]=$false B[23]=$false B[24]=$false B[25]=$false B[26]=$false B[27]=$false B[28]=$false B[29]=$false B[30]=$false B[31]=$false Y[0]=out1_$sub_A_Y[0] Y[1]=out1_$sub_A_Y[1] Y[2]=out1_$sub_A_Y[2] Y[3]=out1_$sub_A_Y[3] Y[4]=out1_$sub_A_Y[4] Y[5]=out1_$sub_A_Y[5] Y[6]=out1_$sub_A_Y[6] Y[7]=out1_$sub_A_Y[7] Y[8]=out1_$sub_A_Y[8] Y[9]=out1_$sub_A_Y[9] Y[10]=out1_$sub_A_Y[10] Y[11]=out1_$sub_A_Y[11] Y[12]=out1_$sub_A_Y[12] Y[13]=out1_$sub_A_Y[13] Y[14]=out1_$sub_A_Y[14] Y[15]=out1_$sub_A_Y[15] Y[16]=out1_$sub_A_Y[16] Y[17]=out1_$sub_A_Y[17] Y[18]=out1_$sub_A_Y[18] Y[19]=out1_$sub_A_Y[19] Y[20]=out1_$sub_A_Y[20] Y[21]=out1_$sub_A_Y[21] Y[22]=out1_$sub_A_Y[22] Y[23]=out1_$sub_A_Y[23] Y[24]=out1_$sub_A_Y[24] Y[25]=out1_$sub_A_Y[25] Y[26]=out1_$sub_A_Y[26] Y[27]=out1_$sub_A_Y[27] Y[28]=out1_$sub_A_Y[28] Y[29]=out1_$sub_A_Y[29] Y[30]=out1_$sub_A_Y[30] Y[31]=out1_$sub_A_Y[31]
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000010000
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000100000
.param Y_WIDTH 00000000000000000000000000100000
.subckt $logic_and A=rst1 B=rst2 Y=rst2_$logic_and_B_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.names $true a[0]
1 1
.names $true a[1]
1 1
.names $true a[2]
1 1
.names $true a[3]
1 1
.names $true a[4]
1 1
.names $true a[5]
1 1
.names $true a[6]
1 1
.names $true a[7]
1 1
.names $true a[8]
1 1
.names $true a[9]
1 1
.names $true a[10]
1 1
.names $true a[11]
1 1
.names $true a[12]
1 1
.names $true a[13]
1 1
.names $true a[14]
1 1
.names $true a[15]
1 1
.end
