
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 9.1.02 Build EDK_J_SP2.4
# Sun Feb 21 17:34:33 2010
# Target Board:  Xilinx XUP Virtex-II Pro Development System Rev C
# Family:	 virtex2p
# Device:	 xc2vp30
# Package:	 ff896
# Speed Grade:	 -7
# Processor: PPC 405
# Processor clock frequency: 100.000000 MHz
# Bus clock frequency: 100.000000 MHz
# Debug interface: FPGA JTAG
# On Chip Memory :  48 KB
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_net_gnd_pin = net_gnd, DIR = O
 PORT fpga_0_net_gnd_1_pin = net_gnd, DIR = O
 PORT fpga_0_net_gnd_2_pin = net_gnd, DIR = O
 PORT fpga_0_net_gnd_3_pin = net_gnd, DIR = O
 PORT fpga_0_net_gnd_4_pin = net_gnd, DIR = O
 PORT fpga_0_net_gnd_5_pin = net_gnd, DIR = O
 PORT fpga_0_net_gnd_6_pin = net_gnd, DIR = O
 PORT sys_clk_pin = dcm_clk_s, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT sys_rst_pin = sys_rst_s, DIR = I, RST_POLARITY = 0, SIGIS = RST
 PORT ftl_0_IP2Bus_WrAckOut_pin = ftl_0_IP2Bus_WrAckOut, DIR = I
 PORT ftl_0_IP2Bus_RdAckOut_pin = ftl_0_IP2Bus_RdAckOut, DIR = I
 PORT ftl_0_IP2Bus_ToutSupOut_pin = ftl_0_IP2Bus_ToutSupOut, DIR = I
 PORT ftl_0_IP2Bus_ErrorOut_pin = ftl_0_IP2Bus_ErrorOut, DIR = I
 PORT ftl_0_IP2Bus_RetryOut_pin = ftl_0_IP2Bus_RetryOut, DIR = I
 PORT ftl_0_IP2Bus_DataOut_pin = ftl_0_IP2Bus_DataOut, DIR = I, VEC = [0:63]
 PORT ftl_0_Bus2IP_WrReqOut_pin = ftl_0_Bus2IP_WrReqOut, DIR = O
 PORT ftl_0_Bus2IP_RdReqOut_pin = ftl_0_Bus2IP_RdReqOut, DIR = O
 PORT ftl_0_Bus2IP_WrCEOut_pin = ftl_0_Bus2IP_WrCEOut, DIR = O, VEC = [0:1]
 PORT ftl_0_Bus2IP_RdCEOut_pin = ftl_0_Bus2IP_RdCEOut, DIR = O, VEC = [0:1]
 PORT ftl_0_Bus2IP_CSOut_pin = ftl_0_Bus2IP_CSOut, DIR = O
 PORT ftl_0_Bus2IP_BEOut_pin = ftl_0_Bus2IP_BEOut, DIR = O, VEC = [0:7]
 PORT ftl_0_Bus2IP_DataOut_pin = ftl_0_Bus2IP_DataOut, DIR = O, VEC = [0:63]
 PORT ftl_0_Bus2IP_AddrOut_pin = ftl_0_Bus2IP_AddrOut, DIR = O, VEC = [0:31]
 PORT ftl_0_IP2Bus_IntrEventOut_pin = ftl_0_IP2Bus_IntrEventOut, DIR = I
 PORT ftl_0_Bus2IP_ResetOut_pin = ftl_0_Bus2IP_ResetOut, DIR = O
 PORT ftl_0_Bus2IP_ClkOut_pin = ftl_0_Bus2IP_ClkOut, DIR = O
 PORT ftl_0_M_rdBurstOut_pin = ftl_0_M_rdBurstOut, DIR = I
 PORT ftl_0_M_wrBurstOut_pin = ftl_0_M_wrBurstOut, DIR = I
 PORT ftl_0_M_wrDBusOut_pin = ftl_0_M_wrDBusOut, DIR = I, VEC = [0:63]
 PORT ftl_0_M_ABusOut_pin = ftl_0_M_ABusOut, DIR = I, VEC = [0:31]
 PORT ftl_0_M_abortOut_pin = ftl_0_M_abortOut, DIR = I
 PORT ftl_0_M_lockErrOut_pin = ftl_0_M_lockErrOut, DIR = I
 PORT ftl_0_M_orderedOut_pin = ftl_0_M_orderedOut, DIR = I
 PORT ftl_0_M_guardedOut_pin = ftl_0_M_guardedOut, DIR = I
 PORT ftl_0_M_compressOut_pin = ftl_0_M_compressOut, DIR = I
 PORT ftl_0_M_typeOut_pin = ftl_0_M_typeOut, DIR = I, VEC = [0:2]
 PORT ftl_0_M_sizeOut_pin = ftl_0_M_sizeOut, DIR = I, VEC = [0:3]
 PORT ftl_0_M_MSizeOut_pin = ftl_0_M_MSizeOut, DIR = I, VEC = [0:1]
 PORT ftl_0_M_BEOut_pin = ftl_0_M_BEOut, DIR = I, VEC = [0:7]
 PORT ftl_0_M_RNWOut_pin = ftl_0_M_RNWOut, DIR = I
 PORT ftl_0_M_busLockOut_pin = ftl_0_M_busLockOut, DIR = I
 PORT ftl_0_M_priorityOut_pin = ftl_0_M_priorityOut, DIR = I, VEC = [0:1]
 PORT ftl_0_M_requestOut_pin = ftl_0_M_requestOut, DIR = I
 PORT ftl_0_PLB_MWrBTermOut_pin = ftl_0_PLB_MWrBTermOut, DIR = O
 PORT ftl_0_PLB_MRdBTermOut_pin = ftl_0_PLB_MRdBTermOut, DIR = O
 PORT ftl_0_PLB_MRdDAckOut_pin = ftl_0_PLB_MRdDAckOut, DIR = O
 PORT ftl_0_PLB_MRdWdAddrOut_pin = ftl_0_PLB_MRdWdAddrOut, DIR = O, VEC = [0:3]
 PORT ftl_0_PLB_MRdDBusOut_pin = ftl_0_PLB_MRdDBusOut, DIR = O, VEC = [0:63]
 PORT ftl_0_PLB_MWrDAckOut_pin = ftl_0_PLB_MWrDAckOut, DIR = O
 PORT ftl_0_PLB_MErrOut_pin = ftl_0_PLB_MErrOut, DIR = O
 PORT ftl_0_PLB_MBusyOut_pin = ftl_0_PLB_MBusyOut, DIR = O
 PORT ftl_0_PLB_MRearbitrateOut_pin = ftl_0_PLB_MRearbitrateOut, DIR = O
 PORT ftl_0_PLB_MSSizeOut_pin = ftl_0_PLB_MSSizeOut, DIR = O, VEC = [0:1]
 PORT ftl_0_PLB_MAddrAckOut_pin = ftl_0_PLB_MAddrAckOut, DIR = O
 PORT ftl_0_IP2INTC_Irpt_pin = ftl_0_IP2INTC_Irpt, DIR = O, SIGIS = INTERRUPT, SENSITIVITY = LEVEL_HIGH


BEGIN ppc405
 PARAMETER INSTANCE = plb_ppc405_0
 PARAMETER HW_VER = 2.00.c
 BUS_INTERFACE JTAGPPC = jtagppc_0_0
 BUS_INTERFACE ISOCM = plb_iocm
 BUS_INTERFACE DSOCM = plb_docm
 BUS_INTERFACE IPLB = plb_plb
 BUS_INTERFACE DPLB = plb_plb
 PORT PLBCLK = sys_clk_s
 PORT C405RSTCHIPRESETREQ = C405RSTCHIPRESETREQ
 PORT C405RSTCORERESETREQ = C405RSTCORERESETREQ
 PORT C405RSTSYSRESETREQ = C405RSTSYSRESETREQ
 PORT RSTC405RESETCHIP = RSTC405RESETCHIP
 PORT RSTC405RESETCORE = RSTC405RESETCORE
 PORT RSTC405RESETSYS = RSTC405RESETSYS
 PORT BRAMISOCMCLK = sys_clk_s
 PORT BRAMDSOCMCLK = sys_clk_s
 PORT CPMC405CLOCK = sys_clk_s
END

BEGIN ppc405
 PARAMETER INSTANCE = plb_ppc405_1
 PARAMETER HW_VER = 2.00.c
 BUS_INTERFACE JTAGPPC = jtagppc_0_1
END

BEGIN jtagppc_cntlr
 PARAMETER INSTANCE = plb_jtagppc_0
 PARAMETER HW_VER = 2.01.c
 BUS_INTERFACE JTAGPPC0 = jtagppc_0_0
 BUS_INTERFACE JTAGPPC1 = jtagppc_0_1
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = plb_reset_block
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT Ext_Reset_In = sys_rst_s
 PORT Slowest_sync_clk = sys_clk_s
 PORT Chip_Reset_Req = C405RSTCHIPRESETREQ
 PORT Core_Reset_Req = C405RSTCORERESETREQ
 PORT System_Reset_Req = C405RSTSYSRESETREQ
 PORT Rstc405resetchip = RSTC405RESETCHIP
 PORT Rstc405resetcore = RSTC405RESETCORE
 PORT Rstc405resetsys = RSTC405RESETSYS
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Dcm_locked = dcm_0_lock
END

BEGIN isocm_v10
 PARAMETER INSTANCE = plb_iocm
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_ISCNTLVALUE = 0x81
 PORT ISOCM_Clk = sys_clk_s
 PORT sys_rst = sys_bus_reset
END

BEGIN isbram_if_cntlr
 PARAMETER INSTANCE = plb_iocm_cntlr
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0xffffc000
 PARAMETER C_HIGHADDR = 0xffffffff
 BUS_INTERFACE ISOCM = plb_iocm
 BUS_INTERFACE DCR_WRITE_PORT = isocm_porta
 BUS_INTERFACE INSTRN_READ_PORT = isocm_portb
END

BEGIN bram_block
 PARAMETER INSTANCE = plb_isocm_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = isocm_porta
 BUS_INTERFACE PORTB = isocm_portb
END

BEGIN dsocm_v10
 PARAMETER INSTANCE = plb_docm
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_DSCNTLVALUE = 0x81
 PORT DSOCM_Clk = sys_clk_s
 PORT sys_rst = sys_bus_reset
END

BEGIN dsbram_if_cntlr
 PARAMETER INSTANCE = plb_docm_cntlr
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x80000000
 PARAMETER C_HIGHADDR = 0x80003fff
 BUS_INTERFACE DSOCM = plb_docm
 BUS_INTERFACE PORTA = dsocm_porta
END

BEGIN bram_block
 PARAMETER INSTANCE = plb_dsocm_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = dsocm_porta
END

BEGIN plb_v34
 PARAMETER INSTANCE = plb_plb
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_DCR_INTFCE = 0
 PARAMETER C_NUM_OPBCLK_PLB2OPB_REARB = 100
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT SYS_Rst = sys_bus_reset
 PORT PLB_Clk = sys_clk_s
END

BEGIN plb_bram_if_cntlr
 PARAMETER INSTANCE = plb_plb_bram_if_cntlr_1
 PARAMETER HW_VER = 1.00.b
 PARAMETER c_plb_clk_period_ps = 10000
 PARAMETER c_baseaddr = 0x00000000
 PARAMETER c_highaddr = 0x00003fff
 BUS_INTERFACE SPLB = plb_plb
 BUS_INTERFACE PORTA = plb_bram_if_cntlr_1_port
END

BEGIN bram_block
 PARAMETER INSTANCE = plb_plb_bram_if_cntlr_1_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = plb_bram_if_cntlr_1_port
END

BEGIN dcm_module
 PARAMETER INSTANCE = plb_dcm_0
 PARAMETER HW_VER = 1.00.d
 PARAMETER C_CLK0_BUF = TRUE
 PARAMETER C_CLKIN_PERIOD = 10.000000
 PARAMETER C_CLK_FEEDBACK = 1X
 PARAMETER C_DLL_FREQUENCY_MODE = LOW
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT CLKIN = dcm_clk_s
 PORT CLK0 = sys_clk_s
 PORT CLKFB = sys_clk_s
 PORT RST = net_gnd
 PORT LOCKED = dcm_0_lock
END

BEGIN plb2opb_bridge
 PARAMETER INSTANCE = plb_plb2opb_bridge_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_RNG0_BASEADDR = 0x10000000
 PARAMETER C_RNG0_HIGHADDR = 0x1FFFFFFF
 BUS_INTERFACE SPLB = plb_plb
 BUS_INTERFACE MOPB = plb_opb_v20_0
END

BEGIN opb_v20
 PARAMETER INSTANCE = plb_opb_v20_0
 PARAMETER HW_VER = 1.10.c
 PORT SYS_Rst = sys_bus_reset
 PORT OPB_Clk = sys_clk_s
END

BEGIN opb_mdm
 PARAMETER INSTANCE = plb_opb_mdm_0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x10000000
 PARAMETER C_HIGHADDR = 0x1000ffff
 BUS_INTERFACE SOPB = plb_opb_v20_0
END

BEGIN ftl
 PARAMETER INSTANCE = plb_ftl_0
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE MSPLB = plb_plb
 PORT IP2Bus_WrAckOut = ftl_0_IP2Bus_WrAckOut
 PORT IP2Bus_RdAckOut = ftl_0_IP2Bus_RdAckOut
 PORT IP2Bus_ToutSupOut = ftl_0_IP2Bus_ToutSupOut
 PORT IP2Bus_ErrorOut = ftl_0_IP2Bus_ErrorOut
 PORT IP2Bus_RetryOut = ftl_0_IP2Bus_RetryOut
 PORT IP2Bus_DataOut = ftl_0_IP2Bus_DataOut
 PORT Bus2IP_WrReqOut = ftl_0_Bus2IP_WrReqOut
 PORT Bus2IP_RdReqOut = ftl_0_Bus2IP_RdReqOut
 PORT Bus2IP_WrCEOut = ftl_0_Bus2IP_WrCEOut
 PORT Bus2IP_RdCEOut = ftl_0_Bus2IP_RdCEOut
 PORT Bus2IP_CSOut = ftl_0_Bus2IP_CSOut
 PORT Bus2IP_BEOut = ftl_0_Bus2IP_BEOut
 PORT Bus2IP_DataOut = ftl_0_Bus2IP_DataOut
 PORT Bus2IP_AddrOut = ftl_0_Bus2IP_AddrOut
 PORT IP2Bus_IntrEventOut = ftl_0_IP2Bus_IntrEventOut
 PORT Bus2IP_ResetOut = ftl_0_Bus2IP_ResetOut
 PORT Bus2IP_ClkOut = ftl_0_Bus2IP_ClkOut
 PORT M_rdBurstOut = ftl_0_M_rdBurstOut
 PORT M_wrBurstOut = ftl_0_M_wrBurstOut
 PORT M_wrDBusOut = ftl_0_M_wrDBusOut
 PORT M_ABusOut = ftl_0_M_ABusOut
 PORT M_abortOut = ftl_0_M_abortOut
 PORT M_lockErrOut = ftl_0_M_lockErrOut
 PORT M_orderedOut = ftl_0_M_orderedOut
 PORT M_guardedOut = ftl_0_M_guardedOut
 PORT M_compressOut = ftl_0_M_compressOut
 PORT M_typeOut = ftl_0_M_typeOut
 PORT M_sizeOut = ftl_0_M_sizeOut
 PORT M_MSizeOut = ftl_0_M_MSizeOut
 PORT M_BEOut = ftl_0_M_BEOut
 PORT M_RNWOut = ftl_0_M_RNWOut
 PORT M_busLockOut = ftl_0_M_busLockOut
 PORT M_priorityOut = ftl_0_M_priorityOut
 PORT M_requestOut = ftl_0_M_requestOut
 PORT PLB_MWrBTermOut = ftl_0_PLB_MWrBTermOut
 PORT PLB_MRdBTermOut = ftl_0_PLB_MRdBTermOut
 PORT PLB_MRdDAckOut = ftl_0_PLB_MRdDAckOut
 PORT PLB_MRdWdAddrOut = ftl_0_PLB_MRdWdAddrOut
 PORT PLB_MRdDBusOut = ftl_0_PLB_MRdDBusOut
 PORT PLB_MWrDAckOut = ftl_0_PLB_MWrDAckOut
 PORT PLB_MErrOut = ftl_0_PLB_MErrOut
 PORT PLB_MBusyOut = ftl_0_PLB_MBusyOut
 PORT PLB_MRearbitrateOut = ftl_0_PLB_MRearbitrateOut
 PORT PLB_MSSizeOut = ftl_0_PLB_MSSizeOut
 PORT PLB_MAddrAckOut = ftl_0_PLB_MAddrAckOut
 PORT IP2INTC_Irpt = ftl_0_IP2INTC_Irpt
END

