*** Start analyzing build configuration ***
Auto-config - Scanning: D:\datenlord\code
Auto-config - VLOG: D:\datenlord\code
Auto-config - Wrote:
    D:\datenlord\code\.dvt\default.build.auto.1
*** List of included argument files ***
    Build configuration file:  D:\datenlord\code\.dvt\default.build
    -f D:\datenlord\code\.dvt\default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in D:\datenlord\code\.dvt\default.build.auto.1 at line 9
*** Done analyzing build configuration [12 ms] ***
*** Start SystemVerilog build ***
*** Loading top files ***
Loading (1) D:\datenlord\code\axi_stream_insert_header.v ...
Done D:\datenlord\code\axi_stream_insert_header.v [21 ms, 145 lines, Verilog_2001] ...
Loading (2) D:\datenlord\code\tb.v ...
Done D:\datenlord\code\tb.v [1 ms, 64 lines, Verilog_2001] ...
*** Done parsing [LT 9.0 ms, PT 19.0 ms, SGT 5%, UGT 5%] ***
*** Total number of lines [209] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [26 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step 1 (Verilog - RI) [0 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [2 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [0 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [55 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [62 ms] ...
Performing mixed post full build step 7 (Verilog - US) [64 ms] ...
*** Done mixed mode extension build [317 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [0 ms] ***
*** Total build time [356 ms] ***
