{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544259933735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544259933741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 08 17:05:33 2018 " "Processing started: Sat Dec 08 17:05:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544259933741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544259933741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off D5M -c D5M " "Command: quartus_map --read_settings_files=on --write_settings_files=off D5M -c D5M" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544259933741 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544259934122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544259934122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "D:/FPGA/D5M/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544259945168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544259945168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_ctrl " "Found entity 1: I2C_ctrl" {  } { { "I2C_ctrl.v" "" { Text "D:/FPGA/D5M/I2C_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544259945173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544259945173 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "15 D5M_rom.v(71) " "Verilog HDL Expression warning at D5M_rom.v(71): truncated literal to match 15 bits" {  } { { "D5M_rom.v" "" { Text "D:/FPGA/D5M/D5M_rom.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544259945175 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "15 D5M_rom.v(89) " "Verilog HDL Expression warning at D5M_rom.v(89): truncated literal to match 15 bits" {  } { { "D5M_rom.v" "" { Text "D:/FPGA/D5M/D5M_rom.v" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544259945175 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "15 D5M_rom.v(91) " "Verilog HDL Expression warning at D5M_rom.v(91): truncated literal to match 15 bits" {  } { { "D5M_rom.v" "" { Text "D:/FPGA/D5M/D5M_rom.v" 91 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544259945175 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "15 D5M_rom.v(97) " "Verilog HDL Expression warning at D5M_rom.v(97): truncated literal to match 15 bits" {  } { { "D5M_rom.v" "" { Text "D:/FPGA/D5M/D5M_rom.v" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544259945175 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "15 D5M_rom.v(122) " "Verilog HDL Expression warning at D5M_rom.v(122): truncated literal to match 15 bits" {  } { { "D5M_rom.v" "" { Text "D:/FPGA/D5M/D5M_rom.v" 122 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544259945176 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "15 D5M_rom.v(123) " "Verilog HDL Expression warning at D5M_rom.v(123): truncated literal to match 15 bits" {  } { { "D5M_rom.v" "" { Text "D:/FPGA/D5M/D5M_rom.v" 123 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544259945176 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "15 D5M_rom.v(129) " "Verilog HDL Expression warning at D5M_rom.v(129): truncated literal to match 15 bits" {  } { { "D5M_rom.v" "" { Text "D:/FPGA/D5M/D5M_rom.v" 129 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544259945176 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "15 D5M_rom.v(130) " "Verilog HDL Expression warning at D5M_rom.v(130): truncated literal to match 15 bits" {  } { { "D5M_rom.v" "" { Text "D:/FPGA/D5M/D5M_rom.v" 130 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544259945176 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "15 D5M_rom.v(131) " "Verilog HDL Expression warning at D5M_rom.v(131): truncated literal to match 15 bits" {  } { { "D5M_rom.v" "" { Text "D:/FPGA/D5M/D5M_rom.v" 131 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544259945176 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "15 D5M_rom.v(132) " "Verilog HDL Expression warning at D5M_rom.v(132): truncated literal to match 15 bits" {  } { { "D5M_rom.v" "" { Text "D:/FPGA/D5M/D5M_rom.v" 132 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544259945176 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "15 D5M_rom.v(133) " "Verilog HDL Expression warning at D5M_rom.v(133): truncated literal to match 15 bits" {  } { { "D5M_rom.v" "" { Text "D:/FPGA/D5M/D5M_rom.v" 133 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544259945176 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "15 D5M_rom.v(134) " "Verilog HDL Expression warning at D5M_rom.v(134): truncated literal to match 15 bits" {  } { { "D5M_rom.v" "" { Text "D:/FPGA/D5M/D5M_rom.v" 134 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544259945176 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "15 D5M_rom.v(135) " "Verilog HDL Expression warning at D5M_rom.v(135): truncated literal to match 15 bits" {  } { { "D5M_rom.v" "" { Text "D:/FPGA/D5M/D5M_rom.v" 135 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544259945176 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "15 D5M_rom.v(136) " "Verilog HDL Expression warning at D5M_rom.v(136): truncated literal to match 15 bits" {  } { { "D5M_rom.v" "" { Text "D:/FPGA/D5M/D5M_rom.v" 136 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544259945176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d5m_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file d5m_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 D5M_rom " "Found entity 1: D5M_rom" {  } { { "D5M_rom.v" "" { Text "D:/FPGA/D5M/D5M_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544259945177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544259945177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "D:/FPGA/D5M/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544259945178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544259945178 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544259945214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:add3 " "Elaborating entity \"divider\" for hierarchy \"divider:add3\"" {  } { { "TOP.v" "add3" { Text "D:/FPGA/D5M/TOP.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544259945233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_ctrl I2C_ctrl:add1 " "Elaborating entity \"I2C_ctrl\" for hierarchy \"I2C_ctrl:add1\"" {  } { { "TOP.v" "add1" { Text "D:/FPGA/D5M/TOP.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544259945234 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_ba I2C_ctrl.v(20) " "Verilog HDL Always Construct warning at I2C_ctrl.v(20): inferring latch(es) for variable \"address_ba\", which holds its previous value in one or more paths through the always construct" {  } { { "I2C_ctrl.v" "" { Text "D:/FPGA/D5M/I2C_ctrl.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544259945235 "|TOP|I2C_ctrl:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 I2C_ctrl.v(114) " "Verilog HDL assignment warning at I2C_ctrl.v(114): truncated value with size 10 to match size of target (8)" {  } { { "I2C_ctrl.v" "" { Text "D:/FPGA/D5M/I2C_ctrl.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544259945236 "|TOP|I2C_ctrl:add1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "I2C_ctrl.v(41) " "Verilog HDL Case Statement information at I2C_ctrl.v(41): all case item expressions in this case statement are onehot" {  } { { "I2C_ctrl.v" "" { Text "D:/FPGA/D5M/I2C_ctrl.v" 41 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1544259945236 "|TOP|I2C_ctrl:add1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_ba\[0\] I2C_ctrl.v(20) " "Inferred latch for \"address_ba\[0\]\" at I2C_ctrl.v(20)" {  } { { "I2C_ctrl.v" "" { Text "D:/FPGA/D5M/I2C_ctrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544259945238 "|TOP|I2C_ctrl:add1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_ba\[1\] I2C_ctrl.v(20) " "Inferred latch for \"address_ba\[1\]\" at I2C_ctrl.v(20)" {  } { { "I2C_ctrl.v" "" { Text "D:/FPGA/D5M/I2C_ctrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544259945238 "|TOP|I2C_ctrl:add1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_ba\[2\] I2C_ctrl.v(20) " "Inferred latch for \"address_ba\[2\]\" at I2C_ctrl.v(20)" {  } { { "I2C_ctrl.v" "" { Text "D:/FPGA/D5M/I2C_ctrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544259945238 "|TOP|I2C_ctrl:add1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_ba\[3\] I2C_ctrl.v(20) " "Inferred latch for \"address_ba\[3\]\" at I2C_ctrl.v(20)" {  } { { "I2C_ctrl.v" "" { Text "D:/FPGA/D5M/I2C_ctrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544259945238 "|TOP|I2C_ctrl:add1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_ba\[4\] I2C_ctrl.v(20) " "Inferred latch for \"address_ba\[4\]\" at I2C_ctrl.v(20)" {  } { { "I2C_ctrl.v" "" { Text "D:/FPGA/D5M/I2C_ctrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544259945238 "|TOP|I2C_ctrl:add1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_ba\[5\] I2C_ctrl.v(20) " "Inferred latch for \"address_ba\[5\]\" at I2C_ctrl.v(20)" {  } { { "I2C_ctrl.v" "" { Text "D:/FPGA/D5M/I2C_ctrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544259945238 "|TOP|I2C_ctrl:add1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_ba\[6\] I2C_ctrl.v(20) " "Inferred latch for \"address_ba\[6\]\" at I2C_ctrl.v(20)" {  } { { "I2C_ctrl.v" "" { Text "D:/FPGA/D5M/I2C_ctrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544259945238 "|TOP|I2C_ctrl:add1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_ba\[7\] I2C_ctrl.v(20) " "Inferred latch for \"address_ba\[7\]\" at I2C_ctrl.v(20)" {  } { { "I2C_ctrl.v" "" { Text "D:/FPGA/D5M/I2C_ctrl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544259945238 "|TOP|I2C_ctrl:add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D5M_rom D5M_rom:add2 " "Elaborating entity \"D5M_rom\" for hierarchy \"D5M_rom:add2\"" {  } { { "TOP.v" "add2" { Text "D:/FPGA/D5M/TOP.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544259945259 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 D5M_rom.v(5) " "Net \"rom.data_a\" at D5M_rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "D5M_rom.v" "" { Text "D:/FPGA/D5M/D5M_rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544259945285 "|TOP|D5M_rom:add2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 D5M_rom.v(5) " "Net \"rom.waddr_a\" at D5M_rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "D5M_rom.v" "" { Text "D:/FPGA/D5M/D5M_rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544259945285 "|TOP|D5M_rom:add2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 D5M_rom.v(5) " "Net \"rom.we_a\" at D5M_rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "D5M_rom.v" "" { Text "D:/FPGA/D5M/D5M_rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544259945285 "|TOP|D5M_rom:add2"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "divider.v" "" { Text "D:/FPGA/D5M/divider.v" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1544259946235 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1544259946235 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544259946502 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544259947906 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544259948075 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544259948075 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "213 " "Implemented 213 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544259948150 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544259948150 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1544259948150 ""} { "Info" "ICUT_CUT_TM_LCELLS" "209 " "Implemented 209 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544259948150 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544259948150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544259948199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 08 17:05:48 2018 " "Processing ended: Sat Dec 08 17:05:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544259948199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544259948199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544259948199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544259948199 ""}
