// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myFuncAccel,hls_ip_2018_3,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=16034,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=8,HLS_SYN_FF=1687,HLS_SYN_LUT=1896,HLS_VERSION=2018_3}" *)

module myFuncAccel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        size,
        dim,
        threshold,
        data0_req_din,
        data0_req_full_n,
        data0_req_write,
        data0_rsp_empty_n,
        data0_rsp_read,
        data0_address,
        data0_datain,
        data0_dataout,
        data0_size,
        data1_req_din,
        data1_req_full_n,
        data1_req_write,
        data1_rsp_empty_n,
        data1_rsp_read,
        data1_address,
        data1_datain,
        data1_dataout,
        data1_size,
        data2_req_din,
        data2_req_full_n,
        data2_req_write,
        data2_rsp_empty_n,
        data2_rsp_read,
        data2_address,
        data2_datain,
        data2_dataout,
        data2_size
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_pp0_stage0 = 18'd2;
parameter    ap_ST_fsm_pp0_stage1 = 18'd4;
parameter    ap_ST_fsm_pp0_stage2 = 18'd8;
parameter    ap_ST_fsm_pp0_stage3 = 18'd16;
parameter    ap_ST_fsm_pp0_stage4 = 18'd32;
parameter    ap_ST_fsm_pp0_stage5 = 18'd64;
parameter    ap_ST_fsm_pp0_stage6 = 18'd128;
parameter    ap_ST_fsm_pp0_stage7 = 18'd256;
parameter    ap_ST_fsm_pp0_stage8 = 18'd512;
parameter    ap_ST_fsm_pp0_stage9 = 18'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 18'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 18'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 18'd8192;
parameter    ap_ST_fsm_pp0_stage13 = 18'd16384;
parameter    ap_ST_fsm_pp0_stage14 = 18'd32768;
parameter    ap_ST_fsm_pp0_stage15 = 18'd65536;
parameter    ap_ST_fsm_state51 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] size;
input  [31:0] dim;
input  [31:0] threshold;
output   data0_req_din;
input   data0_req_full_n;
output   data0_req_write;
input   data0_rsp_empty_n;
output   data0_rsp_read;
output  [31:0] data0_address;
input  [31:0] data0_datain;
output  [31:0] data0_dataout;
output  [31:0] data0_size;
output   data1_req_din;
input   data1_req_full_n;
output   data1_req_write;
input   data1_rsp_empty_n;
output   data1_rsp_read;
output  [31:0] data1_address;
input  [31:0] data1_datain;
output  [31:0] data1_dataout;
output  [31:0] data1_size;
output   data2_req_din;
input   data2_req_full_n;
output   data2_req_write;
input   data2_rsp_empty_n;
output   data2_rsp_read;
output  [31:0] data2_address;
input  [31:0] data2_datain;
output  [31:0] data2_dataout;
output  [31:0] data2_size;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data0_req_write;
reg data0_rsp_read;
reg data1_req_write;
reg data1_rsp_read;
reg data2_req_din;
reg data2_req_write;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] i_reg_116;
reg   [31:0] reg_145;
wire    ap_CS_fsm_pp0_stage3;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] tmp_reg_437;
reg    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state21_pp0_stage3_iter1;
wire    ap_block_state37_pp0_stage3_iter2;
reg    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage7;
reg    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_state25_pp0_stage7_iter1;
wire    ap_block_state41_pp0_stage7_iter2;
reg    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage11;
reg    ap_block_state13_pp0_stage11_iter0;
wire    ap_block_state29_pp0_stage11_iter1;
wire    ap_block_state45_pp0_stage11_iter2;
reg    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage15;
reg    ap_block_state17_pp0_stage15_iter0;
wire    ap_block_state33_pp0_stage15_iter1;
reg   [0:0] tmp_reg_437_pp0_iter2_reg;
reg    ap_block_state49_pp0_stage15_iter2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_block_pp0_stage15_11001;
reg   [31:0] reg_150;
wire    ap_CS_fsm_pp0_stage4;
reg    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state22_pp0_stage4_iter1;
wire    ap_block_state38_pp0_stage4_iter2;
reg    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage8;
reg    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_state26_pp0_stage8_iter1;
wire    ap_block_state42_pp0_stage8_iter2;
reg    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage12;
reg    ap_block_state14_pp0_stage12_iter0;
wire    ap_block_state30_pp0_stage12_iter1;
wire    ap_block_state46_pp0_stage12_iter2;
reg    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state18_pp0_stage0_iter1;
wire    ap_block_state34_pp0_stage0_iter2;
reg    ap_block_state50_pp0_stage0_iter3;
reg    ap_enable_reg_pp0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] reg_155;
wire    ap_CS_fsm_pp0_stage5;
reg    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_state23_pp0_stage5_iter1;
wire    ap_block_state39_pp0_stage5_iter2;
reg    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage9;
reg    ap_block_state11_pp0_stage9_iter0;
wire    ap_block_state27_pp0_stage9_iter1;
wire    ap_block_state43_pp0_stage9_iter2;
reg    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage13;
reg    ap_block_state15_pp0_stage13_iter0;
wire    ap_block_state31_pp0_stage13_iter1;
reg    ap_block_state47_pp0_stage13_iter2;
reg    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
reg   [0:0] tmp_reg_437_pp0_iter1_reg;
reg    ap_block_state19_pp0_stage1_iter1;
wire    ap_block_state35_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
reg   [31:0] reg_160;
wire    ap_CS_fsm_pp0_stage6;
reg    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_state24_pp0_stage6_iter1;
wire    ap_block_state40_pp0_stage6_iter2;
reg    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage10;
reg    ap_block_state12_pp0_stage10_iter0;
wire    ap_block_state28_pp0_stage10_iter1;
wire    ap_block_state44_pp0_stage10_iter2;
reg    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage14;
reg    ap_block_state16_pp0_stage14_iter0;
wire    ap_block_state32_pp0_stage14_iter1;
reg    ap_block_state48_pp0_stage14_iter2;
reg    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
reg    ap_block_state20_pp0_stage2_iter1;
wire    ap_block_state36_pp0_stage2_iter2;
reg    ap_block_pp0_stage2_11001;
wire   [31:0] grp_fu_132_p2;
reg   [31:0] reg_165;
reg   [31:0] reg_171;
reg   [31:0] reg_177;
wire   [31:0] grp_fu_127_p2;
reg   [31:0] reg_183;
reg   [31:0] reg_188;
reg   [31:0] reg_194;
reg   [31:0] reg_199;
reg   [31:0] reg_204;
wire   [31:0] grp_fu_136_p2;
reg   [31:0] reg_209;
wire   [0:0] tmp_fu_214_p2;
wire   [9:0] i_1_fu_220_p2;
reg   [9:0] i_1_reg_441;
wire   [11:0] tmp_1_fu_226_p3;
reg   [11:0] tmp_1_reg_446;
reg   [31:0] data2_addr_reg_451;
reg   [31:0] data2_addr_reg_451_pp0_iter1_reg;
reg   [31:0] data2_addr_reg_451_pp0_iter2_reg;
reg   [31:0] data1_addr_read_reg_462;
reg   [31:0] data1_addr_read_1_reg_467;
reg   [31:0] data1_addr_read_2_reg_472;
reg   [31:0] data1_addr_read_3_reg_477;
reg   [31:0] tmp_19_0_2_reg_482;
reg   [31:0] tmp_19_0_3_reg_487;
reg   [31:0] tmp_19_1_2_reg_492;
reg   [31:0] tmp_19_1_3_reg_497;
reg   [31:0] tmp_19_2_2_reg_502;
reg   [31:0] tmp_19_2_3_reg_507;
reg   [31:0] tmp_19_3_2_reg_512;
reg   [31:0] tmp_19_3_3_reg_517;
reg   [31:0] tempVal_1_0_3_reg_522;
wire   [0:0] grp_fu_140_p2;
reg   [0:0] tmp_5_reg_529;
reg   [31:0] tempVal_1_1_3_reg_534;
wire   [0:0] tmp_26_fu_331_p2;
reg   [0:0] tmp_26_reg_541;
reg   [31:0] tempVal_1_2_3_reg_546;
reg   [0:0] tmp_19_reg_553;
reg   [31:0] tempVal_1_3_3_reg_558;
wire   [0:0] tmp_27_fu_418_p2;
reg   [0:0] tmp_27_reg_565;
wire   [31:0] tmp_7_fu_428_p3;
reg   [31:0] tmp_7_reg_570;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp0_stage15_subdone;
reg   [9:0] ap_phi_mux_i_phi_fu_120_p4;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_4_fu_234_p1;
wire    ap_block_pp0_stage1;
reg   [31:0] grp_fu_127_p0;
reg   [31:0] grp_fu_127_p1;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage12;
wire    ap_block_pp0_stage13;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage9;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage11;
wire    ap_block_pp0_stage14;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage3;
reg   [31:0] grp_fu_132_p0;
reg   [31:0] grp_fu_132_p1;
reg   [31:0] grp_fu_136_p0;
reg   [31:0] grp_fu_136_p1;
reg   [31:0] grp_fu_140_p0;
wire   [31:0] tempVal_1_0_3_to_int_fu_250_p1;
wire   [7:0] tmp_3_fu_253_p4;
wire   [22:0] tmp_6_fu_263_p1;
wire   [0:0] notrhs_fu_273_p2;
wire   [0:0] notlhs_fu_267_p2;
wire   [0:0] tmp_9_fu_279_p2;
wire   [31:0] tempVal_1_1_3_to_int_fu_290_p1;
wire   [7:0] tmp_11_fu_293_p4;
wire   [22:0] tmp_12_fu_303_p1;
wire   [0:0] notrhs6_fu_313_p2;
wire   [0:0] notlhs5_fu_307_p2;
wire   [0:0] tmp_13_fu_319_p2;
wire   [0:0] tmp_15_fu_325_p2;
wire   [0:0] tmp_10_fu_285_p2;
wire   [31:0] tempVal_1_2_3_to_int_fu_337_p1;
wire   [7:0] tmp_16_fu_340_p4;
wire   [22:0] tmp_17_fu_350_p1;
wire   [0:0] notrhs8_fu_360_p2;
wire   [0:0] notlhs7_fu_354_p2;
wire   [0:0] tmp_18_fu_366_p2;
wire   [31:0] tempVal_1_3_3_to_int_fu_377_p1;
wire   [7:0] tmp_21_fu_380_p4;
wire   [22:0] tmp_22_fu_390_p1;
wire   [0:0] notrhs1_fu_400_p2;
wire   [0:0] notlhs9_fu_394_p2;
wire   [0:0] tmp_23_fu_406_p2;
wire   [0:0] tmp_25_fu_412_p2;
wire   [0:0] tmp_20_fu_372_p2;
wire   [0:0] tmp_28_fu_424_p2;
reg    grp_fu_127_ce;
reg    grp_fu_132_ce;
reg    grp_fu_136_ce;
reg    ap_block_pp0_stage12_00001;
reg    ap_block_pp0_stage0_00001;
reg    ap_block_pp0_stage4_00001;
reg    ap_block_pp0_stage8_00001;
wire    ap_CS_fsm_state51;
reg   [17:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_127_p0),
    .din1(grp_fu_127_p1),
    .ce(grp_fu_127_ce),
    .dout(grp_fu_127_p2)
);

myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_132_p0),
    .din1(grp_fu_132_p1),
    .ce(grp_fu_132_ce),
    .dout(grp_fu_132_p2)
);

myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_136_p0),
    .din1(grp_fu_136_p1),
    .ce(grp_fu_136_ce),
    .dout(grp_fu_136_p2)
);

myFuncAccel_fcmp_32ns_32ns_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
myFuncAccel_fcmp_32ns_32ns_1_1_1_U4(
    .din0(grp_fu_140_p0),
    .din1(32'd1120403456),
    .opcode(5'd5),
    .dout(grp_fu_140_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_116 <= i_1_reg_441;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_116 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        data1_addr_read_1_reg_467 <= data1_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        data1_addr_read_2_reg_472 <= data1_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        data1_addr_read_3_reg_477 <= data1_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        data1_addr_read_reg_462 <= data1_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data2_addr_reg_451[11 : 2] <= tmp_4_fu_234_p1[11 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data2_addr_reg_451_pp0_iter1_reg[11 : 2] <= data2_addr_reg_451[11 : 2];
        data2_addr_reg_451_pp0_iter2_reg[11 : 2] <= data2_addr_reg_451_pp0_iter1_reg[11 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_1_reg_441 <= i_1_fu_220_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_reg_437 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((tmp_reg_437 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((tmp_reg_437 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((tmp_reg_437 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_145 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((tmp_reg_437 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((tmp_reg_437 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        reg_150 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((tmp_reg_437_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        reg_155 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((tmp_reg_437_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        reg_160 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((tmp_reg_437 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)))) begin
        reg_165 <= grp_fu_132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_reg_437 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((tmp_reg_437_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_171 <= grp_fu_132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_reg_437 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)))) begin
        reg_177 <= grp_fu_132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((tmp_reg_437_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_reg_437_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        reg_183 <= grp_fu_127_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_reg_437 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((tmp_reg_437_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        reg_188 <= grp_fu_132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_reg_437_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_reg_437_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        reg_194 <= grp_fu_127_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_reg_437_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_reg_437_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_reg_437_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        reg_199 <= grp_fu_127_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_reg_437_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_reg_437_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_204 <= grp_fu_127_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_reg_437_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        reg_209 <= grp_fu_136_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        tempVal_1_0_3_reg_522 <= grp_fu_127_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        tempVal_1_1_3_reg_534 <= grp_fu_127_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        tempVal_1_2_3_reg_546 <= grp_fu_127_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        tempVal_1_3_3_reg_558 <= grp_fu_127_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_19_0_2_reg_482 <= grp_fu_132_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_19_0_3_reg_487 <= grp_fu_132_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_19_1_2_reg_492 <= grp_fu_132_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_19_1_3_reg_497 <= grp_fu_132_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_19_2_2_reg_502 <= grp_fu_132_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_19_2_3_reg_507 <= grp_fu_132_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_19_3_2_reg_512 <= grp_fu_132_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_19_3_3_reg_517 <= grp_fu_132_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        tmp_19_reg_553 <= grp_fu_140_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_214_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_1_reg_446[11 : 2] <= tmp_1_fu_226_p3[11 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_26_reg_541 <= tmp_26_fu_331_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        tmp_27_reg_565 <= tmp_27_fu_418_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_5_reg_529 <= grp_fu_140_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_437_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_7_reg_570[29 : 23] <= tmp_7_fu_428_p3[29 : 23];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_437 <= tmp_fu_214_p2;
        tmp_reg_437_pp0_iter1_reg <= tmp_reg_437;
        tmp_reg_437_pp0_iter2_reg <= tmp_reg_437_pp0_iter1_reg;
    end
end

always @ (*) begin
    if ((tmp_fu_214_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_120_p4 = i_1_reg_441;
    end else begin
        ap_phi_mux_i_phi_fu_120_p4 = i_reg_116;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data0_req_write = 1'b1;
    end else begin
        data0_req_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((tmp_reg_437 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((tmp_reg_437 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((tmp_reg_437 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((tmp_reg_437 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((tmp_reg_437 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((tmp_reg_437 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((tmp_reg_437_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_reg_437_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        data0_rsp_read = 1'b1;
    end else begin
        data0_rsp_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data1_req_write = 1'b1;
    end else begin
        data1_req_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((tmp_reg_437 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((tmp_reg_437 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((tmp_reg_437 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        data1_rsp_read = 1'b1;
    end else begin
        data1_rsp_read = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_437_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        data2_req_din = 1'b1;
    end else begin
        data2_req_din = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_437_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        data2_req_write = 1'b1;
    end else begin
        data2_req_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)))) begin
        grp_fu_127_ce = 1'b1;
    end else begin
        grp_fu_127_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_127_p0 = reg_204;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_127_p0 = reg_199;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_127_p0 = reg_171;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_127_p0 = reg_194;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_127_p0 = reg_188;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_127_p0 = reg_183;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_127_p0 = reg_177;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_127_p0 = reg_165;
    end else begin
        grp_fu_127_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_127_p1 = tmp_19_3_3_reg_517;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_127_p1 = tmp_19_2_3_reg_507;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_127_p1 = tmp_19_3_2_reg_512;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_127_p1 = tmp_19_1_3_reg_497;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_127_p1 = tmp_19_2_2_reg_502;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_127_p1 = reg_188;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_127_p1 = tmp_19_0_3_reg_487;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_127_p1 = tmp_19_1_2_reg_492;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_127_p1 = reg_177;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_127_p1 = tmp_19_0_2_reg_482;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_127_p1 = reg_165;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_127_p1 = reg_171;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_127_p1 = 32'd0;
    end else begin
        grp_fu_127_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)))) begin
        grp_fu_132_ce = 1'b1;
    end else begin
        grp_fu_132_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_132_p0 = reg_160;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_132_p0 = reg_155;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_132_p0 = reg_150;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_132_p0 = reg_145;
    end else begin
        grp_fu_132_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_132_p1 = data1_addr_read_3_reg_477;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_132_p1 = data1_addr_read_2_reg_472;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_fu_132_p1 = data1_addr_read_1_reg_467;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_132_p1 = data1_addr_read_reg_462;
    end else begin
        grp_fu_132_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)))) begin
        grp_fu_136_ce = 1'b1;
    end else begin
        grp_fu_136_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_136_p0 = tempVal_1_3_3_reg_558;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_136_p0 = tempVal_1_2_3_reg_546;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_136_p0 = tempVal_1_1_3_reg_534;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_136_p0 = tempVal_1_0_3_reg_522;
        end else begin
            grp_fu_136_p0 = 'bx;
        end
    end else begin
        grp_fu_136_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_136_p1 = tmp_7_reg_570;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_136_p1 = tmp_7_fu_428_p3;
    end else begin
        grp_fu_136_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_140_p0 = tempVal_1_3_3_reg_558;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_140_p0 = tempVal_1_2_3_reg_546;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_140_p0 = tempVal_1_1_3_reg_534;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_140_p0 = tempVal_1_0_3_reg_522;
    end else begin
        grp_fu_140_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_fu_214_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_fu_214_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd17];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = (((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_00001 = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001 = (((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = (((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_11001 = (((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = (((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001 = (((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = (((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((tmp_reg_437_pp0_iter1_reg == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((tmp_reg_437_pp0_iter1_reg == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((tmp_reg_437_pp0_iter1_reg == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((tmp_reg_437_pp0_iter1_reg == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((tmp_reg_437 == 1'd0) & (data1_rsp_empty_n == 1'b0)) | ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((tmp_reg_437 == 1'd0) & (data1_rsp_empty_n == 1'b0)) | ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0))));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((tmp_reg_437 == 1'd0) & (data1_rsp_empty_n == 1'b0)) | ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((tmp_reg_437 == 1'd0) & (data1_rsp_empty_n == 1'b0)) | ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((tmp_reg_437 == 1'd0) & (data1_rsp_empty_n == 1'b0)) | ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0))));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((tmp_reg_437 == 1'd0) & (data1_rsp_empty_n == 1'b0)) | ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((tmp_reg_437 == 1'd0) & (data1_rsp_empty_n == 1'b0)) | ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0))));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((tmp_reg_437 == 1'd0) & (data1_rsp_empty_n == 1'b0)) | ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((tmp_reg_437 == 1'd0) & (data1_rsp_empty_n == 1'b0)) | ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0))));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_00001 = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage8_iter0 = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state11_pp0_stage9_iter0 = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage10_iter0 = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage11_iter0 = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage12_iter0 = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state15_pp0_stage13_iter0 = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state16_pp0_stage14_iter0 = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state17_pp0_stage15_iter0 = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state18_pp0_stage0_iter1 = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state19_pp0_stage1_iter1 = ((tmp_reg_437_pp0_iter1_reg == 1'd0) & (data0_rsp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state20_pp0_stage2_iter1 = ((tmp_reg_437_pp0_iter1_reg == 1'd0) & (data0_rsp_empty_n == 1'b0));
end

assign ap_block_state21_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state47_pp0_stage13_iter2 = ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (data2_req_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state48_pp0_stage14_iter2 = ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (data2_req_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state49_pp0_stage15_iter2 = ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (data2_req_full_n == 1'b0));
end

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state50_pp0_stage0_iter3 = ((tmp_reg_437_pp0_iter2_reg == 1'd0) & (data2_req_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state5_pp0_stage3_iter0 = (((tmp_reg_437 == 1'd0) & (data1_rsp_empty_n == 1'b0)) | ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state6_pp0_stage4_iter0 = (((tmp_reg_437 == 1'd0) & (data1_rsp_empty_n == 1'b0)) | ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state7_pp0_stage5_iter0 = (((tmp_reg_437 == 1'd0) & (data1_rsp_empty_n == 1'b0)) | ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state8_pp0_stage6_iter0 = (((tmp_reg_437 == 1'd0) & (data1_rsp_empty_n == 1'b0)) | ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state9_pp0_stage7_iter0 = ((tmp_reg_437 == 1'd0) & (data0_rsp_empty_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign data0_address = 32'd0;

assign data0_dataout = 32'd0;

assign data0_req_din = 1'b0;

assign data0_size = 32'd16;

assign data1_address = tmp_4_fu_234_p1;

assign data1_dataout = 32'd0;

assign data1_req_din = 1'b0;

assign data1_size = 32'd4;

assign data2_address = data2_addr_reg_451_pp0_iter2_reg;

assign data2_dataout = reg_209;

assign data2_rsp_read = 1'b0;

assign data2_size = 32'd4;

assign i_1_fu_220_p2 = (ap_phi_mux_i_phi_fu_120_p4 + 10'd1);

assign notlhs5_fu_307_p2 = ((tmp_11_fu_293_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs7_fu_354_p2 = ((tmp_16_fu_340_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs9_fu_394_p2 = ((tmp_21_fu_380_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs_fu_267_p2 = ((tmp_3_fu_253_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notrhs1_fu_400_p2 = ((tmp_22_fu_390_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs6_fu_313_p2 = ((tmp_12_fu_303_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs8_fu_360_p2 = ((tmp_17_fu_350_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs_fu_273_p2 = ((tmp_6_fu_263_p1 == 23'd0) ? 1'b1 : 1'b0);

assign tempVal_1_0_3_to_int_fu_250_p1 = tempVal_1_0_3_reg_522;

assign tempVal_1_1_3_to_int_fu_290_p1 = tempVal_1_1_3_reg_534;

assign tempVal_1_2_3_to_int_fu_337_p1 = tempVal_1_2_3_reg_546;

assign tempVal_1_3_3_to_int_fu_377_p1 = tempVal_1_3_3_reg_558;

assign tmp_10_fu_285_p2 = (tmp_9_fu_279_p2 & tmp_5_reg_529);

assign tmp_11_fu_293_p4 = {{tempVal_1_1_3_to_int_fu_290_p1[30:23]}};

assign tmp_12_fu_303_p1 = tempVal_1_1_3_to_int_fu_290_p1[22:0];

assign tmp_13_fu_319_p2 = (notrhs6_fu_313_p2 | notlhs5_fu_307_p2);

assign tmp_15_fu_325_p2 = (tmp_13_fu_319_p2 & grp_fu_140_p2);

assign tmp_16_fu_340_p4 = {{tempVal_1_2_3_to_int_fu_337_p1[30:23]}};

assign tmp_17_fu_350_p1 = tempVal_1_2_3_to_int_fu_337_p1[22:0];

assign tmp_18_fu_366_p2 = (notrhs8_fu_360_p2 | notlhs7_fu_354_p2);

assign tmp_1_fu_226_p3 = {{ap_phi_mux_i_phi_fu_120_p4}, {2'd0}};

assign tmp_20_fu_372_p2 = (tmp_19_reg_553 & tmp_18_fu_366_p2);

assign tmp_21_fu_380_p4 = {{tempVal_1_3_3_to_int_fu_377_p1[30:23]}};

assign tmp_22_fu_390_p1 = tempVal_1_3_3_to_int_fu_377_p1[22:0];

assign tmp_23_fu_406_p2 = (notrhs1_fu_400_p2 | notlhs9_fu_394_p2);

assign tmp_25_fu_412_p2 = (tmp_23_fu_406_p2 & grp_fu_140_p2);

assign tmp_26_fu_331_p2 = (tmp_15_fu_325_p2 | tmp_10_fu_285_p2);

assign tmp_27_fu_418_p2 = (tmp_25_fu_412_p2 | tmp_20_fu_372_p2);

assign tmp_28_fu_424_p2 = (tmp_27_reg_565 | tmp_26_reg_541);

assign tmp_3_fu_253_p4 = {{tempVal_1_0_3_to_int_fu_250_p1[30:23]}};

assign tmp_4_fu_234_p1 = tmp_1_reg_446;

assign tmp_6_fu_263_p1 = tempVal_1_0_3_to_int_fu_250_p1[22:0];

assign tmp_7_fu_428_p3 = ((tmp_28_fu_424_p2[0:0] === 1'b1) ? 32'd1065353216 : 32'd0);

assign tmp_9_fu_279_p2 = (notrhs_fu_273_p2 | notlhs_fu_267_p2);

assign tmp_fu_214_p2 = ((ap_phi_mux_i_phi_fu_120_p4 == 10'd1000) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_1_reg_446[1:0] <= 2'b00;
    data2_addr_reg_451[1:0] <= 2'b00;
    data2_addr_reg_451[31:12] <= 20'b00000000000000000000;
    data2_addr_reg_451_pp0_iter1_reg[1:0] <= 2'b00;
    data2_addr_reg_451_pp0_iter1_reg[31:12] <= 20'b00000000000000000000;
    data2_addr_reg_451_pp0_iter2_reg[1:0] <= 2'b00;
    data2_addr_reg_451_pp0_iter2_reg[31:12] <= 20'b00000000000000000000;
    tmp_7_reg_570[22:0] <= 23'b00000000000000000000000;
    tmp_7_reg_570[31:30] <= 2'b00;
end

endmodule //myFuncAccel
