// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    // the output is a 1 when a and b are 1
    // the output is 0 when a and b are 0

endmodule
