# Graduate_Project

## 졸업작품 - NoC Simulation RTL 설계
- NoCGEN(Hiroki Matsutani) 기반 RTL 설계
- SIMBA(Scalable Multi-Chip-Module-Based Deep Neural Network Inference Accelerator) architecture design
- Dataflow simulation

(1) 4*5 Router 확장 ~ 5/9
- noctest.v & noc.v signal 확장

![image](https://user-images.githubusercontent.com/98706037/236812554-a4b65faf-e07b-4a71-a4de-648aef8d6fe5.png)

(2) Packet Generator
