Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Dec 16 16:03:07 2020
| Host         : david-x555lb running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file nexys4ddr_control_sets.rpt
| Design       : nexys4ddr
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   144 |
|    Minimum number of control sets                        |   144 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   335 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   144 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |    24 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    67 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             318 |          141 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             811 |          288 |
| Yes          | No                    | No                     |             575 |          206 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1289 |          415 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                      Enable Signal                     |                           Set/Reset Signal                          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                              |                                                        | ledRGB1_g_i_1_n_0                                                   |                1 |              1 |         1.00 |
|  BloquePWM/DivisorF/clkout                                  | BloquePWM/MaquinaEstadosPWM1/ENABLE                    |                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              |                                                        | ledRGB1_r_i_1_n_0                                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              |                                                        | ledRGB1_b_i_1_n_0                                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | serial_tx_i_1_n_0                                      | basesoc_int_rst                                                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | uart1_tx_i_1_n_0                                       | basesoc_int_rst                                                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | picorv32/instr_lui0                                    | picorv32/instr_jalr_i_1_n_0                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              |                                                        | ledRGB2_g_i_1_n_0                                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              |                                                        | ledRGB2_r_i_1_n_0                                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              |                                                        | ledRGB2_b_i_1_n_0                                                   |                1 |              1 |         1.00 |
|  bloqueultrasonido/maquinadeestados0/divisorfrecme0/CLKOUT2 |                                                        |                                                                     |                1 |              2 |         2.00 |
|  bloqueultrasonido/ultrasonido0/divisorfrecgen0/CLKOUT1     |                                                        |                                                                     |                1 |              2 |         2.00 |
|  bloqueultrasonido/ultrasonido0/divisorfrec0/CLK            |                                                        |                                                                     |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG                                              | basesoc_basesoc_sink_ready192_out                      | basesoc_basesoc_sink_ready1                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/basesoc_tx_fifo_wrport_we__0                  | basesoc_int_rst                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/basesoc_basesoc_uart_tx_fifo_wrport_we__0     | basesoc_int_rst                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | basesoc_rx_fifo_wrport_we__0                           | basesoc_int_rst                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | basesoc_uart1_phy_sink_ready183_out                    | basesoc_uart1_phy_sink_ready1                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/pcpi_timeout_counter[3]_i_2_n_0               | picorv32/pcpi_mul/SS[0]                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | basesoc_basesoc_rx_bitcount                            | basesoc_basesoc_rx_busy                                             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                              | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0           | picorv32/instr_timer_i_1_n_0                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | basesoc_basesoc_uart_tx_fifo_consume[2]_i_1_n_0        | basesoc_int_rst                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/basesoc_basesoc_uart_rx_fifo_readable_reg_0   | basesoc_int_rst                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | basesoc_uart1_phy_rx_bitcount                          | basesoc_uart1_phy_rx_busy                                           |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                              | picorv32/basesoc_rx_fifo_readable_reg_0                | basesoc_int_rst                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | basesoc_basesoc_uart_rx_fifo_wrport_we__0              | basesoc_int_rst                                                     |                1 |              4 |         4.00 |
|  BloquePWM/DivisorF/clkout                                  |                                                        |                                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | basesoc_tx_fifo_consume[2]_i_1_n_0                     | basesoc_int_rst                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              |                                                        | picorv32/pcpi_mul/instr_mulhu_i_1_n_0                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              |                                                        | picorv32/pcpi_div/instr_rem_i_1_n_0                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/basesoc_basesoc_uart_tx_fifo_level0_reg[0][0] | basesoc_int_rst                                                     |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                              | picorv32/pcpi_mul/instr_jal_reg                        | picorv32/pcpi_mul/mem_do_prefetch_reg                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                              | picorv32/instr_lui0                                    | picorv32/decoded_rs1__0[4]                                          |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                              | picorv32/basesoc_rx_fifo_readable_reg[0]               | basesoc_int_rst                                                     |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                              | picorv32/E[0]                                          | basesoc_int_rst                                                     |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                              | picorv32/basesoc_basesoc_uart_rx_fifo_readable_reg[0]  | basesoc_int_rst                                                     |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                              | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0           | picorv32/instr_lhu_i_1_n_0                                          |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                              | picorv32/latched_rd[5]_i_1_n_0                         |                                                                     |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                              |                                                        | picorv32/mem_addr_reg[12]_0[0]                                      |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                              |                                                        | picorv32/mem_addr_reg[12]_3[0]                                      |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                              | picorv32/mem_wdata_reg[1]_6[0]                         |                                                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/mem_addr_reg[4]_1[0]                          | basesoc_int_rst                                                     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                              | picorv32/mem_addr_reg[3]_4[0]                          | basesoc_int_rst                                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/mem_addr_reg[3]_2[0]                          | basesoc_int_rst                                                     |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                              | picorv32/mem_addr_reg[15]_1[0]                         | basesoc_int_rst                                                     |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                              | basesoc_tx_fifo_syncfifo_re                            |                                                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                              | basesoc_uart1_phy_tx_reg[7]_i_1_n_0                    |                                                                     |                2 |              8 |         4.00 |
|  bloqueultrasonido/ultrasonido0/divisorfrecd0/CLKOUTD       | bloqueultrasonido/ultrasonido0/contador0/calculate     | bloqueultrasonido/maquinadeestados0/meultrasonido0/reset            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/mem_wdata_reg[1]_5[0]                         |                                                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/mem_addr_reg[15]_0[0]                         | basesoc_int_rst                                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                              |                                                        | picorv32/mem_addr_reg[11]_1[0]                                      |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                              | basesoc_uart1_phy_source_payload_data__0               | basesoc_int_rst                                                     |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                              | basesoc_basesoc_uart_tx_fifo_syncfifo_re               |                                                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                              | basesoc_uart1_phy_rx_reg                               |                                                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                              | basesoc_basesoc_tx_reg[7]_i_1_n_0                      |                                                                     |                2 |              8 |         4.00 |
|  bloqueultrasonido/ultrasonido0/divisorfrecd0/CLKOUTD       | bloqueultrasonido/ultrasonido0/divisor0/DONE_i_1_n_0   | bloqueultrasonido/maquinadeestados0/meultrasonido0/reset            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                              | basesoc_basesoc_source_payload_data__0                 | basesoc_int_rst                                                     |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                              | picorv32/mem_addr_reg[3]_3[0]                          | basesoc_int_rst                                                     |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                              | picorv32/mem_addr_reg[4]_2[0]                          | basesoc_int_rst                                                     |                4 |              8 |         2.00 |
|  bloqueultrasonido/ultrasonido0/divisorfrec0/CLK            | us_echo_IBUF                                           | bloqueultrasonido/maquinadeestados0/meultrasonido0/reset            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                              | modulo_ir/reg_distancia[7]_i_1_n_0                     |                                                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                              | basesoc_basesoc_rx_reg                                 |                                                                     |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                              |                                                        | picorv32/mem_addr_reg[2]_6                                          |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                              |                                                        | picorv32/mem_addr_reg[15]_2[0]                                      |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                              | picorv32/mem_addr_reg[2]_0[0]                          | basesoc_int_rst                                                     |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                              |                                                        | picorv32/mem_addr_reg[2]_7                                          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                              |                                                        | bloqueultrasonido/ultrasonido0/divisorfrecgen0/CLKOUT1_1            |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                                              |                                                        | picorv32/mem_addr_reg[2]_3[0]                                       |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG                                              | basesoc_pxl_tick                                       | RSTC                                                                |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                                              | basesoc_h_count                                        | clear                                                               |                3 |             10 |         3.33 |
|  BloquePWM/DivisorF/clkout                                  |                                                        | BloquePWM/pwm1/contador[10]_i_1_n_0                                 |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                                              |                                                        | bloqueultrasonido/ultrasonido0/divisorfrec0/CLKOUT                  |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                                              |                                                        | bloqueultrasonido/ultrasonido0/divisorfrecd0/count_1462[10]_i_1_n_0 |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG                                              |                                                        | bloqueultrasonido/maquinadeestados0/divisorfrecme0/CLKOUT2_0        |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                                              | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0           | picorv32/decoded_imm[30]_i_1_n_0                                    |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG                                              |                                                        | BloquePWM/DivisorF/clkout_0                                         |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/mem_addr_reg[3]_1[0]                          | basesoc_int_rst                                                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG                                              | picorv32/basesoc_basesoc_uart_tx_fifo_wrport_we__0     |                                                                     |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                              | picorv32/basesoc_tx_fifo_wrport_we__0                  |                                                                     |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                              | basesoc_rx_fifo_wrport_we__0                           |                                                                     |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                              | basesoc_basesoc_uart_rx_fifo_wrport_we__0              |                                                                     |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                              |                                                        | basesoc_dgt_tick_count[0]_i_1_n_0                                   |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG                                              | picorv32/mem_xfer                                      |                                                                     |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG                                              |                                                        | picorv32/mem_addr_reg[11]_2[0]                                      |                9 |             19 |         2.11 |
|  clk_IBUF_BUFG                                              | picorv32/builder_error                                 | picorv32/mem_valid_reg_0                                            |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/mem_addr_reg[11]_0[0]                         | basesoc_int_rst                                                     |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG                                              | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0           | picorv32/mem_state2                                                 |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG                                              |                                                        | modulo_ir/cont_ancho[7]_i_1_n_0                                     |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/builder_csrbank4_r_width0_re                  | picorv32/builder_state_reg_0                                        |               11 |             30 |         2.73 |
|  clk_IBUF_BUFG                                              | picorv32/builder_csrbank5_r_width0_re                  | picorv32/builder_state_reg_6                                        |                9 |             30 |         3.33 |
|  clk_IBUF_BUFG                                              | picorv32/builder_csrbank4_g_width0_re                  | picorv32/builder_state_reg_2                                        |               10 |             30 |         3.00 |
|  clk_IBUF_BUFG                                              | picorv32/builder_csrbank4_g_period0_re                 | picorv32/builder_state_reg_1                                        |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                                              | picorv32/builder_csrbank5_b_width0_re                  | picorv32/builder_state_reg_10                                       |                7 |             30 |         4.29 |
|  clk_IBUF_BUFG                                              | picorv32/builder_csrbank5_g_width0_re                  | picorv32/builder_state_reg_8                                        |               10 |             30 |         3.00 |
|  clk_IBUF_BUFG                                              | picorv32/builder_csrbank4_b_period0_re                 | picorv32/builder_state_reg_3                                        |                9 |             30 |         3.33 |
|  clk_IBUF_BUFG                                              | picorv32/builder_csrbank5_r_period0_re                 | picorv32/builder_state_reg_5                                        |               13 |             30 |         2.31 |
|  clk_IBUF_BUFG                                              | picorv32/builder_csrbank5_g_period0_re                 | picorv32/builder_state_reg_7                                        |               10 |             30 |         3.00 |
|  clk_IBUF_BUFG                                              | picorv32/builder_csrbank5_b_period0_re                 | picorv32/builder_state_reg_9                                        |                9 |             30 |         3.33 |
|  clk_IBUF_BUFG                                              | picorv32/builder_csrbank4_b_width0_re                  | picorv32/builder_state_reg_4                                        |               10 |             30 |         3.00 |
|  clk_IBUF_BUFG                                              | picorv32/builder_csrbank4_r_period0_re                 | picorv32/builder_state_reg                                          |               11 |             30 |         2.73 |
|  clk_IBUF_BUFG                                              | picorv32/pcpi_div/divisor                              | picorv32/pcpi_div/divisor[30]_i_1_n_0                               |               13 |             31 |         2.38 |
|  clk_IBUF_BUFG                                              | picorv32/reg_op1[31]_i_1_n_0                           |                                                                     |               27 |             32 |         1.19 |
|  clk_IBUF_BUFG                                              | picorv32/mem_addr_reg[2]_1[0]                          | basesoc_int_rst                                                     |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG                                              | picorv32/pcpi_div/quotient_msk                         | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0                          |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG                                              | picorv32/mem_addr_reg[3]_5[0]                          | basesoc_int_rst                                                     |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG                                              |                                                        | picorv32/SR[0]                                                      |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                              | picorv32/pcpi_mul/pcpi_wr0                             |                                                                     |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                                              |                                                        | picorv32/mem_addr_reg[12]_2[0]                                      |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                                              | picorv32/mem_addr_reg[4]_0[0]                          | basesoc_int_rst                                                     |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                                              | picorv32/mem_addr_reg[3]_0[0]                          | basesoc_int_rst                                                     |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                              |                                                        | picorv32/mem_addr_reg[2]_4[0]                                       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG                                              |                                                        | p_10_in                                                             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                              |                                                        | basesoc_ledRGB_1_r_counter[0]_i_1_n_0                               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                              |                                                        | basesoc_ledRGB_1_g_counter[0]_i_1_n_0                               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                              |                                                        | picorv32/mem_addr_reg[12]_4[0]                                      |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                                              |                                                        | basesoc_ledRGB_2_g_counter[0]_i_1_n_0                               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                              |                                                        | basesoc_ledRGB_1_b_counter[0]_i_1_n_0                               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/timer                                         | picorv32/mem_state2                                                 |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG                                              | picorv32/pcpi_div/dividend                             |                                                                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/pcpi_div/divisor                              |                                                                     |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                              |                                                        | picorv32/mem_addr_reg[2]_5[0]                                       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                              | picorv32/pcpi_div/quotient                             | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0                          |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                              |                                                        | picorv32/mem_addr_reg[12]_1[0]                                      |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                                              | basesoc_basesoc_soccontroller_bus_errors               | basesoc_int_rst                                                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                              |                                                        | p_24_in                                                             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                              |                                                        | basesoc_ledRGB_2_b_counter[0]_i_1_n_0                               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/mem_addr_reg[2]_2[0]                          | basesoc_int_rst                                                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/reg_op2[31]_i_1_n_0                           |                                                                     |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                              |                                                        | basesoc_ledRGB_2_r_counter[0]_i_1_n_0                               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/irq_mask                                      | picorv32/mem_state2                                                 |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                                              | basesoc_basesoc_timer_update_value_re                  | basesoc_int_rst                                                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/mem_wdata[31]_i_1_n_0                         |                                                                     |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG                                              | picorv32/mem_addr[31]_i_1_n_0                          |                                                                     |               28 |             34 |         1.21 |
|  clk_IBUF_BUFG                                              | picorv32/instr_lui0                                    |                                                                     |               12 |             34 |         2.83 |
|  clk_IBUF_BUFG                                              | picorv32/pcpi_mul/basesoc_int_rst_reg                  | picorv32/pcpi_mul/mul_counter[6]                                    |               18 |             47 |         2.61 |
|  clk_IBUF_BUFG                                              | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0           |                                                                     |               20 |             52 |         2.60 |
|  clk_IBUF_BUFG                                              | picorv32/reg_pc                                        | picorv32/mem_state2                                                 |               20 |             64 |         3.20 |
|  clk_IBUF_BUFG                                              | picorv32/irq_delay                                     | picorv32/mem_state2                                                 |               17 |             65 |         3.82 |
|  clk_IBUF_BUFG                                              | picorv32/builder_csrbank15_mem_adr0_re                 | basesoc_int_rst                                                     |               14 |             67 |         4.79 |
|  clk_IBUF_BUFG                                              |                                                        | picorv32/mem_state2                                                 |               28 |             81 |         2.89 |
|  clk_IBUF_BUFG                                              |                                                        | basesoc_int_rst                                                     |               43 |             85 |         1.98 |
|  clk_IBUF_BUFG                                              | picorv32/p_0_in__0                                     |                                                                     |               22 |             88 |         4.00 |
|  clk_IBUF_BUFG                                              | picorv32/pcpi_mul/basesoc_int_rst_reg                  |                                                                     |               40 |            166 |         4.15 |
|  clk_IBUF_BUFG                                              |                                                        |                                                                     |              136 |            308 |         2.26 |
+-------------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+


