// Seed: 2623444476
module module_0 #(
    parameter id_3 = 32'd95
) (
    id_1,
    id_2
);
  output tri1 id_2;
  output wire id_1;
  wire _id_3;
  assign id_2 = 1;
  logic [7:0][id_3 : ( "" ==  1  )] id_4;
  always #1 begin : LABEL_0
    id_4[1] = -1;
  end
  always force id_1 = id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd15
) (
    input supply1 _id_0,
    input tri id_1,
    output wire id_2
);
  assign id_2 = -1 ? 1'b0 : id_1 ? id_0 : id_0;
  logic [7:0] id_4;
  wire id_5;
  assign id_4[id_0] = 1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
