

================================================================
== Vitis HLS Report for 'fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5'
================================================================
* Date:           Thu May  9 14:36:02 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_31 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.596 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_55_5  |        5|        5|         1|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2561|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    76|       0|     870|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     117|    -|
|Register         |        -|     -|     648|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    76|     648|    3548|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     3|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U85   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U86   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U87   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U88   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U89   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U90   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U91   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U92   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U93   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U94   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U95   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U96   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U97   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U98   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U99   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U100  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U101  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U102  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U103  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_10_4_32_1_1_U104       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U105       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U106       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U114       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U115       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_3_2_32_1_1_U107        |mux_3_2_32_1_1        |        0|   0|  0|  14|    0|
    |mux_4_2_32_1_1_U108        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    |mux_5_3_32_1_1_U109        |mux_5_3_32_1_1        |        0|   0|  0|  26|    0|
    |mux_6_3_32_1_1_U110        |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_7_3_32_1_1_U111        |mux_7_3_32_1_1        |        0|   0|  0|  37|    0|
    |mux_8_3_32_1_1_U112        |mux_8_3_32_1_1        |        0|   0|  0|  43|    0|
    |mux_9_4_32_1_1_U113        |mux_9_4_32_1_1        |        0|   0|  0|  49|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|  76|  0| 870|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln55_fu_1377_p2       |         +|   0|  0|  12|           5|           3|
    |add_ln68_10_fu_1106_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln68_11_fu_1132_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln68_12_fu_1138_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln68_13_fu_1169_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln68_14_fu_1175_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln68_15_fu_1201_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln68_16_fu_1207_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln68_17_fu_1238_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln68_18_fu_1244_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln68_19_fu_1270_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln68_1_fu_717_p2      |         +|   0|  0|  12|           5|           3|
    |add_ln68_20_fu_1276_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln68_21_fu_1307_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln68_22_fu_1313_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln68_23_fu_1325_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln68_24_fu_1331_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln68_25_fu_1365_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln68_26_fu_1371_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln68_2_fu_769_p2      |         +|   0|  0|  12|           5|           3|
    |add_ln68_3_fu_802_p2      |         +|   0|  0|  12|           5|           3|
    |add_ln68_4_fu_841_p2      |         +|   0|  0|  12|           5|           3|
    |add_ln68_5_fu_876_p2      |         +|   0|  0|  12|           5|           2|
    |add_ln68_6_fu_917_p2      |         +|   0|  0|  12|           5|           2|
    |add_ln68_7_fu_954_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln68_8_fu_1069_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln68_9_fu_1100_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_fu_670_p2        |         +|   0|  0|  12|           5|           4|
    |tmp_11_fu_1343_p11        |         -|   0|  0|  12|           4|           4|
    |tmp_1_fu_682_p11          |         -|   0|  0|  12|           1|           4|
    |tmp_2_fu_729_p11          |         -|   0|  0|  12|           2|           4|
    |tmp_4_fu_814_p5           |         -|   0|  0|   9|           1|           2|
    |tmp_5_fu_853_p6           |         -|   0|  0|  10|           3|           3|
    |tmp_6_fu_888_p7           |         -|   0|  0|  10|           3|           3|
    |tmp_8_fu_966_p9           |         -|   0|  0|  10|           1|           3|
    |tmp_9_fu_1003_p10         |         -|   0|  0|  12|           4|           4|
    |and_ln68_10_fu_1232_p2    |       and|   0|  0|  64|          64|          64|
    |and_ln68_11_fu_1250_p2    |       and|   0|  0|  64|          64|          64|
    |and_ln68_12_fu_1264_p2    |       and|   0|  0|  64|          64|          64|
    |and_ln68_13_fu_1287_p2    |       and|   0|  0|  64|          64|          64|
    |and_ln68_14_fu_1301_p2    |       and|   0|  0|  64|          64|          64|
    |and_ln68_15_fu_1319_p2    |       and|   0|  0|  64|          64|          64|
    |and_ln68_1_fu_1080_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_2_fu_1094_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_3_fu_1112_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_4_fu_1126_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_5_fu_1149_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_6_fu_1163_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_7_fu_1181_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_8_fu_1195_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_9_fu_1218_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_fu_1063_p2       |       and|   0|  0|  64|          64|          64|
    |icmp_ln68_1_fu_763_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_2_fu_796_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_3_fu_835_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_4_fu_870_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_5_fu_911_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_6_fu_948_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_7_fu_991_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_fu_711_p2       |      icmp|   0|  0|  12|           5|           4|
    |select_ln68_1_fu_1086_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln68_2_fu_1118_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln68_3_fu_1155_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln68_4_fu_1187_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln68_5_fu_1224_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln68_6_fu_1256_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln68_7_fu_1293_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln68_fu_1055_p3    |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |tmp_3_fu_781_p4           |       xor|   0|  0|   2|           2|           2|
    |tmp_7_fu_929_p8           |       xor|   0|  0|   3|           3|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|2561|        2358|        2345|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add12039_fu_168          |   9|          2|   64|        128|
    |add120_12640_fu_172      |   9|          2|   64|        128|
    |add120_241_fu_176        |   9|          2|   64|        128|
    |add120_342_fu_180        |   9|          2|   64|        128|
    |add120_443_fu_184        |   9|          2|   64|        128|
    |add120_544_fu_188        |   9|          2|   64|        128|
    |add120_645_fu_192        |   9|          2|   64|        128|
    |add120_746_fu_196        |   9|          2|   64|        128|
    |add120_847_fu_200        |   9|          2|   64|        128|
    |add120_948_fu_204        |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i1_fu_208                |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 117|         26|  647|       1294|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add12039_fu_168          |  64|   0|   64|          0|
    |add120_12640_fu_172      |  64|   0|   64|          0|
    |add120_241_fu_176        |  64|   0|   64|          0|
    |add120_342_fu_180        |  64|   0|   64|          0|
    |add120_443_fu_184        |  64|   0|   64|          0|
    |add120_544_fu_188        |  64|   0|   64|          0|
    |add120_645_fu_192        |  64|   0|   64|          0|
    |add120_746_fu_196        |  64|   0|   64|          0|
    |add120_847_fu_200        |  64|   0|   64|          0|
    |add120_948_fu_204        |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i1_fu_208                |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 648|   0|  648|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|add55_150_reload         |   in|   64|     ap_none|                               add55_150_reload|        scalar|
|add55_251_reload         |   in|   64|     ap_none|                               add55_251_reload|        scalar|
|add55_352_reload         |   in|   64|     ap_none|                               add55_352_reload|        scalar|
|add55_453_reload         |   in|   64|     ap_none|                               add55_453_reload|        scalar|
|add55_554_reload         |   in|   64|     ap_none|                               add55_554_reload|        scalar|
|add55_655_reload         |   in|   64|     ap_none|                               add55_655_reload|        scalar|
|add55_756_reload         |   in|   64|     ap_none|                               add55_756_reload|        scalar|
|add55_857_reload         |   in|   64|     ap_none|                               add55_857_reload|        scalar|
|add55_958_reload         |   in|   64|     ap_none|                               add55_958_reload|        scalar|
|arg1_r_1_reload          |   in|   32|     ap_none|                                arg1_r_1_reload|        scalar|
|arg1_r_2_reload          |   in|   32|     ap_none|                                arg1_r_2_reload|        scalar|
|arg1_r_3_reload          |   in|   32|     ap_none|                                arg1_r_3_reload|        scalar|
|arg1_r_4_reload          |   in|   32|     ap_none|                                arg1_r_4_reload|        scalar|
|arg1_r_5_reload          |   in|   32|     ap_none|                                arg1_r_5_reload|        scalar|
|arg1_r_6_reload          |   in|   32|     ap_none|                                arg1_r_6_reload|        scalar|
|arg1_r_7_reload          |   in|   32|     ap_none|                                arg1_r_7_reload|        scalar|
|arg1_r_8_reload          |   in|   32|     ap_none|                                arg1_r_8_reload|        scalar|
|arg1_r_9_reload          |   in|   32|     ap_none|                                arg1_r_9_reload|        scalar|
|arg2_r_reload            |   in|   32|     ap_none|                                  arg2_r_reload|        scalar|
|arg2_r_8_reload          |   in|   32|     ap_none|                                arg2_r_8_reload|        scalar|
|arg2_r_9_reload          |   in|   32|     ap_none|                                arg2_r_9_reload|        scalar|
|arg2_r_1_reload          |   in|   32|     ap_none|                                arg2_r_1_reload|        scalar|
|arg2_r_2_reload          |   in|   32|     ap_none|                                arg2_r_2_reload|        scalar|
|arg2_r_3_reload          |   in|   32|     ap_none|                                arg2_r_3_reload|        scalar|
|arg2_r_4_reload          |   in|   32|     ap_none|                                arg2_r_4_reload|        scalar|
|arg2_r_5_reload          |   in|   32|     ap_none|                                arg2_r_5_reload|        scalar|
|arg2_r_6_reload          |   in|   32|     ap_none|                                arg2_r_6_reload|        scalar|
|arg2_r_7_reload          |   in|   32|     ap_none|                                arg2_r_7_reload|        scalar|
|arg1_r_reload            |   in|   32|     ap_none|                                  arg1_r_reload|        scalar|
|add120_948_out           |  out|   64|      ap_vld|                                 add120_948_out|       pointer|
|add120_948_out_ap_vld    |  out|    1|      ap_vld|                                 add120_948_out|       pointer|
|add120_847_out           |  out|   64|      ap_vld|                                 add120_847_out|       pointer|
|add120_847_out_ap_vld    |  out|    1|      ap_vld|                                 add120_847_out|       pointer|
|add120_746_out           |  out|   64|      ap_vld|                                 add120_746_out|       pointer|
|add120_746_out_ap_vld    |  out|    1|      ap_vld|                                 add120_746_out|       pointer|
|add120_645_out           |  out|   64|      ap_vld|                                 add120_645_out|       pointer|
|add120_645_out_ap_vld    |  out|    1|      ap_vld|                                 add120_645_out|       pointer|
|add120_544_out           |  out|   64|      ap_vld|                                 add120_544_out|       pointer|
|add120_544_out_ap_vld    |  out|    1|      ap_vld|                                 add120_544_out|       pointer|
|add120_443_out           |  out|   64|      ap_vld|                                 add120_443_out|       pointer|
|add120_443_out_ap_vld    |  out|    1|      ap_vld|                                 add120_443_out|       pointer|
|add120_342_out           |  out|   64|      ap_vld|                                 add120_342_out|       pointer|
|add120_342_out_ap_vld    |  out|    1|      ap_vld|                                 add120_342_out|       pointer|
|add120_241_out           |  out|   64|      ap_vld|                                 add120_241_out|       pointer|
|add120_241_out_ap_vld    |  out|    1|      ap_vld|                                 add120_241_out|       pointer|
|add120_12640_out         |  out|   64|      ap_vld|                               add120_12640_out|       pointer|
|add120_12640_out_ap_vld  |  out|    1|      ap_vld|                               add120_12640_out|       pointer|
|add12039_out             |  out|   64|      ap_vld|                                   add12039_out|       pointer|
|add12039_out_ap_vld      |  out|    1|      ap_vld|                                   add12039_out|       pointer|
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+

