<img src="https://r2cdn.perplexity.ai/pplx-full-logo-primary-dark%402x.png" style="height:64px;margin-right:32px"/>

# unit 3 pls

**Unit 3 – Memory System**[^1]
├── Basic Concepts[^1]
│   ├── Memory Locations and Addresses[^1]
│   ├── Memory Connection to Processor[^1]
│   └── Address/Data/Control Lines[^1]
├── Semiconductor RAM Memories[^1]
│   ├── Static RAM (SRAM)[^1]
│   │   ├── SRAM Cell Structure[^1]
│   │   └── CMOS SRAM[^1]
│   ├── Dynamic RAM (DRAM)[^1]
│   │   ├── DRAM Cell (Capacitor+Transistor)[^1]
│   │   └── Refresh Operation[^1]
│   ├── Synchronous DRAM (SDRAM)[^1]
│   ├── DDR SDRAM[^1]
│   └── Rambus Memory[^1]
├── Read-Only Memories (ROM)[^1]
│   ├── Mask ROM[^1]
│   ├── PROM[^1]
│   ├── EPROM[^1]
│   ├── EEPROM[^1]
│   └── Flash Memory[^1]
├── Direct Memory Access (DMA)[^1]
│   ├── DMA Controller[^1]
│   ├── DMA Operation[^1]
│   └── DMA Channels[^1]
├── Memory Hierarchy[^1]
│   ├── Registers → Cache → Main Memory → Disk[^1]
│   └── Cache Hit/Miss[^1]
├── Cache Memories[^1]
│   ├── Cache Mapping Functions[^1]
│   │   ├── Direct Mapping[^1]
│   │   ├── Associative Mapping[^1]
│   │   └── Set-Associative Mapping[^1]
│   └── Cache Address Fields (Tag/Block/Word)[^1]
└── Virtual Memory[^1]
├── Page Tables[^1]
├── MMU (Memory Management Unit)[^1]
├── TLB (Translation Lookaside Buffer)[^1]
└── Page Faults[^1]

<div align="center">⁂</div>

[^1]: Unit-3-Memory.pdf

