Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Aug 27 16:29:43 2024
| Host         : DESKTOP-VQQPT2C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SPI_ADDR_control_sets_placed.rpt
| Design       : SPI_ADDR
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            5 |
| No           | No                    | Yes                    |              32 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |              17 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | led_debug[2]_i_1_n_0               | rst_OBUF         |                1 |              1 |
|  clk_IBUF_BUFG | led_debug[4]_i_1_n_0               | rst_OBUF         |                1 |              1 |
|  clk_IBUF_BUFG | led_debug[1]_i_1_n_0               | rst_OBUF         |                1 |              1 |
|  clk_IBUF_BUFG | led_debug[3]_i_1_n_0               | rst_OBUF         |                1 |              1 |
|  clk_IBUF_BUFG | nss_i_1_n_0                        | rst_OBUF         |                1 |              1 |
|  clk_IBUF_BUFG | btn_sck/btn1/E[0]                  | rst_OBUF         |                1 |              1 |
|  clk_IBUF_BUFG | btn_sck/ed/ff_old_reg_0            | rst_OBUF         |                1 |              1 |
|  clk_IBUF_BUFG | usec_clk/ed1/mosi1_out             |                  |                1 |              1 |
|  clk_IBUF_BUFG | nolabel_line83/count_bit_reg[2][0] | rst_OBUF         |                2 |              4 |
|  clk_IBUF_BUFG | addr[5]_i_1_n_0                    |                  |                1 |              5 |
|  clk_IBUF_BUFG | data[7]_i_1_n_0                    |                  |                2 |              6 |
|  clk_IBUF_BUFG | nolabel_line83/E[0]                | rst_OBUF         |                2 |              6 |
|  clk_IBUF_BUFG |                                    | rst_OBUF         |                3 |             11 |
|  clk_IBUF_BUFG |                                    |                  |                5 |             17 |
| ~clk_IBUF_BUFG |                                    | rst_OBUF         |                5 |             21 |
+----------------+------------------------------------+------------------+------------------+----------------+


