# Read RTL
read_verilog ../rtl/alu4bit.v

# Set top module
hierarchy -check -top alu4bit

# Perform synthesis
proc; opt; fsm; opt; techmap; opt

# Map to generic gates
abc -fast

# Generate reports
stat
write_verilog alu4bit_synth.v

# Optional JSON output
write_json alu4bit_synth.json
