
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 5.70

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   3.08 source latency core.CPU_Xreg_value_a5[15][2]$_DFF_P_/CLK ^
  -2.89 target latency core.OUT[2]$_DFF_P_/CLK ^
   0.58 clock uncertainty
   0.00 CRPR
--------------
   0.77 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core.CPU_Dmem_value_a5[1][26]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_dmem_rd_data_a5[26]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          2.00    2.00   clock source latency
     1    0.28    0.00    0.00    2.00 ^ pll/CLK (avsdpll)
                                         CLK_keer (net)
                  0.04    0.02    2.02 ^ clkbuf_0_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.22    0.23    0.27    2.29 ^ clkbuf_0_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK_keer (net)
                  0.23    0.00    2.29 ^ clkbuf_2_3_0_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.14    0.15    0.28    2.57 ^ clkbuf_2_3_0_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_3_0_CLK_keer (net)
                  0.15    0.00    2.57 ^ clkbuf_4_13__f_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.21    0.22    0.30    2.87 ^ clkbuf_4_13__f_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13__leaf_CLK_keer (net)
                  0.22    0.00    2.87 ^ clkbuf_leaf_58_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.06    0.20    3.07 ^ clkbuf_leaf_58_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_58_CLK_keer (net)
                  0.06    0.00    3.07 ^ core.CPU_Dmem_value_a5[1][26]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.33    3.40 ^ core.CPU_Dmem_value_a5[1][26]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_Dmem_value_a5[1][26] (net)
                  0.07    0.00    3.40 ^ _11538_/B2 (sky130_fd_sc_hd__a22oi_1)
     1    0.01    0.08    0.09    3.50 v _11538_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _05433_ (net)
                  0.08    0.00    3.50 v _11541_/B (sky130_fd_sc_hd__nand4_2)
     1    0.01    0.08    0.12    3.62 ^ _11541_/Y (sky130_fd_sc_hd__nand4_2)
                                         _05436_ (net)
                  0.08    0.00    3.62 ^ _11547_/B1 (sky130_fd_sc_hd__o22a_4)
     1    0.07    0.22    0.27    3.90 ^ _11547_/X (sky130_fd_sc_hd__o22a_4)
                                         core.w_CPU_dmem_rd_data_a4[26] (net)
                  0.22    0.01    3.91 ^ core.CPU_dmem_rd_data_a5[26]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.91   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          2.00    2.00   clock source latency
     1    0.28    0.00    0.00    2.00 ^ pll/CLK (avsdpll)
                                         CLK_keer (net)
                  0.04    0.02    2.02 ^ clkbuf_0_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.22    0.23    0.27    2.29 ^ clkbuf_0_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK_keer (net)
                  0.23    0.00    2.29 ^ clkbuf_2_1_0_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.13    0.14    0.27    2.56 ^ clkbuf_2_1_0_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1_0_CLK_keer (net)
                  0.14    0.00    2.56 ^ clkbuf_4_6__f_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.21    0.22    0.30    2.86 ^ clkbuf_4_6__f_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6__leaf_CLK_keer (net)
                  0.22    0.00    2.86 ^ clkbuf_leaf_105_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.06    0.19    3.05 ^ clkbuf_leaf_105_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_105_CLK_keer (net)
                  0.06    0.00    3.05 ^ core.CPU_dmem_rd_data_a5[26]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.92    3.98   clock uncertainty
                          0.00    3.98   clock reconvergence pessimism
                         -0.07    3.91   library hold time
                                  3.91   data required time
-----------------------------------------------------------------------------
                                  3.91   data required time
                                 -3.91   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[10][25]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          2.00    2.00   clock source latency
     1    0.28    0.00    0.00    2.00 ^ pll/CLK (avsdpll)
                                         CLK_keer (net)
                  0.04    0.02    2.02 ^ clkbuf_0_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.22    0.23    0.27    2.29 ^ clkbuf_0_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK_keer (net)
                  0.23    0.00    2.29 ^ clkbuf_2_0_0_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.14    0.15    0.28    2.57 ^ clkbuf_2_0_0_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_0_0_CLK_keer (net)
                  0.15    0.00    2.57 ^ clkbuf_4_2__f_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.21    0.22    0.30    2.87 ^ clkbuf_4_2__f_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2__leaf_CLK_keer (net)
                  0.22    0.00    2.87 ^ clkbuf_leaf_2_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.05    0.07    0.21    3.07 ^ clkbuf_leaf_2_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_2_CLK_keer (net)
                  0.07    0.00    3.08 ^ core.CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
     5    0.05    0.08    0.40    3.47 v core.CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         core.CPU_valid_load_a5 (net)
                  0.08    0.00    3.47 v _05918_/D (sky130_fd_sc_hd__or4_4)
    22    0.16    0.31    0.68    4.15 v _05918_/X (sky130_fd_sc_hd__or4_4)
                                         _01035_ (net)
                  0.31    0.00    4.15 v load_slew244/A (sky130_fd_sc_hd__buf_12)
    16    0.15    0.09    0.28    4.43 v load_slew244/X (sky130_fd_sc_hd__buf_12)
                                         net244 (net)
                  0.10    0.02    4.46 v _05919_/A (sky130_fd_sc_hd__clkinv_16)
    44    0.51    0.33    0.23    4.69 ^ _05919_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _01036_ (net)
                  0.35    0.06    4.75 ^ _08084_/B (sky130_fd_sc_hd__nor3b_1)
     1    0.01    0.11    0.13    4.88 v _08084_/Y (sky130_fd_sc_hd__nor3b_1)
                                         _02571_ (net)
                  0.11    0.00    4.88 v _08085_/B1 (sky130_fd_sc_hd__a31oi_4)
     8    0.11    0.78    0.64    5.52 ^ _08085_/Y (sky130_fd_sc_hd__a31oi_4)
                                         _02572_ (net)
                  0.78    0.00    5.53 ^ _08152_/A (sky130_fd_sc_hd__or3_4)
    50    0.49    1.39    1.17    6.70 ^ _08152_/X (sky130_fd_sc_hd__or3_4)
                                         _02638_ (net)
                  1.39    0.03    6.73 ^ _08564_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.18    0.12    6.85 v _08564_/Y (sky130_fd_sc_hd__nor2_1)
                                         _03034_ (net)
                  0.18    0.00    6.85 v _08565_/B1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.16    0.16    7.01 ^ _08565_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _03035_ (net)
                  0.16    0.00    7.01 ^ hold1775/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.58    7.59 ^ hold1775/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net2039 (net)
                  0.06    0.00    7.59 ^ _08566_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.10    0.06    7.65 v _08566_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _00561_ (net)
                  0.10    0.00    7.65 v hold1776/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.57    8.22 v hold1776/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net2040 (net)
                  0.05    0.00    8.22 v core.CPU_Xreg_value_a4[10][25]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.22   data arrival time

                         11.55   11.55   clock clk (rise edge)
                          2.00   13.55   clock source latency
     1    0.28    0.00    0.00   13.55 ^ pll/CLK (avsdpll)
                                         CLK_keer (net)
                  0.04    0.02   13.57 ^ clkbuf_0_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.22    0.23    0.27   13.84 ^ clkbuf_0_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK_keer (net)
                  0.23    0.00   13.84 ^ clkbuf_2_0_0_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.14    0.15    0.28   14.12 ^ clkbuf_2_0_0_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_0_0_CLK_keer (net)
                  0.15    0.00   14.12 ^ clkbuf_4_3__f_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.20    0.21    0.29   14.41 ^ clkbuf_4_3__f_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_CLK_keer (net)
                  0.21    0.00   14.41 ^ clkbuf_leaf_160_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.04    0.06    0.20   14.61 ^ clkbuf_leaf_160_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_160_CLK_keer (net)
                  0.06    0.00   14.61 ^ core.CPU_Xreg_value_a4[10][25]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.58   14.03   clock uncertainty
                          0.00   14.03   clock reconvergence pessimism
                         -0.11   13.92   library setup time
                                 13.92   data required time
-----------------------------------------------------------------------------
                                 13.92   data required time
                                 -8.22   data arrival time
-----------------------------------------------------------------------------
                                  5.70   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[10][25]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          2.00    2.00   clock source latency
     1    0.28    0.00    0.00    2.00 ^ pll/CLK (avsdpll)
                                         CLK_keer (net)
                  0.04    0.02    2.02 ^ clkbuf_0_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.22    0.23    0.27    2.29 ^ clkbuf_0_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK_keer (net)
                  0.23    0.00    2.29 ^ clkbuf_2_0_0_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.14    0.15    0.28    2.57 ^ clkbuf_2_0_0_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_0_0_CLK_keer (net)
                  0.15    0.00    2.57 ^ clkbuf_4_2__f_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.21    0.22    0.30    2.87 ^ clkbuf_4_2__f_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2__leaf_CLK_keer (net)
                  0.22    0.00    2.87 ^ clkbuf_leaf_2_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.05    0.07    0.21    3.07 ^ clkbuf_leaf_2_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_2_CLK_keer (net)
                  0.07    0.00    3.08 ^ core.CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
     5    0.05    0.08    0.40    3.47 v core.CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         core.CPU_valid_load_a5 (net)
                  0.08    0.00    3.47 v _05918_/D (sky130_fd_sc_hd__or4_4)
    22    0.16    0.31    0.68    4.15 v _05918_/X (sky130_fd_sc_hd__or4_4)
                                         _01035_ (net)
                  0.31    0.00    4.15 v load_slew244/A (sky130_fd_sc_hd__buf_12)
    16    0.15    0.09    0.28    4.43 v load_slew244/X (sky130_fd_sc_hd__buf_12)
                                         net244 (net)
                  0.10    0.02    4.46 v _05919_/A (sky130_fd_sc_hd__clkinv_16)
    44    0.51    0.33    0.23    4.69 ^ _05919_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _01036_ (net)
                  0.35    0.06    4.75 ^ _08084_/B (sky130_fd_sc_hd__nor3b_1)
     1    0.01    0.11    0.13    4.88 v _08084_/Y (sky130_fd_sc_hd__nor3b_1)
                                         _02571_ (net)
                  0.11    0.00    4.88 v _08085_/B1 (sky130_fd_sc_hd__a31oi_4)
     8    0.11    0.78    0.64    5.52 ^ _08085_/Y (sky130_fd_sc_hd__a31oi_4)
                                         _02572_ (net)
                  0.78    0.00    5.53 ^ _08152_/A (sky130_fd_sc_hd__or3_4)
    50    0.49    1.39    1.17    6.70 ^ _08152_/X (sky130_fd_sc_hd__or3_4)
                                         _02638_ (net)
                  1.39    0.03    6.73 ^ _08564_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.18    0.12    6.85 v _08564_/Y (sky130_fd_sc_hd__nor2_1)
                                         _03034_ (net)
                  0.18    0.00    6.85 v _08565_/B1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.16    0.16    7.01 ^ _08565_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _03035_ (net)
                  0.16    0.00    7.01 ^ hold1775/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.58    7.59 ^ hold1775/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net2039 (net)
                  0.06    0.00    7.59 ^ _08566_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.10    0.06    7.65 v _08566_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _00561_ (net)
                  0.10    0.00    7.65 v hold1776/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.57    8.22 v hold1776/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net2040 (net)
                  0.05    0.00    8.22 v core.CPU_Xreg_value_a4[10][25]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  8.22   data arrival time

                         11.55   11.55   clock clk (rise edge)
                          2.00   13.55   clock source latency
     1    0.28    0.00    0.00   13.55 ^ pll/CLK (avsdpll)
                                         CLK_keer (net)
                  0.04    0.02   13.57 ^ clkbuf_0_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.22    0.23    0.27   13.84 ^ clkbuf_0_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK_keer (net)
                  0.23    0.00   13.84 ^ clkbuf_2_0_0_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.14    0.15    0.28   14.12 ^ clkbuf_2_0_0_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_0_0_CLK_keer (net)
                  0.15    0.00   14.12 ^ clkbuf_4_3__f_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.20    0.21    0.29   14.41 ^ clkbuf_4_3__f_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_CLK_keer (net)
                  0.21    0.00   14.41 ^ clkbuf_leaf_160_CLK_keer/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.04    0.06    0.20   14.61 ^ clkbuf_leaf_160_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_160_CLK_keer (net)
                  0.06    0.00   14.61 ^ core.CPU_Xreg_value_a4[10][25]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.58   14.03   clock uncertainty
                          0.00   14.03   clock reconvergence pessimism
                         -0.11   13.92   library setup time
                                 13.92   data required time
-----------------------------------------------------------------------------
                                 13.92   data required time
                                 -8.22   data arrival time
-----------------------------------------------------------------------------
                                  5.70   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.05703549087047577

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0380

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.01212352141737938

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.43305400013923645

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0280

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[10][25]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   2.00    2.00   clock source latency
   0.00    2.00 ^ pll/CLK (avsdpll)
   0.29    2.29 ^ clkbuf_0_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
   0.28    2.57 ^ clkbuf_2_0_0_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    2.87 ^ clkbuf_4_2__f_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
   0.21    3.07 ^ clkbuf_leaf_2_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    3.08 ^ core.CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
   0.40    3.47 v core.CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
   0.68    4.15 v _05918_/X (sky130_fd_sc_hd__or4_4)
   0.28    4.43 v load_slew244/X (sky130_fd_sc_hd__buf_12)
   0.26    4.69 ^ _05919_/Y (sky130_fd_sc_hd__clkinv_16)
   0.19    4.88 v _08084_/Y (sky130_fd_sc_hd__nor3b_1)
   0.64    5.52 ^ _08085_/Y (sky130_fd_sc_hd__a31oi_4)
   1.17    6.70 ^ _08152_/X (sky130_fd_sc_hd__or3_4)
   0.16    6.85 v _08564_/Y (sky130_fd_sc_hd__nor2_1)
   0.16    7.01 ^ _08565_/Y (sky130_fd_sc_hd__a21oi_1)
   0.58    7.59 ^ hold1775/X (sky130_fd_sc_hd__dlygate4sd3_1)
   0.06    7.65 v _08566_/Y (sky130_fd_sc_hd__a21oi_1)
   0.57    8.22 v hold1776/X (sky130_fd_sc_hd__dlygate4sd3_1)
   0.00    8.22 v core.CPU_Xreg_value_a4[10][25]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           8.22   data arrival time

  11.55   11.55   clock clk (rise edge)
   2.00   13.55   clock source latency
   0.00   13.55 ^ pll/CLK (avsdpll)
   0.29   13.84 ^ clkbuf_0_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
   0.28   14.12 ^ clkbuf_2_0_0_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
   0.29   14.41 ^ clkbuf_4_3__f_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
   0.20   14.61 ^ clkbuf_leaf_160_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
   0.00   14.61 ^ core.CPU_Xreg_value_a4[10][25]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.58   14.03   clock uncertainty
   0.00   14.03   clock reconvergence pessimism
  -0.11   13.92   library setup time
          13.92   data required time
---------------------------------------------------------
          13.92   data required time
          -8.22   data arrival time
---------------------------------------------------------
           5.70   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_Dmem_value_a5[1][26]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_dmem_rd_data_a5[26]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   2.00    2.00   clock source latency
   0.00    2.00 ^ pll/CLK (avsdpll)
   0.29    2.29 ^ clkbuf_0_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
   0.28    2.57 ^ clkbuf_2_3_0_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    2.87 ^ clkbuf_4_13__f_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    3.07 ^ clkbuf_leaf_58_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    3.07 ^ core.CPU_Dmem_value_a5[1][26]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.33    3.40 ^ core.CPU_Dmem_value_a5[1][26]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.09    3.50 v _11538_/Y (sky130_fd_sc_hd__a22oi_1)
   0.12    3.62 ^ _11541_/Y (sky130_fd_sc_hd__nand4_2)
   0.27    3.90 ^ _11547_/X (sky130_fd_sc_hd__o22a_4)
   0.01    3.91 ^ core.CPU_dmem_rd_data_a5[26]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           3.91   data arrival time

   0.00    0.00   clock clk (rise edge)
   2.00    2.00   clock source latency
   0.00    2.00 ^ pll/CLK (avsdpll)
   0.29    2.29 ^ clkbuf_0_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
   0.27    2.56 ^ clkbuf_2_1_0_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    2.86 ^ clkbuf_4_6__f_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    3.05 ^ clkbuf_leaf_105_CLK_keer/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    3.05 ^ core.CPU_dmem_rd_data_a5[26]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.92    3.98   clock uncertainty
   0.00    3.98   clock reconvergence pessimism
  -0.07    3.91   library hold time
           3.91   data required time
---------------------------------------------------------
           3.91   data required time
          -3.91   data arrival time
---------------------------------------------------------
           0.00   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
8.2197

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
5.6996

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
69.340730

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.88e-03   1.03e-03   1.04e-08   5.92e-03  29.0%
Combinational          2.42e-03   5.29e-03   2.48e-08   7.71e-03  37.7%
Clock                  3.77e-03   3.04e-03   3.23e-09   6.81e-03  33.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.11e-02   9.36e-03   3.85e-08   2.04e-02 100.0%
                          54.2%      45.8%       0.0%
