#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Mar 08 23:15:26 2017
# Process ID: 2492
# Log file: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/awg.vds
# Journal file: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source awg.tcl -notrace
