Netlist_File: AL4S3B_FPGA_top.net Netlist_ID: SHA256:723f2db4a86202c0420f149cd425da621d976e652e57ec8072b48f4b885acbc8
Array size: 39 x 35 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
u_qlal4s3b_cell_macro	1	1	0	#0
$iopadmap$AL4S3B_FPGA_top.arnold_clk_o	4	32	0	#1
$iopadmap$AL4S3B_FPGA_top.arnold_rst_o	26	3	0	#2
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag	22	13	0	#3
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag	23	14	0	#4
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.c_frag	18	16	0	#5
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.c_frag	20	12	0	#6
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.c_frag	23	16	0	#7
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.c_frag	20	17	0	#8
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.c_frag	19	14	0	#9
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.c_frag	20	16	0	#10
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.c_frag	23	12	0	#11
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.c_frag	22	14	0	#12
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.c_frag	19	22	0	#13
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.c_frag	15	22	0	#14
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag	17	22	0	#15
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.c_frag	18	21	0	#16
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.c_frag	16	20	0	#17
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.c_frag	18	19	0	#18
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.c_frag	18	15	0	#19
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.c_frag	18	17	0	#20
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.c_frag	17	16	0	#21
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.c_frag	21	14	0	#22
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.c_frag	23	15	0	#23
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.c_frag	21	17	0	#24
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.c_frag	21	18	0	#25
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.c_frag	20	19	0	#26
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.c_frag	17	21	0	#27
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag	19	16	0	#28
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag	20	14	0	#29
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag	20	13	0	#30
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag	21	13	0	#31
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag	23	13	0	#32
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.c_frag	16	19	0	#33
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.t_frag	19	20	0	#34
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.t_frag	19	21	0	#35
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.t_frag	20	18	0	#36
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.t_frag	17	20	0	#37
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.t_frag	18	20	0	#38
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.t_frag	19	12	0	#39
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.t_frag	18	12	0	#40
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.t_frag	19	15	0	#41
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.t_frag	16	16	0	#42
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.t_frag	21	16	0	#43
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.t_frag	17	17	0	#44
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.t_frag	19	17	0	#45
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.t_frag	20	15	0	#46
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.t_frag	22	16	0	#47
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.t_frag	17	15	0	#48
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.t_frag	21	15	0	#49
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.t_frag	22	15	0	#50
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.t_frag	23	17	0	#51
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.t_frag	15	16	0	#52
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag	17	18	0	#53
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.c_frag	18	18	0	#54
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.c_frag	20	22	0	#55
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.c_frag	17	13	0	#56
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag	18	13	0	#57
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag	16	15	0	#58
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag	16	17	0	#59
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag	22	17	0	#60
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.c_frag	20	20	0	#61
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag	15	15	0	#62
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag	16	22	0	#63
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.t_frag	18	22	0	#64
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.c_frag	21	20	0	#65
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.t_frag	16	21	0	#66
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag	22	18	0	#67
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag	15	17	0	#68
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag	15	20	0	#69
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.c_frag	15	18	0	#70
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.c_frag	15	19	0	#71
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.t_frag	19	19	0	#72
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.t_frag	17	14	0	#73
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.c_frag	16	18	0	#74
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag	19	13	0	#75
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag	18	14	0	#76
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag	17	12	0	#77
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag	16	14	0	#78
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag	9	12	0	#79
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.t_frag	15	21	0	#80
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag	17	19	0	#81
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.c_frag	10	13	0	#82
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag	20	21	0	#83
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.t_frag	13	17	0	#84
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag	10	20	0	#85
WBs_BYTE_STB_LUT2_I0.t_frag	8	16	0	#86
WBs_BYTE_STB_LUT2_I0_1.t_frag	10	15	0	#87
arnold_rst_o_dffc_Q_D_LUT3_O.t_frag	14	8	0	#88
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag	13	16	0	#89
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag	15	12	0	#90
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag	8	14	0	#91
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.t_frag	13	22	0	#92
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.t_frag	13	18	0	#93
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.t_frag	13	19	0	#94
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.t_frag	12	15	0	#95
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.t_frag	13	15	0	#96
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.t_frag	14	15	0	#97
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.t_frag	14	16	0	#98
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.t_frag	14	19	0	#99
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.t_frag	15	11	0	#100
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.t_frag	16	12	0	#101
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.t_frag	15	13	0	#102
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.t_frag	14	17	0	#103
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.t_frag	12	19	0	#104
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.t_frag	14	18	0	#105
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.t_frag	13	20	0	#106
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.t_frag	9	21	0	#107
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.t_frag	10	17	0	#108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.t_frag	8	21	0	#109
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.t_frag	8	13	0	#110
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.t_frag	8	15	0	#111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.t_frag	12	16	0	#112
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.t_frag	12	18	0	#113
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.t_frag	11	18	0	#114
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.t_frag	14	21	0	#115
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.t_frag	14	14	0	#116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.t_frag	14	13	0	#117
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.t_frag	14	12	0	#118
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.t_frag	14	11	0	#119
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.t_frag	11	17	0	#120
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.t_frag	11	19	0	#121
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.t_frag	10	18	0	#122
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag	10	19	0	#123
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.t_frag	11	12	0	#124
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.t_frag	9	16	0	#125
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.t_frag	10	10	0	#126
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.t_frag	13	13	0	#127
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.t_frag	13	12	0	#128
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.t_frag	9	17	0	#129
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.t_frag	11	16	0	#130
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.t_frag	9	18	0	#131
WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.c_frag	13	21	0	#132
WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.c_frag	14	20	0	#133
WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.c_frag	9	19	0	#134
WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.c_frag	7	14	0	#135
WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.c_frag	15	14	0	#136
WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.c_frag	13	11	0	#137
WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.c_frag	14	10	0	#138
WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.c_frag	7	15	0	#139
WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.c_frag	11	13	0	#140
WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag	4	4	0	#141
WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag	10	8	0	#142
WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.c_frag	12	20	0	#143
WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.c_frag	12	21	0	#144
WBs_RD_DAT_LUT4_O.c_frag	11	11	0	#145
WBs_RD_DAT_LUT4_O_1.c_frag	12	10	0	#146
WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.c_frag	15	10	0	#147
WBs_RD_DAT_LUT4_O_2.c_frag	9	9	0	#148
WBs_RD_DAT_LUT4_O_3.c_frag	12	14	0	#149
WBs_RD_DAT_LUT4_O_4.c_frag	12	9	0	#150
WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.c_frag	5	5	0	#151
WBs_RD_DAT_LUT4_O_5.c_frag	11	14	0	#152
WBs_RD_DAT_LUT4_O_I1_LUT4_O.c_frag	13	14	0	#153
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag	16	13	0	#154
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag	10	16	0	#155
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.t_frag	9	13	0	#156
WB_RST_LUT2_I0.t_frag	4	5	0	#157
WBs_RD_DAT_LUT2_O.t_frag	8	17	0	#158
WBs_RD_DAT_LUT2_O_1.t_frag	7	11	0	#159
WBs_RD_DAT_LUT2_O_2.t_frag	8	8	0	#160
WBs_RD_DAT_LUT3_O.t_frag	7	16	0	#161
WBs_RD_DAT_LUT3_O_1.t_frag	6	9	0	#162
WBs_RD_DAT_LUT3_O_10.t_frag	6	12	0	#163
WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag	9	14	0	#164
WBs_RD_DAT_LUT3_O_11.t_frag	8	11	0	#165
WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.t_frag	10	11	0	#166
WBs_RD_DAT_LUT3_O_12.t_frag	6	10	0	#167
WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.t_frag	11	20	0	#168
WBs_RD_DAT_LUT3_O_13.t_frag	6	17	0	#169
WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.t_frag	7	17	0	#170
WBs_RD_DAT_LUT3_O_14.t_frag	8	20	0	#171
WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.t_frag	11	21	0	#172
WBs_RD_DAT_LUT3_O_15.t_frag	7	12	0	#173
WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.t_frag	9	20	0	#174
WBs_RD_DAT_LUT3_O_16.t_frag	7	20	0	#175
WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.t_frag	7	19	0	#176
WBs_RD_DAT_LUT3_O_17.t_frag	7	18	0	#177
WBs_RD_DAT_LUT3_O_18.t_frag	7	8	0	#178
WBs_RD_DAT_LUT3_O_19.t_frag	8	18	0	#179
WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.t_frag	8	9	0	#180
WBs_RD_DAT_LUT3_O_2.t_frag	7	10	0	#181
WBs_RD_DAT_LUT3_O_20.t_frag	8	19	0	#182
WBs_RD_DAT_LUT3_O_21.t_frag	8	10	0	#183
WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.t_frag	11	15	0	#184
WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.t_frag	13	10	0	#185
WBs_RD_DAT_LUT3_O_3.t_frag	8	12	0	#186
WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.t_frag	12	12	0	#187
WBs_RD_DAT_LUT3_O_4.t_frag	6	13	0	#188
WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag	9	15	0	#189
WBs_RD_DAT_LUT3_O_5.t_frag	7	13	0	#190
WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag	12	13	0	#191
WBs_RD_DAT_LUT3_O_6.t_frag	7	9	0	#192
WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.t_frag	6	8	0	#193
WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.t_frag	6	11	0	#194
WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.t_frag	9	10	0	#195
WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag	9	8	0	#196
WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.t_frag	9	11	0	#197
WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.t_frag	10	14	0	#198
WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag	10	12	0	#199
WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.t_frag	12	17	0	#200
WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag	10	21	0	#201
WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.t_frag	12	11	0	#202
WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.t_frag	11	9	0	#203
WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag	10	9	0	#204
u_gclkbuff_clock	19	18	1	#205
u_gclkbuff_reset	19	18	3	#206
u_gclkbuff_reset1	19	18	0	#207
$false		3	1	0	#208
$true		2	1	0	#209
