

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Tue Sep  6 19:46:54 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  3.741 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    108|    -|
|Register         |        -|   -|      3|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|      3|    110|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |HwReg_background_U_G_c_blk_n      |   9|          2|    1|          2|
    |HwReg_background_V_B_c_blk_n      |   9|          2|    1|          2|
    |HwReg_background_Y_R_c_blk_n      |   9|          2|    1|          2|
    |HwReg_height_c46_blk_n            |   9|          2|    1|          2|
    |HwReg_layerAlpha_1_c_blk_n        |   9|          2|    1|          2|
    |HwReg_layerEnable_c_blk_n         |   9|          2|    1|          2|
    |HwReg_layerScaleFactor_1_c_blk_n  |   9|          2|    1|          2|
    |HwReg_layerStartX_1_c_blk_n       |   9|          2|    1|          2|
    |HwReg_layerStartY_1_c_blk_n       |   9|          2|    1|          2|
    |HwReg_width_c42_blk_n             |   9|          2|    1|          2|
    |ap_done                           |   9|          2|    1|          2|
    |real_start                        |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 108|         24|   12|         24|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|start_full_n                               |   in|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|ap_continue                                |   in|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|start_out                                  |  out|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|start_write                                |  out|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|p_read                                     |   in|   10|     ap_none|                      p_read|        scalar|
|HwReg_width_c42_din                        |  out|   10|     ap_fifo|             HwReg_width_c42|       pointer|
|HwReg_width_c42_num_data_valid             |   in|    4|     ap_fifo|             HwReg_width_c42|       pointer|
|HwReg_width_c42_fifo_cap                   |   in|    4|     ap_fifo|             HwReg_width_c42|       pointer|
|HwReg_width_c42_full_n                     |   in|    1|     ap_fifo|             HwReg_width_c42|       pointer|
|HwReg_width_c42_write                      |  out|    1|     ap_fifo|             HwReg_width_c42|       pointer|
|p_read1                                    |   in|   10|     ap_none|                     p_read1|        scalar|
|HwReg_height_c46_din                       |  out|   10|     ap_fifo|            HwReg_height_c46|       pointer|
|HwReg_height_c46_num_data_valid            |   in|    4|     ap_fifo|            HwReg_height_c46|       pointer|
|HwReg_height_c46_fifo_cap                  |   in|    4|     ap_fifo|            HwReg_height_c46|       pointer|
|HwReg_height_c46_full_n                    |   in|    1|     ap_fifo|            HwReg_height_c46|       pointer|
|HwReg_height_c46_write                     |  out|    1|     ap_fifo|            HwReg_height_c46|       pointer|
|p_read2                                    |   in|    8|     ap_none|                     p_read2|        scalar|
|HwReg_background_Y_R_c_din                 |  out|    8|     ap_fifo|      HwReg_background_Y_R_c|       pointer|
|HwReg_background_Y_R_c_num_data_valid      |   in|    4|     ap_fifo|      HwReg_background_Y_R_c|       pointer|
|HwReg_background_Y_R_c_fifo_cap            |   in|    4|     ap_fifo|      HwReg_background_Y_R_c|       pointer|
|HwReg_background_Y_R_c_full_n              |   in|    1|     ap_fifo|      HwReg_background_Y_R_c|       pointer|
|HwReg_background_Y_R_c_write               |  out|    1|     ap_fifo|      HwReg_background_Y_R_c|       pointer|
|p_read3                                    |   in|    8|     ap_none|                     p_read3|        scalar|
|HwReg_background_U_G_c_din                 |  out|    8|     ap_fifo|      HwReg_background_U_G_c|       pointer|
|HwReg_background_U_G_c_num_data_valid      |   in|    4|     ap_fifo|      HwReg_background_U_G_c|       pointer|
|HwReg_background_U_G_c_fifo_cap            |   in|    4|     ap_fifo|      HwReg_background_U_G_c|       pointer|
|HwReg_background_U_G_c_full_n              |   in|    1|     ap_fifo|      HwReg_background_U_G_c|       pointer|
|HwReg_background_U_G_c_write               |  out|    1|     ap_fifo|      HwReg_background_U_G_c|       pointer|
|p_read4                                    |   in|    8|     ap_none|                     p_read4|        scalar|
|HwReg_background_V_B_c_din                 |  out|    8|     ap_fifo|      HwReg_background_V_B_c|       pointer|
|HwReg_background_V_B_c_num_data_valid      |   in|    4|     ap_fifo|      HwReg_background_V_B_c|       pointer|
|HwReg_background_V_B_c_fifo_cap            |   in|    4|     ap_fifo|      HwReg_background_V_B_c|       pointer|
|HwReg_background_V_B_c_full_n              |   in|    1|     ap_fifo|      HwReg_background_V_B_c|       pointer|
|HwReg_background_V_B_c_write               |  out|    1|     ap_fifo|      HwReg_background_V_B_c|       pointer|
|p_read5                                    |   in|    2|     ap_none|                     p_read5|        scalar|
|HwReg_layerEnable_c_din                    |  out|    2|     ap_fifo|         HwReg_layerEnable_c|       pointer|
|HwReg_layerEnable_c_num_data_valid         |   in|    4|     ap_fifo|         HwReg_layerEnable_c|       pointer|
|HwReg_layerEnable_c_fifo_cap               |   in|    4|     ap_fifo|         HwReg_layerEnable_c|       pointer|
|HwReg_layerEnable_c_full_n                 |   in|    1|     ap_fifo|         HwReg_layerEnable_c|       pointer|
|HwReg_layerEnable_c_write                  |  out|    1|     ap_fifo|         HwReg_layerEnable_c|       pointer|
|p_read6                                    |   in|   10|     ap_none|                     p_read6|        scalar|
|HwReg_layerAlpha_1_c_din                   |  out|   10|     ap_fifo|        HwReg_layerAlpha_1_c|       pointer|
|HwReg_layerAlpha_1_c_num_data_valid        |   in|    4|     ap_fifo|        HwReg_layerAlpha_1_c|       pointer|
|HwReg_layerAlpha_1_c_fifo_cap              |   in|    4|     ap_fifo|        HwReg_layerAlpha_1_c|       pointer|
|HwReg_layerAlpha_1_c_full_n                |   in|    1|     ap_fifo|        HwReg_layerAlpha_1_c|       pointer|
|HwReg_layerAlpha_1_c_write                 |  out|    1|     ap_fifo|        HwReg_layerAlpha_1_c|       pointer|
|p_read7                                    |   in|   16|     ap_none|                     p_read7|        scalar|
|HwReg_layerStartX_1_c_din                  |  out|   16|     ap_fifo|       HwReg_layerStartX_1_c|       pointer|
|HwReg_layerStartX_1_c_num_data_valid       |   in|    4|     ap_fifo|       HwReg_layerStartX_1_c|       pointer|
|HwReg_layerStartX_1_c_fifo_cap             |   in|    4|     ap_fifo|       HwReg_layerStartX_1_c|       pointer|
|HwReg_layerStartX_1_c_full_n               |   in|    1|     ap_fifo|       HwReg_layerStartX_1_c|       pointer|
|HwReg_layerStartX_1_c_write                |  out|    1|     ap_fifo|       HwReg_layerStartX_1_c|       pointer|
|p_read8                                    |   in|   16|     ap_none|                     p_read8|        scalar|
|HwReg_layerStartY_1_c_din                  |  out|   16|     ap_fifo|       HwReg_layerStartY_1_c|       pointer|
|HwReg_layerStartY_1_c_num_data_valid       |   in|    4|     ap_fifo|       HwReg_layerStartY_1_c|       pointer|
|HwReg_layerStartY_1_c_fifo_cap             |   in|    4|     ap_fifo|       HwReg_layerStartY_1_c|       pointer|
|HwReg_layerStartY_1_c_full_n               |   in|    1|     ap_fifo|       HwReg_layerStartY_1_c|       pointer|
|HwReg_layerStartY_1_c_write                |  out|    1|     ap_fifo|       HwReg_layerStartY_1_c|       pointer|
|p_read9                                    |   in|    8|     ap_none|                     p_read9|        scalar|
|HwReg_layerScaleFactor_1_c_din             |  out|    8|     ap_fifo|  HwReg_layerScaleFactor_1_c|       pointer|
|HwReg_layerScaleFactor_1_c_num_data_valid  |   in|    4|     ap_fifo|  HwReg_layerScaleFactor_1_c|       pointer|
|HwReg_layerScaleFactor_1_c_fifo_cap        |   in|    4|     ap_fifo|  HwReg_layerScaleFactor_1_c|       pointer|
|HwReg_layerScaleFactor_1_c_full_n          |   in|    1|     ap_fifo|  HwReg_layerScaleFactor_1_c|       pointer|
|HwReg_layerScaleFactor_1_c_write           |  out|    1|     ap_fifo|  HwReg_layerScaleFactor_1_c|       pointer|
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.74>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %HwReg_layerScaleFactor_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 3 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8"   --->   Operation 4 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7"   --->   Operation 5 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_4 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read6"   --->   Operation 6 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_5 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_read5"   --->   Operation 7 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 8 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 9 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 10 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_9 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read1"   --->   Operation 11 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_10 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read"   --->   Operation 12 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.74ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %HwReg_layerScaleFactor_1_c, i8 %p_read_1"   --->   Operation 13 'write' 'write_ln0' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 7> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerStartY_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.74ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %HwReg_layerStartY_1_c, i16 %p_read_2"   --->   Operation 15 'write' 'write_ln0' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 7> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerStartX_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.74ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %HwReg_layerStartX_1_c, i16 %p_read_3"   --->   Operation 17 'write' 'write_ln0' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 7> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_layerAlpha_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.74ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i10P0A, i10 %HwReg_layerAlpha_1_c, i10 %p_read_4"   --->   Operation 19 'write' 'write_ln0' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 7> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %HwReg_layerEnable_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.74ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i2P0A, i2 %HwReg_layerEnable_c, i2 %p_read_5"   --->   Operation 21 'write' 'write_ln0' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 7> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %HwReg_background_V_B_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.74ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %HwReg_background_V_B_c, i8 %p_read_6"   --->   Operation 23 'write' 'write_ln0' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 7> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %HwReg_background_U_G_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.74ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %HwReg_background_U_G_c, i8 %p_read_7"   --->   Operation 25 'write' 'write_ln0' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 7> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %HwReg_background_Y_R_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.74ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %HwReg_background_Y_R_c, i8 %p_read_8"   --->   Operation 27 'write' 'write_ln0' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 7> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_height_c46, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.74ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i10P0A, i10 %HwReg_height_c46, i10 %p_read_9"   --->   Operation 29 'write' 'write_ln0' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 7> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_width_c42, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.74ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i10P0A, i10 %HwReg_width_c42, i10 %p_read_10"   --->   Operation 31 'write' 'write_ln0' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 7> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HwReg_width_c42]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HwReg_height_c46]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HwReg_background_Y_R_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HwReg_background_U_G_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HwReg_background_V_B_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HwReg_layerEnable_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HwReg_layerAlpha_1_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HwReg_layerStartX_1_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HwReg_layerStartY_1_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HwReg_layerScaleFactor_1_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 00]
p_read_1          (read         ) [ 00]
p_read_2          (read         ) [ 00]
p_read_3          (read         ) [ 00]
p_read_4          (read         ) [ 00]
p_read_5          (read         ) [ 00]
p_read_6          (read         ) [ 00]
p_read_7          (read         ) [ 00]
p_read_8          (read         ) [ 00]
p_read_9          (read         ) [ 00]
p_read_10         (read         ) [ 00]
write_ln0         (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln0         (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln0         (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln0         (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln0         (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln0         (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln0         (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln0         (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln0         (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln0         (write        ) [ 00]
ret_ln0           (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="HwReg_width_c42">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width_c42"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="HwReg_height_c46">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_height_c46"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="HwReg_background_Y_R_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_background_Y_R_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="HwReg_background_U_G_c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_background_U_G_c"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="HwReg_background_V_B_c">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_background_V_B_c"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="HwReg_layerEnable_c">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerEnable_c"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="HwReg_layerAlpha_1_c">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerAlpha_1_c"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="HwReg_layerStartX_1_c">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerStartX_1_c"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="HwReg_layerStartY_1_c">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerStartY_1_c"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read9">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="HwReg_layerScaleFactor_1_c">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerScaleFactor_1_c"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_2_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_3_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_4_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="10" slack="0"/>
<pin id="93" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_5_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="0"/>
<pin id="98" dir="0" index="1" bw="2" slack="0"/>
<pin id="99" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_6_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read_7_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_8_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read_9_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="10" slack="0"/>
<pin id="123" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read_10_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="0" index="1" bw="10" slack="0"/>
<pin id="129" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln0_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln0_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="0" index="2" bw="16" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln0_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="0" index="2" bw="16" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln0_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="10" slack="0"/>
<pin id="159" dir="0" index="2" bw="10" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln0_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="0" index="2" bw="2" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln0_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_ln0_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_ln0_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="0" index="2" bw="8" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln0_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="10" slack="0"/>
<pin id="199" dir="0" index="2" bw="10" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="write_ln0_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="10" slack="0"/>
<pin id="207" dir="0" index="2" bw="10" slack="0"/>
<pin id="208" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="56" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="36" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="58" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="58" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="60" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="62" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="56" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="56" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="56" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="60" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="60" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="64" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="72" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="66" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="78" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="66" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="84" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="68" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="90" pin="2"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="70" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="96" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="64" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="102" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="64" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="108" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="64" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="114" pin="2"/><net_sink comp="188" pin=2"/></net>

<net id="201"><net_src comp="68" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="6" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="120" pin="2"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="68" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="126" pin="2"/><net_sink comp="204" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: HwReg_width_c42 | {1 }
	Port: HwReg_height_c46 | {1 }
	Port: HwReg_background_Y_R_c | {1 }
	Port: HwReg_background_U_G_c | {1 }
	Port: HwReg_background_V_B_c | {1 }
	Port: HwReg_layerEnable_c | {1 }
	Port: HwReg_layerAlpha_1_c | {1 }
	Port: HwReg_layerStartX_1_c | {1 }
	Port: HwReg_layerStartY_1_c | {1 }
	Port: HwReg_layerScaleFactor_1_c | {1 }
 - Input state : 
	Port: entry_proc : p_read | {1 }
	Port: entry_proc : HwReg_width_c42 | {}
	Port: entry_proc : p_read1 | {1 }
	Port: entry_proc : HwReg_height_c46 | {}
	Port: entry_proc : p_read2 | {1 }
	Port: entry_proc : HwReg_background_Y_R_c | {}
	Port: entry_proc : p_read3 | {1 }
	Port: entry_proc : HwReg_background_U_G_c | {}
	Port: entry_proc : p_read4 | {1 }
	Port: entry_proc : HwReg_background_V_B_c | {}
	Port: entry_proc : p_read5 | {1 }
	Port: entry_proc : HwReg_layerEnable_c | {}
	Port: entry_proc : p_read6 | {1 }
	Port: entry_proc : HwReg_layerAlpha_1_c | {}
	Port: entry_proc : p_read7 | {1 }
	Port: entry_proc : HwReg_layerStartX_1_c | {}
	Port: entry_proc : p_read8 | {1 }
	Port: entry_proc : HwReg_layerStartY_1_c | {}
	Port: entry_proc : p_read9 | {1 }
	Port: entry_proc : HwReg_layerScaleFactor_1_c | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|
| Operation|     Functional Unit    |
|----------|------------------------|
|          |   p_read_1_read_fu_72  |
|          |   p_read_2_read_fu_78  |
|          |   p_read_3_read_fu_84  |
|          |   p_read_4_read_fu_90  |
|   read   |   p_read_5_read_fu_96  |
|          |  p_read_6_read_fu_102  |
|          |  p_read_7_read_fu_108  |
|          |  p_read_8_read_fu_114  |
|          |  p_read_9_read_fu_120  |
|          |  p_read_10_read_fu_126 |
|----------|------------------------|
|          | write_ln0_write_fu_132 |
|          | write_ln0_write_fu_140 |
|          | write_ln0_write_fu_148 |
|          | write_ln0_write_fu_156 |
|   write  | write_ln0_write_fu_164 |
|          | write_ln0_write_fu_172 |
|          | write_ln0_write_fu_180 |
|          | write_ln0_write_fu_188 |
|          | write_ln0_write_fu_196 |
|          | write_ln0_write_fu_204 |
|----------|------------------------|
|   Total  |                        |
|----------|------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
