

================================================================
== Vitis HLS Report for 'lab7_z3'
================================================================
* Date:           Wed Dec  6 16:12:00 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab7_z3
* Solution:       sol1_1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.567 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      136|      136|  1.360 us|  1.360 us|  137|  137|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Mult    |      134|      134|         8|          1|          1|   128|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   11|     299|    204|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     287|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   11|     586|    302|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_5_max_dsp_1_U1  |dmul_64ns_64ns_64_5_max_dsp_1  |        0|  11|  299|  204|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|  11|  299|  204|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_105_p2  |         +|   0|  0|  15|           8|           1|
    |ap_condition_150   |       and|   0|  0|   2|           1|           1|
    |icmp_ln8_fu_99_p2  |      icmp|   0|  0|  11|           8|           9|
    |ap_enable_pp0      |       xor|   0|  0|   2|           1|           2|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  30|          18|          13|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    8|         16|
    |i_fu_44                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |b_load_reg_160                    |  64|   0|   64|          0|
    |c_load_reg_165                    |  64|   0|   64|          0|
    |i_cast_reg_145                    |   8|   0|   64|         56|
    |i_fu_44                           |   8|   0|    8|          0|
    |temp_mult_reg_180                 |  64|   0|   64|          0|
    |i_cast_reg_145                    |  64|  32|   64|         56|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 287|  32|  343|        112|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab7_z3|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab7_z3|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab7_z3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab7_z3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab7_z3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab7_z3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab7_z3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab7_z3|  return value|
|a_address0         |  out|    7|   ap_memory|             a|         array|
|a_ce0              |  out|    1|   ap_memory|             a|         array|
|a_we0              |  out|    1|   ap_memory|             a|         array|
|a_d0               |  out|   64|   ap_memory|             a|         array|
|b_address0         |  out|    7|   ap_memory|             b|         array|
|b_ce0              |  out|    1|   ap_memory|             b|         array|
|b_q0               |   in|   64|   ap_memory|             b|         array|
|c_address0         |  out|    7|   ap_memory|             c|         array|
|c_ce0              |  out|    1|   ap_memory|             c|         array|
|c_q0               |   in|   64|   ap_memory|             c|         array|
+-------------------+-----+-----+------------+--------------+--------------+

