0.6
2018.3
Dec  7 2018
00:33:28
D:/22ECB0F07/ser_adder/ser_adder.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/22ECB0F07/ser_adder/ser_adder.srcs/sim_1/new/ser_adder_tb.v,1697698957,verilog,,,,tb,,,,,,,,
D:/22ECB0F07/ser_adder/ser_adder.srcs/sources_1/new/ser_adder.v,1697698976,verilog,,D:/22ECB0F07/ser_adder/ser_adder.srcs/sim_1/new/ser_adder_tb.v,,serial_adder,,,,,,,,
