#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jan  6 21:53:25 2024
# Process ID: 30216
# Current directory: C:/verilog project/Legend of Chun-Yi Lee
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32804 C:\verilog project\Legend of Chun-Yi Lee\Legend of Chun-Yi Lee.xpr
# Log file: C:/verilog project/Legend of Chun-Yi Lee/vivado.log
# Journal file: C:/verilog project/Legend of Chun-Yi Lee\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/verilog project/Legend of Chun-Yi Lee/Assets/CY_front_stand.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/verilog project/Legend of Chun-Yi Lee/Assets/CS_student.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/verilog project/Legend of Chun-Yi Lee/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/verilog project/Legend of Chun-Yi Lee/Assets/CS_student.coe}}] -no_script -reset -force -quiet
remove_files  {{C:/verilog project/Legend of Chun-Yi Lee/Assets/CS_student.coe}}
export_ip_user_files -of_objects  [get_files {{C:/verilog project/Legend of Chun-Yi Lee/Assets/CY_front_stand.coe}}] -no_script -reset -force -quiet
remove_files  {{C:/verilog project/Legend of Chun-Yi Lee/Assets/CY_front_stand.coe}}
export_ip_user_files -of_objects  [get_files {{C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_stand/BM_CY_front_stand.xci}}] -no_script -reset -force -quiet
remove_files  -fileset BM_CY_front_stand {{C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_stand/BM_CY_front_stand.xci}}
INFO: [Project 1-386] Moving file 'C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_stand/BM_CY_front_stand.xci' from fileset 'BM_CY_front_stand' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files {{C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CS_student/BM_CS_student.xci}}] -no_script -reset -force -quiet
remove_files  -fileset BM_CS_student {{C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CS_student/BM_CS_student.xci}}
INFO: [Project 1-386] Moving file 'C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CS_student/BM_CS_student.xci' from fileset 'BM_CS_student' to fileset 'sources_1'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CY_front_stand.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CY_front_stand.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_CY_front_stand -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_CY_front_stand} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/CY_front_stand.coe}] [get_ips BM_CY_front_stand]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_CY_front_stand' to 'BM_CY_front_stand' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CY_front_stand.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CY_front_stand.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_stand_1/BM_CY_front_stand.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_CY_front_stand'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_stand_1/BM_CY_front_stand.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_front_stand'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_CY_front_stand'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_CY_front_stand'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_CY_front_stand'...
catch { config_ip_cache -export [get_ips -all BM_CY_front_stand] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BM_CY_front_stand, cache-ID = 52f3d771cb270972; cache size = 1.118 MB.
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_stand_1/BM_CY_front_stand.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_stand_1/BM_CY_front_stand.xci}}]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_stand_1/BM_CY_front_stand.xci'
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_stand_1/BM_CY_front_stand.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CY_front_walk_L.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CY_front_walk_L.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_CY_front_walk_L -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_CY_front_walk_L} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/CY_front_walk_L.coe}] [get_ips BM_CY_front_walk_L]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_CY_front_walk_L' to 'BM_CY_front_walk_L' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CY_front_walk_L.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CY_front_walk_L.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_walk_L/BM_CY_front_walk_L.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_CY_front_walk_L'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_walk_L/BM_CY_front_walk_L.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_front_walk_L'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_CY_front_walk_L'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_CY_front_walk_L'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_CY_front_walk_L'...
catch { config_ip_cache -export [get_ips -all BM_CY_front_walk_L] }
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_walk_L/BM_CY_front_walk_L.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_walk_L/BM_CY_front_walk_L.xci}}]
launch_runs -jobs 10 BM_CY_front_walk_L_synth_1
[Sat Jan  6 22:09:01 2024] Launched BM_CY_front_walk_L_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_front_walk_L_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_walk_L/BM_CY_front_walk_L.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CY_front_walk_R.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CY_front_walk_R.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_CY_front_walk_R -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_CY_front_walk_R} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/CY_front_walk_R.coe}] [get_ips BM_CY_front_walk_R]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_CY_front_walk_R' to 'BM_CY_front_walk_R' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CY_front_walk_R.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CY_front_walk_R.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_walk_R/BM_CY_front_walk_R.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_CY_front_walk_R'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_walk_R/BM_CY_front_walk_R.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_front_walk_R'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_CY_front_walk_R'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_CY_front_walk_R'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_CY_front_walk_R'...
catch { config_ip_cache -export [get_ips -all BM_CY_front_walk_R] }
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_walk_R/BM_CY_front_walk_R.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_walk_R/BM_CY_front_walk_R.xci}}]
launch_runs -jobs 10 BM_CY_front_walk_R_synth_1
[Sat Jan  6 22:09:32 2024] Launched BM_CY_front_walk_R_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_front_walk_R_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_front_walk_R/BM_CY_front_walk_R.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CY_right_stand.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CY_right_stand.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_CY_right_stand -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_CY_right_stand} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/CY_right_stand.coe}] [get_ips BM_CY_right_stand]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_CY_right_stand' to 'BM_CY_right_stand' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CY_right_stand.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CY_right_stand.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_right_stand/BM_CY_right_stand.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_CY_right_stand'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_right_stand/BM_CY_right_stand.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_right_stand'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_CY_right_stand'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_CY_right_stand'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_CY_right_stand'...
catch { config_ip_cache -export [get_ips -all BM_CY_right_stand] }
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_right_stand/BM_CY_right_stand.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_right_stand/BM_CY_right_stand.xci}}]
launch_runs -jobs 10 BM_CY_right_stand_synth_1
[Sat Jan  6 22:10:28 2024] Launched BM_CY_right_stand_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_right_stand_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_right_stand/BM_CY_right_stand.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CY_right_walk.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CY_right_walk.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_CY_right_walk -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_CY_right_walk} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/CY_right_walk.coe}] [get_ips BM_CY_right_walk]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_CY_right_walk' to 'BM_CY_right_walk' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CY_right_walk.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CY_right_walk.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_right_walk/BM_CY_right_walk.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_CY_right_walk'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_right_walk/BM_CY_right_walk.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_right_walk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_CY_right_walk'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_CY_right_walk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_CY_right_walk'...
catch { config_ip_cache -export [get_ips -all BM_CY_right_walk] }
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_right_walk/BM_CY_right_walk.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_right_walk/BM_CY_right_walk.xci}}]
launch_runs -jobs 10 BM_CY_right_walk_synth_1
[Sat Jan  6 22:11:09 2024] Launched BM_CY_right_walk_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_right_walk_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_right_walk/BM_CY_right_walk.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CY_left_stand.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CY_left_stand.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_CY_left_stand -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_CY_left_stand} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/CY_left_stand.coe}] [get_ips BM_CY_left_stand]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_CY_left_stand' to 'BM_CY_left_stand' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CY_left_stand.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CY_left_stand.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_left_stand/BM_CY_left_stand.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_CY_left_stand'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_left_stand/BM_CY_left_stand.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_left_stand'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_CY_left_stand'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_CY_left_stand'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_CY_left_stand'...
catch { config_ip_cache -export [get_ips -all BM_CY_left_stand] }
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_left_stand/BM_CY_left_stand.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_left_stand/BM_CY_left_stand.xci}}]
launch_runs -jobs 10 BM_CY_left_stand_synth_1
[Sat Jan  6 22:11:53 2024] Launched BM_CY_left_stand_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_left_stand_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_left_stand/BM_CY_left_stand.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CY_left_walk.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CY_left_walk.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_CY_left_walk -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_CY_left_walk} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/CY_left_walk.coe}] [get_ips BM_CY_left_walk]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_CY_left_walk' to 'BM_CY_left_walk' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CY_left_walk.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CY_left_walk.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_left_walk/BM_CY_left_walk.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_CY_left_walk'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_left_walk/BM_CY_left_walk.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_left_walk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_CY_left_walk'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_CY_left_walk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_CY_left_walk'...
catch { config_ip_cache -export [get_ips -all BM_CY_left_walk] }
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_left_walk/BM_CY_left_walk.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_left_walk/BM_CY_left_walk.xci}}]
launch_runs -jobs 10 BM_CY_left_walk_synth_1
[Sat Jan  6 22:12:19 2024] Launched BM_CY_left_walk_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_left_walk_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_left_walk/BM_CY_left_walk.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CY_back_stand.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CY_back_stand.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_CY_back_stand -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_CY_back_stand} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/CY_back_stand.coe}] [get_ips BM_CY_back_stand]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_CY_back_stand' to 'BM_CY_back_stand' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CY_back_stand.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CY_back_stand.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_stand/BM_CY_back_stand.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_CY_back_stand'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_stand/BM_CY_back_stand.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_back_stand'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_CY_back_stand'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_CY_back_stand'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_CY_back_stand'...
catch { config_ip_cache -export [get_ips -all BM_CY_back_stand] }
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_stand/BM_CY_back_stand.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_stand/BM_CY_back_stand.xci}}]
launch_runs -jobs 10 BM_CY_back_stand_synth_1
[Sat Jan  6 22:13:15 2024] Launched BM_CY_back_stand_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_back_stand_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_stand/BM_CY_back_stand.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CY_back_walk_L.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CY_back_walk_L.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_CY_back_walk_L -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_CY_back_walk_L} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/CY_back_walk_L.coe}] [get_ips BM_CY_back_walk_L]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_CY_back_walk_L' to 'BM_CY_back_walk_L' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CY_back_walk_L.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CY_back_walk_L.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_walk_L/BM_CY_back_walk_L.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_CY_back_walk_L'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_walk_L/BM_CY_back_walk_L.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_back_walk_L'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_CY_back_walk_L'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_CY_back_walk_L'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_CY_back_walk_L'...
catch { config_ip_cache -export [get_ips -all BM_CY_back_walk_L] }
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_walk_L/BM_CY_back_walk_L.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_walk_L/BM_CY_back_walk_L.xci}}]
launch_runs -jobs 10 BM_CY_back_walk_L_synth_1
[Sat Jan  6 22:13:40 2024] Launched BM_CY_back_walk_L_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_back_walk_L_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_walk_L/BM_CY_back_walk_L.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CY_back_walk_R.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CY_back_walk_R.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_CY_back_walk_R -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_CY_back_walk_R} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/CY_back_walk_R.coe}] [get_ips BM_CY_back_walk_R]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_CY_back_walk_R' to 'BM_CY_back_walk_R' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CY_back_walk_R.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CY_back_walk_R.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_walk_R/BM_CY_back_walk_R.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_CY_back_walk_R'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_walk_R/BM_CY_back_walk_R.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_back_walk_R'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_CY_back_walk_R'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_CY_back_walk_R'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_CY_back_walk_R'...
catch { config_ip_cache -export [get_ips -all BM_CY_back_walk_R] }
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_walk_R/BM_CY_back_walk_R.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_walk_R/BM_CY_back_walk_R.xci}}]
launch_runs -jobs 10 BM_CY_back_walk_R_synth_1
[Sat Jan  6 22:14:07 2024] Launched BM_CY_back_walk_R_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_back_walk_R_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CY_back_walk_R/BM_CY_back_walk_R.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/BOSS_student.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/BOSS_student.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_BOSS_student -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_BOSS_student} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/BOSS_student.coe}] [get_ips BM_BOSS_student]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_BOSS_student' to 'BM_BOSS_student' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/BOSS_student.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/BOSS_student.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_BOSS_student/BM_BOSS_student.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_BOSS_student'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_BOSS_student/BM_BOSS_student.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_BOSS_student'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_BOSS_student'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_BOSS_student'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_BOSS_student'...
catch { config_ip_cache -export [get_ips -all BM_BOSS_student] }
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_BOSS_student/BM_BOSS_student.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_BOSS_student/BM_BOSS_student.xci}}]
launch_runs -jobs 10 BM_BOSS_student_synth_1
[Sat Jan  6 22:30:53 2024] Launched BM_BOSS_student_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_BOSS_student_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_BOSS_student/BM_BOSS_student.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CS_student.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CS_student.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_CS_student -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_CS_student} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/CS_student.coe}] [get_ips BM_CS_student]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_CS_student' to 'BM_CS_student' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/CS_student.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/CS_student.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CS_student_1/BM_CS_student.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_CS_student'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CS_student_1/BM_CS_student.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CS_student'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_CS_student'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_CS_student'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_CS_student'...
catch { config_ip_cache -export [get_ips -all BM_CS_student] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BM_CS_student, cache-ID = 516f094e21f112c4; cache size = 2.172 MB.
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CS_student_1/BM_CS_student.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CS_student_1/BM_CS_student.xci}}]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CS_student_1/BM_CS_student.xci'
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_CS_student_1/BM_CS_student.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/EECS_student.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/EECS_student.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_EECS_student -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_EECS_student} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/EECS_student.coe}] [get_ips BM_EECS_student]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_EECS_student' to 'BM_EECS_student' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/EECS_student.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/EECS_student.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student/BM_EECS_student.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_EECS_student'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student/BM_EECS_student.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_EECS_student'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_EECS_student'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_EECS_student'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_EECS_student'...
catch { config_ip_cache -export [get_ips -all BM_EECS_student] }
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student/BM_EECS_student.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student/BM_EECS_student.xci}}]
launch_runs -jobs 10 BM_EECS_student_synth_1
[Sat Jan  6 22:31:46 2024] Launched BM_EECS_student_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_EECS_student_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student/BM_EECS_student.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/NTHU_student.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/NTHU_student.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_NTHU_student -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_NTHU_student} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/NTHU_student.coe}] [get_ips BM_NTHU_student]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_NTHU_student' to 'BM_NTHU_student' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/NTHU_student.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/NTHU_student.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_NTHU_student/BM_NTHU_student.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_NTHU_student'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_NTHU_student/BM_NTHU_student.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_NTHU_student'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_NTHU_student'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_NTHU_student'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_NTHU_student'...
catch { config_ip_cache -export [get_ips -all BM_NTHU_student] }
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_NTHU_student/BM_NTHU_student.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_NTHU_student/BM_NTHU_student.xci}}]
launch_runs -jobs 10 BM_NTHU_student_synth_1
[Sat Jan  6 22:32:10 2024] Launched BM_NTHU_student_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_NTHU_student_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_NTHU_student/BM_NTHU_student.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan  6 22:32:55 2024...
