

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Sun Oct 17 19:35:09 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        cordiccart2pol
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      160|      160|  1.600 us|  1.600 us|  161|  161|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |      146|      146|        12|          9|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 9, D = 12, States = { 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 16 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 4 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.43>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%y_assign_2 = alloca i32 1"   --->   Operation 27 'alloca' 'y_assign_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_temp = alloca i32 1"   --->   Operation 28 'alloca' 'x_temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 29 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 30 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%storemerge = alloca i32 1"   --->   Operation 31 'alloca' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %y" [cordiccart2pol.cpp:11]   --->   Operation 32 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %x" [cordiccart2pol.cpp:11]   --->   Operation 33 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %x_read, i32 0" [cordiccart2pol.cpp:16]   --->   Operation 34 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln23 = store i5 0, i5 %i" [cordiccart2pol.cpp:23]   --->   Operation 35 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.43>
ST_2 : Operation 36 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %x_read, i32 0" [cordiccart2pol.cpp:16]   --->   Operation 36 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7"   --->   Operation 37 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %theta"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %x_read" [cordiccart2pol.cpp:16]   --->   Operation 49 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln16, i32 23, i32 30" [cordiccart2pol.cpp:16]   --->   Operation 50 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i32 %bitcast_ln16" [cordiccart2pol.cpp:16]   --->   Operation 51 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.55ns)   --->   "%icmp_ln16 = icmp_ne  i8 %tmp, i8 255" [cordiccart2pol.cpp:16]   --->   Operation 52 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (2.44ns)   --->   "%icmp_ln16_1 = icmp_eq  i23 %trunc_ln16, i23 0" [cordiccart2pol.cpp:16]   --->   Operation 53 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln16)   --->   "%or_ln16 = or i1 %icmp_ln16_1, i1 %icmp_ln16" [cordiccart2pol.cpp:16]   --->   Operation 54 'or' 'or_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln16 = and i1 %or_ln16, i1 %tmp_1" [cordiccart2pol.cpp:16]   --->   Operation 55 'and' 'and_ln16' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln16_3)   --->   "%xor_ln17 = xor i32 %bitcast_ln16, i32 2147483648" [cordiccart2pol.cpp:17]   --->   Operation 56 'xor' 'xor_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln16_3)   --->   "%bitcast_ln17 = bitcast i32 %xor_ln17" [cordiccart2pol.cpp:17]   --->   Operation 57 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln16_2)   --->   "%bitcast_ln18 = bitcast i32 %y_read" [cordiccart2pol.cpp:18]   --->   Operation 58 'bitcast' 'bitcast_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln16_2)   --->   "%xor_ln18 = xor i32 %bitcast_ln18, i32 2147483648" [cordiccart2pol.cpp:18]   --->   Operation 59 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln16_2)   --->   "%bitcast_ln18_1 = bitcast i32 %xor_ln18" [cordiccart2pol.cpp:18]   --->   Operation 60 'bitcast' 'bitcast_ln18_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.69ns)   --->   "%select_ln16 = select i1 %and_ln16, i32 1078530011, i32 0" [cordiccart2pol.cpp:16]   --->   Operation 61 'select' 'select_ln16' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.69ns)   --->   "%select_ln16_1 = select i1 %and_ln16, i32 3.14159, i32 0" [cordiccart2pol.cpp:16]   --->   Operation 62 'select' 'select_ln16_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln16_2 = select i1 %and_ln16, i32 %bitcast_ln18_1, i32 %y_read" [cordiccart2pol.cpp:16]   --->   Operation 63 'select' 'select_ln16_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln16_3 = select i1 %and_ln16, i32 %bitcast_ln17, i32 %x_read" [cordiccart2pol.cpp:16]   --->   Operation 64 'select' 'select_ln16_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %select_ln16, i32 %storemerge" [cordiccart2pol.cpp:23]   --->   Operation 65 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %select_ln16_1, i32 %empty" [cordiccart2pol.cpp:23]   --->   Operation 66 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %select_ln16_3, i32 %x_temp" [cordiccart2pol.cpp:23]   --->   Operation 67 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %select_ln16_2, i32 %y_assign_2" [cordiccart2pol.cpp:23]   --->   Operation 68 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [cordiccart2pol.cpp:23]   --->   Operation 69 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.36>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [cordiccart2pol.cpp:23]   --->   Operation 70 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%storemerge_load = load i32 %storemerge" [cordiccart2pol.cpp:28]   --->   Operation 71 'load' 'storemerge_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.00ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %theta, i32 %storemerge_load" [cordiccart2pol.cpp:28]   --->   Operation 72 'write' 'write_ln28' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp_eq  i5 %i_1, i5 16" [cordiccart2pol.cpp:23]   --->   Operation 74 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 75 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.78ns)   --->   "%add_ln23 = add i5 %i_1, i5 1" [cordiccart2pol.cpp:23]   --->   Operation 76 'add' 'add_ln23' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.split_ifconv, void" [cordiccart2pol.cpp:23]   --->   Operation 77 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%i_cast = zext i5 %i_1" [cordiccart2pol.cpp:23]   --->   Operation 78 'zext' 'i_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%Kvalues_addr = getelementptr i32 %Kvalues, i64 0, i64 %i_cast" [cordiccart2pol.cpp:31]   --->   Operation 79 'getelementptr' 'Kvalues_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%angles_addr = getelementptr i32 %angles, i64 0, i64 %i_cast" [cordiccart2pol.cpp:33]   --->   Operation 80 'getelementptr' 'angles_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (2.32ns)   --->   "%Kvalues_load = load i4 %Kvalues_addr" [cordiccart2pol.cpp:31]   --->   Operation 81 'load' 'Kvalues_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 82 [2/2] (2.32ns)   --->   "%angles_load = load i4 %angles_addr" [cordiccart2pol.cpp:33]   --->   Operation 82 'load' 'angles_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln23 = store i5 %add_ln23, i5 %i" [cordiccart2pol.cpp:23]   --->   Operation 83 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 84 [1/2] (2.32ns)   --->   "%Kvalues_load = load i4 %Kvalues_addr" [cordiccart2pol.cpp:31]   --->   Operation 84 'load' 'Kvalues_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 85 [1/2] (2.32ns)   --->   "%angles_load = load i4 %angles_addr" [cordiccart2pol.cpp:33]   --->   Operation 85 'load' 'angles_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%y_assign_2_load = load i32 %y_assign_2" [cordiccart2pol.cpp:32]   --->   Operation 86 'load' 'y_assign_2_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%x_temp_load = load i32 %x_temp" [cordiccart2pol.cpp:26]   --->   Operation 87 'load' 'x_temp_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [cordiccart2pol.cpp:28]   --->   Operation 88 'load' 'p_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 89 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %y_assign_2_load, i32 %Kvalues_load" [cordiccart2pol.cpp:31]   --->   Operation 89 'fmul' 'mul1' <Predicate = (!icmp_ln23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %x_temp_load, i32 %Kvalues_load" [cordiccart2pol.cpp:32]   --->   Operation 90 'fmul' 'mul2' <Predicate = (!icmp_ln23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [5/5] (7.25ns)   --->   "%add = fadd i32 %p_load, i32 %angles_load" [cordiccart2pol.cpp:28]   --->   Operation 91 'fadd' 'add' <Predicate = (!icmp_ln23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [5/5] (7.25ns)   --->   "%sub = fsub i32 %p_load, i32 %angles_load" [cordiccart2pol.cpp:33]   --->   Operation 92 'fsub' 'sub' <Predicate = (!icmp_ln23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 93 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %y_assign_2_load, i32 %Kvalues_load" [cordiccart2pol.cpp:31]   --->   Operation 93 'fmul' 'mul1' <Predicate = (!icmp_ln23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %x_temp_load, i32 %Kvalues_load" [cordiccart2pol.cpp:32]   --->   Operation 94 'fmul' 'mul2' <Predicate = (!icmp_ln23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [4/5] (7.25ns)   --->   "%add = fadd i32 %p_load, i32 %angles_load" [cordiccart2pol.cpp:28]   --->   Operation 95 'fadd' 'add' <Predicate = (!icmp_ln23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [4/5] (7.25ns)   --->   "%sub = fsub i32 %p_load, i32 %angles_load" [cordiccart2pol.cpp:33]   --->   Operation 96 'fsub' 'sub' <Predicate = (!icmp_ln23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 97 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_ogt  i32 %y_assign_2_load, i32 0" [cordiccart2pol.cpp:25]   --->   Operation 97 'fcmp' 'tmp_3' <Predicate = (!icmp_ln23)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %y_assign_2_load, i32 %Kvalues_load" [cordiccart2pol.cpp:31]   --->   Operation 98 'fmul' 'mul1' <Predicate = (!icmp_ln23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %x_temp_load, i32 %Kvalues_load" [cordiccart2pol.cpp:32]   --->   Operation 99 'fmul' 'mul2' <Predicate = (!icmp_ln23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [3/5] (7.25ns)   --->   "%add = fadd i32 %p_load, i32 %angles_load" [cordiccart2pol.cpp:28]   --->   Operation 100 'fadd' 'add' <Predicate = (!icmp_ln23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [3/5] (7.25ns)   --->   "%sub = fsub i32 %p_load, i32 %angles_load" [cordiccart2pol.cpp:33]   --->   Operation 101 'fsub' 'sub' <Predicate = (!icmp_ln23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i32 %y_assign_2_load" [cordiccart2pol.cpp:25]   --->   Operation 102 'bitcast' 'bitcast_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln25, i32 23, i32 30" [cordiccart2pol.cpp:25]   --->   Operation 103 'partselect' 'tmp_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i32 %bitcast_ln25" [cordiccart2pol.cpp:25]   --->   Operation 104 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (1.55ns)   --->   "%icmp_ln25 = icmp_ne  i8 %tmp_2, i8 255" [cordiccart2pol.cpp:25]   --->   Operation 105 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln23)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (2.44ns)   --->   "%icmp_ln25_1 = icmp_eq  i23 %trunc_ln25, i23 0" [cordiccart2pol.cpp:25]   --->   Operation 106 'icmp' 'icmp_ln25_1' <Predicate = (!icmp_ln23)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln25)   --->   "%or_ln25 = or i1 %icmp_ln25_1, i1 %icmp_ln25" [cordiccart2pol.cpp:25]   --->   Operation 107 'or' 'or_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_ogt  i32 %y_assign_2_load, i32 0" [cordiccart2pol.cpp:25]   --->   Operation 108 'fcmp' 'tmp_3' <Predicate = (!icmp_ln23)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln25 = and i1 %or_ln25, i1 %tmp_3" [cordiccart2pol.cpp:25]   --->   Operation 109 'and' 'and_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %y_assign_2_load, i32 %Kvalues_load" [cordiccart2pol.cpp:31]   --->   Operation 110 'fmul' 'mul1' <Predicate = (!icmp_ln23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %x_temp_load, i32 %Kvalues_load" [cordiccart2pol.cpp:32]   --->   Operation 111 'fmul' 'mul2' <Predicate = (!icmp_ln23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [2/5] (7.25ns)   --->   "%add = fadd i32 %p_load, i32 %angles_load" [cordiccart2pol.cpp:28]   --->   Operation 112 'fadd' 'add' <Predicate = (!icmp_ln23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [2/5] (7.25ns)   --->   "%sub = fsub i32 %p_load, i32 %angles_load" [cordiccart2pol.cpp:33]   --->   Operation 113 'fsub' 'sub' <Predicate = (!icmp_ln23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 114 [5/5] (7.25ns)   --->   "%x_assign_3 = fadd i32 %x_temp_load, i32 %mul1" [cordiccart2pol.cpp:26]   --->   Operation 114 'fadd' 'x_assign_3' <Predicate = (!icmp_ln23 & and_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [5/5] (7.25ns)   --->   "%y_assign_3 = fsub i32 %y_assign_2_load, i32 %mul2" [cordiccart2pol.cpp:27]   --->   Operation 115 'fsub' 'y_assign_3' <Predicate = (!icmp_ln23 & and_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/5] (7.25ns)   --->   "%add = fadd i32 %p_load, i32 %angles_load" [cordiccart2pol.cpp:28]   --->   Operation 116 'fadd' 'add' <Predicate = (!icmp_ln23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [5/5] (7.25ns)   --->   "%x_assign_4 = fsub i32 %x_temp_load, i32 %mul1" [cordiccart2pol.cpp:31]   --->   Operation 117 'fsub' 'x_assign_4' <Predicate = (!icmp_ln23 & !and_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [5/5] (7.25ns)   --->   "%y_assign_4 = fadd i32 %y_assign_2_load, i32 %mul2" [cordiccart2pol.cpp:32]   --->   Operation 118 'fadd' 'y_assign_4' <Predicate = (!icmp_ln23 & !and_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/5] (7.25ns)   --->   "%sub = fsub i32 %p_load, i32 %angles_load" [cordiccart2pol.cpp:33]   --->   Operation 119 'fsub' 'sub' <Predicate = (!icmp_ln23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 120 [4/5] (7.25ns)   --->   "%x_assign_3 = fadd i32 %x_temp_load, i32 %mul1" [cordiccart2pol.cpp:26]   --->   Operation 120 'fadd' 'x_assign_3' <Predicate = (!icmp_ln23 & and_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [4/5] (7.25ns)   --->   "%y_assign_3 = fsub i32 %y_assign_2_load, i32 %mul2" [cordiccart2pol.cpp:27]   --->   Operation 121 'fsub' 'y_assign_3' <Predicate = (!icmp_ln23 & and_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [4/5] (7.25ns)   --->   "%x_assign_4 = fsub i32 %x_temp_load, i32 %mul1" [cordiccart2pol.cpp:31]   --->   Operation 122 'fsub' 'x_assign_4' <Predicate = (!icmp_ln23 & !and_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [4/5] (7.25ns)   --->   "%y_assign_4 = fadd i32 %y_assign_2_load, i32 %mul2" [cordiccart2pol.cpp:32]   --->   Operation 123 'fadd' 'y_assign_4' <Predicate = (!icmp_ln23 & !and_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.69ns)   --->   "%select_ln25 = select i1 %and_ln25, i32 %add, i32 %sub" [cordiccart2pol.cpp:25]   --->   Operation 124 'select' 'select_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %select_ln25" [cordiccart2pol.cpp:28]   --->   Operation 125 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i32 %storemerge" [cordiccart2pol.cpp:28]   --->   Operation 126 'store' 'store_ln28' <Predicate = (!icmp_ln23)> <Delay = 1.58>
ST_11 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %select_ln25, i32 %empty" [cordiccart2pol.cpp:25]   --->   Operation 127 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 128 [3/5] (7.25ns)   --->   "%x_assign_3 = fadd i32 %x_temp_load, i32 %mul1" [cordiccart2pol.cpp:26]   --->   Operation 128 'fadd' 'x_assign_3' <Predicate = (!icmp_ln23 & and_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [3/5] (7.25ns)   --->   "%y_assign_3 = fsub i32 %y_assign_2_load, i32 %mul2" [cordiccart2pol.cpp:27]   --->   Operation 129 'fsub' 'y_assign_3' <Predicate = (!icmp_ln23 & and_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [3/5] (7.25ns)   --->   "%x_assign_4 = fsub i32 %x_temp_load, i32 %mul1" [cordiccart2pol.cpp:31]   --->   Operation 130 'fsub' 'x_assign_4' <Predicate = (!icmp_ln23 & !and_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [3/5] (7.25ns)   --->   "%y_assign_4 = fadd i32 %y_assign_2_load, i32 %mul2" [cordiccart2pol.cpp:32]   --->   Operation 131 'fadd' 'y_assign_4' <Predicate = (!icmp_ln23 & !and_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 132 [2/5] (7.25ns)   --->   "%x_assign_3 = fadd i32 %x_temp_load, i32 %mul1" [cordiccart2pol.cpp:26]   --->   Operation 132 'fadd' 'x_assign_3' <Predicate = (and_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [2/5] (7.25ns)   --->   "%y_assign_3 = fsub i32 %y_assign_2_load, i32 %mul2" [cordiccart2pol.cpp:27]   --->   Operation 133 'fsub' 'y_assign_3' <Predicate = (and_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [2/5] (7.25ns)   --->   "%x_assign_4 = fsub i32 %x_temp_load, i32 %mul1" [cordiccart2pol.cpp:31]   --->   Operation 134 'fsub' 'x_assign_4' <Predicate = (!and_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [2/5] (7.25ns)   --->   "%y_assign_4 = fadd i32 %y_assign_2_load, i32 %mul2" [cordiccart2pol.cpp:32]   --->   Operation 135 'fadd' 'y_assign_4' <Predicate = (!and_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 136 [1/5] (7.25ns)   --->   "%x_assign_3 = fadd i32 %x_temp_load, i32 %mul1" [cordiccart2pol.cpp:26]   --->   Operation 136 'fadd' 'x_assign_3' <Predicate = (and_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/5] (7.25ns)   --->   "%y_assign_3 = fsub i32 %y_assign_2_load, i32 %mul2" [cordiccart2pol.cpp:27]   --->   Operation 137 'fsub' 'y_assign_3' <Predicate = (and_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/5] (7.25ns)   --->   "%x_assign_4 = fsub i32 %x_temp_load, i32 %mul1" [cordiccart2pol.cpp:31]   --->   Operation 138 'fsub' 'x_assign_4' <Predicate = (!and_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/5] (7.25ns)   --->   "%y_assign_4 = fadd i32 %y_assign_2_load, i32 %mul2" [cordiccart2pol.cpp:32]   --->   Operation 139 'fadd' 'y_assign_4' <Predicate = (!and_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.28>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [cordiccart2pol.cpp:22]   --->   Operation 140 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.69ns)   --->   "%select_ln25_1 = select i1 %and_ln25, i32 %y_assign_3, i32 %y_assign_4" [cordiccart2pol.cpp:25]   --->   Operation 141 'select' 'select_ln25_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 142 [1/1] (0.69ns)   --->   "%select_ln25_2 = select i1 %and_ln25, i32 %x_assign_3, i32 %x_assign_4" [cordiccart2pol.cpp:25]   --->   Operation 142 'select' 'select_ln25_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %select_ln25_2, i32 %x_temp" [cordiccart2pol.cpp:25]   --->   Operation 143 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_15 : Operation 144 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %select_ln25_1, i32 %y_assign_2" [cordiccart2pol.cpp:25]   --->   Operation 144 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 145 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 4> <Delay = 4.43>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%x_temp_load_1 = load i32 %x_temp" [cordiccart2pol.cpp:36]   --->   Operation 146 'load' 'x_temp_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [2/2] (4.43ns)   --->   "%conv = fpext i32 %x_temp_load_1" [cordiccart2pol.cpp:36]   --->   Operation 147 'fpext' 'conv' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 5> <Delay = 4.43>
ST_17 : Operation 148 [1/2] (4.43ns)   --->   "%conv = fpext i32 %x_temp_load_1" [cordiccart2pol.cpp:36]   --->   Operation 148 'fpext' 'conv' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 6> <Delay = 6.71>
ST_18 : Operation 149 [7/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 0.6072" [cordiccart2pol.cpp:36]   --->   Operation 149 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 7> <Delay = 6.71>
ST_19 : Operation 150 [6/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 0.6072" [cordiccart2pol.cpp:36]   --->   Operation 150 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 8> <Delay = 6.71>
ST_20 : Operation 151 [5/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 0.6072" [cordiccart2pol.cpp:36]   --->   Operation 151 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 9> <Delay = 6.71>
ST_21 : Operation 152 [4/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 0.6072" [cordiccart2pol.cpp:36]   --->   Operation 152 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 10> <Delay = 6.71>
ST_22 : Operation 153 [3/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 0.6072" [cordiccart2pol.cpp:36]   --->   Operation 153 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 11> <Delay = 6.71>
ST_23 : Operation 154 [2/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 0.6072" [cordiccart2pol.cpp:36]   --->   Operation 154 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 6.71>
ST_24 : Operation 155 [1/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 0.6072" [cordiccart2pol.cpp:36]   --->   Operation 155 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 13> <Delay = 5.20>
ST_25 : Operation 156 [2/2] (5.20ns)   --->   "%conv1 = fptrunc i64 %mul" [cordiccart2pol.cpp:36]   --->   Operation 156 'fptrunc' 'conv1' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 14> <Delay = 6.20>
ST_26 : Operation 157 [1/2] (5.20ns)   --->   "%conv1 = fptrunc i64 %mul" [cordiccart2pol.cpp:36]   --->   Operation 157 'fptrunc' 'conv1' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %conv1" [cordiccart2pol.cpp:36]   --->   Operation 158 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 159 [1/1] (1.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %r, i32 %bitcast_ln36" [cordiccart2pol.cpp:36]   --->   Operation 159 'write' 'write_ln36' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_26 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln37 = ret" [cordiccart2pol.cpp:37]   --->   Operation 160 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.43ns
The critical path consists of the following:
	s_axi read operation ('x', cordiccart2pol.cpp:11) on port 'x' (cordiccart2pol.cpp:11) [25]  (1 ns)
	'fcmp' operation ('tmp_1', cordiccart2pol.cpp:16) [32]  (5.43 ns)

 <State 2>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', cordiccart2pol.cpp:16) [32]  (5.43 ns)

 <State 3>: 6.01ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln16_1', cordiccart2pol.cpp:16) [30]  (2.45 ns)
	'or' operation ('or_ln16', cordiccart2pol.cpp:16) [31]  (0 ns)
	'and' operation ('and_ln16', cordiccart2pol.cpp:16) [33]  (0.978 ns)
	'select' operation ('x', cordiccart2pol.cpp:16) [42]  (0.993 ns)
	'store' operation ('store_ln23', cordiccart2pol.cpp:23) of variable 'x', cordiccart2pol.cpp:16 on local variable 'x' [46]  (1.59 ns)

 <State 4>: 3.37ns
The critical path consists of the following:
	'load' operation ('i', cordiccart2pol.cpp:23) on local variable 'i' [50]  (0 ns)
	'add' operation ('add_ln23', cordiccart2pol.cpp:23) [56]  (1.78 ns)
	'store' operation ('store_ln23', cordiccart2pol.cpp:23) of variable 'add_ln23', cordiccart2pol.cpp:23 on local variable 'i' [89]  (1.59 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('Kvalues_load', cordiccart2pol.cpp:31) on array 'Kvalues' [74]  (2.32 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'load' operation ('p_load', cordiccart2pol.cpp:28) on local variable 'empty' [61]  (0 ns)
	'fadd' operation ('add', cordiccart2pol.cpp:28) [80]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', cordiccart2pol.cpp:28) [80]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', cordiccart2pol.cpp:28) [80]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', cordiccart2pol.cpp:28) [80]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', cordiccart2pol.cpp:26) [78]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', cordiccart2pol.cpp:26) [78]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', cordiccart2pol.cpp:26) [78]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', cordiccart2pol.cpp:26) [78]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', cordiccart2pol.cpp:26) [78]  (7.26 ns)

 <State 15>: 2.29ns
The critical path consists of the following:
	'select' operation ('x', cordiccart2pol.cpp:25) [86]  (0.698 ns)
	'store' operation ('store_ln25', cordiccart2pol.cpp:25) of variable 'x', cordiccart2pol.cpp:25 on local variable 'x' [91]  (1.59 ns)

 <State 16>: 4.44ns
The critical path consists of the following:
	'load' operation ('x_temp_load_1', cordiccart2pol.cpp:36) on local variable 'x' [95]  (0 ns)
	'fpext' operation ('conv', cordiccart2pol.cpp:36) [96]  (4.44 ns)

 <State 17>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('conv', cordiccart2pol.cpp:36) [96]  (4.44 ns)

 <State 18>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', cordiccart2pol.cpp:36) [97]  (6.72 ns)

 <State 19>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', cordiccart2pol.cpp:36) [97]  (6.72 ns)

 <State 20>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', cordiccart2pol.cpp:36) [97]  (6.72 ns)

 <State 21>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', cordiccart2pol.cpp:36) [97]  (6.72 ns)

 <State 22>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', cordiccart2pol.cpp:36) [97]  (6.72 ns)

 <State 23>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', cordiccart2pol.cpp:36) [97]  (6.72 ns)

 <State 24>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', cordiccart2pol.cpp:36) [97]  (6.72 ns)

 <State 25>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('conv1', cordiccart2pol.cpp:36) [98]  (5.2 ns)

 <State 26>: 6.2ns
The critical path consists of the following:
	'fptrunc' operation ('conv1', cordiccart2pol.cpp:36) [98]  (5.2 ns)
	s_axi write operation ('write_ln36', cordiccart2pol.cpp:36) on port 'r' (cordiccart2pol.cpp:36) [100]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
