============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Sep 10 2024  11:08:05 pm
  Module:                 ibex_core
  Library domain:         gpdk045_wc_hi_lib
    Domain index:         0
    Technology libraries: slow_vdd1v2 1.0
                          slow_vdd1v2_extvdd1v2 $Revision: 1.1 $
                          slow_vdd1v2_extvdd1v0 $Revision: 1.1 $
                          slow_vdd1v0_extvdd1v2 $Revision: 1.1 $
  Library domain:         gpdk045_wc_lo_lib
    Domain index:         1
    Technology libraries: slow_vdd1v0 1.0
                          slow_vdd1v0_extvdd1v0 $Revision: 1.1 $
                          slow_vdd1v0_extvdd1v2 $Revision: 1.1 $
  Library domain:         gpdk045_bc_hi_lib
    Domain index:         2
    Technology libraries: fast_vdd1v2 1.0
                          fast_vdd1v2_extvdd1v2 $Revision: 1.1 $
                          fast_vdd1v2_extvdd1v0 $Revision: 1.1 $
                          fast_vdd1v0_extvdd1v2 $Revision: 1.1 $
  Library domain:         gpdk045_bc_lo_lib
    Domain index:         3
    Technology libraries: fast_vdd1v0 1.0
                          fast_vdd1v0_extvdd1v0 $Revision: 1.1 $
                          fast_vdd1v0_extvdd1v2 $Revision: 1.1 $
  Operating conditions:   PVT_1P08V_125C (balanced_tree)
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Operating conditions:   PVT_1P32V_0C (balanced_tree)
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                        Pin                                  Type       Fanout Load Slew Delay Arrival   
                                                            (Domain)           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------------------
(clock clk_i)                                              launch                                    0 R 
gen_regfile_latch.register_file_i_wdata_a_q_reg[0]/CK                                 40    +0       0 R 
gen_regfile_latch.register_file_i_wdata_a_q_reg[0]/Q       DFFRHQX1(0)       1  0.2   10  +142     142 R 
gen_regfile_latch.register_file_i_mem_reg[1][0]/D     <<<  TLATNXL(0)                       +0     142   
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk_i)                                              open                                      0 R 
                                                           uncertainty                     -25     -25 R 
gen_regfile_latch.register_file_i_mem_reg[1][0]/GN         borrowed                       +167     142   
---------------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'soc_ecomode.sdc_line_7')
Timing slack :       0ps 
Start-point  : gen_regfile_latch.register_file_i_wdata_a_q_reg[0]/CK
End-point    : gen_regfile_latch.register_file_i_mem_reg[1][0]/D
Mode         : eco_mode
                        Pin                                  Type       Fanout Load Slew Delay Arrival   
                                                            (Domain)           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------------------
(clock clk_i)                                              launch                                    0 R 
gen_regfile_latch.register_file_i_wdata_a_q_reg[0]/CK                                 40    +0       0 R 
gen_regfile_latch.register_file_i_wdata_a_q_reg[0]/Q       DFFRHQX1(0)       1  0.2   10  +142     142 R 
gen_regfile_latch.register_file_i_mem_reg[1][0]/D     <<<  TLATNXL(0)                       +0     142   
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk_i)                                              open                                      0 R 
                                                           uncertainty                     -25     -25 R 
gen_regfile_latch.register_file_i_mem_reg[1][0]/GN         borrowed                       +167     142   
---------------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'soc_fastmode.sdc_line_7')
Timing slack :       0ps 
Start-point  : gen_regfile_latch.register_file_i_wdata_a_q_reg[0]/CK
End-point    : gen_regfile_latch.register_file_i_mem_reg[1][0]/D
Mode         : fast_mode

