Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jun 14 01:52:55 2018
| Host         : LAPTOP-NT4QGV78 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Motherboard_control_sets_placed.rpt
| Design       : Motherboard
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|    16+ |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              41 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------+------------------+------------------+----------------+
|     Clock Signal     |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+------------------------------+------------------+------------------+----------------+
|  cpu_clk_BUFG        |                              | rst_IBUF         |                4 |              8 |
|  cpu_clk_BUFG        | mips/pc_register/E[0]        | rst_IBUF         |                9 |             16 |
|  cpu_clk_BUFG        | mips/pc_register/Q_reg[14]_0 |                  |                8 |             32 |
|  cpu_clk_BUFG        | mips/pc_register/Q_reg[14]   |                  |                8 |             32 |
|  cpu_clk_BUFG        | mips/pc_register/Q_reg[14]_2 |                  |                8 |             32 |
|  cpu_clk_BUFG        | mips/pc_register/Q_reg[14]_1 |                  |                8 |             32 |
|  cpu_clk_BUFG        | mips/pc_register/Q_reg[6]_0  |                  |                8 |             32 |
|  cpu_clk_BUFG        | mips/pc_register/Q_reg[6]    |                  |                8 |             32 |
|  cpu_clk_BUFG        | mips/pc_register/Q_reg[6]_1  |                  |                8 |             32 |
|  cpu_clk_BUFG        | mips/pc_register/Q_reg[6]_2  |                  |                8 |             32 |
|  clk100Mhz_IBUF_BUFG |                              | rst_IBUF         |                7 |             33 |
|  cpu_clk_BUFG        | mips/pc_register/Q_reg[13]   |                  |               16 |             64 |
|  cpu_clk_BUFG        | mips/pc_register/Q_reg[13]_1 |                  |               16 |             64 |
|  cpu_clk_BUFG        | mips/pc_register/Q_reg[13]_0 |                  |               16 |             64 |
|  cpu_clk_BUFG        | mips/pc_register/Q_reg[13]_2 |                  |               16 |             64 |
|  cpu_clk_BUFG        | mips/pc_register/RegWrite    |                  |               12 |             96 |
+----------------------+------------------------------+------------------+------------------+----------------+


