5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd always6.vcd -o always6.cdd -v always6.v
3 0 $root $root NA 0 0 1
3 0 main main always6.v 1 20 1
2 1 6 120012 2 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 2 6 100013 2 23 c 0 1 a
2 3 6 c000c 0 1 400 0 0 b
2 4 6 c0013 2 37 600e 2 3
2 5 6 90009 2 1 8 0 0 a
2 6 6 90009 0 2a 20000 0 0 1 2 2
2 7 6 90009 5 29 2100a 5 6 1 2 2
1 a 3 3000a 1 0 2 1 2 1 120a
1 b 4 83000a 1 0 0 0 1 1 1002
4 4 7 7
4 7 4 0
