###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Tue Dec  6 15:25:49 2022
#  Design:            ToVerilog
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix ToVerilog_postCTS -outDir timingReports_postCTS
###############################################################
Path 1: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[0]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.622
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.897
  Arrival Time                  0.970
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[0]                                          |   v   | DataIn[0]                                          |            |       |   0.500 |    0.427 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[0]                                          | BU_5VX1    | 0.000 |   0.500 |    0.427 | 
     | _77_38/FE_PHC364_DataIn_0_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX1    | 0.200 |   0.700 |    0.627 | 
     | _77_38/FE_PHC364_DataIn_0_/Q                       |       | _77_38/FE_PHN364_DataIn_0_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | HA_5VX1    | 0.000 |   0.700 |    0.627 | 
     | _77_38/g430/B                                      |       | _77_38/FE_PHN364_DataIn_0_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[4] | HA_5VX1    | 0.269 |   0.970 |    0.897 | 
     | _77_38/g430/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[4] | DFRRQ_5VX2 | 0.000 |   0.970 |    0.897 | 
     | 4]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.073 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.073 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.341 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.269 |    0.343 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.497 | 
     | clk__L3_I3/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.002 |   0.425 |    0.498 | 
     | clk__L3_I3/Q                                       |   v   | clk__L3_N3 | BU_5VX12   | 0.132 |   0.558 |    0.631 | 
     | clk__L4_I5/A                                       |   v   | clk__L3_N3 | IN_5VX6    | 0.000 |   0.558 |    0.631 | 
     | clk__L4_I5/Q                                       |   ^   | clk__L4_N5 | IN_5VX6    | 0.064 |   0.622 |    0.695 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N5 | DFRRQ_5VX2 | 0.001 |   0.622 |    0.695 | 
     | 4]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[1]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.622
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.895
  Arrival Time                  0.981
  Slack Time                    0.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[1]                                          |   v   | DataIn[1]                                          |            |       |   0.500 |    0.414 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[1]                                          | BU_5VX2    | 0.001 |   0.501 |    0.414 | 
     | _77_38/FE_PHC365_DataIn_1_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.182 |   0.683 |    0.596 | 
     | _77_38/FE_PHC365_DataIn_1_/Q                       |       | _77_38/FE_PHN365_DataIn_1_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.683 |    0.596 | 
     | _77_38/g429/B                                      |       | _77_38/FE_PHN365_DataIn_1_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[5] | FA_5VX1    | 0.299 |   0.981 |    0.895 | 
     | _77_38/g429/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[5] | DFRRQ_5VX2 | 0.000 |   0.981 |    0.895 | 
     | 5]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.086 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.086 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.354 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.269 |    0.356 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.510 | 
     | clk__L3_I3/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.002 |   0.425 |    0.512 | 
     | clk__L3_I3/Q                                       |   v   | clk__L3_N3 | BU_5VX12   | 0.132 |   0.558 |    0.644 | 
     | clk__L4_I5/A                                       |   v   | clk__L3_N3 | IN_5VX6    | 0.000 |   0.558 |    0.644 | 
     | clk__L4_I5/Q                                       |   ^   | clk__L4_N5 | IN_5VX6    | 0.064 |   0.622 |    0.708 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N5 | DFRRQ_5VX2 | 0.001 |   0.622 |    0.708 | 
     | 5]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[4]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.898
  Arrival Time                  0.986
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[4]                                          |   v   | DataIn[4]                                          |            |       |   0.500 |    0.412 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[4]                                          | BU_5VX2    | 0.001 |   0.501 |    0.413 | 
     | _77_38/FE_PHC359_DataIn_4_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.186 |   0.686 |    0.599 | 
     | _77_38/FE_PHC359_DataIn_4_/Q                       |       | _77_38/FE_PHN359_DataIn_4_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.686 |    0.599 | 
     | _77_38/g426/B                                      |       | _77_38/FE_PHN359_DataIn_4_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[8] | FA_5VX1    | 0.299 |   0.986 |    0.898 | 
     | _77_38/g426/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[8] | DFRRQ_5VX1 | 0.000 |   0.986 |    0.898 | 
     | 8]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.088 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.088 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.355 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.357 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.511 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.003 |   0.427 |    0.514 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.132 |   0.559 |    0.647 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.000 |   0.559 |    0.647 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.064 |   0.623 |    0.710 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.001 |   0.623 |    0.711 | 
     | 8]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[2]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.895
  Arrival Time                  0.985
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[2]                                          |   v   | DataIn[2]                                          |            |       |   0.500 |    0.409 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[2]                                          | BU_5VX2    | 0.001 |   0.501 |    0.410 | 
     | _77_38/FE_PHC363_DataIn_2_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.186 |   0.686 |    0.595 | 
     | _77_38/FE_PHC363_DataIn_2_/Q                       |       | _77_38/FE_PHN363_DataIn_2_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.686 |    0.595 | 
     | _77_38/g428/B                                      |       | _77_38/FE_PHN363_DataIn_2_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[6] | FA_5VX1    | 0.299 |   0.985 |    0.895 | 
     | _77_38/g428/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[6] | DFRRQ_5VX2 | 0.000 |   0.985 |    0.895 | 
     | 6]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.091 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.091 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.359 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.360 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.515 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.002 |   0.426 |    0.517 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.135 |   0.560 |    0.651 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.001 |   0.562 |    0.653 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.060 |   0.621 |    0.712 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX2 | 0.001 |   0.623 |    0.714 | 
     | 6]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[15]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[15]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[11]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.897
  Arrival Time                  0.994
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[11]                                         |   v   | DataIn[11]                                         |            |       |   0.500 |    0.403 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[11]                                         | BU_5VX2    | 0.001 |   0.501 |    0.404 | 
     | _77_38/FE_PHC356_DataIn_11_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.187 |   0.688 |    0.592 | 
     | _77_38/FE_PHC356_DataIn_11_/Q                      |       | _77_38/FE_PHN356_DataIn_11_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.688 |    0.592 | 
     | _77_38/g419/B                                      |       | _77_38/FE_PHN356_DataIn_11_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[15 | FA_5VX1    | 0.306 |   0.994 |    0.897 | 
     | _77_38/g419/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[15 | DFRRQ_5VX1 | 0.000 |   0.994 |    0.897 | 
     | 15]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.097 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.097 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.365 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.366 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.520 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.003 |   0.427 |    0.524 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.132 |   0.559 |    0.656 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.000 |   0.559 |    0.656 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.064 |   0.623 |    0.720 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.000 |   0.623 |    0.720 | 
     | 15]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[3]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.897
  Arrival Time                  0.995
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[3]                                          |   v   | DataIn[3]                                          |            |       |   0.500 |    0.402 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[3]                                          | BU_5VX2    | 0.001 |   0.501 |    0.402 | 
     | _77_38/FE_PHC362_DataIn_3_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.192 |   0.693 |    0.595 | 
     | _77_38/FE_PHC362_DataIn_3_/Q                       |       | _77_38/FE_PHN362_DataIn_3_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.693 |    0.595 | 
     | _77_38/g427/B                                      |       | _77_38/FE_PHN362_DataIn_3_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[7] | FA_5VX1    | 0.302 |   0.995 |    0.897 | 
     | _77_38/g427/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[7] | DFRRQ_5VX1 | 0.000 |   0.995 |    0.897 | 
     | 7]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.098 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.098 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.366 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.368 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.522 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.002 |   0.426 |    0.524 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.135 |   0.560 |    0.659 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.001 |   0.562 |    0.660 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.060 |   0.621 |    0.720 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.001 |   0.623 |    0.721 | 
     | 7]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[16]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[16]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.895
  Arrival Time                  1.000
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.396 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.398 | 
     | _77_38/FE_PHC368_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.191 |   0.693 |    0.589 | 
     | _77_38/FE_PHC368_DataIn_12_/Q                      |       | _77_38/FE_PHN368_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.693 |    0.589 | 
     | _77_38/g418/B                                      |       | _77_38/FE_PHN368_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[16 | FA_5VX1    | 0.306 |   1.000 |    0.895 | 
     | _77_38/g418/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[16 | DFRRQ_5VX2 | 0.000 |   1.000 |    0.895 | 
     | 16]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.104 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.104 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.372 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.374 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.528 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.003 |   0.427 |    0.531 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.132 |   0.559 |    0.664 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.000 |   0.559 |    0.664 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.064 |   0.623 |    0.727 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX2 | 0.000 |   0.623 |    0.727 | 
     | 16]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[8]                                               (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.897
  Arrival Time                  1.007
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[8]                                          |   v   | DataIn[8]                                          |            |       |   0.500 |    0.391 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[8]                                          | BU_5VX2    | 0.001 |   0.501 |    0.391 | 
     | _77_38/FE_PHC358_DataIn_8_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.193 |   0.694 |    0.585 | 
     | _77_38/FE_PHC358_DataIn_8_/Q                       |       | _77_38/FE_PHN358_DataIn_8_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.694 |    0.585 | 
     | _77_38/g422/B                                      |       | _77_38/FE_PHN358_DataIn_8_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[12 | FA_5VX1    | 0.312 |   1.007 |    0.897 | 
     | _77_38/g422/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[12 | DFRRQ_5VX1 | 0.000 |   1.007 |    0.897 | 
     | 12]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.109 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.109 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.377 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.269 |    0.379 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.533 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.003 |   0.427 |    0.536 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.132 |   0.559 |    0.669 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.000 |   0.559 |    0.669 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.064 |   0.623 |    0.732 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.001 |   0.623 |    0.733 | 
     | 12]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[5]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.897
  Arrival Time                  1.013
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[5]                                          |   v   | DataIn[5]                                          |            |       |   0.500 |    0.384 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[5]                                          | BU_5VX2    | 0.001 |   0.501 |    0.385 | 
     | _77_38/FE_PHC361_DataIn_5_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.201 |   0.702 |    0.586 | 
     | _77_38/FE_PHC361_DataIn_5_/Q                       |       | _77_38/FE_PHN361_DataIn_5_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.702 |    0.586 | 
     | _77_38/g425/B                                      |       | _77_38/FE_PHN361_DataIn_5_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[9] | FA_5VX1    | 0.311 |   1.013 |    0.897 | 
     | _77_38/g425/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[9] | DFRRQ_5VX1 | 0.000 |   1.013 |    0.897 | 
     | 9]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.116 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.116 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.384 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.385 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.540 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.003 |   0.427 |    0.543 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.132 |   0.559 |    0.675 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.000 |   0.559 |    0.675 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.064 |   0.623 |    0.739 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.001 |   0.623 |    0.739 | 
     | 9]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[7]                                               (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.897
  Arrival Time                  1.014
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[7]                                          |   v   | DataIn[7]                                          |            |       |   0.500 |    0.383 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[7]                                          | BU_5VX2    | 0.000 |   0.500 |    0.383 | 
     | _77_38/FE_PHC360_DataIn_7_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.191 |   0.691 |    0.574 | 
     | _77_38/FE_PHC360_DataIn_7_/Q                       |       | _77_38/FE_PHN360_DataIn_7_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.691 |    0.574 | 
     | _77_38/g423/B                                      |       | _77_38/FE_PHN360_DataIn_7_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[11 | FA_5VX1    | 0.322 |   1.014 |    0.897 | 
     | _77_38/g423/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[11 | DFRRQ_5VX1 | 0.000 |   1.014 |    0.897 | 
     | 11]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.117 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.117 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.385 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.269 |    0.387 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.541 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.003 |   0.427 |    0.544 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.132 |   0.559 |    0.677 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.000 |   0.559 |    0.677 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.064 |   0.623 |    0.740 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.001 |   0.623 |    0.741 | 
     | 11]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[14]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[14]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[10]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.894
  Arrival Time                  1.023
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[10]                                         |   v   | DataIn[10]                                         |            |       |   0.500 |    0.370 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[10]                                         | BU_5VX2    | 0.002 |   0.501 |    0.372 | 
     | _77_38/FE_PHC357_DataIn_10_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.195 |   0.696 |    0.566 | 
     | _77_38/FE_PHC357_DataIn_10_/Q                      |       | _77_38/FE_PHN357_DataIn_10_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.696 |    0.566 | 
     | _77_38/g420/B                                      |       | _77_38/FE_PHN357_DataIn_10_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[14 | FA_5VX1    | 0.327 |   1.023 |    0.894 | 
     | _77_38/g420/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[14 | DFRRQ_5VX2 | 0.000 |   1.023 |    0.894 | 
     | 14]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.130 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.130 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.398 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.399 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.553 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.003 |   0.427 |    0.556 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.132 |   0.559 |    0.689 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.000 |   0.559 |    0.689 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.064 |   0.623 |    0.752 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX2 | 0.000 |   0.623 |    0.753 | 
     | 14]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[6]                                               (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.622
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.890
  Arrival Time                  1.052
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[6]                                          |   v   | DataIn[6]                                          |            |       |   0.500 |    0.339 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[6]                                          | BU_5VX2    | 0.000 |   0.500 |    0.339 | 
     | _77_38/FE_PHC366_DataIn_6_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.188 |   0.689 |    0.528 | 
     | _77_38/FE_PHC366_DataIn_6_/Q                       |       | _77_38/FE_PHN366_DataIn_6_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.689 |    0.528 | 
     | _77_38/g424/B                                      |       | _77_38/FE_PHN366_DataIn_6_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[10 | FA_5VX1    | 0.363 |   1.052 |    0.890 | 
     | _77_38/g424/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[10 | DFRRQ_5VX2 | 0.000 |   1.052 |    0.890 | 
     | 10]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.161 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.161 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.429 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.269 |    0.431 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.585 | 
     | clk__L3_I3/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.002 |   0.425 |    0.587 | 
     | clk__L3_I3/Q                                       |   v   | clk__L3_N3 | BU_5VX12   | 0.132 |   0.558 |    0.719 | 
     | clk__L4_I5/A                                       |   v   | clk__L3_N3 | IN_5VX6    | 0.000 |   0.558 |    0.719 | 
     | clk__L4_I5/Q                                       |   ^   | clk__L4_N5 | IN_5VX6    | 0.064 |   0.622 |    0.783 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N5 | DFRRQ_5VX2 | 0.000 |   0.622 |    0.783 | 
     | 10]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[19]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[19]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.622
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.897
  Arrival Time                  1.087
  Slack Time                    0.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.310 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.312 | 
     | _77_38/FE_PHC355_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.274 |   0.777 |    0.586 | 
     | _77_38/FE_PHC355_DataIn_12_/Q                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.777 |    0.587 | 
     | _77_38/g415/B                                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[19 | FA_5VX1    | 0.310 |   1.087 |    0.897 | 
     | _77_38/g415/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[19 | DFRRQ_5VX1 | 0.000 |   1.087 |    0.897 | 
     | 19]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.190 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.190 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.458 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.460 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.614 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.002 |   0.426 |    0.616 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.135 |   0.560 |    0.751 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.001 |   0.562 |    0.752 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.060 |   0.621 |    0.812 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.001 |   0.622 |    0.812 | 
     | 19]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[17]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[17]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.895
  Arrival Time                  1.086
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.308 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.311 | 
     | _77_38/FE_PHC355_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.274 |   0.777 |    0.585 | 
     | _77_38/FE_PHC355_DataIn_12_/Q                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.001 |   0.777 |    0.585 | 
     | _77_38/g417/B                                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[17 | FA_5VX1    | 0.309 |   1.086 |    0.895 | 
     | _77_38/g417/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[17 | DFRRQ_5VX2 | 0.000 |   1.086 |    0.895 | 
     | 17]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.192 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.192 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.460 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.461 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.615 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.002 |   0.426 |    0.618 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.135 |   0.560 |    0.752 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.001 |   0.562 |    0.753 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.060 |   0.621 |    0.813 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX2 | 0.001 |   0.623 |    0.814 | 
     | 17]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[13]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[13]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[9]                                               (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.891
  Arrival Time                  1.084
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[9]                                          |   v   | DataIn[9]                                          |            |       |   0.500 |    0.307 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[9]                                          | BU_5VX2    | 0.001 |   0.501 |    0.308 | 
     | _77_38/FE_PHC367_DataIn_9_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.202 |   0.703 |    0.510 | 
     | _77_38/FE_PHC367_DataIn_9_/Q                       |       | _77_38/FE_PHN367_DataIn_9_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.703 |    0.510 | 
     | _77_38/g421/B                                      |       | _77_38/FE_PHN367_DataIn_9_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[13 | FA_5VX1    | 0.381 |   1.084 |    0.891 | 
     | _77_38/g421/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[13 | DFRRQ_5VX1 | 0.000 |   1.084 |    0.891 | 
     | 13]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.193 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.193 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.460 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.269 |    0.462 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.616 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.002 |   0.426 |    0.618 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.135 |   0.560 |    0.753 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.001 |   0.562 |    0.754 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.060 |   0.621 |    0.814 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.001 |   0.623 |    0.815 | 
     | 13]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[18]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[18]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.622
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.896
  Arrival Time                  1.097
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.299 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.301 | 
     | _77_38/FE_PHC355_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.274 |   0.777 |    0.575 | 
     | _77_38/FE_PHC355_DataIn_12_/Q                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.001 |   0.777 |    0.576 | 
     | _77_38/g416/B                                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[18 | FA_5VX1    | 0.320 |   1.097 |    0.896 | 
     | _77_38/g416/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[18 | DFRRQ_5VX1 | 0.000 |   1.097 |    0.896 | 
     | 18]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.201 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.201 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.469 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.269 |    0.471 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.625 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.002 |   0.426 |    0.627 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.135 |   0.560 |    0.762 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.001 |   0.562 |    0.763 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.060 |   0.621 |    0.823 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.001 |   0.622 |    0.823 | 
     | 18]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.620
+ Hold                          0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.886
  Arrival Time                  1.100
  Slack Time                    0.213
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.213 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.213 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.054 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.056 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.155 |   0.425 |    0.211 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.425 |    0.212 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.138 |   0.563 |    0.350 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.564 |    0.351 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12     | IN_5VX8    | 0.057 |   0.621 |    0.408 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8] |   ^   | clk__L4_N12     | DFRRQ_5VX1 | 0.001 |   0.622 |    0.408 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8] |   v   | u_FI_Full1/n_65 | DFRRQ_5VX1 | 0.478 |   1.100 |    0.886 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[8] |   v   | u_FI_Full1/n_65 | DFRRQ_5VX1 | 0.000 |   1.100 |    0.886 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.213 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    0.213 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    0.481 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    0.483 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    0.638 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.425 |    0.639 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.138 |   0.563 |    0.777 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.565 |    0.778 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.055 |   0.619 |    0.833 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[8] |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.620 |    0.833 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.620
+ Hold                          0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.885
  Arrival Time                  1.112
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.227 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.227 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.041 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.043 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.155 |   0.425 |    0.198 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.425 |    0.199 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.138 |   0.563 |    0.336 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.565 |    0.338 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13     | IN_5VX8    | 0.055 |   0.619 |    0.393 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9] |   ^   | clk__L4_N13     | DFRRQ_5VX1 | 0.000 |   0.620 |    0.393 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9] |   v   | u_FI_Full1/n_64 | DFRRQ_5VX1 | 0.492 |   1.112 |    0.885 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[9] |   v   | u_FI_Full1/n_64 | DFRRQ_5VX1 | 0.000 |   1.112 |    0.885 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.227 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    0.227 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    0.495 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    0.497 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    0.652 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.425 |    0.652 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.138 |   0.563 |    0.790 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.565 |    0.791 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.055 |   0.619 |    0.846 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[9] |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.620 |    0.846 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[5]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.622
+ Hold                          0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.887
  Arrival Time                  1.121
  Slack Time                    0.234
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.234 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.234 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.034 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.036 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.155 |   0.425 |    0.191 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.425 |    0.191 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.138 |   0.563 |    0.329 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.564 |    0.330 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12     | IN_5VX8    | 0.057 |   0.621 |    0.387 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[5] |   ^   | clk__L4_N12     | DFRRQ_5VX1 | 0.001 |   0.622 |    0.388 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[5] |   v   | u_FI_Full1/n_90 | DFRRQ_5VX1 | 0.499 |   1.121 |    0.887 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5] |   v   | u_FI_Full1/n_90 | DFRRQ_5VX1 | 0.000 |   1.121 |    0.887 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.234 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    0.234 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    0.502 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    0.504 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    0.659 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.425 |    0.660 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.138 |   0.563 |    0.797 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.564 |    0.798 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.057 |   0.621 |    0.855 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.000 |   0.622 |    0.856 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[4]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.624
+ Hold                          0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.891
  Arrival Time                  1.128
  Slack Time                    0.237
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk              |            |       |   0.000 |   -0.237 | 
     | clk__L1_I0/A                                       |   ^   | clk              | IN_5VX16   | 0.000 |   0.000 |   -0.237 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0       | IN_5VX16   | 0.268 |   0.268 |    0.031 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0       | BU_5VX16   | 0.002 |   0.269 |    0.033 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0       | BU_5VX16   | 0.154 |   0.424 |    0.187 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0       | BU_5VX16   | 0.002 |   0.426 |    0.189 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1       | BU_5VX16   | 0.135 |   0.560 |    0.324 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1       | IN_5VX6    | 0.001 |   0.561 |    0.325 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3       | IN_5VX6    | 0.062 |   0.624 |    0.387 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[4] |   ^   | clk__L4_N3       | DFRRQ_5VX1 | 0.001 |   0.625 |    0.388 | 
     | /C                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[4] |   v   | u_FI_Full1/n_102 | DFRRQ_5VX1 | 0.503 |   1.128 |    0.891 | 
     | /Q                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[4] |   v   | u_FI_Full1/n_102 | DFRRQ_5VX1 | 0.000 |   1.128 |    0.891 | 
     | /D                                                 |       |                  |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.237 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.237 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.505 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.269 |    0.506 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.660 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.002 |   0.426 |    0.663 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.135 |   0.560 |    0.797 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1 | IN_5VX6    | 0.001 |   0.561 |    0.798 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3 | IN_5VX6    | 0.062 |   0.624 |    0.860 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[4] |   ^   | clk__L4_N3 | DFRRQ_5VX1 | 0.001 |   0.624 |    0.861 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.622
+ Hold                          0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.887
  Arrival Time                  1.131
  Slack Time                    0.244
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.244 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.244 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.023 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.269 |    0.025 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0      | BU_5VX16   | 0.154 |   0.424 |    0.179 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0      | BU_5VX16   | 0.002 |   0.426 |    0.181 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1      | BU_5VX16   | 0.135 |   0.560 |    0.316 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1      | IN_5VX6    | 0.001 |   0.561 |    0.317 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3      | IN_5VX6    | 0.062 |   0.624 |    0.379 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6] |   ^   | clk__L4_N3      | DFRRQ_5VX1 | 0.001 |   0.624 |    0.380 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6] |   v   | u_FI_Full1/n_69 | DFRRQ_5VX1 | 0.507 |   1.131 |    0.887 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6] |   v   | u_FI_Full1/n_69 | DFRRQ_5VX1 | 0.000 |   1.131 |    0.887 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.244 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    0.244 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    0.512 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    0.514 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    0.669 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.425 |    0.670 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.138 |   0.563 |    0.808 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.564 |    0.809 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.057 |   0.621 |    0.866 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.000 |   0.622 |    0.866 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[7]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.620
+ Hold                          0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.884
  Arrival Time                  1.130
  Slack Time                    0.246
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.246 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.246 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.022 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.024 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.155 |   0.425 |    0.179 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.425 |    0.180 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.138 |   0.563 |    0.317 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.564 |    0.318 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12     | IN_5VX8    | 0.057 |   0.621 |    0.375 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[7] |   ^   | clk__L4_N12     | DFRRQ_5VX1 | 0.001 |   0.622 |    0.376 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[7] |   v   | u_FI_Full1/n_66 | DFRRQ_5VX1 | 0.508 |   1.130 |    0.884 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7] |   v   | u_FI_Full1/n_66 | DFRRQ_5VX1 | 0.000 |   1.130 |    0.884 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.246 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    0.246 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    0.514 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    0.516 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    0.671 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.425 |    0.671 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.138 |   0.563 |    0.809 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.565 |    0.810 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.055 |   0.619 |    0.865 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7] |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.620 |    0.866 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.620
+ Hold                          0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.884
  Arrival Time                  1.130
  Slack Time                    0.246
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.246 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.246 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.022 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.024 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.155 |   0.425 |    0.179 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.425 |    0.179 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.138 |   0.563 |    0.317 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.565 |    0.318 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13     | IN_5VX8    | 0.055 |   0.619 |    0.373 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10 |   ^   | clk__L4_N13     | DFRRQ_5VX1 | 0.000 |   0.620 |    0.374 | 
     | ]/C                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10 |   v   | u_FI_Full1/n_63 | DFRRQ_5VX1 | 0.510 |   1.130 |    0.884 | 
     | ]/Q                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10 |   v   | u_FI_Full1/n_63 | DFRRQ_5VX1 | 0.000 |   1.130 |    0.884 | 
     | ]/D                                                |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.246 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    0.246 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    0.514 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    0.516 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    0.671 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.425 |    0.672 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.138 |   0.563 |    0.809 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.565 |    0.811 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.055 |   0.619 |    0.866 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10 |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.620 |    0.866 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.620
+ Hold                          0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.884
  Arrival Time                  1.132
  Slack Time                    0.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.248 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.248 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.019 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.021 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.155 |   0.425 |    0.176 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.425 |    0.177 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.138 |   0.563 |    0.315 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.565 |    0.316 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13     | IN_5VX8    | 0.055 |   0.619 |    0.371 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11 |   ^   | clk__L4_N13     | DFRRQ_5VX1 | 0.000 |   0.620 |    0.371 | 
     | ]/C                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11 |   v   | u_FI_Full1/n_62 | DFRRQ_5VX1 | 0.512 |   1.132 |    0.884 | 
     | ]/Q                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[11 |   v   | u_FI_Full1/n_62 | DFRRQ_5VX1 | 0.000 |   1.132 |    0.884 | 
     | ]/D                                                |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.248 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    0.248 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    0.516 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    0.518 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    0.673 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.425 |    0.674 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.138 |   0.563 |    0.812 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.565 |    0.813 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.055 |   0.619 |    0.868 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[11 |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.620 |    0.868 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[2]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[2]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[2]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.622
+ Hold                          0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.886
  Arrival Time                  1.138
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk              |            |       |   0.000 |   -0.252 | 
     | clk__L1_I0/A                                       |   ^   | clk              | IN_5VX16   | 0.000 |   0.000 |   -0.252 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0       | IN_5VX16   | 0.268 |   0.268 |    0.016 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0       | BU_5VX16   | 0.002 |   0.269 |    0.018 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0       | BU_5VX16   | 0.154 |   0.424 |    0.172 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0       | BU_5VX16   | 0.002 |   0.426 |    0.174 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1       | BU_5VX16   | 0.135 |   0.560 |    0.309 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1       | IN_5VX6    | 0.001 |   0.561 |    0.310 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3       | IN_5VX6    | 0.062 |   0.624 |    0.372 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[2] |   ^   | clk__L4_N3       | DFRRQ_5VX1 | 0.001 |   0.625 |    0.373 | 
     | /C                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[2] |   v   | u_FI_Full1/n_124 | DFRRQ_5VX1 | 0.513 |   1.138 |    0.886 | 
     | /Q                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[2] |   v   | u_FI_Full1/n_124 | DFRRQ_5VX1 | 0.000 |   1.138 |    0.886 | 
     | /D                                                 |       |                  |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.252 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    0.252 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    0.520 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    0.521 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    0.676 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.425 |    0.677 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.138 |   0.563 |    0.815 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.564 |    0.816 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.057 |   0.621 |    0.873 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[2] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.000 |   0.622 |    0.873 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[20]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[20]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.897
  Arrival Time                  1.158
  Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.239 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.241 | 
     | _77_38/FE_PHC355_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.274 |   0.777 |    0.515 | 
     | _77_38/FE_PHC355_DataIn_12_/Q                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | EO3_5VX1   | 0.000 |   0.777 |    0.516 | 
     | _77_38/g414/C                                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[20 | EO3_5VX1   | 0.381 |   1.158 |    0.897 | 
     | _77_38/g414/Q                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[20 | DFRRQ_5VX1 | 0.000 |   1.158 |    0.897 | 
     | 20]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.261 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.261 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.529 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.531 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.685 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.002 |   0.426 |    0.687 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.135 |   0.560 |    0.822 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.001 |   0.562 |    0.823 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.060 |   0.621 |    0.883 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.001 |   0.623 |    0.884 | 
     | 20]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.887
  Arrival Time                  1.150
  Slack Time                    0.263
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.263 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.263 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |    0.005 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.269 |    0.006 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                     | BU_5VX16   | 0.154 |   0.424 |    0.160 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                     | BU_5VX16   | 0.003 |   0.427 |    0.164 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                     | BU_5VX16   | 0.136 |   0.562 |    0.299 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0                                     | IN_5VX8    | 0.001 |   0.563 |    0.300 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0                                     | IN_5VX8    | 0.059 |   0.622 |    0.359 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3] |   ^   | clk__L4_N0                                     | DFRRQ_5VX1 | 0.001 |   0.623 |    0.360 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[3] | DFRRQ_5VX1 | 0.526 |   1.150 |    0.887 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[3] | DFRRQ_5VX1 | 0.000 |   1.150 |    0.887 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.263 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.263 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.531 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.269 |    0.533 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.687 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.427 |    0.690 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.136 |   0.562 |    0.826 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.001 |   0.563 |    0.827 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.059 |   0.622 |    0.885 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.623 |    0.886 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.622
+ Hold                          0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.885
  Arrival Time                  1.154
  Slack Time                    0.269
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk              |            |       |   0.000 |   -0.269 | 
     | clk__L1_I0/A                                       |   ^   | clk              | IN_5VX16   | 0.000 |   0.000 |   -0.269 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0       | IN_5VX16   | 0.268 |   0.268 |   -0.001 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0       | BU_5VX16   | 0.002 |   0.269 |    0.001 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0       | BU_5VX16   | 0.154 |   0.424 |    0.155 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0       | BU_5VX16   | 0.002 |   0.426 |    0.157 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1       | BU_5VX16   | 0.135 |   0.560 |    0.292 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1       | IN_5VX6    | 0.001 |   0.561 |    0.293 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3       | IN_5VX6    | 0.062 |   0.624 |    0.355 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3] |   ^   | clk__L4_N3       | DFRRQ_5VX1 | 0.001 |   0.625 |    0.356 | 
     | /C                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3] |   v   | u_FI_Full1/n_113 | DFRRQ_5VX1 | 0.529 |   1.154 |    0.885 | 
     | /Q                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[3] |   v   | u_FI_Full1/n_113 | DFRRQ_5VX1 | 0.000 |   1.154 |    0.885 | 
     | /D                                                 |       |                  |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.269 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    0.269 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    0.537 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    0.538 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    0.693 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.425 |    0.694 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.138 |   0.563 |    0.832 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.564 |    0.833 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.057 |   0.621 |    0.890 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[3] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.000 |   0.622 |    0.890 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[1]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[1]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.622
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.882
  Arrival Time                  1.190
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.308 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.308 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |   -0.040 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.269 |   -0.039 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0      | BU_5VX16   | 0.154 |   0.424 |    0.115 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0      | BU_5VX16   | 0.002 |   0.426 |    0.117 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1      | BU_5VX16   | 0.135 |   0.560 |    0.252 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1      | IN_5VX6    | 0.001 |   0.561 |    0.253 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3      | IN_5VX6    | 0.062 |   0.624 |    0.315 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1] |   ^   | clk__L4_N3      | DFRRQ_5VX1 | 0.001 |   0.625 |    0.316 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1] |   v   | u_FI_Full1/n_59 | DFRRQ_5VX1 | 0.565 |   1.190 |    0.882 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[1] |   v   | u_FI_Full1/n_59 | DFRRQ_5VX1 | 0.001 |   1.190 |    0.882 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.308 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    0.308 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    0.576 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    0.578 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    0.733 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.425 |    0.734 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.138 |   0.563 |    0.872 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.564 |    0.872 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.057 |   0.621 |    0.930 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[1] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.000 |   0.622 |    0.930 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[4]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.632
+ Hold                          0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.895
  Arrival Time                  1.208
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.313 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.313 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |   -0.045 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.270 |   -0.043 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.155 |   0.425 |    0.112 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.002 |   0.427 |    0.114 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                     | BU_5VX16   | 0.141 |   0.568 |    0.255 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                     | IN_5VX8    | 0.003 |   0.571 |    0.258 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                     | IN_5VX8    | 0.055 |   0.626 |    0.313 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[4] |   ^   | clk__L4_N6                                     | DFRRQ_5VX2 | 0.001 |   0.627 |    0.314 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[4] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[4] | DFRRQ_5VX2 | 0.580 |   1.207 |    0.894 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[4] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[4] | DFRRQ_5VX1 | 0.002 |   1.208 |    0.895 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.313 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    0.313 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    0.581 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    0.583 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    0.738 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.002 |   0.427 |    0.739 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.142 |   0.568 |    0.881 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.003 |   0.572 |    0.885 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.060 |   0.631 |    0.944 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[4] |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.001 |   0.632 |    0.945 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.896
  Arrival Time                  1.239
  Slack Time                    0.343
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.343 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.343 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.076 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.269 |   -0.074 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.154 |   0.424 |    0.080 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.427 |    0.083 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.136 |   0.562 |    0.219 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.563 |    0.220 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0                                         | IN_5VX8    | 0.059 |   0.622 |    0.279 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0] |   ^   | clk__L4_N0                                         | DFRRQ_5VX1 | 0.001 |   0.623 |    0.279 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[0]     | DFRRQ_5VX1 | 0.422 |   1.045 |    0.702 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC46_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[0]     | BU_5VX4    | 0.000 |   1.045 |    0.702 | 
     | t1_0_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC46_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN46_Delay1_ou | BU_5VX4    | 0.194 |   1.239 |    0.895 | 
     | t1_0_/Q                                            |       | t1_0_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN46_Delay1_ou | DFRRQ_5VX1 | 0.000 |   1.239 |    0.896 | 
     | /D                                                 |       | t1_0_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.343 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.343 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.611 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.613 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.767 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.427 |    0.770 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.136 |   0.562 |    0.906 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.001 |   0.563 |    0.907 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.059 |   0.622 |    0.966 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.623 |    0.966 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[2]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[2]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.896
  Arrival Time                  1.242
  Slack Time                    0.346
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.346 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.346 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.078 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.269 |   -0.077 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.154 |   0.424 |    0.077 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.427 |    0.081 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.136 |   0.562 |    0.216 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.563 |    0.217 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0                                         | IN_5VX8    | 0.059 |   0.622 |    0.276 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2] |   ^   | clk__L4_N0                                         | DFRRQ_5VX1 | 0.001 |   0.623 |    0.277 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[2]     | DFRRQ_5VX1 | 0.426 |   1.049 |    0.703 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC88_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[2]     | BU_5VX4    | 0.000 |   1.049 |    0.703 | 
     | t1_2_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC88_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN88_Delay1_ou | BU_5VX4    | 0.193 |   1.242 |    0.896 | 
     | t1_2_/Q                                            |       | t1_2_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[2] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN88_Delay1_ou | DFRRQ_5VX1 | 0.000 |   1.242 |    0.896 | 
     | /D                                                 |       | t1_2_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.346 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.346 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.614 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.269 |    0.616 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.770 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.427 |    0.773 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.136 |   0.562 |    0.909 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.001 |   0.563 |    0.910 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.059 |   0.622 |    0.968 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[2] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.623 |    0.969 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.622
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.879
  Arrival Time                  1.231
  Slack Time                    0.352
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                 |            |       |   0.000 |   -0.352 | 
     | clk__L1_I0/A                                       |   ^   | clk                 | IN_5VX16   | 0.000 |   0.000 |   -0.352 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0          | IN_5VX16   | 0.268 |   0.268 |   -0.084 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0          | BU_5VX16   | 0.002 |   0.269 |   -0.082 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0          | BU_5VX16   | 0.154 |   0.424 |    0.072 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0          | BU_5VX16   | 0.002 |   0.426 |    0.074 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1          | BU_5VX16   | 0.135 |   0.560 |    0.208 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1          | IN_5VX6    | 0.001 |   0.561 |    0.209 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3          | IN_5VX6    | 0.062 |   0.624 |    0.272 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0] |   ^   | clk__L4_N3          | DFRRQ_5VX1 | 0.001 |   0.624 |    0.272 | 
     | /C                                                 |       |                     |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0] |   v   | u_FI_Full1/Abs_y[0] | DFRRQ_5VX1 | 0.606 |   1.231 |    0.879 | 
     | /Q                                                 |       |                     |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0] |   v   | u_FI_Full1/Abs_y[0] | DFRRQ_5VX1 | 0.000 |   1.231 |    0.879 | 
     | /D                                                 |       |                     |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.352 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    0.352 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    0.620 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    0.622 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    0.777 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.425 |    0.777 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.138 |   0.563 |    0.915 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.564 |    0.916 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.057 |   0.621 |    0.973 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.001 |   0.622 |    0.974 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.632
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.904
  Arrival Time                  1.268
  Slack Time                    0.363
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.363 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.363 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.095 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.094 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |    0.061 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.427 |    0.064 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.141 |   0.568 |    0.205 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.003 |   0.571 |    0.208 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.055 |   0.626 |    0.263 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7] |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.001 |   0.627 |    0.263 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[7]     | DFRRQ_5VX1 | 0.442 |   1.069 |    0.706 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC59_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[7]     | BU_5VX6    | 0.000 |   1.069 |    0.706 | 
     | t1_7_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC59_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN59_Delay5_ou | BU_5VX6    | 0.197 |   1.266 |    0.903 | 
     | t1_7_/Q                                            |       | t1_7_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN59_Delay5_ou | DFRRQ_5VX1 | 0.002 |   1.268 |    0.904 | 
     | /D                                                 |       | t1_7_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.363 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    0.363 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    0.631 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    0.633 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    0.788 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.002 |   0.427 |    0.790 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.142 |   0.568 |    0.932 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.003 |   0.572 |    0.935 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.060 |   0.631 |    0.995 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[7] |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.000 |   0.632 |    0.995 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay5_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.627
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.882
  Arrival Time                  1.245
  Slack Time                    0.364
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |       |   0.000 |   -0.364 | 
     | clk__L1_I0/A                                       |   ^   | clk                                             | IN_5VX16   | 0.000 |   0.000 |   -0.364 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                      | IN_5VX16   | 0.268 |   0.268 |   -0.096 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                      | BU_5VX16   | 0.002 |   0.270 |   -0.094 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                      | BU_5VX16   | 0.155 |   0.425 |    0.061 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1                                      | BU_5VX16   | 0.001 |   0.425 |    0.062 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7                                      | BU_5VX16   | 0.138 |   0.563 |    0.199 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7                                      | IN_5VX8    | 0.001 |   0.565 |    0.201 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13                                     | IN_5VX8    | 0.055 |   0.619 |    0.256 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10 |   ^   | clk__L4_N13                                     | DFRRQ_5VX1 | 0.000 |   0.620 |    0.256 | 
     | ]/C                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[10] | DFRRQ_5VX1 | 0.625 |   1.244 |    0.880 | 
     | ]/Q                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[10] | DFRRQ_5VX1 | 0.001 |   1.245 |    0.882 | 
     | ]/D                                                |       |                                                 |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.364 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.364 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.632 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.634 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.155 |   0.425 |    0.789 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.002 |   0.427 |    0.791 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.141 |   0.568 |    0.932 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.003 |   0.571 |    0.935 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6 | IN_5VX8    | 0.055 |   0.626 |    0.990 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10 |   ^   | clk__L4_N6 | DFRRQ_5VX1 | 0.001 |   0.627 |    0.991 | 
     | ]/C                                                |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.622
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.877
  Arrival Time                  1.248
  Slack Time                    0.371
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |       |   0.000 |   -0.371 | 
     | clk__L1_I0/A                                       |   ^   | clk                                             | IN_5VX16   | 0.000 |   0.000 |   -0.371 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                      | IN_5VX16   | 0.268 |   0.268 |   -0.103 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                      | BU_5VX16   | 0.002 |   0.269 |   -0.101 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                      | BU_5VX16   | 0.154 |   0.424 |    0.053 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                      | BU_5VX16   | 0.003 |   0.427 |    0.056 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                      | BU_5VX16   | 0.136 |   0.562 |    0.191 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0                                      | IN_5VX8    | 0.001 |   0.563 |    0.192 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1                                      | IN_5VX8    | 0.055 |   0.618 |    0.247 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12 |   ^   | clk__L4_N1                                      | DFRRQ_5VX1 | 0.001 |   0.619 |    0.248 | 
     | ]/C                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[12] | DFRRQ_5VX1 | 0.628 |   1.247 |    0.876 | 
     | ]/Q                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[12] | DFRRQ_5VX1 | 0.001 |   1.248 |    0.877 | 
     | ]/D                                                |       |                                                 |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.371 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    0.371 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    0.639 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    0.641 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    0.796 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.425 |    0.796 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.138 |   0.563 |    0.934 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.564 |    0.935 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.057 |   0.621 |    0.992 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12 |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.001 |   0.622 |    0.993 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.069
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.892
  Arrival Time                  1.276
  Slack Time                    0.384
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.384 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.384 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.116 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.269 |   -0.115 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.154 |   0.424 |    0.039 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.427 |    0.043 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.136 |   0.562 |    0.178 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.563 |    0.179 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1                                         | IN_5VX8    | 0.055 |   0.618 |    0.234 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5] |   ^   | clk__L4_N1                                         | DFRRQ_5VX1 | 0.001 |   0.619 |    0.234 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[5]     | DFRRQ_5VX1 | 0.421 |   1.040 |    0.655 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC74_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[5]     | BU_5VX4    | 0.000 |   1.040 |    0.655 | 
     | t1_5_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC74_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN74_Delay1_ou | BU_5VX4    | 0.236 |   1.275 |    0.891 | 
     | t1_5_/Q                                            |       | t1_5_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[5] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN74_Delay1_ou | DFRRQ_5VX1 | 0.001 |   1.276 |    0.892 | 
     | /D                                                 |       | t1_5_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.384 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.384 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.652 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.654 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.808 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.427 |    0.811 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.136 |   0.562 |    0.947 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.001 |   0.563 |    0.948 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.059 |   0.622 |    1.006 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[5] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.623 |    1.007 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.630
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.884
  Arrival Time                  1.269
  Slack Time                    0.385
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |       |   0.000 |   -0.385 | 
     | clk__L1_I0/A                                       |   ^   | clk                                             | IN_5VX16   | 0.000 |   0.000 |   -0.385 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                      | IN_5VX16   | 0.268 |   0.268 |   -0.117 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                      | BU_5VX16   | 0.002 |   0.270 |   -0.115 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                      | BU_5VX16   | 0.155 |   0.425 |    0.040 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1                                      | BU_5VX16   | 0.002 |   0.427 |    0.041 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6                                      | BU_5VX16   | 0.142 |   0.568 |    0.183 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6                                      | IN_5VX8    | 0.002 |   0.571 |    0.186 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10                                     | IN_5VX8    | 0.058 |   0.629 |    0.244 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11 |   ^   | clk__L4_N10                                     | DFRRQ_5VX1 | 0.001 |   0.630 |    0.244 | 
     | ]/C                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11 |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[11] | DFRRQ_5VX1 | 0.639 |   1.269 |    0.884 | 
     | ]/Q                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11 |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[11] | DFRRQ_5VX1 | 0.000 |   1.269 |    0.884 | 
     | ]/D                                                |       |                                                 |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.385 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    0.385 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    0.653 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    0.655 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    0.810 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.002 |   0.427 |    0.812 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.142 |   0.568 |    0.953 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.002 |   0.571 |    0.956 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10 | IN_5VX8    | 0.058 |   0.629 |    1.014 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11 |   ^   | clk__L4_N10 | DFRRQ_5VX1 | 0.001 |   0.630 |    1.015 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.629
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.899
  Arrival Time                  1.284
  Slack Time                    0.385
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.385 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.385 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.117 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.269 |   -0.116 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.154 |   0.424 |    0.038 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.427 |    0.041 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.136 |   0.562 |    0.177 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.563 |    0.178 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1                                         | IN_5VX8    | 0.055 |   0.618 |    0.233 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6] |   ^   | clk__L4_N1                                         | DFRRQ_5VX1 | 0.001 |   0.619 |    0.233 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[6]     | DFRRQ_5VX1 | 0.439 |   1.057 |    0.672 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC63_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[6]     | BU_5VX6    | 0.000 |   1.057 |    0.672 | 
     | t1_6_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC63_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN63_Delay1_ou | BU_5VX6    | 0.227 |   1.284 |    0.899 | 
     | t1_6_/Q                                            |       | t1_6_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN63_Delay1_ou | DFRRQ_5VX1 | 0.000 |   1.284 |    0.899 | 
     | /D                                                 |       | t1_6_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.385 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    0.385 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    0.653 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    0.655 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    0.810 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.002 |   0.427 |    0.812 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.142 |   0.568 |    0.954 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.002 |   0.571 |    0.956 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10 | IN_5VX8    | 0.058 |   0.629 |    1.014 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6] |   ^   | clk__L4_N10 | DFRRQ_5VX1 | 0.000 |   0.629 |    1.015 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.619
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.888
  Arrival Time                  1.276
  Slack Time                    0.388
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.388 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.388 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.120 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.269 |   -0.118 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.154 |   0.424 |    0.036 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.427 |    0.039 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.136 |   0.562 |    0.175 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.563 |    0.176 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1                                         | IN_5VX8    | 0.055 |   0.618 |    0.230 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4] |   ^   | clk__L4_N1                                         | DFRRQ_5VX1 | 0.001 |   0.619 |    0.231 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[4]     | DFRRQ_5VX1 | 0.438 |   1.057 |    0.669 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC60_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[4]     | BU_5VX6    | 0.000 |   1.057 |    0.669 | 
     | t1_4_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC60_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN60_Delay1_ou | BU_5VX6    | 0.219 |   1.276 |    0.888 | 
     | t1_4_/Q                                            |       | t1_4_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[4] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN60_Delay1_ou | DFRRQ_5VX1 | 0.000 |   1.276 |    0.888 | 
     | /D                                                 |       | t1_4_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.388 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.388 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.656 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.269 |    0.657 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.811 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.427 |    0.814 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.136 |   0.562 |    0.950 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.001 |   0.563 |    0.951 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.055 |   0.618 |    1.006 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[4] |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.001 |   0.619 |    1.006 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.627
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.897
  Arrival Time                  1.286
  Slack Time                    0.389
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.389 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.389 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.121 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.119 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |    0.036 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.427 |    0.038 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.141 |   0.568 |    0.179 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.003 |   0.571 |    0.182 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.055 |   0.626 |    0.237 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6] |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.001 |   0.627 |    0.238 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[6]     | DFRRQ_5VX1 | 0.442 |   1.069 |    0.680 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC70_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[6]     | BU_5VX6    | 0.000 |   1.069 |    0.680 | 
     | t1_6_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC70_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN70_Delay5_ou | BU_5VX6    | 0.215 |   1.284 |    0.895 | 
     | t1_6_/Q                                            |       | t1_6_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN70_Delay5_ou | DFRRQ_5VX1 | 0.002 |   1.286 |    0.897 | 
     | /D                                                 |       | t1_6_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.389 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.389 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.657 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.659 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.155 |   0.425 |    0.814 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.002 |   0.427 |    0.816 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.141 |   0.568 |    0.958 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.003 |   0.571 |    0.960 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7 | IN_5VX8    | 0.055 |   0.627 |    1.016 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[6] |   ^   | clk__L4_N7 | DFRRQ_5VX1 | 0.000 |   0.627 |    1.016 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[9]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.627
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.897
  Arrival Time                  1.289
  Slack Time                    0.392
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.392 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.392 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.124 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.122 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |    0.033 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.427 |    0.035 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.141 |   0.568 |    0.176 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.003 |   0.571 |    0.179 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.055 |   0.626 |    0.234 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[9] |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.000 |   0.627 |    0.235 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[9] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[9]     | DFRRQ_5VX1 | 0.448 |   1.074 |    0.682 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC53_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[9]     | BU_5VX6    | 0.000 |   1.074 |    0.682 | 
     | t1_9_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC53_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN53_Delay5_ou | BU_5VX6    | 0.213 |   1.287 |    0.895 | 
     | t1_9_/Q                                            |       | t1_9_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[9] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN53_Delay5_ou | DFRRQ_5VX1 | 0.002 |   1.289 |    0.897 | 
     | /D                                                 |       | t1_9_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.392 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.392 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.660 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.662 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.155 |   0.425 |    0.817 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.002 |   0.427 |    0.819 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.141 |   0.568 |    0.960 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.003 |   0.571 |    0.963 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7 | IN_5VX8    | 0.055 |   0.627 |    1.018 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[9] |   ^   | clk__L4_N7 | DFRRQ_5VX1 | 0.000 |   0.627 |    1.019 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay5_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.627
+ Hold                          0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.879
  Arrival Time                  1.275
  Slack Time                    0.396
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.396 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.396 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |   -0.128 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.270 |   -0.126 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.155 |   0.425 |    0.029 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.001 |   0.425 |    0.030 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7                                     | BU_5VX16   | 0.138 |   0.563 |    0.168 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7                                     | IN_5VX8    | 0.001 |   0.565 |    0.169 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13                                    | IN_5VX8    | 0.055 |   0.619 |    0.224 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7] |   ^   | clk__L4_N13                                    | DFRRQ_5VX1 | 0.000 |   0.620 |    0.224 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[7] | DFRRQ_5VX1 | 0.653 |   1.273 |    0.878 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[7] | DFRRQ_5VX1 | 0.002 |   1.275 |    0.879 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.396 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.396 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.664 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.665 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.155 |   0.425 |    0.820 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.002 |   0.427 |    0.823 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.141 |   0.568 |    0.964 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.003 |   0.571 |    0.967 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6 | IN_5VX8    | 0.055 |   0.626 |    1.022 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7] |   ^   | clk__L4_N6 | DFRRQ_5VX1 | 0.001 |   0.627 |    1.022 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.620
+ Hold                          0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.873
  Arrival Time                  1.269
  Slack Time                    0.396
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.396 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.396 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |   -0.128 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |   -0.127 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.155 |   0.425 |    0.028 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.425 |    0.029 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.138 |   0.563 |    0.167 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.564 |    0.168 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12     | IN_5VX8    | 0.057 |   0.621 |    0.225 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12 |   ^   | clk__L4_N12     | DFRRQ_5VX1 | 0.001 |   0.622 |    0.226 | 
     | ]/C                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12 |   v   | u_FI_Full1/n_61 | DFRRQ_5VX1 | 0.646 |   1.268 |    0.872 | 
     | ]/Q                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12 |   v   | u_FI_Full1/n_61 | DFRRQ_5VX1 | 0.001 |   1.269 |    0.873 | 
     | ]/D                                                |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.396 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    0.396 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    0.664 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    0.666 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    0.821 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.425 |    0.822 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.138 |   0.563 |    0.960 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.565 |    0.961 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.055 |   0.619 |    1.016 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12 |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.620 |    1.016 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.632
+ Hold                          0.069
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.901
  Arrival Time                  1.300
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.399 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.399 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.131 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.129 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |    0.026 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.427 |    0.028 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.141 |   0.568 |    0.169 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.003 |   0.571 |    0.172 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.055 |   0.626 |    0.227 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10 |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.001 |   0.627 |    0.228 | 
     | ]/C                                                |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[10]    | DFRRQ_5VX1 | 0.438 |   1.065 |    0.665 | 
     | ]/Q                                                |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC49_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[10]    | BU_5VX6    | 0.000 |   1.065 |    0.665 | 
     | t1_10_/A                                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC49_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN49_Delay5_ou | BU_5VX6    | 0.232 |   1.296 |    0.897 | 
     | t1_10_/Q                                           |       | t1_10_                                             |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN49_Delay5_ou | DFRRQ_5VX1 | 0.004 |   1.300 |    0.901 | 
     | ]/D                                                |       | t1_10_                                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.399 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    0.399 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    0.667 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    0.669 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    0.824 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.002 |   0.427 |    0.826 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.142 |   0.568 |    0.967 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.003 |   0.572 |    0.971 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.060 |   0.631 |    1.030 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[10 |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.000 |   0.632 |    1.031 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[1]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[1]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[1]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.627
+ Hold                          0.069
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.896
  Arrival Time                  1.305
  Slack Time                    0.409
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.409 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.409 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.141 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.139 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |    0.016 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.427 |    0.018 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.141 |   0.568 |    0.159 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.003 |   0.571 |    0.162 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.055 |   0.626 |    0.217 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[1] |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.001 |   0.627 |    0.218 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[1]     | DFRRQ_5VX1 | 0.447 |   1.074 |    0.665 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC51_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[1]     | BU_5VX6    | 0.000 |   1.074 |    0.665 | 
     | t1_1_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC51_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN51_Delay5_ou | BU_5VX6    | 0.227 |   1.301 |    0.892 | 
     | t1_1_/Q                                            |       | t1_1_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN51_Delay5_ou | DFRRQ_5VX1 | 0.003 |   1.305 |    0.896 | 
     | /D                                                 |       | t1_1_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.409 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.409 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.677 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.679 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.155 |   0.425 |    0.834 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.002 |   0.427 |    0.836 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.141 |   0.568 |    0.977 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.003 |   0.571 |    0.980 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7 | IN_5VX8    | 0.055 |   0.627 |    1.036 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[1] |   ^   | clk__L4_N7 | DFRRQ_5VX1 | 0.000 |   0.627 |    1.036 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[3]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.632
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.902
  Arrival Time                  1.315
  Slack Time                    0.412
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.412 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.412 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.144 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.142 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |    0.013 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.427 |    0.015 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.142 |   0.569 |    0.157 | 
     | clk__L4_I9/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |    0.160 | 
     | clk__L4_I9/Q                                       |   ^   | clk__L4_N9                                         | IN_5VX8    | 0.055 |   0.627 |    0.215 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[3] |   ^   | clk__L4_N9                                         | DFRRQ_5VX1 | 0.000 |   0.627 |    0.215 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[3]     | DFRRQ_5VX1 | 0.463 |   1.091 |    0.679 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC58_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[3]     | BU_5VX6    | 0.000 |   1.091 |    0.679 | 
     | t1_3_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC58_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN58_Delay5_ou | BU_5VX6    | 0.221 |   1.312 |    0.900 | 
     | t1_3_/Q                                            |       | t1_3_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN58_Delay5_ou | DFRRQ_5VX1 | 0.003 |   1.315 |    0.902 | 
     | /D                                                 |       | t1_3_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.412 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    0.412 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    0.680 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    0.682 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    0.837 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.002 |   0.427 |    0.839 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.142 |   0.568 |    0.981 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.003 |   0.572 |    0.984 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.060 |   0.631 |    1.044 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[3] |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.001 |   0.632 |    1.044 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[1]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.618
+ Hold                          0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.885
  Arrival Time                  1.302
  Slack Time                    0.417
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.417 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.417 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.149 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.269 |   -0.148 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.154 |   0.424 |    0.007 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.427 |    0.010 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.136 |   0.562 |    0.145 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.563 |    0.146 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0                                         | IN_5VX8    | 0.059 |   0.622 |    0.205 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1] |   ^   | clk__L4_N0                                         | DFRRQ_5VX1 | 0.001 |   0.623 |    0.206 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[1]     | DFRRQ_5VX1 | 0.421 |   1.044 |    0.627 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC77_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[1]     | BU_5VX4    | 0.000 |   1.044 |    0.627 | 
     | t1_1_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC77_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN77_Delay1_ou | BU_5VX4    | 0.257 |   1.302 |    0.885 | 
     | t1_1_/Q                                            |       | t1_1_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN77_Delay1_ou | DFRRQ_5VX1 | 0.000 |   1.302 |    0.885 | 
     | /D                                                 |       | t1_1_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.417 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.417 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.685 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.687 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.841 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.427 |    0.844 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.136 |   0.562 |    0.979 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.001 |   0.563 |    0.980 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.055 |   0.618 |    1.035 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1] |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.001 |   0.618 |    1.036 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[2]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[2]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[2]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.627
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.897
  Arrival Time                  1.316
  Slack Time                    0.419
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.419 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.419 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.151 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.149 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |    0.006 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.427 |    0.008 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.142 |   0.569 |    0.150 | 
     | clk__L4_I9/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |    0.153 | 
     | clk__L4_I9/Q                                       |   ^   | clk__L4_N9                                         | IN_5VX8    | 0.055 |   0.627 |    0.208 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[2] |   ^   | clk__L4_N9                                         | DFRRQ_5VX1 | 0.000 |   0.627 |    0.208 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[2] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[2]     | DFRRQ_5VX1 | 0.462 |   1.090 |    0.671 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC57_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[2]     | BU_5VX6    | 0.000 |   1.090 |    0.671 | 
     | t1_2_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC57_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN57_Delay5_ou | BU_5VX6    | 0.224 |   1.314 |    0.895 | 
     | t1_2_/Q                                            |       | t1_2_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[2] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN57_Delay5_ou | DFRRQ_5VX1 | 0.002 |   1.316 |    0.897 | 
     | /D                                                 |       | t1_2_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.419 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.419 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.687 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.689 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.155 |   0.425 |    0.844 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.002 |   0.427 |    0.846 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.141 |   0.568 |    0.988 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.003 |   0.571 |    0.990 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7 | IN_5VX8    | 0.055 |   0.627 |    1.046 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[2] |   ^   | clk__L4_N7 | DFRRQ_5VX1 | 0.000 |   0.627 |    1.046 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.632
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.900
  Arrival Time                  1.320
  Slack Time                    0.420
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.420 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.420 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.152 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.150 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |    0.005 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.427 |    0.007 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.142 |   0.569 |    0.149 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |    0.152 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    | 0.061 |   0.633 |    0.212 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9] |   ^   | clk__L4_N8                                         | DFRRQ_5VX1 | 0.001 |   0.633 |    0.213 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[9]     | DFRRQ_5VX1 | 0.443 |   1.076 |    0.656 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC29_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[9]     | BU_5VX6    | 0.000 |   1.076 |    0.656 | 
     | t1_9_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC29_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN29_Delay1_ou | BU_5VX6    | 0.238 |   1.314 |    0.894 | 
     | t1_9_/Q                                            |       | t1_9_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[9] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN29_Delay1_ou | DFRRQ_5VX1 | 0.006 |   1.320 |    0.900 | 
     | /D                                                 |       | t1_9_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.420 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    0.420 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    0.688 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    0.690 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    0.845 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.002 |   0.427 |    0.847 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.142 |   0.568 |    0.989 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.003 |   0.572 |    0.992 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.060 |   0.631 |    1.052 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[9] |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.001 |   0.632 |    1.052 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 

