
attach ../modelgen_0.so
attach ../d_vasrc.so

verilog

`modelgen
module test_ret0(p, n);
	electrical p, n;
	inout p, n;
	branch (p, n) br, br_alias;
	branch (n, p) br_reverse;
	analog begin
		V(br_alias) <+ 0.;
		I(br_reverse) <+ 0.;
	end
endmodule

!make test_ret0.so > /dev/null
attach ./test_ret0.so

parameter v=0

test_ret0 #() dut(1,0);
vsource #(.dc(1)) v1(1, 0);

list

print dc v(nodes)

dc
end
