=====
SETUP
5.007
10.300
15.307
read_write_1_s1
1.800
2.258
initialize/PSRAM1/n900_s11
3.731
4.830
initialize/PSRAM1/n900_s19
5.667
6.728
initialize/PSRAM1/n900_s13
7.147
7.969
initialize/PSRAM1/n900_s12
9.268
10.300
initialize/PSRAM1/n890_s0
10.300
=====
SETUP
5.163
10.501
15.664
read_write_1_s1
1.800
2.258
initialize/PSRAM1/n900_s11
3.731
4.830
initialize/PSRAM1/n913_s6
5.662
6.723
initialize/PSRAM1/n913_s2
7.142
7.964
initialize/PSRAM1/n913_s0
8.300
8.925
initialize/PSRAM1/n1050_s0
10.501
=====
SETUP
5.163
10.501
15.664
read_write_1_s1
1.800
2.258
initialize/PSRAM1/n900_s11
3.731
4.830
initialize/PSRAM1/n913_s6
5.662
6.723
initialize/PSRAM1/n913_s2
7.142
7.964
initialize/PSRAM1/n913_s0
8.300
8.925
initialize/PSRAM1/n1049_s0
10.501
=====
SETUP
5.163
10.501
15.664
read_write_1_s1
1.800
2.258
initialize/PSRAM1/n900_s11
3.731
4.830
initialize/PSRAM1/n913_s6
5.662
6.723
initialize/PSRAM1/n913_s2
7.142
7.964
initialize/PSRAM1/n913_s0
8.300
8.925
initialize/PSRAM1/n970_s0
10.501
=====
SETUP
5.163
10.501
15.664
read_write_1_s1
1.800
2.258
initialize/PSRAM1/n900_s11
3.731
4.830
initialize/PSRAM1/n913_s6
5.662
6.723
initialize/PSRAM1/n913_s2
7.142
7.964
initialize/PSRAM1/n913_s0
8.300
8.925
initialize/PSRAM1/n892_s0
10.501
=====
SETUP
5.216
10.091
15.307
initialize/step_2_s2
1.800
2.258
initialize/n187_s15
3.747
4.808
initialize/PSRAM1/n780_s10
5.227
6.326
initialize/PSRAM1/n780_s3
6.662
7.694
initialize/PSRAM1/n784_s0
8.992
10.091
initialize/PSRAM1/mem_sio_reg_2_0_s1
10.091
=====
SETUP
5.217
10.090
15.307
read_write_1_s1
1.800
2.258
initialize/PSRAM1/n900_s11
3.731
4.830
initialize/PSRAM1/n900_s19
5.667
6.728
initialize/PSRAM1/n900_s13
7.147
7.969
initialize/PSRAM1/n979_s10
9.268
10.090
initialize/PSRAM1/n969_s0
10.090
=====
SETUP
5.244
10.420
15.664
read_write_1_s1
1.800
2.258
initialize/PSRAM1/n900_s11
3.731
4.830
initialize/PSRAM1/n913_s6
5.662
6.723
initialize/PSRAM1/n913_s2
7.142
7.964
initialize/PSRAM1/n913_s0
8.300
8.925
initialize/PSRAM1/n1048_s0
10.420
=====
SETUP
5.244
10.420
15.664
read_write_1_s1
1.800
2.258
initialize/PSRAM1/n900_s11
3.731
4.830
initialize/PSRAM1/n913_s6
5.662
6.723
initialize/PSRAM1/n913_s2
7.142
7.964
initialize/PSRAM1/n913_s0
8.300
8.925
initialize/PSRAM1/n971_s0
10.420
=====
SETUP
5.283
10.024
15.307
initialize/step_2_s2
1.800
2.258
initialize/n187_s15
3.747
4.808
initialize/PSRAM1/n780_s10
5.227
6.326
initialize/PSRAM1/n780_s3
6.662
7.694
initialize/PSRAM1/n788_s0
8.992
10.024
initialize/PSRAM1/mem_sio_reg_3_0_s1
10.024
=====
SETUP
5.283
10.024
15.307
initialize/step_2_s2
1.800
2.258
initialize/n187_s15
3.747
4.808
initialize/PSRAM1/n780_s10
5.227
6.326
initialize/PSRAM1/n780_s3
6.662
7.694
initialize/PSRAM1/n780_s0
8.992
10.024
initialize/PSRAM1/mem_sio_reg_1_0_s1
10.024
=====
SETUP
5.578
10.086
15.664
read_write_1_s1
1.800
2.258
initialize/PSRAM1/n900_s11
3.731
4.830
initialize/PSRAM1/n913_s6
5.662
6.723
initialize/PSRAM1/n913_s2
7.142
7.964
initialize/PSRAM1/n913_s0
8.300
8.925
initialize/PSRAM1/n969_s0
10.086
=====
SETUP
5.578
10.086
15.664
read_write_1_s1
1.800
2.258
initialize/PSRAM1/n900_s11
3.731
4.830
initialize/PSRAM1/n913_s6
5.662
6.723
initialize/PSRAM1/n913_s2
7.142
7.964
initialize/PSRAM1/n913_s0
8.300
8.925
initialize/PSRAM1/n890_s0
10.086
=====
SETUP
5.811
9.497
15.307
read_write_1_s1
1.800
2.258
initialize/PSRAM1/n900_s11
3.731
4.830
initialize/PSRAM1/n900_s19
5.667
6.728
initialize/PSRAM1/n900_s13
7.147
7.969
initialize/PSRAM1/n1058_s10
8.465
9.497
initialize/PSRAM1/n1048_s0
9.497
=====
SETUP
5.998
9.666
15.664
read_write_1_s1
1.800
2.258
initialize/PSRAM1/n900_s11
3.731
4.830
initialize/PSRAM1/n913_s6
5.662
6.723
initialize/PSRAM1/n913_s2
7.142
7.964
initialize/PSRAM1/n913_s0
8.300
8.925
initialize/PSRAM1/n915_s0
9.666
=====
SETUP
5.998
9.666
15.664
read_write_1_s1
1.800
2.258
initialize/PSRAM1/n900_s11
3.731
4.830
initialize/PSRAM1/n913_s6
5.662
6.723
initialize/PSRAM1/n913_s2
7.142
7.964
initialize/PSRAM1/n913_s0
8.300
8.925
initialize/PSRAM1/n891_s0
9.666
=====
SETUP
6.159
23.375
29.534
initialize/PSRAM1/prev_ended_s0
15.707
16.166
com_start_s9
17.797
18.896
com_start_s4
19.717
20.743
com_start_s3
21.161
22.222
com_start_s0
23.375
=====
SETUP
6.485
9.179
15.664
initialize/spi_start_s1
1.800
2.258
initialize/PSRAM1/n791_s2
3.552
4.584
initialize/PSRAM1/n847_s5
5.409
6.508
initialize/PSRAM1/burst_counter_6_s4
7.323
8.384
initialize/PSRAM1/burst_counter_4_s0
9.179
=====
SETUP
6.485
9.179
15.664
initialize/spi_start_s1
1.800
2.258
initialize/PSRAM1/n791_s2
3.552
4.584
initialize/PSRAM1/n847_s5
5.409
6.508
initialize/PSRAM1/burst_counter_6_s4
7.323
8.384
initialize/PSRAM1/burst_counter_5_s0
9.179
=====
SETUP
6.485
9.179
15.664
initialize/spi_start_s1
1.800
2.258
initialize/PSRAM1/n791_s2
3.552
4.584
initialize/PSRAM1/n847_s5
5.409
6.508
initialize/PSRAM1/burst_counter_6_s4
7.323
8.384
initialize/PSRAM1/burst_counter_6_s0
9.179
=====
SETUP
6.545
9.119
15.664
initialize/spi_start_s1
1.800
2.258
initialize/PSRAM1/n791_s2
3.552
4.584
initialize/PSRAM1/n1505_s0
5.893
6.919
initialize/PSRAM1/data_out_3_7_s0
9.119
=====
SETUP
6.545
9.119
15.664
initialize/spi_start_s1
1.800
2.258
initialize/PSRAM1/n791_s2
3.552
4.584
initialize/PSRAM1/n1505_s0
5.893
6.919
initialize/PSRAM1/data_out_3_11_s0
9.119
=====
SETUP
6.545
9.119
15.664
initialize/spi_start_s1
1.800
2.258
initialize/PSRAM1/n791_s2
3.552
4.584
initialize/PSRAM1/n1505_s0
5.893
6.919
initialize/PSRAM1/data_out_3_12_s0
9.119
=====
SETUP
6.545
9.119
15.664
initialize/spi_start_s1
1.800
2.258
initialize/PSRAM1/n791_s2
3.552
4.584
initialize/PSRAM1/n1505_s0
5.893
6.919
initialize/PSRAM1/data_out_3_15_s0
9.119
=====
SETUP
6.545
9.119
15.664
initialize/spi_start_s1
1.800
2.258
initialize/PSRAM1/n791_s2
3.552
4.584
initialize/PSRAM1/n1505_s0
5.893
6.919
initialize/PSRAM1/data_out_1_5_s0
9.119
=====
HOLD
0.479
2.305
1.827
data_in_50_s0
1.741
2.074
BRAM_pp/BRAM_uart/sdpb_inst_0
2.305
=====
HOLD
0.512
2.339
1.827
data_in_49_s0
1.741
2.074
BRAM_pp/BRAM_uart/sdpb_inst_0
2.339
=====
HOLD
0.561
2.317
1.756
debuttonA/sync_button_debounced/resync_2_s0
1.741
2.074
debuttonA/sync_button_debounced/button_once_s0
2.317
=====
HOLD
0.562
2.317
1.756
ADC_submodule/adc_ready_s0
1.741
2.074
BRAM_acq/samples_written_0_s1
2.317
=====
HOLD
0.562
2.317
1.756
ADC_submodule/adc_ready_s0
1.741
2.074
BRAM_acq/samples_written_1_s1
2.317
=====
HOLD
0.570
2.310
1.741
UART1/buffer[7]_3_s0
1.741
2.074
UART1/samples_before_19_s0
2.310
=====
HOLD
0.570
2.310
1.741
BRAM_pp/data_out_8_s0
1.741
2.074
read_8_s0
2.310
=====
HOLD
0.571
2.312
1.741
debuttonA/deb_button/shift_4_s0
1.741
2.074
debuttonA/deb_button/shift_5_s0
2.312
=====
HOLD
0.571
16.211
15.640
initialize/PSRAM1/data_out_3_4_s0
15.640
15.974
initialize/PSRAM1/data_out_3_8_s0
16.211
=====
HOLD
0.571
16.211
15.640
initialize/PSRAM1/data_out_3_11_s0
15.640
15.974
initialize/PSRAM1/data_out_3_15_s0
16.211
=====
HOLD
0.571
16.211
15.640
initialize/PSRAM1/data_out_2_0_s0
15.640
15.974
initialize/PSRAM1/data_out_2_4_s0
16.211
=====
HOLD
0.571
16.211
15.640
initialize/PSRAM1/data_out_1_7_s0
15.640
15.974
initialize/PSRAM1/data_out_1_11_s0
16.211
=====
HOLD
0.571
16.211
15.640
initialize/PSRAM1/data_out_1_10_s0
15.640
15.974
initialize/PSRAM1/data_out_1_14_s0
16.211
=====
HOLD
0.571
16.211
15.640
initialize/PSRAM1/data_out_1_11_s0
15.640
15.974
initialize/PSRAM1/data_out_1_15_s0
16.211
=====
HOLD
0.572
2.313
1.741
debuttonA/deb_button/shift_1_s0
1.741
2.074
debuttonA/deb_button/shift_2_s0
2.313
=====
HOLD
0.598
2.339
1.741
UART1/buffer[5]_7_s0
1.741
2.074
UART1/samples_after_15_s0
2.339
=====
HOLD
0.598
2.339
1.741
BRAM_pp/data_out_3_s0
1.741
2.074
read_3_s0
2.339
=====
HOLD
0.708
16.348
15.640
initialize/PSRAM1/burst_counter_5_s0
15.640
15.974
initialize/PSRAM1/n458_s8
15.976
16.348
initialize/PSRAM1/burst_counter_5_s0
16.348
=====
HOLD
0.708
16.348
15.640
initialize/PSRAM1/burst_counter_6_s0
15.640
15.974
initialize/PSRAM1/n456_s10
15.976
16.348
initialize/PSRAM1/burst_counter_6_s0
16.348
=====
HOLD
0.708
2.448
1.741
BRAM_acq/samples_written_3_s3
1.741
2.074
BRAM_acq/n344_s3
2.076
2.448
BRAM_acq/samples_written_3_s3
2.448
=====
HOLD
0.708
2.448
1.741
BRAM_acq/samples_written_4_s1
1.741
2.074
BRAM_acq/n343_s2
2.076
2.448
BRAM_acq/samples_written_4_s1
2.448
=====
HOLD
0.708
2.448
1.741
BRAM_pp/rd_max_2_s2
1.741
2.074
BRAM_pp/n46_s6
2.076
2.448
BRAM_pp/rd_max_2_s2
2.448
=====
HOLD
0.708
2.448
1.741
UART1/txCounter_8_s2
1.741
2.074
UART1/n1006_s18
2.076
2.448
UART1/txCounter_8_s2
2.448
=====
HOLD
0.708
2.448
1.741
buttons_pressed_1_s0
1.741
2.074
n352_s2
2.076
2.448
buttons_pressed_1_s0
2.448
=====
HOLD
0.709
16.349
15.640
initialize/PSRAM1/burst_counter_2_s0
15.640
15.974
initialize/PSRAM1/n464_s9
15.977
16.349
initialize/PSRAM1/burst_counter_2_s0
16.349
