{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a35ticsg324-1L",
      "gen_directory": "../../../../TX_UART.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2.2"
    },
    "design_tree": {
      "TX_UART_0": ""
    },
    "components": {
      "TX_UART_0": {
        "vlnv": "xilinx.com:module_ref:TX_UART:1.0",
        "xci_name": "design_1_TX_UART_0_0",
        "xci_path": "ip\\design_1_TX_UART_0_0\\design_1_TX_UART_0_0.xci",
        "inst_hier_path": "TX_UART_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TX_UART",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Tx_Start": {
            "direction": "I"
          },
          "Tx": {
            "direction": "O"
          },
          "Tx_done": {
            "direction": "O"
          }
        }
      }
    }
  }
}