-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sobel is
generic (
    C_S_AXI_AXILITES_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_AXILITES_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    input_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    input_r_TVALID : IN STD_LOGIC;
    input_r_TREADY : OUT STD_LOGIC;
    input_r_TKEEP : IN STD_LOGIC_VECTOR (0 downto 0);
    input_r_TSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
    input_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    output_r_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_r_TVALID : OUT STD_LOGIC;
    output_r_TREADY : IN STD_LOGIC;
    output_r_TKEEP : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_r_TSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_AXILiteS_AWVALID : IN STD_LOGIC;
    s_axi_AXILiteS_AWREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_WVALID : IN STD_LOGIC;
    s_axi_AXILiteS_WREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH/8-1 downto 0);
    s_axi_AXILiteS_ARVALID : IN STD_LOGIC;
    s_axi_AXILiteS_ARREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_RVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_RREADY : IN STD_LOGIC;
    s_axi_AXILiteS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_AXILiteS_BVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_BREADY : IN STD_LOGIC;
    s_axi_AXILiteS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of sobel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "sobel,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.129000,HLS_SYN_LAT=303774,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=2,HLS_SYN_FF=1485,HLS_SYN_LUT=2716,HLS_VERSION=2018_3}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_C5C0 : STD_LOGIC_VECTOR (15 downto 0) := "1100010111000000";
    constant ap_const_lv16_C5C1 : STD_LOGIC_VECTOR (15 downto 0) := "1100010111000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv11_E1 : STD_LOGIC_VECTOR (10 downto 0) := "00011100001";
    constant ap_const_lv11_1C2 : STD_LOGIC_VECTOR (10 downto 0) := "00111000010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_E1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv9_181 : STD_LOGIC_VECTOR (8 downto 0) := "110000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal input_V_data_V_0_data_out : STD_LOGIC_VECTOR (7 downto 0);
    signal input_V_data_V_0_vld_in : STD_LOGIC;
    signal input_V_data_V_0_vld_out : STD_LOGIC;
    signal input_V_data_V_0_ack_in : STD_LOGIC;
    signal input_V_data_V_0_ack_out : STD_LOGIC;
    signal input_V_data_V_0_payload_A : STD_LOGIC_VECTOR (7 downto 0);
    signal input_V_data_V_0_payload_B : STD_LOGIC_VECTOR (7 downto 0);
    signal input_V_data_V_0_sel_rd : STD_LOGIC := '0';
    signal input_V_data_V_0_sel_wr : STD_LOGIC := '0';
    signal input_V_data_V_0_sel : STD_LOGIC;
    signal input_V_data_V_0_load_A : STD_LOGIC;
    signal input_V_data_V_0_load_B : STD_LOGIC;
    signal input_V_data_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal input_V_data_V_0_state_cmp_full : STD_LOGIC;
    signal input_V_last_V_0_vld_in : STD_LOGIC;
    signal input_V_last_V_0_ack_out : STD_LOGIC;
    signal input_V_last_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal output_V_data_V_1_data_in : STD_LOGIC_VECTOR (7 downto 0);
    signal output_V_data_V_1_data_out : STD_LOGIC_VECTOR (7 downto 0);
    signal output_V_data_V_1_vld_in : STD_LOGIC;
    signal output_V_data_V_1_vld_out : STD_LOGIC;
    signal output_V_data_V_1_ack_in : STD_LOGIC;
    signal output_V_data_V_1_ack_out : STD_LOGIC;
    signal output_V_data_V_1_payload_A : STD_LOGIC_VECTOR (7 downto 0);
    signal output_V_data_V_1_payload_B : STD_LOGIC_VECTOR (7 downto 0);
    signal output_V_data_V_1_sel_rd : STD_LOGIC := '0';
    signal output_V_data_V_1_sel_wr : STD_LOGIC := '0';
    signal output_V_data_V_1_sel : STD_LOGIC;
    signal output_V_data_V_1_load_A : STD_LOGIC;
    signal output_V_data_V_1_load_B : STD_LOGIC;
    signal output_V_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal output_V_data_V_1_state_cmp_full : STD_LOGIC;
    signal output_V_keep_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal output_V_keep_V_1_vld_in : STD_LOGIC;
    signal output_V_keep_V_1_vld_out : STD_LOGIC;
    signal output_V_keep_V_1_ack_in : STD_LOGIC;
    signal output_V_keep_V_1_ack_out : STD_LOGIC;
    signal output_V_keep_V_1_sel_rd : STD_LOGIC := '0';
    signal output_V_keep_V_1_sel : STD_LOGIC;
    signal output_V_keep_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal output_V_strb_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal output_V_strb_V_1_vld_in : STD_LOGIC;
    signal output_V_strb_V_1_vld_out : STD_LOGIC;
    signal output_V_strb_V_1_ack_in : STD_LOGIC;
    signal output_V_strb_V_1_ack_out : STD_LOGIC;
    signal output_V_strb_V_1_sel_rd : STD_LOGIC := '0';
    signal output_V_strb_V_1_sel : STD_LOGIC;
    signal output_V_strb_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal output_V_last_V_1_data_in : STD_LOGIC_VECTOR (0 downto 0);
    signal output_V_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal output_V_last_V_1_vld_in : STD_LOGIC;
    signal output_V_last_V_1_vld_out : STD_LOGIC;
    signal output_V_last_V_1_ack_in : STD_LOGIC;
    signal output_V_last_V_1_ack_out : STD_LOGIC;
    signal output_V_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal output_V_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal output_V_last_V_1_sel_rd : STD_LOGIC := '0';
    signal output_V_last_V_1_sel_wr : STD_LOGIC := '0';
    signal output_V_last_V_1_sel : STD_LOGIC;
    signal output_V_last_V_1_load_A : STD_LOGIC;
    signal output_V_last_V_1_load_B : STD_LOGIC;
    signal output_V_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal output_V_last_V_1_state_cmp_full : STD_LOGIC;
    signal input_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal exitcond1_reg_804 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal or_cond_reg_825 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_825_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal or_cond_reg_825_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal row_reg_233 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_reg_245 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_reg_257 : STD_LOGIC_VECTOR (15 downto 0);
    signal line_buffer_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state5_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state17_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state23_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_state29_pp0_stage3_iter4 : BOOLEAN;
    signal ap_block_state29_io : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal line_buffer_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state6_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state18_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_state24_pp0_stage4_iter3 : BOOLEAN;
    signal ap_block_state24_io : BOOLEAN;
    signal ap_block_state30_pp0_stage4_iter4 : BOOLEAN;
    signal ap_block_state30_io : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_state7_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state13_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state19_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_state25_pp0_stage5_iter3 : BOOLEAN;
    signal ap_block_state25_io : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal exitcond1_fu_287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_1_fu_293_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_1_reg_808 : STD_LOGIC_VECTOR (15 downto 0);
    signal line_buffer_addr_reg_813 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_addr_2_reg_819 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_cond_fu_357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_825_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_825_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_1_reg_829 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_1_reg_829_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_1_reg_829_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_1_reg_829_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_834 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_834_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_834_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_834_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_834_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_379_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_23_reg_839 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state4_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state16_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state22_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state28_pp0_stage2_iter4 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal tmp_31_0_1_fu_394_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_0_1_reg_854 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_fu_400_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_27_reg_859 : STD_LOGIC_VECTOR (10 downto 0);
    signal line_buffer_load_5_reg_869 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_row_fu_427_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_row_reg_874 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_s_fu_435_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_s_reg_879 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_465_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_6_reg_894 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum_fu_471_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum_reg_899 : STD_LOGIC_VECTOR (8 downto 0);
    signal gx_fu_552_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal gx_reg_909 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_13_fu_567_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_13_reg_914 : STD_LOGIC_VECTOR (9 downto 0);
    signal gy_fu_609_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal gy_reg_919 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_15_fu_791_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_15_reg_924 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_797_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_17_reg_929 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state15_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state21_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state27_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal grp_fu_268_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_reg_939 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_271_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_reg_944 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_s_reg_949 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_5_fu_743_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_5_reg_954 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_V_fu_782_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal line_buffer_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_ce0 : STD_LOGIC;
    signal line_buffer_we0 : STD_LOGIC;
    signal line_buffer_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_ce1 : STD_LOGIC;
    signal line_buffer_we1 : STD_LOGIC;
    signal ap_phi_mux_row_phi_fu_237_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_col_phi_fu_249_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_i_phi_fu_261_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_cast_fu_309_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_23_cast_fu_320_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_fu_363_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_5_fu_374_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal tmp_24_cast_fu_389_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_32_0_2_fu_404_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_25_cast_fu_448_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_32_0_1_fu_453_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_26_cast_fu_487_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4_01001 : BOOLEAN;
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal grp_fu_268_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_299_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_3_fu_303_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_19_fu_314_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_20_fu_325_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_22_fu_341_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp4_fu_351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_368_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_383_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal col_1_fu_409_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_fu_415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_1_fu_421_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_fu_443_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_6_cast_fu_461_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_5_cast_fu_457_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_26_fu_482_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_8_fu_492_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_fu_503_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_11_cast_fu_531_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_8_cast_fu_499_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_cast_fu_511_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_7_fu_534_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_9_fu_540_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_4_cast_fu_519_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_10_cast_fu_527_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_10_fu_546_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_4_cast4_fu_515_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum_cast_fu_558_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_cast3_fu_523_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum87_neg_fu_561_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_11_fu_576_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_12_fu_588_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_19_cast_fu_600_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_16_cast_fu_584_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_18_cast_fu_596_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_14_fu_603_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_fu_622_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_1_fu_643_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mantissa_V_fu_647_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_V_fu_633_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i_i_i_cast1_fu_661_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_fu_665_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_i_i_i_fu_679_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isNeg_fu_671_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_i_cast_fu_685_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ush_fu_689_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_2_cast_fu_697_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_assign_2_cast_cas_fu_701_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal mantissa_V_1_cast2_fu_657_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_i_i_i_8_fu_705_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal r_V_fu_709_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_34_fu_721_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_1_fu_715_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_29_fu_729_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_fu_733_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_V_1_fu_751_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_6_fu_756_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_fu_762_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp9_fu_772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_778_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_791_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal gx_cast_cast_fu_573_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_15_fu_791_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_797_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal gy_cast_cast_fu_615_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_797_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_268_ce : STD_LOGIC;
    signal grp_fu_271_ce : STD_LOGIC;
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_block_state31 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component sobel_sitofp_32s_bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sobel_fsqrt_32ns_cud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sobel_mul_mul_11sdEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component sobel_mac_muladd_eOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component sobel_line_buffer IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sobel_AXILiteS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    sobel_AXILiteS_s_axi_U : component sobel_AXILiteS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_AXILITES_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_AXILITES_DATA_WIDTH)
    port map (
        AWVALID => s_axi_AXILiteS_AWVALID,
        AWREADY => s_axi_AXILiteS_AWREADY,
        AWADDR => s_axi_AXILiteS_AWADDR,
        WVALID => s_axi_AXILiteS_WVALID,
        WREADY => s_axi_AXILiteS_WREADY,
        WDATA => s_axi_AXILiteS_WDATA,
        WSTRB => s_axi_AXILiteS_WSTRB,
        ARVALID => s_axi_AXILiteS_ARVALID,
        ARREADY => s_axi_AXILiteS_ARREADY,
        ARADDR => s_axi_AXILiteS_ARADDR,
        RVALID => s_axi_AXILiteS_RVALID,
        RREADY => s_axi_AXILiteS_RREADY,
        RDATA => s_axi_AXILiteS_RDATA,
        RRESP => s_axi_AXILiteS_RRESP,
        BVALID => s_axi_AXILiteS_BVALID,
        BREADY => s_axi_AXILiteS_BREADY,
        BRESP => s_axi_AXILiteS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    line_buffer_U : component sobel_line_buffer
    generic map (
        DataWidth => 8,
        AddressRange => 675,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_address0,
        ce0 => line_buffer_ce0,
        we0 => line_buffer_we0,
        d0 => line_buffer_d0,
        q0 => line_buffer_q0,
        address1 => line_buffer_address1,
        ce1 => line_buffer_ce1,
        we1 => line_buffer_we1,
        d1 => line_buffer_q1,
        q1 => line_buffer_q1);

    sobel_sitofp_32s_bkb_U1 : component sobel_sitofp_32s_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_268_p0,
        ce => grp_fu_268_ce,
        dout => grp_fu_268_p1);

    sobel_fsqrt_32ns_cud_U2 : component sobel_fsqrt_32ns_cud
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => ap_const_lv32_0,
        din1 => tmp_18_reg_939,
        ce => grp_fu_271_ce,
        dout => grp_fu_271_p2);

    sobel_mul_mul_11sdEe_U3 : component sobel_mul_mul_11sdEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 22)
    port map (
        din0 => tmp_15_fu_791_p0,
        din1 => tmp_15_fu_791_p1,
        dout => tmp_15_fu_791_p2);

    sobel_mac_muladd_eOg_U4 : component sobel_mac_muladd_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        din2_WIDTH => 22,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_797_p0,
        din1 => grp_fu_797_p1,
        din2 => tmp_15_reg_924,
        dout => grp_fu_797_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    input_V_data_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                input_V_data_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((input_V_data_V_0_ack_out = ap_const_logic_1) and (input_V_data_V_0_vld_out = ap_const_logic_1))) then 
                                        input_V_data_V_0_sel_rd <= not(input_V_data_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    input_V_data_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                input_V_data_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((input_V_data_V_0_ack_in = ap_const_logic_1) and (input_V_data_V_0_vld_in = ap_const_logic_1))) then 
                                        input_V_data_V_0_sel_wr <= not(input_V_data_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    input_V_data_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                input_V_data_V_0_state <= ap_const_lv2_0;
            else
                if ((((input_V_data_V_0_state = ap_const_lv2_2) and (input_V_data_V_0_vld_in = ap_const_logic_0)) or ((input_V_data_V_0_state = ap_const_lv2_3) and (input_V_data_V_0_vld_in = ap_const_logic_0) and (input_V_data_V_0_ack_out = ap_const_logic_1)))) then 
                    input_V_data_V_0_state <= ap_const_lv2_2;
                elsif ((((input_V_data_V_0_state = ap_const_lv2_1) and (input_V_data_V_0_ack_out = ap_const_logic_0)) or ((input_V_data_V_0_state = ap_const_lv2_3) and (input_V_data_V_0_ack_out = ap_const_logic_0) and (input_V_data_V_0_vld_in = ap_const_logic_1)))) then 
                    input_V_data_V_0_state <= ap_const_lv2_1;
                elsif (((not(((input_V_data_V_0_vld_in = ap_const_logic_0) and (input_V_data_V_0_ack_out = ap_const_logic_1))) and not(((input_V_data_V_0_ack_out = ap_const_logic_0) and (input_V_data_V_0_vld_in = ap_const_logic_1))) and (input_V_data_V_0_state = ap_const_lv2_3)) or ((input_V_data_V_0_state = ap_const_lv2_1) and (input_V_data_V_0_ack_out = ap_const_logic_1)) or ((input_V_data_V_0_state = ap_const_lv2_2) and (input_V_data_V_0_vld_in = ap_const_logic_1)))) then 
                    input_V_data_V_0_state <= ap_const_lv2_3;
                else 
                    input_V_data_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    input_V_last_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                input_V_last_V_0_state <= ap_const_lv2_0;
            else
                if ((((input_V_last_V_0_state = ap_const_lv2_2) and (input_V_last_V_0_vld_in = ap_const_logic_0)) or ((input_V_last_V_0_state = ap_const_lv2_3) and (input_V_last_V_0_vld_in = ap_const_logic_0) and (input_V_last_V_0_ack_out = ap_const_logic_1)))) then 
                    input_V_last_V_0_state <= ap_const_lv2_2;
                elsif ((((input_V_last_V_0_state = ap_const_lv2_1) and (input_V_last_V_0_ack_out = ap_const_logic_0)) or ((input_V_last_V_0_state = ap_const_lv2_3) and (input_V_last_V_0_ack_out = ap_const_logic_0) and (input_V_last_V_0_vld_in = ap_const_logic_1)))) then 
                    input_V_last_V_0_state <= ap_const_lv2_1;
                elsif (((not(((input_V_last_V_0_vld_in = ap_const_logic_0) and (input_V_last_V_0_ack_out = ap_const_logic_1))) and not(((input_V_last_V_0_ack_out = ap_const_logic_0) and (input_V_last_V_0_vld_in = ap_const_logic_1))) and (input_V_last_V_0_state = ap_const_lv2_3)) or ((input_V_last_V_0_state = ap_const_lv2_1) and (input_V_last_V_0_ack_out = ap_const_logic_1)) or ((input_V_last_V_0_state = ap_const_lv2_2) and (input_V_last_V_0_vld_in = ap_const_logic_1)))) then 
                    input_V_last_V_0_state <= ap_const_lv2_3;
                else 
                    input_V_last_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    output_V_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_V_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((output_V_data_V_1_ack_out = ap_const_logic_1) and (output_V_data_V_1_vld_out = ap_const_logic_1))) then 
                                        output_V_data_V_1_sel_rd <= not(output_V_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    output_V_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_V_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((output_V_data_V_1_ack_in = ap_const_logic_1) and (output_V_data_V_1_vld_in = ap_const_logic_1))) then 
                                        output_V_data_V_1_sel_wr <= not(output_V_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    output_V_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_V_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((output_V_data_V_1_state = ap_const_lv2_2) and (output_V_data_V_1_vld_in = ap_const_logic_0)) or ((output_V_data_V_1_state = ap_const_lv2_3) and (output_V_data_V_1_vld_in = ap_const_logic_0) and (output_V_data_V_1_ack_out = ap_const_logic_1)))) then 
                    output_V_data_V_1_state <= ap_const_lv2_2;
                elsif ((((output_V_data_V_1_state = ap_const_lv2_1) and (output_V_data_V_1_ack_out = ap_const_logic_0)) or ((output_V_data_V_1_state = ap_const_lv2_3) and (output_V_data_V_1_ack_out = ap_const_logic_0) and (output_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    output_V_data_V_1_state <= ap_const_lv2_1;
                elsif (((not(((output_V_data_V_1_vld_in = ap_const_logic_0) and (output_V_data_V_1_ack_out = ap_const_logic_1))) and not(((output_V_data_V_1_ack_out = ap_const_logic_0) and (output_V_data_V_1_vld_in = ap_const_logic_1))) and (output_V_data_V_1_state = ap_const_lv2_3)) or ((output_V_data_V_1_state = ap_const_lv2_1) and (output_V_data_V_1_ack_out = ap_const_logic_1)) or ((output_V_data_V_1_state = ap_const_lv2_2) and (output_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    output_V_data_V_1_state <= ap_const_lv2_3;
                else 
                    output_V_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    output_V_keep_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_V_keep_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((output_V_keep_V_1_ack_out = ap_const_logic_1) and (output_V_keep_V_1_vld_out = ap_const_logic_1))) then 
                                        output_V_keep_V_1_sel_rd <= not(output_V_keep_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    output_V_keep_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_V_keep_V_1_state <= ap_const_lv2_0;
            else
                if ((((output_V_keep_V_1_state = ap_const_lv2_2) and (output_V_keep_V_1_vld_in = ap_const_logic_0)) or ((output_V_keep_V_1_state = ap_const_lv2_3) and (output_V_keep_V_1_vld_in = ap_const_logic_0) and (output_V_keep_V_1_ack_out = ap_const_logic_1)))) then 
                    output_V_keep_V_1_state <= ap_const_lv2_2;
                elsif ((((output_V_keep_V_1_state = ap_const_lv2_1) and (output_V_keep_V_1_ack_out = ap_const_logic_0)) or ((output_V_keep_V_1_state = ap_const_lv2_3) and (output_V_keep_V_1_ack_out = ap_const_logic_0) and (output_V_keep_V_1_vld_in = ap_const_logic_1)))) then 
                    output_V_keep_V_1_state <= ap_const_lv2_1;
                elsif (((not(((output_V_keep_V_1_vld_in = ap_const_logic_0) and (output_V_keep_V_1_ack_out = ap_const_logic_1))) and not(((output_V_keep_V_1_ack_out = ap_const_logic_0) and (output_V_keep_V_1_vld_in = ap_const_logic_1))) and (output_V_keep_V_1_state = ap_const_lv2_3)) or ((output_V_keep_V_1_state = ap_const_lv2_1) and (output_V_keep_V_1_ack_out = ap_const_logic_1)) or ((output_V_keep_V_1_state = ap_const_lv2_2) and (output_V_keep_V_1_vld_in = ap_const_logic_1)))) then 
                    output_V_keep_V_1_state <= ap_const_lv2_3;
                else 
                    output_V_keep_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    output_V_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_V_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((output_V_last_V_1_ack_out = ap_const_logic_1) and (output_V_last_V_1_vld_out = ap_const_logic_1))) then 
                                        output_V_last_V_1_sel_rd <= not(output_V_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    output_V_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_V_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((output_V_last_V_1_ack_in = ap_const_logic_1) and (output_V_last_V_1_vld_in = ap_const_logic_1))) then 
                                        output_V_last_V_1_sel_wr <= not(output_V_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    output_V_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_V_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((output_V_last_V_1_state = ap_const_lv2_2) and (output_V_last_V_1_vld_in = ap_const_logic_0)) or ((output_V_last_V_1_state = ap_const_lv2_3) and (output_V_last_V_1_vld_in = ap_const_logic_0) and (output_V_last_V_1_ack_out = ap_const_logic_1)))) then 
                    output_V_last_V_1_state <= ap_const_lv2_2;
                elsif ((((output_V_last_V_1_state = ap_const_lv2_1) and (output_V_last_V_1_ack_out = ap_const_logic_0)) or ((output_V_last_V_1_state = ap_const_lv2_3) and (output_V_last_V_1_ack_out = ap_const_logic_0) and (output_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    output_V_last_V_1_state <= ap_const_lv2_1;
                elsif (((not(((output_V_last_V_1_vld_in = ap_const_logic_0) and (output_V_last_V_1_ack_out = ap_const_logic_1))) and not(((output_V_last_V_1_ack_out = ap_const_logic_0) and (output_V_last_V_1_vld_in = ap_const_logic_1))) and (output_V_last_V_1_state = ap_const_lv2_3)) or ((output_V_last_V_1_state = ap_const_lv2_1) and (output_V_last_V_1_ack_out = ap_const_logic_1)) or ((output_V_last_V_1_state = ap_const_lv2_2) and (output_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    output_V_last_V_1_state <= ap_const_lv2_3;
                else 
                    output_V_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    output_V_strb_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_V_strb_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((output_V_strb_V_1_ack_out = ap_const_logic_1) and (output_V_strb_V_1_vld_out = ap_const_logic_1))) then 
                                        output_V_strb_V_1_sel_rd <= not(output_V_strb_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    output_V_strb_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                output_V_strb_V_1_state <= ap_const_lv2_0;
            else
                if ((((output_V_strb_V_1_state = ap_const_lv2_2) and (output_V_strb_V_1_vld_in = ap_const_logic_0)) or ((output_V_strb_V_1_state = ap_const_lv2_3) and (output_V_strb_V_1_vld_in = ap_const_logic_0) and (output_V_strb_V_1_ack_out = ap_const_logic_1)))) then 
                    output_V_strb_V_1_state <= ap_const_lv2_2;
                elsif ((((output_V_strb_V_1_state = ap_const_lv2_1) and (output_V_strb_V_1_ack_out = ap_const_logic_0)) or ((output_V_strb_V_1_state = ap_const_lv2_3) and (output_V_strb_V_1_ack_out = ap_const_logic_0) and (output_V_strb_V_1_vld_in = ap_const_logic_1)))) then 
                    output_V_strb_V_1_state <= ap_const_lv2_1;
                elsif (((not(((output_V_strb_V_1_vld_in = ap_const_logic_0) and (output_V_strb_V_1_ack_out = ap_const_logic_1))) and not(((output_V_strb_V_1_ack_out = ap_const_logic_0) and (output_V_strb_V_1_vld_in = ap_const_logic_1))) and (output_V_strb_V_1_state = ap_const_lv2_3)) or ((output_V_strb_V_1_state = ap_const_lv2_1) and (output_V_strb_V_1_ack_out = ap_const_logic_1)) or ((output_V_strb_V_1_state = ap_const_lv2_2) and (output_V_strb_V_1_vld_in = ap_const_logic_1)))) then 
                    output_V_strb_V_1_state <= ap_const_lv2_3;
                else 
                    output_V_strb_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    col_reg_245_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond1_reg_804 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                col_reg_245 <= p_s_reg_879;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_reg_245 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_reg_257_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond1_reg_804 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_reg_257 <= i_1_reg_808;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_reg_257 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    reg_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (or_cond_reg_825 = ap_const_lv1_1) and (exitcond1_reg_804 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                reg_282 <= line_buffer_q1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (or_cond_reg_825 = ap_const_lv1_1) and (exitcond1_reg_804 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (or_cond_reg_825 = ap_const_lv1_1) and (exitcond1_reg_804 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
                reg_282 <= line_buffer_q0;
            end if; 
        end if;
    end process;

    row_reg_233_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond1_reg_804 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                row_reg_233 <= p_row_reg_874;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                row_reg_233 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond1_reg_804 <= exitcond1_fu_287_p2;
                or_cond_reg_825_pp0_iter1_reg <= or_cond_reg_825;
                or_cond_reg_825_pp0_iter2_reg <= or_cond_reg_825_pp0_iter1_reg;
                or_cond_reg_825_pp0_iter3_reg <= or_cond_reg_825_pp0_iter2_reg;
                or_cond_reg_825_pp0_iter4_reg <= or_cond_reg_825_pp0_iter3_reg;
                tmp_last_V_1_reg_829_pp0_iter1_reg <= tmp_last_V_1_reg_829;
                tmp_last_V_1_reg_829_pp0_iter2_reg <= tmp_last_V_1_reg_829_pp0_iter1_reg;
                tmp_last_V_1_reg_829_pp0_iter3_reg <= tmp_last_V_1_reg_829_pp0_iter2_reg;
                tmp_last_V_reg_834_pp0_iter1_reg <= tmp_last_V_reg_834;
                tmp_last_V_reg_834_pp0_iter2_reg <= tmp_last_V_reg_834_pp0_iter1_reg;
                tmp_last_V_reg_834_pp0_iter3_reg <= tmp_last_V_reg_834_pp0_iter2_reg;
                tmp_last_V_reg_834_pp0_iter4_reg <= tmp_last_V_reg_834_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (or_cond_reg_825 = ap_const_lv1_1) and (exitcond1_reg_804 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                gx_reg_909 <= gx_fu_552_p2;
                tmp_13_reg_914 <= tmp_13_fu_567_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_reg_825 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                gy_reg_919 <= gy_fu_609_p2;
                tmp_15_reg_924 <= tmp_15_fu_791_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                i_1_reg_808 <= i_1_fu_293_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((input_V_data_V_0_load_A = ap_const_logic_1)) then
                input_V_data_V_0_payload_A <= input_r_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((input_V_data_V_0_load_B = ap_const_logic_1)) then
                input_V_data_V_0_payload_B <= input_r_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond1_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                line_buffer_addr_2_reg_819 <= tmp_23_cast_fu_320_p1(10 - 1 downto 0);
                line_buffer_addr_reg_813 <= tmp_22_cast_fu_309_p1(10 - 1 downto 0);
                or_cond_reg_825 <= or_cond_fu_357_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (or_cond_reg_825 = ap_const_lv1_1) and (exitcond1_reg_804 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                line_buffer_load_5_reg_869 <= line_buffer_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_V_data_V_1_load_A = ap_const_logic_1)) then
                output_V_data_V_1_payload_A <= output_V_data_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_V_data_V_1_load_B = ap_const_logic_1)) then
                output_V_data_V_1_payload_B <= output_V_data_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_V_last_V_1_load_A = ap_const_logic_1)) then
                output_V_last_V_1_payload_A <= output_V_last_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((output_V_last_V_1_load_B = ap_const_logic_1)) then
                output_V_last_V_1_payload_B <= output_V_last_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (or_cond_reg_825_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                p_Result_s_reg_949 <= p_Val2_s_fu_622_p1(31 downto 31);
                p_Val2_5_reg_954 <= p_Val2_5_fu_743_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (exitcond1_reg_804 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                p_row_reg_874 <= p_row_fu_427_p3;
                p_s_reg_879 <= p_s_fu_435_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (or_cond_reg_825 = ap_const_lv1_1) and (exitcond1_reg_804 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                sum_reg_899 <= sum_fu_471_p2;
                tmp_6_reg_894 <= tmp_6_fu_465_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_reg_825_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_17_reg_929 <= grp_fu_797_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_reg_825_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_18_reg_939 <= grp_fu_268_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (or_cond_reg_825 = ap_const_lv1_1) and (exitcond1_reg_804 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                tmp_23_reg_839 <= tmp_23_fu_379_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (or_cond_reg_825 = ap_const_lv1_1) and (exitcond1_reg_804 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                tmp_27_reg_859 <= tmp_27_fu_400_p1;
                tmp_31_0_1_reg_854 <= tmp_31_0_1_fu_394_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_fu_357_p2 = ap_const_lv1_0) and (exitcond1_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                tmp_last_V_1_reg_829 <= grp_fu_276_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_fu_357_p2 = ap_const_lv1_1) and (exitcond1_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                tmp_last_V_reg_834 <= grp_fu_276_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_cond_reg_825_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                x_assign_reg_944 <= grp_fu_271_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, output_V_data_V_1_ack_in, output_V_data_V_1_state, output_V_keep_V_1_ack_in, output_V_keep_V_1_state, output_V_strb_V_1_ack_in, output_V_strb_V_1_state, output_V_last_V_1_ack_in, output_V_last_V_1_state, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage4, ap_enable_reg_pp0_iter3, exitcond1_fu_287_p2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage4_subdone, ap_CS_fsm_state31, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (exitcond1_fu_287_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (exitcond1_fu_287_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_state31 => 
                if ((not(((output_V_last_V_1_ack_in = ap_const_logic_0) or (output_V_strb_V_1_ack_in = ap_const_logic_0) or (output_V_keep_V_1_ack_in = ap_const_logic_0) or (output_V_data_V_1_ack_in = ap_const_logic_0))) and (output_V_last_V_1_state(0) = ap_const_logic_0) and (output_V_strb_V_1_state(0) = ap_const_logic_0) and (output_V_keep_V_1_state(0) = ap_const_logic_0) and (output_V_data_V_1_state(0) = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(6);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state31 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state29_io)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_const_boolean_1 = ap_block_state29_io) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state29_io)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_const_boolean_1 = ap_block_state29_io) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter3, ap_block_state24_io, ap_block_state30_io)
    begin
                ap_block_pp0_stage4_11001 <= (((ap_const_boolean_1 = ap_block_state24_io) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state30_io) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter3, ap_block_state24_io, ap_block_state30_io)
    begin
                ap_block_pp0_stage4_subdone <= (((ap_const_boolean_1 = ap_block_state24_io) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state30_io) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(input_V_data_V_0_vld_out, ap_enable_reg_pp0_iter0, exitcond1_reg_804, ap_enable_reg_pp0_iter3, ap_block_state25_io)
    begin
                ap_block_pp0_stage5_11001 <= (((ap_const_boolean_1 = ap_block_state25_io) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((exitcond1_reg_804 = ap_const_lv1_0) and (input_V_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(input_V_data_V_0_vld_out, ap_enable_reg_pp0_iter0, exitcond1_reg_804, ap_enable_reg_pp0_iter3, ap_block_state25_io)
    begin
                ap_block_pp0_stage5_subdone <= (((ap_const_boolean_1 = ap_block_state25_io) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((exitcond1_reg_804 = ap_const_lv1_0) and (input_V_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state24_io_assign_proc : process(output_V_data_V_1_ack_in, or_cond_reg_825_pp0_iter3_reg)
    begin
                ap_block_state24_io <= ((or_cond_reg_825_pp0_iter3_reg = ap_const_lv1_0) and (output_V_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state24_pp0_stage4_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state25_io_assign_proc : process(output_V_data_V_1_ack_in, or_cond_reg_825_pp0_iter3_reg)
    begin
                ap_block_state25_io <= ((or_cond_reg_825_pp0_iter3_reg = ap_const_lv1_0) and (output_V_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state25_pp0_stage5_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state29_io_assign_proc : process(output_V_data_V_1_ack_in, or_cond_reg_825_pp0_iter4_reg)
    begin
                ap_block_state29_io <= ((or_cond_reg_825_pp0_iter4_reg = ap_const_lv1_1) and (output_V_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state29_pp0_stage3_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state30_io_assign_proc : process(output_V_data_V_1_ack_in, or_cond_reg_825_pp0_iter4_reg)
    begin
                ap_block_state30_io <= ((or_cond_reg_825_pp0_iter4_reg = ap_const_lv1_1) and (output_V_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state30_pp0_stage4_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state31_assign_proc : process(output_V_data_V_1_ack_in, output_V_keep_V_1_ack_in, output_V_strb_V_1_ack_in, output_V_last_V_1_ack_in)
    begin
                ap_block_state31 <= ((output_V_last_V_1_ack_in = ap_const_logic_0) or (output_V_strb_V_1_ack_in = ap_const_logic_0) or (output_V_keep_V_1_ack_in = ap_const_logic_0) or (output_V_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage5_iter0_assign_proc : process(input_V_data_V_0_vld_out, exitcond1_reg_804)
    begin
                ap_block_state7_pp0_stage5_iter0 <= ((exitcond1_reg_804 = ap_const_lv1_0) and (input_V_data_V_0_vld_out = ap_const_logic_0));
    end process;

        ap_block_state8_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond1_fu_287_p2)
    begin
        if ((exitcond1_fu_287_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(output_V_data_V_1_ack_in, output_V_data_V_1_state, output_V_keep_V_1_ack_in, output_V_keep_V_1_state, output_V_strb_V_1_ack_in, output_V_strb_V_1_state, output_V_last_V_1_ack_in, output_V_last_V_1_state, ap_CS_fsm_state31)
    begin
        if ((not(((output_V_last_V_1_ack_in = ap_const_logic_0) or (output_V_strb_V_1_ack_in = ap_const_logic_0) or (output_V_keep_V_1_ack_in = ap_const_logic_0) or (output_V_data_V_1_ack_in = ap_const_logic_0))) and (output_V_last_V_1_state(0) = ap_const_logic_0) and (output_V_strb_V_1_state(0) = ap_const_logic_0) and (output_V_keep_V_1_state(0) = ap_const_logic_0) and (output_V_data_V_1_state(0) = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_col_phi_fu_249_p4_assign_proc : process(exitcond1_reg_804, col_reg_245, ap_CS_fsm_pp0_stage0, p_s_reg_879, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (exitcond1_reg_804 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_col_phi_fu_249_p4 <= p_s_reg_879;
        else 
            ap_phi_mux_col_phi_fu_249_p4 <= col_reg_245;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_261_p4_assign_proc : process(exitcond1_reg_804, i_reg_257, ap_CS_fsm_pp0_stage0, i_1_reg_808, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (exitcond1_reg_804 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_i_phi_fu_261_p4 <= i_1_reg_808;
        else 
            ap_phi_mux_i_phi_fu_261_p4 <= i_reg_257;
        end if; 
    end process;


    ap_phi_mux_row_phi_fu_237_p4_assign_proc : process(exitcond1_reg_804, row_reg_233, ap_CS_fsm_pp0_stage0, p_row_reg_874, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (exitcond1_reg_804 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_row_phi_fu_237_p4 <= p_row_reg_874;
        else 
            ap_phi_mux_row_phi_fu_237_p4 <= row_reg_233;
        end if; 
    end process;


    ap_ready_assign_proc : process(output_V_data_V_1_ack_in, output_V_data_V_1_state, output_V_keep_V_1_ack_in, output_V_keep_V_1_state, output_V_strb_V_1_ack_in, output_V_strb_V_1_state, output_V_last_V_1_ack_in, output_V_last_V_1_state, ap_CS_fsm_state31)
    begin
        if ((not(((output_V_last_V_1_ack_in = ap_const_logic_0) or (output_V_strb_V_1_ack_in = ap_const_logic_0) or (output_V_keep_V_1_ack_in = ap_const_logic_0) or (output_V_data_V_1_ack_in = ap_const_logic_0))) and (output_V_last_V_1_state(0) = ap_const_logic_0) and (output_V_strb_V_1_state(0) = ap_const_logic_0) and (output_V_keep_V_1_state(0) = ap_const_logic_0) and (output_V_data_V_1_state(0) = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    col_1_fu_409_p2 <= std_logic_vector(signed(col_reg_245) + signed(ap_const_lv32_1));
    exitcond1_fu_287_p2 <= "1" when (ap_phi_mux_i_phi_fu_261_p4 = ap_const_lv16_C5C1) else "0";

    grp_fu_268_ce_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            grp_fu_268_ce <= ap_const_logic_1;
        else 
            grp_fu_268_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_268_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_17_reg_929),32));


    grp_fu_271_ce_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            grp_fu_271_ce <= ap_const_logic_1;
        else 
            grp_fu_271_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_276_p2 <= "1" when (ap_phi_mux_i_phi_fu_261_p4 = ap_const_lv16_C5C0) else "0";
    grp_fu_797_p0 <= gy_cast_cast_fu_615_p1(11 - 1 downto 0);
    grp_fu_797_p1 <= gy_cast_cast_fu_615_p1(11 - 1 downto 0);
        gx_cast_cast_fu_573_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(gx_reg_909),22));

    gx_fu_552_p2 <= std_logic_vector(unsigned(tmp_10_cast_fu_527_p1) + unsigned(tmp_10_fu_546_p2));
        gy_cast_cast_fu_615_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(gy_reg_919),22));

    gy_fu_609_p2 <= std_logic_vector(unsigned(tmp_18_cast_fu_596_p1) + unsigned(tmp_14_fu_603_p2));
    i_1_fu_293_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_phi_fu_261_p4) + unsigned(ap_const_lv16_1));
    icmp4_fu_351_p2 <= "1" when (signed(tmp_22_fu_341_p4) > signed(ap_const_lv31_0)) else "0";
    icmp9_fu_772_p2 <= "1" when (signed(tmp_35_fu_762_p4) > signed(ap_const_lv24_0)) else "0";
    icmp_fu_335_p2 <= "1" when (signed(tmp_20_fu_325_p4) > signed(ap_const_lv31_0)) else "0";
    input_V_data_V_0_ack_in <= input_V_data_V_0_state(1);

    input_V_data_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_enable_reg_pp0_iter0, exitcond1_reg_804, ap_block_pp0_stage5_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (exitcond1_reg_804 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            input_V_data_V_0_ack_out <= ap_const_logic_1;
        else 
            input_V_data_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    input_V_data_V_0_data_out_assign_proc : process(input_V_data_V_0_payload_A, input_V_data_V_0_payload_B, input_V_data_V_0_sel)
    begin
        if ((input_V_data_V_0_sel = ap_const_logic_1)) then 
            input_V_data_V_0_data_out <= input_V_data_V_0_payload_B;
        else 
            input_V_data_V_0_data_out <= input_V_data_V_0_payload_A;
        end if; 
    end process;

    input_V_data_V_0_load_A <= (input_V_data_V_0_state_cmp_full and not(input_V_data_V_0_sel_wr));
    input_V_data_V_0_load_B <= (input_V_data_V_0_state_cmp_full and input_V_data_V_0_sel_wr);
    input_V_data_V_0_sel <= input_V_data_V_0_sel_rd;
    input_V_data_V_0_state_cmp_full <= '0' when (input_V_data_V_0_state = ap_const_lv2_1) else '1';
    input_V_data_V_0_vld_in <= input_r_TVALID;
    input_V_data_V_0_vld_out <= input_V_data_V_0_state(0);

    input_V_last_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_enable_reg_pp0_iter0, exitcond1_reg_804, ap_block_pp0_stage5_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (exitcond1_reg_804 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            input_V_last_V_0_ack_out <= ap_const_logic_1;
        else 
            input_V_last_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    input_V_last_V_0_vld_in <= input_r_TVALID;

    input_r_TDATA_blk_n_assign_proc : process(input_V_data_V_0_state, ap_CS_fsm_pp0_stage5, ap_enable_reg_pp0_iter0, ap_block_pp0_stage5, exitcond1_reg_804)
    begin
        if (((exitcond1_reg_804 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            input_r_TDATA_blk_n <= input_V_data_V_0_state(0);
        else 
            input_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    input_r_TREADY <= input_V_last_V_0_state(1);
    isNeg_fu_671_p3 <= sh_assign_fu_665_p2(8 downto 8);

    line_buffer_address0_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_enable_reg_pp0_iter0, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, line_buffer_addr_2_reg_819, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, tmp_22_cast_fu_309_p1, tmp_1_fu_363_p1, ap_block_pp0_stage1, tmp_5_fu_374_p1, ap_block_pp0_stage2, tmp_32_0_2_fu_404_p1, tmp_32_0_1_fu_453_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                line_buffer_address0 <= line_buffer_addr_2_reg_819;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                line_buffer_address0 <= tmp_32_0_1_fu_453_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                line_buffer_address0 <= tmp_32_0_2_fu_404_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                line_buffer_address0 <= tmp_5_fu_374_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                line_buffer_address0 <= tmp_1_fu_363_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                line_buffer_address0 <= tmp_22_cast_fu_309_p1(10 - 1 downto 0);
            else 
                line_buffer_address0 <= "XXXXXXXXXX";
            end if;
        else 
            line_buffer_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    line_buffer_address1_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_enable_reg_pp0_iter0, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, line_buffer_addr_reg_813, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, tmp_23_cast_fu_320_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, tmp_24_cast_fu_389_p1, tmp_25_cast_fu_448_p1, tmp_26_cast_fu_487_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            line_buffer_address1 <= tmp_26_cast_fu_487_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buffer_address1 <= tmp_25_cast_fu_448_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buffer_address1 <= tmp_24_cast_fu_389_p1(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            line_buffer_address1 <= line_buffer_addr_reg_813;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buffer_address1 <= tmp_23_cast_fu_320_p1(10 - 1 downto 0);
        else 
            line_buffer_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    line_buffer_ce0_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            line_buffer_ce0 <= ap_const_logic_1;
        else 
            line_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_ce1_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            line_buffer_ce1 <= ap_const_logic_1;
        else 
            line_buffer_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_d0_assign_proc : process(input_V_data_V_0_data_out, ap_CS_fsm_pp0_stage5, ap_enable_reg_pp0_iter0, ap_block_pp0_stage5, line_buffer_q0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                line_buffer_d0 <= input_V_data_V_0_data_out;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                line_buffer_d0 <= line_buffer_q0;
            else 
                line_buffer_d0 <= "XXXXXXXX";
            end if;
        else 
            line_buffer_d0 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_we0_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_enable_reg_pp0_iter0, exitcond1_reg_804, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (exitcond1_reg_804 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (exitcond1_reg_804 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            line_buffer_we0 <= ap_const_logic_1;
        else 
            line_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_we1_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_reg_804, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (exitcond1_reg_804 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buffer_we1 <= ap_const_logic_1;
        else 
            line_buffer_we1 <= ap_const_logic_0;
        end if; 
    end process;

    mantissa_V_1_cast2_fu_657_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_V_fu_647_p4),79));
    mantissa_V_fu_647_p4 <= ((ap_const_lv1_1 & tmp_V_1_fu_643_p1) & ap_const_lv1_0);
    or_cond_fu_357_p2 <= (icmp_fu_335_p2 and icmp4_fu_351_p2);
    output_V_data_V_1_ack_in <= output_V_data_V_1_state(1);
    output_V_data_V_1_ack_out <= output_r_TREADY;

    output_V_data_V_1_data_in_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter4, or_cond_reg_825_pp0_iter4_reg, ap_CS_fsm_pp0_stage4, ap_enable_reg_pp0_iter3, or_cond_reg_825_pp0_iter3_reg, tmp_data_V_fu_782_p3, ap_block_pp0_stage4_01001, ap_block_pp0_stage3_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (or_cond_reg_825_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            output_V_data_V_1_data_in <= tmp_data_V_fu_782_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_01001) and (or_cond_reg_825_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            output_V_data_V_1_data_in <= ap_const_lv8_0;
        else 
            output_V_data_V_1_data_in <= "XXXXXXXX";
        end if; 
    end process;


    output_V_data_V_1_data_out_assign_proc : process(output_V_data_V_1_payload_A, output_V_data_V_1_payload_B, output_V_data_V_1_sel)
    begin
        if ((output_V_data_V_1_sel = ap_const_logic_1)) then 
            output_V_data_V_1_data_out <= output_V_data_V_1_payload_B;
        else 
            output_V_data_V_1_data_out <= output_V_data_V_1_payload_A;
        end if; 
    end process;

    output_V_data_V_1_load_A <= (output_V_data_V_1_state_cmp_full and not(output_V_data_V_1_sel_wr));
    output_V_data_V_1_load_B <= (output_V_data_V_1_state_cmp_full and output_V_data_V_1_sel_wr);
    output_V_data_V_1_sel <= output_V_data_V_1_sel_rd;
    output_V_data_V_1_state_cmp_full <= '0' when (output_V_data_V_1_state = ap_const_lv2_1) else '1';

    output_V_data_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter4, or_cond_reg_825_pp0_iter4_reg, ap_CS_fsm_pp0_stage4, ap_enable_reg_pp0_iter3, or_cond_reg_825_pp0_iter3_reg, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (or_cond_reg_825_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (or_cond_reg_825_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            output_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            output_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    output_V_data_V_1_vld_out <= output_V_data_V_1_state(0);
    output_V_keep_V_1_ack_in <= output_V_keep_V_1_state(1);
    output_V_keep_V_1_ack_out <= output_r_TREADY;
    output_V_keep_V_1_data_out <= ap_const_lv1_0;
    output_V_keep_V_1_sel <= output_V_keep_V_1_sel_rd;

    output_V_keep_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter4, or_cond_reg_825_pp0_iter4_reg, ap_CS_fsm_pp0_stage4, ap_enable_reg_pp0_iter3, or_cond_reg_825_pp0_iter3_reg, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (or_cond_reg_825_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (or_cond_reg_825_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            output_V_keep_V_1_vld_in <= ap_const_logic_1;
        else 
            output_V_keep_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    output_V_keep_V_1_vld_out <= output_V_keep_V_1_state(0);
    output_V_last_V_1_ack_in <= output_V_last_V_1_state(1);
    output_V_last_V_1_ack_out <= output_r_TREADY;

    output_V_last_V_1_data_in_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter4, or_cond_reg_825_pp0_iter4_reg, ap_CS_fsm_pp0_stage4, ap_enable_reg_pp0_iter3, or_cond_reg_825_pp0_iter3_reg, tmp_last_V_1_reg_829_pp0_iter3_reg, tmp_last_V_reg_834_pp0_iter4_reg, ap_block_pp0_stage4_01001, ap_block_pp0_stage3_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (or_cond_reg_825_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            output_V_last_V_1_data_in <= tmp_last_V_reg_834_pp0_iter4_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_01001) and (or_cond_reg_825_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            output_V_last_V_1_data_in <= tmp_last_V_1_reg_829_pp0_iter3_reg;
        else 
            output_V_last_V_1_data_in <= "X";
        end if; 
    end process;


    output_V_last_V_1_data_out_assign_proc : process(output_V_last_V_1_payload_A, output_V_last_V_1_payload_B, output_V_last_V_1_sel)
    begin
        if ((output_V_last_V_1_sel = ap_const_logic_1)) then 
            output_V_last_V_1_data_out <= output_V_last_V_1_payload_B;
        else 
            output_V_last_V_1_data_out <= output_V_last_V_1_payload_A;
        end if; 
    end process;

    output_V_last_V_1_load_A <= (output_V_last_V_1_state_cmp_full and not(output_V_last_V_1_sel_wr));
    output_V_last_V_1_load_B <= (output_V_last_V_1_state_cmp_full and output_V_last_V_1_sel_wr);
    output_V_last_V_1_sel <= output_V_last_V_1_sel_rd;
    output_V_last_V_1_state_cmp_full <= '0' when (output_V_last_V_1_state = ap_const_lv2_1) else '1';

    output_V_last_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter4, or_cond_reg_825_pp0_iter4_reg, ap_CS_fsm_pp0_stage4, ap_enable_reg_pp0_iter3, or_cond_reg_825_pp0_iter3_reg, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (or_cond_reg_825_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (or_cond_reg_825_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            output_V_last_V_1_vld_in <= ap_const_logic_1;
        else 
            output_V_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    output_V_last_V_1_vld_out <= output_V_last_V_1_state(0);
    output_V_strb_V_1_ack_in <= output_V_strb_V_1_state(1);
    output_V_strb_V_1_ack_out <= output_r_TREADY;
    output_V_strb_V_1_data_out <= ap_const_lv1_0;
    output_V_strb_V_1_sel <= output_V_strb_V_1_sel_rd;

    output_V_strb_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter4, or_cond_reg_825_pp0_iter4_reg, ap_CS_fsm_pp0_stage4, ap_enable_reg_pp0_iter3, or_cond_reg_825_pp0_iter3_reg, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (or_cond_reg_825_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (or_cond_reg_825_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            output_V_strb_V_1_vld_in <= ap_const_logic_1;
        else 
            output_V_strb_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    output_V_strb_V_1_vld_out <= output_V_strb_V_1_state(0);
    output_r_TDATA <= output_V_data_V_1_data_out;

    output_r_TDATA_blk_n_assign_proc : process(output_V_data_V_1_state, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter4, ap_block_pp0_stage3, or_cond_reg_825_pp0_iter4_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_enable_reg_pp0_iter3, or_cond_reg_825_pp0_iter3_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (or_cond_reg_825_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (or_cond_reg_825_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((or_cond_reg_825_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((or_cond_reg_825_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            output_r_TDATA_blk_n <= output_V_data_V_1_state(1);
        else 
            output_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_r_TKEEP <= output_V_keep_V_1_data_out;
    output_r_TLAST <= output_V_last_V_1_data_out;
    output_r_TSTRB <= output_V_strb_V_1_data_out;
    output_r_TVALID <= output_V_last_V_1_state(0);
    p_Val2_5_fu_743_p3 <= 
        tmp_29_fu_729_p1 when (isNeg_fu_671_p3(0) = '1') else 
        tmp_30_fu_733_p4;
    p_Val2_6_fu_756_p3 <= 
        result_V_1_fu_751_p2 when (p_Result_s_reg_949(0) = '1') else 
        p_Val2_5_reg_954;
    p_Val2_s_fu_622_p1 <= x_assign_reg_944;
    p_row_fu_427_p3 <= 
        row_1_fu_421_p2 when (tmp_21_fu_415_p2(0) = '1') else 
        row_reg_233;
    p_s_fu_435_p3 <= 
        ap_const_lv32_0 when (tmp_21_fu_415_p2(0) = '1') else 
        col_1_fu_409_p2;
    r_V_1_fu_715_p2 <= std_logic_vector(shift_left(unsigned(mantissa_V_1_cast2_fu_657_p1),to_integer(unsigned('0' & tmp_i_i_i_8_fu_705_p1(31-1 downto 0)))));
    r_V_fu_709_p2 <= std_logic_vector(shift_right(unsigned(mantissa_V_fu_647_p4),to_integer(unsigned('0' & sh_assign_2_cast_cas_fu_701_p1(25-1 downto 0)))));
    result_V_1_fu_751_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_5_reg_954));
    row_1_fu_421_p2 <= std_logic_vector(unsigned(row_reg_233) + unsigned(ap_const_lv32_1));
        sh_assign_2_cast_cas_fu_701_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_fu_689_p3),25));

        sh_assign_2_cast_fu_697_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_fu_689_p3),32));

    sh_assign_fu_665_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(tmp_i_i_i_i_cast1_fu_661_p1));
    sum87_neg_fu_561_p2 <= std_logic_vector(unsigned(tmp_4_cast4_fu_515_p1) - unsigned(sum_cast_fu_558_p1));
    sum_cast_fu_558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_reg_899),10));
    sum_fu_471_p2 <= std_logic_vector(unsigned(tmp_5_cast_fu_457_p1) + unsigned(tmp_6_cast_fu_461_p1));
    tmp_10_cast3_fu_523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_V_data_V_0_data_out),10));
    tmp_10_cast_fu_527_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_V_data_V_0_data_out),11));
    tmp_10_fu_546_p2 <= std_logic_vector(unsigned(tmp_9_fu_540_p2) - unsigned(tmp_4_cast_fu_519_p1));
        tmp_11_cast_fu_531_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_6_reg_894),11));

    tmp_11_fu_576_p3 <= (reg_282 & ap_const_lv1_0);
    tmp_12_fu_588_p3 <= (line_buffer_q1 & ap_const_lv1_0);
    tmp_13_fu_567_p2 <= std_logic_vector(unsigned(tmp_10_cast3_fu_523_p1) + unsigned(sum87_neg_fu_561_p2));
    tmp_14_fu_603_p2 <= std_logic_vector(signed(tmp_19_cast_fu_600_p1) - signed(tmp_16_cast_fu_584_p1));
    tmp_15_fu_791_p0 <= gx_cast_cast_fu_573_p1(11 - 1 downto 0);
    tmp_15_fu_791_p1 <= gx_cast_cast_fu_573_p1(11 - 1 downto 0);
    tmp_16_cast_fu_584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_576_p3),11));
    tmp_18_cast_fu_596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_588_p3),11));
        tmp_19_cast_fu_600_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_13_reg_914),11));

    tmp_19_fu_314_p2 <= std_logic_vector(unsigned(ap_const_lv11_1C2) + unsigned(tmp_2_fu_299_p1));
        tmp_1_fu_363_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(col_reg_245),64));

    tmp_20_fu_325_p4 <= ap_phi_mux_row_phi_fu_237_p4(31 downto 1);
    tmp_21_fu_415_p2 <= "1" when (col_1_fu_409_p2 = ap_const_lv32_E1) else "0";
        tmp_22_cast_fu_309_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_303_p2),64));

    tmp_22_fu_341_p4 <= ap_phi_mux_col_phi_fu_249_p4(31 downto 1);
        tmp_23_cast_fu_320_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_19_fu_314_p2),64));

    tmp_23_fu_379_p1 <= tmp_4_fu_368_p2(11 - 1 downto 0);
        tmp_24_cast_fu_389_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_24_fu_383_p2),64));

    tmp_24_fu_383_p2 <= std_logic_vector(unsigned(ap_const_lv11_E1) + unsigned(tmp_23_fu_379_p1));
        tmp_25_cast_fu_448_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_25_fu_443_p2),64));

    tmp_25_fu_443_p2 <= std_logic_vector(unsigned(ap_const_lv11_1C2) + unsigned(tmp_23_reg_839));
        tmp_26_cast_fu_487_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_26_fu_482_p2),64));

    tmp_26_fu_482_p2 <= std_logic_vector(unsigned(ap_const_lv11_1C2) + unsigned(tmp_27_reg_859));
    tmp_27_fu_400_p1 <= tmp_31_0_1_fu_394_p2(11 - 1 downto 0);
    tmp_29_fu_729_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_721_p3),32));
    tmp_2_fu_299_p1 <= ap_phi_mux_col_phi_fu_249_p4(11 - 1 downto 0);
    tmp_30_fu_733_p4 <= r_V_1_fu_715_p2(55 downto 24);
    tmp_31_0_1_fu_394_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(col_reg_245));
    tmp_32_0_1_fu_453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_0_1_reg_854),64));
    tmp_32_0_2_fu_404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_reg_245),64));
    tmp_34_fu_721_p3 <= r_V_fu_709_p2(24 downto 24);
    tmp_35_fu_762_p4 <= p_Val2_6_fu_756_p3(31 downto 8);
    tmp_36_fu_778_p1 <= p_Val2_6_fu_756_p3(8 - 1 downto 0);
    tmp_3_fu_303_p2 <= std_logic_vector(unsigned(ap_const_lv11_E1) + unsigned(tmp_2_fu_299_p1));
    tmp_4_cast4_fu_515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(line_buffer_q1),10));
    tmp_4_cast_fu_519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(line_buffer_q1),11));
    tmp_4_fu_368_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(col_reg_245));
    tmp_5_cast_fu_457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_282),9));
    tmp_5_fu_374_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_368_p2),64));
    tmp_6_cast_fu_461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(line_buffer_q0),9));
    tmp_6_fu_465_p2 <= std_logic_vector(unsigned(tmp_6_cast_fu_461_p1) - unsigned(tmp_5_cast_fu_457_p1));
    tmp_7_fu_534_p2 <= std_logic_vector(signed(tmp_11_cast_fu_531_p1) - signed(tmp_8_cast_fu_499_p1));
    tmp_8_cast_fu_499_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_492_p3),11));
    tmp_8_fu_492_p3 <= (line_buffer_load_5_reg_869 & ap_const_lv1_0);
    tmp_9_fu_540_p2 <= std_logic_vector(unsigned(tmp_cast_fu_511_p1) + unsigned(tmp_7_fu_534_p2));
    tmp_V_1_fu_643_p1 <= p_Val2_s_fu_622_p1(23 - 1 downto 0);
    tmp_V_fu_633_p4 <= p_Val2_s_fu_622_p1(30 downto 23);
    tmp_cast_fu_511_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_503_p3),11));
    tmp_data_V_fu_782_p3 <= 
        ap_const_lv8_FF when (icmp9_fu_772_p2(0) = '1') else 
        tmp_36_fu_778_p1;
    tmp_i_i_i_8_fu_705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_assign_2_cast_fu_697_p1),79));
        tmp_i_i_i_cast_fu_685_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i_i_i_fu_679_p2),9));

    tmp_i_i_i_fu_679_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(tmp_V_fu_633_p4));
    tmp_i_i_i_i_cast1_fu_661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_fu_633_p4),9));
    tmp_s_fu_503_p3 <= (reg_282 & ap_const_lv1_0);
    ush_fu_689_p3 <= 
        tmp_i_i_i_cast_fu_685_p1 when (isNeg_fu_671_p3(0) = '1') else 
        sh_assign_fu_665_p2;
end behav;
