I 000038 55 439 1651852792121 opcodes
(_unit VHDL(opcodes 0 1(opcodes 0 20))
	(_version vef)
	(_time 1651852792125 2022.05.06 17:59:52)
	(_source(\../src/opcodes.vhd\))
	(_parameters tan)
	(_code e0b2b4b2e0b7b7f6b7e3f4bab4e7e3e6b6e7e0e6e3)
	(_ent
		(_time 1651852792121)
	)
	(_object
		(_type(_int opcode_t 0 2(_enum1 OAdd OSub OMulH OMulL OShiftLeft OShiftRight ORotateLeft ORotateRigth ONot OAnd OOr OXor ODiv OMod (_to i 0 i 13))))
	)
	(_use(std(standard)))
)
I 000044 55 1475          1651852795538 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1651852795539 2022.05.06 17:59:55)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 2e7d2f2b79797339282e36747e292c2827292a2826)
	(_ent
		(_time 1651852795536)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 0 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 2 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_sig(_int immediate_result 3 0 36(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 4 -1)
)
I 000044 55 1818          1651854179796 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1651854179797 2022.05.06 18:22:59)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 78282f78722f256f7f786022287f7a7e717f7c7e70)
	(_ent
		(_time 1651852795535)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0)))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6))(_sens(0))(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 1818          1651859023915 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1651859023916 2022.05.06 19:43:43)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code d586dd86d28288c2d282cd8f85d2d7d3dcd2d1d3dd)
	(_ent
		(_time 1651852795535)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0)))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6))(_sens(0))(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2070          1651859163238 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1651859163239 2022.05.06 19:46:03)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 151345131242480215100d4c121211131713141217)
	(_ent
		(_time 1651859163230)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni(_string \"00000001"\)))))
		(_sig(_int operandB 0 0 16(_arch(_uni(_string \"00000010"\)))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 0))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 1818          1652042721005 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652042721006 2022.05.08 22:45:21)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 1340101512444e0412130b49431411151a1417151b)
	(_ent
		(_time 1651852795535)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0)))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6))(_sens(0))(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2058          1652042737814 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652042737815 2022.05.08 22:45:37)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code bfbbbdeaebe8e2a8bfbaa7e6b8b8bbb9bdb9beb8bd)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 0))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 1818          1652043228734 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652043228735 2022.05.08 22:53:48)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 693e6968623e347e683b7133396e6b6f606e6d6f61)
	(_ent
		(_time 1651852795535)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0)))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6))(_sens(0))(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 1873          1652043990205 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652043990206 2022.05.08 23:06:30)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code e6e3b1b4e2b1bbf1e4b2febcb6e1e4e0efe1e2e0ee)
	(_ent
		(_time 1651852795535)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0)))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 1873          1652044024084 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652044024085 2022.05.08 23:07:04)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 396c3c3d326e642e3b6d2163693e3b3f303e3d3f31)
	(_ent
		(_time 1651852795535)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0)))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 1873          1652045659876 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652045659877 2022.05.08 23:34:19)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 0e5a5e09595953190c0116545e090c0807090a0806)
	(_ent
		(_time 1651852795535)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0)))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2058          1652045801295 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652045801296 2022.05.08 23:36:41)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 7c2f7f7c2d2b216b7c7964257b7b787a7e7a7d7b7e)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 0))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 3))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2058          1652046711317 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652046711318 2022.05.08 23:51:51)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 3b6e3f3f6b6c662c3b3e23623c3c3f3d393d3a3c39)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 0))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2184          1652048941443 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652048941444 2022.05.09 00:29:01)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code a8fdfafea2fff5bfa8a9b0f1afafacaeaaaea9afaa)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 0))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_sig(_int testA 0 0 25(_arch(_uni))))
		(_sig(_int testB 0 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2147          1652048992777 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652048992778 2022.05.09 00:29:52)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 38373c3c326f652f3b3f2062683f3a3e313f3c3e30)
	(_ent
		(_time 1652048885629)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~126 0 33(_array -2((_dto c 4 i 0)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~128 0 34(_array -2((_dto c 5 i 0)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0)))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(11)(12))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 7 -1)
)
I 000044 55 2104          1652049275303 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652049275304 2022.05.09 00:34:35)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code cc9fc9989d9b91dbcfcbd4969ccbcecac5cbc8cac4)
	(_ent
		(_time 1652049275301)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0)))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(11)(12))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2264          1652049346738 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652049346739 2022.05.09 00:35:46)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code d9898a8ad28e84ced9d8c180dededddfdbdfd8dedb)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 0))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2158          1652050475945 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652050475946 2022.05.09 00:54:35)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code dcd9db8f8d8b81cbdc89c485dbdbd8dadedadddbde)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 0))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(33686019 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2161          1652050506430 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652050506431 2022.05.09 00:55:06)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code f0a7a5a1f2a7ade7f0a2e8a9f7f7f4f6f2f6f1f7f2)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 0))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(33686019 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2161          1652051010701 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652051010702 2022.05.09 01:03:30)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code bab9edefe9ede7adbae8a2e3bdbdbebcb8bcbbbdb8)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 0))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(33686019 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2264          1652051794182 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652051794183 2022.05.09 01:16:34)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 3635333232616b2136392e6f313132303430373134)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 0))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2096          1652051798622 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652051798623 2022.05.09 01:16:38)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 7c7c787c2d2b216b7e2964262c7b7e7a757b787a74)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0)))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2096          1652051841799 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652051841800 2022.05.09 01:17:21)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 3036643432676d273330286a603732363937343638)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0)))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2110          1652052181956 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652052181957 2022.05.09 01:23:01)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code ece9b8bebdbbb1fbefe8f4b6bcebeeeae5ebe8eae4)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2113          1652052259801 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652052259802 2022.05.09 01:24:19)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 0000570702575d170305185a500702060907040608)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2158          1652052406686 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652052406687 2022.05.09 01:26:46)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code ca9d989e999d97ddca99d293cdcdceccc8cccbcdc8)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 0))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027)
		(33751811 33686018)
	)
	(_model . RTL 4 -1)
)
V 000044 55 2113          1652052465672 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652052465673 2022.05.09 01:27:45)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 333c313732646e2430362b69633431353a3437353b)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
V 000044 55 2158          1652052506866 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652052506867 2022.05.09 01:28:26)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 1613131012414b0116450e4f111112101410171114)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 0))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027)
		(33686018 33751554)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2113          1652074587707 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652074587710 2022.05.09 07:36:27)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 444346474213195346165c1e144346424d4340424c)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2113          1652074598310 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652074598311 2022.05.09 07:36:38)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code a5a0f7f3a2f2f8b2a7f7bdfff5a2a7a3aca2a1a3ad)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000038 55 439 1651852792120 opcodes
(_unit VHDL(opcodes 0 1(opcodes 0 20))
	(_version vef)
	(_time 1652074598382 2022.05.09 07:36:38)
	(_source(\../src/opcodes.vhd\))
	(_parameters tan)
	(_code e4e1e1b6e0b3b3f2b3e7f0beb0e3e7e2b2e3e4e2e7)
	(_ent
		(_time 1651852792120)
	)
	(_object
		(_type(_int opcode_t 0 2(_enum1 OAdd OSub OMulH OMulL OShiftLeft OShiftRight ORotateLeft ORotateRigth ONot OAnd OOr OXor ODiv OMod (_to i 0 i 13))))
	)
	(_use(std(standard)))
)
I 000044 55 2113          1652074703107 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652074703108 2022.05.09 07:38:23)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 0250050502555f1500501a58520500040b0506040a)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000038 55 439 1651852792120 opcodes
(_unit VHDL(opcodes 0 1(opcodes 0 20))
	(_version vef)
	(_time 1652074703506 2022.05.09 07:38:23)
	(_source(\../src/opcodes.vhd\))
	(_parameters tan)
	(_code 89dbd88680dede9fde8a9dd3dd8e8a8fdf8e898f8a)
	(_ent
		(_time 1651852792120)
	)
	(_object
		(_type(_int opcode_t 0 2(_enum1 OAdd OSub OMulH OMulL OShiftLeft OShiftRight ORotateLeft ORotateRigth ONot OAnd OOr OXor ODiv OMod (_to i 0 i 13))))
	)
	(_use(std(standard)))
)
I 000044 55 2113          1652074829728 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652074829729 2022.05.09 07:40:29)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code a3f6a6f5a2f4feb4a1f1bbf9f3a4a1a5aaa4a7a5ab)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
V 000038 55 439 1651852792120 opcodes
(_unit VHDL(opcodes 0 1(opcodes 0 20))
	(_version vef)
	(_time 1652074829780 2022.05.09 07:40:29)
	(_source(\../src/opcodes.vhd\))
	(_parameters tan)
	(_code d2878081d08585c485d1c68886d5d1d484d5d2d4d1)
	(_ent
		(_time 1651852792120)
	)
	(_object
		(_type(_int opcode_t 0 2(_enum1 OAdd OSub OMulH OMulL OShiftLeft OShiftRight ORotateLeft ORotateRigth ONot OAnd OOr OXor ODiv OMod (_to i 0 i 13))))
	)
	(_use(std(standard)))
)
I 000044 55 2264          1652074829895 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652074829896 2022.05.09 07:40:29)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 3f6a3b3b6b6862283f30276638383b393d393e383d)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 0))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2264          1652074834779 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652074834780 2022.05.09 07:40:34)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 5a085358090d074d5a5542035d5d5e5c585c5b5d58)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 0))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2115          1652075118480 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652075118481 2022.05.09 07:45:18)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 9195c39f92c6cc8693c389cbc19693979896959799)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2115          1652075190046 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652075190047 2022.05.09 07:46:30)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 1c1e191a4d4b410b1e4e04464c1b1e1a151b181a14)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2113          1652075503389 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652075503390 2022.05.09 07:51:43)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 1b1d491d4b4c460c194903414b1c191d121c1f1d13)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2113          1652075559540 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652075559541 2022.05.09 07:52:39)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 782b7e78722f256f7a2a6022287f7a7e717f7c7e70)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2113          1652614208479 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652614208484 2022.05.15 13:30:08)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 6c3c646d3d3b317b6e3e74363c6b6e6a656b686a64)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2264          1652614329827 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652614329828 2022.05.15 13:32:09)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 6c3e6e6d3d3b317b6c6374356b6b686a6e6a6d6b6e)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2113          1652614508622 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652614508623 2022.05.15 13:35:08)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code d9d78c8ad28e84cedb8bc18389dedbdfd0dedddfd1)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2113          1652614633787 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652614633788 2022.05.15 13:37:13)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code bdbcbae8ebeae0aabfefa5e7edbabfbbb4bab9bbb5)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2113          1652614661895 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652614661896 2022.05.15 13:37:41)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 8ad98f85d9ddd79d88d892d0da8d888c838d8e8c82)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2113          1652614739319 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652614739320 2022.05.15 13:38:59)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 080f0a0f025f551f0a5a1052580f0a0e010f0c0e00)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2113          1652614884125 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652614884126 2022.05.15 13:41:24)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code a5a7acf3a2f2f8b2a7f7bdfff5a2a7a3aca2a1a3ad)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2264          1652614884210 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652614884211 2022.05.15 13:41:24)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 03010b0402545e14030c1b5a040407050105020401)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2113          1652614951050 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652614951051 2022.05.15 13:42:31)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 0f0d5b085b5852180d5d17555f080d0906080b0907)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2142          1652615243339 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652615243340 2022.05.15 13:47:23)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code d88dda8bd28f85cfda88c08288dfdaded1dfdcded0)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(50529027)
	)
	(_model . RTL 5 -1)
)
I 000044 55 2156          1652615299231 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652615299232 2022.05.15 13:48:19)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 2a257e2f797d773d287a32707a2d282c232d2e2c22)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33751811)
		(50529027)
	)
	(_model . RTL 5 -1)
)
I 000044 55 2113          1652615445299 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652615445300 2022.05.15 13:50:45)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code b9ebb0ecb2eee4aebbeaa1e3e9bebbbfb0bebdbfb1)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2264          1652615445359 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652615445360 2022.05.15 13:50:45)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code f7a5fea6f2a0aae0f7f8efaef0f0f3f1f5f1f6f0f5)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(50529027 33751811)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2264          1652615567852 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652615567853 2022.05.15 13:52:47)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 7b2f7d7b2b2c266c7b7463227c7c7f7d797d7a7c79)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2310          1652615787082 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652615787083 2022.05.15 13:56:27)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code cec8999a999993d9ce9ad697c9c9cac8ccc8cfc9cc)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(33686019 50463235)
		(33751554 50463235)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2287          1652615974611 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652615974612 2022.05.15 13:59:34)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 590a0b5b520e044e590d41005e5e5d5f5b5f585e5b)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(50529027 50463235)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2113          1652616759562 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652616759563 2022.05.15 14:12:39)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 92c1959c92c5cf8590968ac8c29590949b9596949a)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2264          1652616806240 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652616806241 2022.05.15 14:13:26)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code e2edb0b0e2b5bff5e2b6fabbe5e5e6e4e0e4e3e5e0)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2120          1652617159113 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652617159114 2022.05.15 14:19:19)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 4d1d1a4e1b1a105a4f4c55171d4a4f4b444a494b45)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2120          1652617278907 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652617278908 2022.05.15 14:21:18)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 4210404142151f5540435a18124540444b4546444a)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2264          1652617278975 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652617278976 2022.05.15 14:21:18)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 90c2929e92c7cd8790c488c9979794969296919792)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 3))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2126          1652617593361 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652617593362 2022.05.15 14:26:33)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 9798c09992c0ca8094918fcdc79095919e9093919f)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2126          1652617621531 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652617621532 2022.05.15 14:27:01)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code a3a5f6f5a2f4feb4a0a5bbf9f3a4a1a5aaa4a7a5ab)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2264          1652618663448 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652618663449 2022.05.15 14:44:23)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code a5f5a7f3a2f2f8b2a5f1bdfca2a2a1a3a7a3a4a2a7)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 3))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2126          1652618685799 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652618685800 2022.05.15 14:44:45)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code edefbdbfbbbab0faeebef5b7bdeaefebe4eae9ebe5)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2287          1652619136672 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652619136673 2022.05.15 14:52:16)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 282c7a2d227f753f287c30712f2f2c2e2a2e292f2a)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 3))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(50529027 50463235)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2310          1652619516416 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652619516417 2022.05.15 14:58:36)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 8ede8881d9d9d3998eda96d789898a888c888f898c)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 3))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(33686018 50529026)
		(50529027 50463235)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2310          1652619584758 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652619584759 2022.05.15 14:59:44)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 8583868a82d2d89285d19ddc828281838783848287)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 3))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(33686018 33686019)
		(50529027 50463235)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2126          1652619752858 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652619752859 2022.05.15 15:02:32)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 232c212622747e3420703b79732421252a2427252b)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2126          1652620206739 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652620206740 2022.05.15 15:10:06)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 1618171012414b0115450e4c461114101f1112101e)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2126          1652620360489 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652620360490 2022.05.15 15:12:40)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code acfea5fafdfbf1bbaffcb4f6fcabaeaaa5aba8aaa4)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2287          1652620360561 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652620360562 2022.05.15 15:12:40)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code faa8f3aba9ada7edfaaee2a3fdfdfefcf8fcfbfdf8)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 3))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(50463235 33686275)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2126          1652621178155 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652621178156 2022.05.15 15:26:18)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code b4b7b7e1b2e3e9a3b8b0aceee4b3b6b2bdb3b0b2bc)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2126          1652621290767 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652621290768 2022.05.15 15:28:10)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 9593c59b92c2c88299968dcfc59297939c9291939d)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2126          1652621395814 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652621395815 2022.05.15 15:29:55)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code ecbbe9bebdbbb1fbe0edf4b6bcebeeeae5ebe8eae4)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2126          1652621396770 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652621396771 2022.05.15 15:29:56)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code a5f2acf3a2f2f8b2a9a4bdfff5a2a7a3aca2a1a3ad)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2126          1652621592833 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652621592834 2022.05.15 15:33:12)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 84d3838b82d3d99388d69cded48386828d8380828c)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2126          1652621945405 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652621945406 2022.05.15 15:39:05)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code c6c0c092c2919bd1ca94de9c96c1c4c0cfc1c2c0ce)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2287          1652621947559 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652621947560 2022.05.15 15:39:07)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 3235333632656f2532662a6b353536343034333530)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 38(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
			((testA)(testA))
			((testB)(testB))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 3))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 3))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_type(_int ~SIGNED{C_WIDTH-1~downto~0}~13 0 25(_array -2((_dto i 7 i 0)))))
		(_sig(_int testA 1 0 25(_arch(_uni))))
		(_sig(_int testB 1 0 26(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_wait_for)(_trgt(0)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(50463235 33686275)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2126          1652622031929 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652622031930 2022.05.15 15:40:31)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code c9cac19dc29e94dec4cbd19399cecbcfc0cecdcfc1)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2126          1652622353680 RTL
(_unit VHDL(arith 0 6(rtl 0 38))
	(_version vef)
	(_time 1652622353681 2022.05.15 15:45:53)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 9f9d9c91cbc8c288929087c5cf989d9996989b9997)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 42(_prcs 0((_others(i 2))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2126          1652622394215 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652622394216 2022.05.15 15:46:34)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code f3a0f2a2f2a4aee4fefceba9a3f4f1f5faf4f7f5fb)
	(_ent
		(_time 1652049275300)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~SIGNED~12 0 33(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testA 3 0 33(_ent(_out))))
		(_type(_int ~SIGNED~125 0 34(_array -2((_uto i 0 i 2147483647)))))
		(_port(_int testB 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 5 0 39(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 1903          1652622402112 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652622402113 2022.05.15 15:46:42)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code c5959291c29298d2c8c5dd9f95c2c7c3ccc2c1c3cd)
	(_ent
		(_time 1652622402106)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2104          1652622652148 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652622652149 2022.05.15 15:50:52)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 84d6858b82d3d99384859cdd838380828682858386)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(50463235 33686275)
		(33686018 33751554)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2104          1652622822910 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652622822911 2022.05.15 15:53:42)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 8282d18d82d5df9582839adb858586848084838580)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 3))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(50463235 33686275)
		(33686018 33751554)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2104          1652622969591 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652622969592 2022.05.15 15:56:09)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 82d58b8d82d5df9582839adb858586848084838580)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 3))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(50463235 33686275)
		(50529027 33751811)
	)
	(_model . RTL 4 -1)
)
I 000044 55 1903          1652623110789 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652623110790 2022.05.15 15:58:30)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 154714131242480218150d4f451217131c1211131d)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 1903          1652623565120 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652623565121 2022.05.15 16:06:05)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code cd9999999b9a90dac0cdd5979dcacfcbc4cac9cbc5)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2104          1652624702736 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652624702737 2022.05.15 16:25:02)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 9691c69892c1cb8196978ecf919192909490979194)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(50463235 33686275)
		(50529027 33751811)
	)
	(_model . RTL 4 -1)
)
I 000044 55 1903          1652625067263 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652625067264 2022.05.15 16:31:07)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 89ded98682ded49e84db91d3d98e8b8f808e8d8f81)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 1903          1652625088163 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652625088164 2022.05.15 16:31:28)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 346466303263692339662c6e643336323d3330323c)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 1903          1652625303192 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652625303193 2022.05.15 16:35:03)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 1b191e1d4b4c460c164903414b1c191d121c1f1d13)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 1903          1652625332383 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652625332384 2022.05.15 16:35:32)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 2e7a292b79797339237c36747e292c2827292a2826)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 1903          1652625376901 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652625376902 2022.05.15 16:36:16)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 1212171412454f051f400a48421510141b1516141a)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2104          1652625423327 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652625423328 2022.05.15 16:37:03)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 686f6069623f357f686970316f6f6c6e6a6e696f6a)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(50463235 33686275)
		(50529027 33751811)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2104          1652625455211 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652625455212 2022.05.15 16:37:35)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code fbf4ffaaabaca6ecfbfae3a2fcfcfffdf9fdfafcf9)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(50463235 33686275)
		(50529027 33751811)
	)
	(_model . RTL 4 -1)
)
I 000044 55 1903          1652628357553 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652628357554 2022.05.15 17:25:57)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 4210154142151f554f435a18124540444b4546444a)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 1947          1652628589289 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652628589290 2022.05.15 17:29:49)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 79797079722e246e74766123297e7b7f707e7d7f71)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_var(_int tmp -1 0 40(_prcs 0((i 0)))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 1947          1652628740022 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652628740023 2022.05.15 17:32:20)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 4713434442101a504a485f1d174045414e4043414f)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_var(_int tmp -1 0 40(_prcs 0((i 0)))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 1947          1652628747666 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652628747667 2022.05.15 17:32:27)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 2072222522777d372d2f387a702722262927242628)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_var(_int tmp -1 0 40(_prcs 0((i 0)))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 5 -1)
)
I 000044 55 2045          1652628950894 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652628950895 2022.05.15 17:35:50)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code f2a1a0a3f2a5afe5ffa5eaa8a2f5f0f4fbf5f6f4fa)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2083          1652629035785 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652629035786 2022.05.15 17:37:15)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 8d888482dbdad09a80da95d7dd8a8f8b848a898b85)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
	)
	(_model . RTL 6 -1)
)
I 000044 55 2045          1652629101696 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652629101697 2022.05.15 17:38:21)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 0f0a5f085b585218020017555f080d0906080b0907)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2047          1652636413502 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652636413503 2022.05.15 19:40:13)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code c4919790c29399d3c990dc9e94c3c6c2cdc3c0c2cc)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2047          1652636578945 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652636578946 2022.05.15 19:42:58)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 1112121712464c064414094b411613171816151719)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2047          1652637188686 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652637188687 2022.05.15 19:53:08)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code d7d88084d2808ac082d2cf8d87d0d5d1ded0d3d1df)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2047          1652637253287 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652637253288 2022.05.15 19:54:13)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 29267b2c227e743e7c2c3173792e2b2f202e2d2f21)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2047          1652637288996 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652637288997 2022.05.15 19:54:48)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code b0b4b6e5b2e7eda7e5b5a8eae0b7b2b6b9b7b4b6b8)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2047          1652637590748 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652637590749 2022.05.15 19:59:50)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 6633656762313b7133637e3c366164606f6162606e)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2047          1652637693573 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652637693574 2022.05.15 20:01:33)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 1211171412454f051f1d0a48421510141b1516141a)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2047          1652637799588 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652637799589 2022.05.15 20:03:19)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 3262313632656f253f3d2a68623530343b3536343a)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2047          1652638393039 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652638393040 2022.05.15 20:13:13)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 5f595e5d0b080248525147050f585d5956585b5957)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2104          1652638579823 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652638579824 2022.05.15 20:16:19)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code fcaef4adadaba1ebfcfde4a5fbfbf8fafefafdfbfe)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(33751555 50463490)
		(33751554 33686019)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2047          1652639050938 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652639050939 2022.05.15 20:24:10)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 4147114242161c564c4e591b114643474846454749)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2047          1652639160029 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652639160030 2022.05.15 20:26:00)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 6733626662303a706a337f3d376065616e6063616f)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2047          1652639621498 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652639621499 2022.05.15 20:33:41)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 045053030253591351001c5e540306020d0300020c)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2104          1652639668948 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652639668949 2022.05.15 20:34:28)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 6160686062363c7661607938666665676367606663)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 3))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(33751555 50463490)
		(33751554 33686019)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2047          1652640094879 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652640094880 2022.05.15 20:41:34)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 23732a2622747e3476203b79732421252a2427252b)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2047          1652640478703 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652640478704 2022.05.15 20:47:58)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 7725757772202a607b256f2d277075717e7073717f)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2047          1652640835679 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652640835680 2022.05.15 20:53:55)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code efedebbdbbb8b2f8e2edf7b5bfe8ede9e6e8ebe9e7)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2047          1652642064416 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652642064417 2022.05.15 21:14:24)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code aea8aaf8f9f9f3b9fbacb6f4fea9aca8a7a9aaa8a6)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2104          1652645575496 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652645575497 2022.05.15 22:12:55)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code d4dbdd87d28389c3d4d5cc8dd3d3d0d2d6d2d5d3d6)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 3))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(50529027 50529027)
		(50529027 33751811)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2047          1652645579519 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652645579520 2022.05.15 22:12:59)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 83d48a8c82d4de94d6849bd9d38481858a8487858b)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2104          1652645677261 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652645677262 2022.05.15 22:14:37)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 595d5e5b520e044e595841005e5e5d5f5b5f585e5b)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(50529027 50529027)
		(50529027 33751811)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2047          1652678637385 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652678637386 2022.05.16 07:23:57)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code d6d1d385d2818bc183d5ce8c86d1d4d0dfd1d2d0de)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2047          1652679013368 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652679013369 2022.05.16 07:30:13)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 87d5878882d0da90d1819fddd78085818e8083818f)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2104          1652679064732 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652679064733 2022.05.16 07:31:04)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 2629762322717b3126273e7f212122202420272124)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(50529027 50529027)
		(33686018 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2047          1652679431978 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652679431979 2022.05.16 07:37:11)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code b8bdbdedb2efe5afeebca0e2e8bfbabeb1bfbcbeb0)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2104          1652679468366 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652679468367 2022.05.16 07:37:48)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code cf9acc9b9b9892d8cfced796c8c8cbc9cdc9cec8cd)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 3))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(50529027 50529027)
		(33686018 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2047          1652679758754 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652679758755 2022.05.16 07:42:38)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 2623262322717b3170263e7c762124202f2122202e)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2104          1652679820099 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652679820100 2022.05.16 07:43:40)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code c6c2c792c2919bd1c6c7de9fc1c1c2c0c4c0c7c1c4)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(50529027 50529027)
		(33686018 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2104          1652679890533 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652679890534 2022.05.16 07:44:50)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code ebeee9b9bbbcb6fcebeaf3b2ececefede9edeaece9)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 3))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(50529027 50529027)
		(33686018 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2047          1652680004932 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652680004933 2022.05.16 07:46:44)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code d181d282d2868cc687d4c98b81d6d3d7d8d6d5d7d9)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2047          1652683241532 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652683241533 2022.05.16 08:40:41)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code c3c0c797c2949ed495c6db9993c4c1c5cac4c7c5cb)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2104          1652683389213 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652683389214 2022.05.16 08:43:09)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code aba4acfdfbfcf6bcabaab3f2acacafada9adaaaca9)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 2))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(50529027 50529027)
		(33686018 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2047          1652698022844 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652698022845 2022.05.16 12:47:02)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 441744474213195313435c1e144346424d4340424c)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2047          1652698037946 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652698037947 2022.05.16 12:47:17)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 494e1b4a421e145e1e4e5113194e4b4f404e4d4f41)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2104          1652698110219 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652698110220 2022.05.16 12:48:30)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 9396949d92c4ce8493928bca949497959195929491)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 3))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 3))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(50529027 50529027)
		(33686018 50463234)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2104          1652698259403 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652698259404 2022.05.16 12:50:59)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 5657035452010b4156574e0f515152505450575154)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 3))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 3))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(33686019 33686018)
		(33686018 33751554)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2104          1652698307593 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652698307594 2022.05.16 12:51:47)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 92979a9c92c5cf8592938acb959596949094939590)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 3))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 3))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(33686019 33686018)
		(50529027 33751811)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2047          1652698649462 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652698649463 2022.05.16 12:57:29)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 050405020252581252011d5f550207030c0201030d)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2047          1652699004948 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652699004949 2022.05.16 13:03:24)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code a1f3f4f7a2f6fcb6f6afb9fbf1a6a3a7a8a6a5a7a9)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
V 000044 55 2104          1652699055308 RTL
(_unit VHDL(arith_tb 0 6(rtl 0 9))
	(_version vef)
	(_time 1652699055309 2022.05.16 13:04:15)
	(_source(\../src/arith_tb.vhd\))
	(_parameters tan)
	(_code 580f5b5a520f054f585940015f5f5c5e5a5e595f5a)
	(_ent
		(_time 1651859163229)
	)
	(_inst DUT 0 36(_ent . arith)
		(_gen
			((C_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((operandA)(operandA))
			((operandB)(operandB))
			((opcode)(opcode))
			((opcode_signed)(opcode_signed))
			((opcode_saturate)(opcode_saturate))
			((result)(result))
			((carry)(carry))
			((overflow)(overflow))
			((zero)(zero))
			((saturated)(saturated))
		)
	)
	(_object
		(_cnst(_int C_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_cnst(_int CLK_P -3 0 13(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~13 0 15(_array -2((_dto i 7 i 0)))))
		(_sig(_int operandA 0 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int operandB 0 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int opcode -4 0 17(_arch(_uni((i 2))))))
		(_sig(_int opcode_signed -2 0 18(_arch(_uni((i 3))))))
		(_sig(_int opcode_saturate -2 0 19(_arch(_uni((i 3))))))
		(_sig(_int result 0 0 20(_arch(_uni))))
		(_sig(_int carry -2 0 21(_arch(_uni))))
		(_sig(_int overflow -2 0 22(_arch(_uni))))
		(_sig(_int zero -2 0 23(_arch(_uni))))
		(_sig(_int saturated -2 0 24(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234)
		(33686019 33686018)
		(50529026 33751811)
	)
	(_model . RTL 4 -1)
)
I 000044 55 2047          1652699211720 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652699211721 2022.05.16 13:06:51)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 4f494b4c1b181258184157151f484d4946484b4947)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
I 000044 55 2047          1652699284171 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1652699284172 2022.05.16 13:08:04)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 5450555652030943035a4c0e045356525d5350525c)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
V 000044 55 2047          1657020111008 RTL
(_unit VHDL(arith 0 6(rtl 0 35))
	(_version vef)
	(_time 1657020111012 2022.07.05 13:21:51)
	(_source(\../src/arith.vhd\))
	(_parameters tan)
	(_code 6c3c656d3d3b317b3b6274363c6b6e6a656b686a64)
	(_ent
		(_time 1652622402105)
	)
	(_object
		(_gen(_int C_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int operandA 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int operandB 1 0 15(_ent(_in))))
		(_port(_int opcode -3 0 17(_ent(_in))))
		(_port(_int opcode_signed -2 0 19(_ent(_in))))
		(_port(_int opcode_saturate -2 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH-1~downto~0}~124 0 23(_array -2((_dto c 3 i 0)))))
		(_port(_int result 2 0 23(_ent(_out))))
		(_port(_int carry -2 0 25(_ent(_out))))
		(_port(_int overflow -2 0 27(_ent(_out))))
		(_port(_int zero -2 0 29(_ent(_out))))
		(_port(_int saturated -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH~downto~0}~13 0 39(_array -2((_dto c 4 i 0)))))
		(_var(_int process_result 3 0 39(_prcs 0((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WIDTH*2-1~downto~0}~13 0 40(_array -2((_dto c 5 i 0)))))
		(_var(_int tmp 4 0 40(_prcs 0((_others(i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10))(_sens(0))(_mon)(_read(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext alu.opcodes.opcode_t(2 opcode_t)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(opcodes))(ieee(NUMERIC_STD)))
	(_model . RTL 6 -1)
)
