Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares_OS/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto af51362037f445248fc9663cb5451471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pell_tb_behav xil_defaultlib.pell_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture fsmd of entity xil_defaultlib.pell [pell_default]
Compiling architecture behavioral of entity xil_defaultlib.pell_tb
Built simulation snapshot pell_tb_behav
