Model {
  Name			  "gmsk_tx_rx_tr"
  Version		  7.9
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.36"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  UserBdParams		  "synDspstartup"
  synDspstartup		  "OK"
  Created		  "Thu Jan 17 10:32:23 2013"
  Creator		  "sszilvasi"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "sszilvasi"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Jan 17 13:16:30 2013"
  RTWModifiedTimeStamp	  280319943
  ModelVersionFormat	  "1.%<AutoIncrement:36>"
  ConfigurationManager	  "None"
  SampleTimeColors	  on
  SampleTimeAnnotations	  on
  LibraryLinkDisplay	  "disabled"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    1
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "gmsk_tx_rx_tr"
    signals_		    []
    overrideMode_	    [0U]
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "gmsk_tx_rx_tr"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      []
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      2
      Version		      "1.12.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  3
	  Version		  "1.12.0"
	  StartTime		  "0.0"
	  StopTime		  "2e2"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  4
	  Version		  "1.12.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  off
	  SaveState		  off
	  SignalLogging		  off
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  off
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  5
	  Version		  "1.12.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  on
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  6
	  Version		  "1.12.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "error"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "none"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Enable All"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  7
	  Version		  "1.12.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  8
	  Version		  "1.12.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  9
	  Version		  "1.12.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  10
	  Version		  "1.12.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    9
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      11
	      Version		      "1.12.0"
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      12
	      Version		      "1.12.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      CodeReplacementLibrary  "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      CodeExecutionProfiling  off
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns on
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      GRTInterface	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 520, 285, 1400, 915 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    2
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      ComplexToMagnitudeAngle
      Output		      "Magnitude and angle"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      ComplexToRealImag
      Output		      "Real and imag"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RealImagToComplex
      Input		      "Real and imag"
      ConstantPart	      "0"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      DataFormat	      "Array"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "gmsk_tx_rx_tr"
    Location		    [356, 302, 1535, 938]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "142"
    Block {
      BlockType		      Reference
      Name		      "AWGN\nChannel"
      SID		      "117"
      Ports		      [1, 1]
      Position		      [475, 161, 570, 219]
      LibraryVersion	      "1.465"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "commchan3/AWGN\nChannel"
      SourceType	      "AWGN Channel"
      InputProcessing	      "Columns as channels (frame based)"
      seed		      "67"
      noiseMode		      "Signal to noise ratio  (Eb/No)"
      EbNodB		      "gmsk_ref_params.EbN0"
      EsNodB		      "10"
      SNRdB		      "10"
      bitsPerSym	      "1"
      Ps		      "1"
      Tsym		      "1"
      variance		      "1"
    }
    Block {
      BlockType		      ComplexToMagnitudeAngle
      Name		      "Complex to\nMagnitude-Angle"
      SID		      "128"
      Ports		      [1, 1]
      Position		      [635, 445, 665, 475]
      ZOrder		      -6
      Output		      "Angle"
    }
    Block {
      BlockType		      ComplexToRealImag
      Name		      "Complex to\nReal-Imag"
      SID		      "126"
      Ports		      [1, 2]
      Position		      [510, 278, 540, 307]
      ZOrder		      -7
    }
    Block {
      BlockType		      ComplexToRealImag
      Name		      "Complex to\nReal-Imag1"
      SID		      "127"
      Ports		      [1, 2]
      Position		      [635, 358, 665, 387]
      ZOrder		      -7
    }
    Block {
      BlockType		      SubSystem
      Name		      "Correlator-based\nTiming Phase Recovery"
      SID		      "1"
      Ports		      [1, 2]
      Position		      [770, 158, 880, 222]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Synchronization pattern"
      MaskStyleString	      "edit"
      MaskVariables	      "sync_pattern=@1;"
      MaskTunableValueString  "off"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskDisplay	      "port_label('input',1,'bit_in')\nport_label('output',1,'bit_valid')\nport_label('output',2,'bi"
      "t_out')\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "[0 1 1 1 0 0 0 0]"
      System {
	Name			"Correlator-based\nTiming Phase Recovery"
	Location		[26, 85, 1871, 1109]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "bit_in"
	  SID			  "2"
	  Position		  [25, 288, 55, 302]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Binary Logic"
	  SID			  "3"
	  Ports			  [2, 1]
	  Position		  [1410, 219, 1480, 266]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Binary Logic"
	  SourceType		  "Synphony Model Compiler Binary Logic"
	  syn_binlog_exp	  "a&~b"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "13"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Binary Logic2"
	  SID			  "4"
	  Ports			  [2, 1]
	  Position		  [950, 404, 1015, 446]
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Binary Logic"
	  SourceType		  "Synphony Model Compiler Binary Logic"
	  syn_binlog_exp	  "a|b"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "13"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Binary Logic3"
	  SID			  "5"
	  Ports			  [3, 1]
	  Position		  [1185, 425, 1255, 485]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Binary Logic"
	  SourceType		  "Synphony Model Compiler Binary Logic"
	  syn_binlog_exp	  "a|b|c"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "13"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Binary Logic4"
	  SID			  "6"
	  Ports			  [2, 1]
	  Position		  [950, 484, 1015, 526]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Binary Logic"
	  SourceType		  "Synphony Model Compiler Binary Logic"
	  syn_binlog_exp	  "a|b"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "13"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Binary OR"
	  SID			  "7"
	  Ports			  [8, 1]
	  Position		  [1300, 145, 1350, 315]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Binary Logic"
	  SourceType		  "Synphony Model Compiler Binary Logic"
	  syn_binlog_exp	  "a|b|c|d|e|f|g|h"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "13"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Channel select\nregister"
	  SID			  "8"
	  Ports			  [2, 1]
	  Position		  [1085, 265, 1125, 305]
	  LibraryVersion	  "1.3722"
	  FontSize		  9.500000
	  SourceBlock		  "shlslibv1/Memories/Register"
	  SourceType		  "Synphony Model Compiler Register"
	  syn_delay_val		  "1"
	  syn_rst_port		  off
	  syn_en_port		  on
	  synBlockType		  "custom"
	  synLatency		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concatenate for matrix reshaping"
	  SID			  "9"
	  Ports			  [8, 1]
	  Position		  [510, 25, 595, 560]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Signal Operations/Vector Concat"
	  SourceType		  "Synphony Model Compiler Vector Concat"
	  syn_in_nb		  "8"
	  syn_out_f		  "Full Precision"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "19"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant 1"
	  SID			  "10"
	  Ports			  [0, 1]
	  Position		  [1425, 130, 1465, 170]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Sources/Constant"
	  SourceType		  "Synphony Model Compiler Constant"
	  syn_cst_val		  "1"
	  syn_cst_fl		  "0"
	  syn_cst_dt		  "unsigned"
	  syn_cst_rnd		  on
	  syn_cst_st		  "-1"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "15"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert to matrix1"
	  SID			  "11"
	  Ports			  [1, 1]
	  Position		  [645, 277, 685, 313]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Signal Operations/Reshape"
	  SourceType		  "Synphony Model Compiler Reshape"
	  syn_op_dim_type	  "Specify"
	  syn_op_dim		  "[length(sync_pattern) 8]"
	  syn_ip_order		  "Row First"
	  syn_op_order		  "Column First"
	  syn_inh_port		  off
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "158"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Correlation constant\n(Sync pattern)"
	  SID			  "12"
	  Ports			  [0, 1]
	  Position		  [605, 192, 710, 238]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Sources/Constant"
	  SourceType		  "Synphony Model Compiler Constant"
	  syn_cst_val		  "fliplr([sync_pattern])'*ones(1,8)"
	  syn_cst_fl		  "0"
	  syn_cst_dt		  "unsigned"
	  syn_cst_rnd		  on
	  syn_cst_st		  "-1"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "15"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Decommutator2"
	  SID			  "13"
	  Ports			  [1, 8]
	  Position		  [190, 30, 270, 555]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Signal Operations/Decommutator"
	  SourceType		  "Synphony Model Compiler Decommutator"
	  syn_outport_nb	  "8"
	  syn_outport_vec	  off
	  synBlockType		  "custom"
	  synLatency		  "1"
	  Port {
	    PortNumber		    1
	    Name		    "Ch1"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  "14"
	  Ports			  [1, 1]
	  Position		  [440, 620, 480, 660]
	  LibraryVersion	  "1.3722"
	  FontSize		  9.500000
	  SourceBlock		  "shlslibv1/Memories/Register"
	  SourceType		  "Synphony Model Compiler Register"
	  syn_delay_val		  "1"
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "custom"
	  synLatency		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  SID			  "15"
	  Ports			  [1, 1]
	  Position		  [510, 650, 550, 690]
	  LibraryVersion	  "1.3722"
	  FontSize		  9.500000
	  SourceBlock		  "shlslibv1/Memories/Register"
	  SourceType		  "Synphony Model Compiler Register"
	  syn_delay_val		  "1"
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "custom"
	  synLatency		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  SID			  "16"
	  Ports			  [1, 1]
	  Position		  [440, 695, 480, 735]
	  LibraryVersion	  "1.3722"
	  FontSize		  9.500000
	  SourceBlock		  "shlslibv1/Memories/Register"
	  SourceType		  "Synphony Model Compiler Register"
	  syn_delay_val		  "1"
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "custom"
	  synLatency		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  SID			  "17"
	  Ports			  [1, 1]
	  Position		  [510, 725, 550, 765]
	  LibraryVersion	  "1.3722"
	  FontSize		  9.500000
	  SourceBlock		  "shlslibv1/Memories/Register"
	  SourceType		  "Synphony Model Compiler Register"
	  syn_delay_val		  "1"
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "custom"
	  synLatency		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  SID			  "18"
	  Ports			  [1, 1]
	  Position		  [440, 765, 480, 805]
	  LibraryVersion	  "1.3722"
	  FontSize		  9.500000
	  SourceBlock		  "shlslibv1/Memories/Register"
	  SourceType		  "Synphony Model Compiler Register"
	  syn_delay_val		  "1"
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "custom"
	  synLatency		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  SID			  "19"
	  Ports			  [1, 1]
	  Position		  [510, 795, 550, 835]
	  LibraryVersion	  "1.3722"
	  FontSize		  9.500000
	  SourceBlock		  "shlslibv1/Memories/Register"
	  SourceType		  "Synphony Model Compiler Register"
	  syn_delay_val		  "1"
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "custom"
	  synLatency		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay7"
	  SID			  "20"
	  Ports			  [1, 1]
	  Position		  [440, 840, 480, 880]
	  LibraryVersion	  "1.3722"
	  FontSize		  9.500000
	  SourceBlock		  "shlslibv1/Memories/Register"
	  SourceType		  "Synphony Model Compiler Register"
	  syn_delay_val		  "1"
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "custom"
	  synLatency		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay8"
	  SID			  "21"
	  Ports			  [1, 1]
	  Position		  [510, 870, 550, 910]
	  LibraryVersion	  "1.3722"
	  FontSize		  9.500000
	  SourceBlock		  "shlslibv1/Memories/Register"
	  SourceType		  "Synphony Model Compiler Register"
	  syn_delay_val		  "1"
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "custom"
	  synLatency		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Frame found"
	  SID			  "22"
	  Ports			  [2, 1]
	  Position		  [1525, 215, 1565, 255]
	  LibraryVersion	  "1.3722"
	  FontSize		  9.500000
	  SourceBlock		  "shlslibv1/Memories/Register"
	  SourceType		  "Synphony Model Compiler Register"
	  syn_delay_val		  "1"
	  syn_rst_port		  off
	  syn_en_port		  on
	  synBlockType		  "custom"
	  synLatency		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "One bit XOR"
	  SID			  "23"
	  Ports			  [2, 1]
	  Position		  [740, 265, 780, 305]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Add"
	  SourceType		  "Synphony Model Compiler Add"
	  syn_add_opr		  "++"
	  syn_out_f		  "Specify"
	  syn_out_wl		  "1"
	  syn_out_fl		  "0"
	  syn_out_dt		  "unsigned"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "96"
	  syn_sum_of_rows	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLSTool"
	  SID			  "24"
	  Ports			  []
	  Position		  [75, 75, 115, 115]
	  ForegroundColor	  "[0.501961, 0.000000, 0.000000]"
	  BackgroundColor	  "[0.870590, 0.752940, 0.752940]"
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/SHLSTool"
	  SourceType		  "Synphony HLS Toolbox"
	  synBlockType		  "tool"
	  syn_dsp_mode		  "FPGA"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift Register0"
	  SID			  "25"
	  Ports			  [1, 1]
	  Position		  [395, 45, 470, 85]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Memories/Shift Register"
	  SourceType		  "Synphony Model Compiler Shift Register"
	  syn_shift_dynamic	  off
	  syn_shift_vec		  "[0:length(sync_pattern)-1]"
	  syn_shift_val		  "16"
	  syn_vect_out		  "Merge to vector"
	  syn_rst_val		  "All zeros"
	  syn_rst_vec		  "0"
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "primitive"
	  synLatency		  "(addr+1)"
	  synBlockId		  "93"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift Register1"
	  SID			  "26"
	  Ports			  [1, 1]
	  Position		  [395, 109, 470, 151]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Memories/Shift Register"
	  SourceType		  "Synphony Model Compiler Shift Register"
	  syn_shift_dynamic	  off
	  syn_shift_vec		  "[0:length(sync_pattern)-1]"
	  syn_shift_val		  "16"
	  syn_vect_out		  "Merge to vector"
	  syn_rst_val		  "All zeros"
	  syn_rst_vec		  "0"
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "primitive"
	  synLatency		  "(addr+1)"
	  synBlockId		  "93"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift Register2"
	  SID			  "27"
	  Ports			  [1, 1]
	  Position		  [395, 174, 470, 216]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Memories/Shift Register"
	  SourceType		  "Synphony Model Compiler Shift Register"
	  syn_shift_dynamic	  off
	  syn_shift_vec		  "[0:length(sync_pattern)-1]"
	  syn_shift_val		  "16"
	  syn_vect_out		  "Merge to vector"
	  syn_rst_val		  "All zeros"
	  syn_rst_vec		  "0"
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "primitive"
	  synLatency		  "(addr+1)"
	  synBlockId		  "93"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift Register3"
	  SID			  "28"
	  Ports			  [1, 1]
	  Position		  [395, 239, 470, 281]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Memories/Shift Register"
	  SourceType		  "Synphony Model Compiler Shift Register"
	  syn_shift_dynamic	  off
	  syn_shift_vec		  "[0:length(sync_pattern)-1]"
	  syn_shift_val		  "16"
	  syn_vect_out		  "Merge to vector"
	  syn_rst_val		  "All zeros"
	  syn_rst_vec		  "0"
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "primitive"
	  synLatency		  "(addr+1)"
	  synBlockId		  "93"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift Register4"
	  SID			  "29"
	  Ports			  [1, 1]
	  Position		  [395, 304, 470, 346]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Memories/Shift Register"
	  SourceType		  "Synphony Model Compiler Shift Register"
	  syn_shift_dynamic	  off
	  syn_shift_vec		  "[0:length(sync_pattern)-1]"
	  syn_shift_val		  "16"
	  syn_vect_out		  "Merge to vector"
	  syn_rst_val		  "All zeros"
	  syn_rst_vec		  "0"
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "primitive"
	  synLatency		  "(addr+1)"
	  synBlockId		  "93"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift Register5"
	  SID			  "30"
	  Ports			  [1, 1]
	  Position		  [395, 369, 470, 411]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Memories/Shift Register"
	  SourceType		  "Synphony Model Compiler Shift Register"
	  syn_shift_dynamic	  off
	  syn_shift_vec		  "[0:length(sync_pattern)-1]"
	  syn_shift_val		  "16"
	  syn_vect_out		  "Merge to vector"
	  syn_rst_val		  "All zeros"
	  syn_rst_vec		  "0"
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "primitive"
	  synLatency		  "(addr+1)"
	  synBlockId		  "93"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift Register6"
	  SID			  "31"
	  Ports			  [1, 1]
	  Position		  [395, 434, 470, 476]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Memories/Shift Register"
	  SourceType		  "Synphony Model Compiler Shift Register"
	  syn_shift_dynamic	  off
	  syn_shift_vec		  "[0:length(sync_pattern)-1]"
	  syn_shift_val		  "16"
	  syn_vect_out		  "Merge to vector"
	  syn_rst_val		  "All zeros"
	  syn_rst_vec		  "0"
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "primitive"
	  synLatency		  "(addr+1)"
	  synBlockId		  "93"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift Register7"
	  SID			  "32"
	  Ports			  [1, 1]
	  Position		  [395, 499, 470, 541]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Memories/Shift Register"
	  SourceType		  "Synphony Model Compiler Shift Register"
	  syn_shift_dynamic	  off
	  syn_shift_vec		  "[0:length(sync_pattern)-1]"
	  syn_shift_val		  "16"
	  syn_vect_out		  "Merge to vector"
	  syn_rst_val		  "All zeros"
	  syn_rst_vec		  "0"
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "primitive"
	  synLatency		  "(addr+1)"
	  synBlockId		  "93"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sum of rows"
	  SID			  "33"
	  Ports			  [1, 1]
	  Position		  [815, 265, 855, 305]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Add"
	  SourceType		  "Synphony Model Compiler Add"
	  syn_add_opr		  "+"
	  syn_out_f		  "Specify"
	  syn_out_wl		  "3"
	  syn_out_fl		  "0"
	  syn_out_dt		  "unsigned"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "96"
	  syn_sum_of_rows	  on
	  Port {
	    PortNumber		    1
	    Name		    "Correlation metric"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Switch"
	  SID			  "34"
	  Ports			  [3, 1]
	  Position		  [1085, 635, 1125, 675]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Signal Operations/Switch"
	  SourceType		  "Synphony Model Compiler Switch"
	  switchCriteria	  "u2 > Threshold"
	  switchThresh		  "0"
	  synBlockType		  "custom"
	  synLatency		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Switch1"
	  SID			  "35"
	  Ports			  [3, 1]
	  Position		  [1085, 710, 1125, 750]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Signal Operations/Switch"
	  SourceType		  "Synphony Model Compiler Switch"
	  switchCriteria	  "u2 > Threshold"
	  switchThresh		  "0"
	  synBlockType		  "custom"
	  synLatency		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Switch2"
	  SID			  "36"
	  Ports			  [3, 1]
	  Position		  [1200, 670, 1240, 710]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Signal Operations/Switch"
	  SourceType		  "Synphony Model Compiler Switch"
	  switchCriteria	  "u2 > Threshold"
	  switchThresh		  "0"
	  synBlockType		  "custom"
	  synLatency		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Switch3"
	  SID			  "37"
	  Ports			  [3, 1]
	  Position		  [1085, 780, 1125, 820]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Signal Operations/Switch"
	  SourceType		  "Synphony Model Compiler Switch"
	  switchCriteria	  "u2 > Threshold"
	  switchThresh		  "0"
	  synBlockType		  "custom"
	  synLatency		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Switch4"
	  SID			  "38"
	  Ports			  [3, 1]
	  Position		  [1085, 855, 1125, 895]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Signal Operations/Switch"
	  SourceType		  "Synphony Model Compiler Switch"
	  switchCriteria	  "u2 > Threshold"
	  switchThresh		  "0"
	  synBlockType		  "custom"
	  synLatency		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Switch5"
	  SID			  "39"
	  Ports			  [3, 1]
	  Position		  [1200, 815, 1240, 855]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Signal Operations/Switch"
	  SourceType		  "Synphony Model Compiler Switch"
	  switchCriteria	  "u2 > Threshold"
	  switchThresh		  "0"
	  synBlockType		  "custom"
	  synLatency		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Switch6"
	  SID			  "40"
	  Ports			  [3, 1]
	  Position		  [1315, 750, 1355, 790]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Signal Operations/Switch"
	  SourceType		  "Synphony Model Compiler Switch"
	  switchCriteria	  "u2 > Threshold"
	  switchThresh		  "0"
	  synBlockType		  "custom"
	  synLatency		  "0"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "41"
	  Position		  [815, 545, 835, 565]
	  ZOrder		  -20
	}
	Block {
	  BlockType		  Reference
	  Name			  "Threshold logic"
	  SID			  "42"
	  Ports			  [1, 1]
	  Position		  [940, 210, 980, 250]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Comparator"
	  SourceType		  "Synphony Model Compiler Comparator"
	  syn_comp_opr		  "a==b"
	  syn_comp_const	  on
	  syn_comp_val		  "0"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "14"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Vector Split"
	  SID			  "43"
	  Ports			  [1, 8]
	  Position		  [1175, 141, 1220, 319]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Signal Operations/Vector Split"
	  SourceType		  "Synphony Model Compiler Vector Split"
	  syn_out_nb		  "8"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "20"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Vector Split1"
	  SID			  "44"
	  Ports			  [1, 8]
	  Position		  [715, 396, 760, 574]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Signal Operations/Vector Split"
	  SourceType		  "Synphony Model Compiler Vector Split"
	  syn_out_nb		  "8"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "20"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bit_in_reg"
	  SID			  "45"
	  Ports			  [1, 1]
	  Position		  [105, 285, 125, 305]
	  BackgroundColor	  "[0.870590, 0.752940, 0.752940]"
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Ports & Subsystems/Port In"
	  SourceType		  "Synphony Model Compiler Port In"
	  syn_out_wl		  "1"
	  syn_out_fl		  "0"
	  syn_out_dt		  "unsigned"
	  syn_out_st		  "-1"
	  syn_capture		  off
	  syn_register		  on
	  syn_out_sat		  off
	  syn_out_rnd		  on
	  synBlockType		  "port"
	  synLatency		  "1"
	  synBlockId		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bit_out_reg"
	  SID			  "46"
	  Ports			  [1, 1]
	  Position		  [1710, 760, 1730, 780]
	  BackgroundColor	  "[0.870590, 0.752940, 0.752940]"
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Ports & Subsystems/Port Out"
	  SourceType		  "Synphony Model Compiler Port Out"
	  syn_capture		  off
	  syn_register		  on
	  synBlockType		  "port"
	  synLatency		  "1"
	  synBlockId		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bit_valid_reg"
	  SID			  "47"
	  Ports			  [1, 1]
	  Position		  [1710, 225, 1730, 245]
	  BackgroundColor	  "[0.870590, 0.752940, 0.752940]"
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Ports & Subsystems/Port Out"
	  SourceType		  "Synphony Model Compiler Port Out"
	  syn_capture		  off
	  syn_register		  on
	  synBlockType		  "port"
	  synLatency		  "1"
	  synBlockId		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "bit_valid"
	  SID			  "48"
	  Position		  [1760, 228, 1790, 242]
	  ZOrder		  -23
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "bit_out"
	  SID			  "49"
	  Position		  [1760, 763, 1790, 777]
	  ZOrder		  -23
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  Name			  "Ch1"
	  SrcBlock		  "Decommutator2"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Shift Register0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 575]
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Decommutator2"
	  SrcPort		  2
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "Shift Register1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 540]
	    DstBlock		    "Delay2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Decommutator2"
	  SrcPort		  3
	  Points		  [45, 0]
	  Branch {
	    DstBlock		    "Shift Register2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 520]
	    DstBlock		    "Delay3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Decommutator2"
	  SrcPort		  4
	  Points		  [55, 0]
	  Branch {
	    DstBlock		    "Shift Register3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 485]
	    DstBlock		    "Delay4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Shift Register0"
	  SrcPort		  1
	  DstBlock		  "Concatenate for matrix reshaping"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Shift Register1"
	  SrcPort		  1
	  DstBlock		  "Concatenate for matrix reshaping"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Shift Register2"
	  SrcPort		  1
	  DstBlock		  "Concatenate for matrix reshaping"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Shift Register3"
	  SrcPort		  1
	  DstBlock		  "Concatenate for matrix reshaping"
	  DstPort		  4
	}
	Line {
	  Name			  "Correlation metric"
	  Labels		  [0, 0]
	  SrcBlock		  "Sum of rows"
	  SrcPort		  1
	  Points		  [40, 0; 0, -55]
	  DstBlock		  "Threshold logic"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "One bit XOR"
	  SrcPort		  1
	  DstBlock		  "Sum of rows"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concatenate for matrix reshaping"
	  SrcPort		  1
	  DstBlock		  "Convert to matrix1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Vector Split"
	  SrcPort		  1
	  DstBlock		  "Binary OR"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Vector Split"
	  SrcPort		  2
	  DstBlock		  "Binary OR"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Vector Split"
	  SrcPort		  3
	  DstBlock		  "Binary OR"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Vector Split"
	  SrcPort		  4
	  DstBlock		  "Binary OR"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  Points		  [0, 20]
	  DstBlock		  "Switch2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch1"
	  SrcPort		  1
	  Points		  [0, -25]
	  DstBlock		  "Switch2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Binary OR"
	  SrcPort		  1
	  DstBlock		  "Binary Logic"
	  DstPort		  1
	}
	Line {
	  Labels		  [1, 0]
	  SrcBlock		  "Frame found"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, 65; -210, 0; 0, -45]
	    DstBlock		    "Binary Logic"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "bit_valid_reg"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Binary Logic"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Frame found"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 95; -475, 0; 0, -45]
	    DstBlock		    "Channel select\nregister"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant 1"
	  SrcPort		  1
	  Points		  [30, 0; 0, 75]
	  DstBlock		  "Frame found"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Vector Split1"
	  SrcPort		  1
	  Points		  [135, 0]
	  Branch {
	    Points		    [0, 240]
	    DstBlock		    "Switch"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Binary Logic2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Vector Split1"
	  SrcPort		  3
	  Points		  [120, 0]
	  Branch {
	    Points		    [0, 275]
	    DstBlock		    "Switch1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Binary Logic3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Binary Logic2"
	  SrcPort		  1
	  Points		  [40, 0; 0, 10]
	  Branch {
	    Points		    [0, 255]
	    DstBlock		    "Switch2"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Binary Logic3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Vector Split1"
	  SrcPort		  2
	  DstBlock		  "Binary Logic2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Threshold logic"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    DstBlock		    "Vector Split"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 45]
	    DstBlock		    "Channel select\nregister"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Correlation constant\n(Sync pattern)"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "One bit XOR"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Decommutator2"
	  SrcPort		  5
	  Points		  [65, 0]
	  Branch {
	    DstBlock		    "Shift Register4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 460]
	    DstBlock		    "Delay5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Decommutator2"
	  SrcPort		  6
	  Points		  [75, 0]
	  Branch {
	    DstBlock		    "Shift Register5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 425]
	    DstBlock		    "Delay6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Decommutator2"
	  SrcPort		  7
	  Points		  [85, 0]
	  Branch {
	    DstBlock		    "Shift Register6"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 405]
	    DstBlock		    "Delay7"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Decommutator2"
	  SrcPort		  8
	  Points		  [95, 0]
	  Branch {
	    DstBlock		    "Shift Register7"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 370]
	    DstBlock		    "Delay8"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Shift Register4"
	  SrcPort		  1
	  DstBlock		  "Concatenate for matrix reshaping"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Shift Register5"
	  SrcPort		  1
	  DstBlock		  "Concatenate for matrix reshaping"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Shift Register6"
	  SrcPort		  1
	  DstBlock		  "Concatenate for matrix reshaping"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Shift Register7"
	  SrcPort		  1
	  DstBlock		  "Concatenate for matrix reshaping"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Vector Split"
	  SrcPort		  5
	  DstBlock		  "Binary OR"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Vector Split"
	  SrcPort		  6
	  DstBlock		  "Binary OR"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Vector Split"
	  SrcPort		  7
	  DstBlock		  "Binary OR"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Vector Split"
	  SrcPort		  8
	  DstBlock		  "Binary OR"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Switch3"
	  SrcPort		  1
	  Points		  [0, 20]
	  DstBlock		  "Switch5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch4"
	  SrcPort		  1
	  Points		  [0, -25]
	  DstBlock		  "Switch5"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Switch5"
	  SrcPort		  1
	  Points		  [5, 0; 0, -50]
	  DstBlock		  "Switch6"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Switch2"
	  SrcPort		  1
	  Points		  [5, 0; 0, 65]
	  DstBlock		  "Switch6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch6"
	  SrcPort		  1
	  DstBlock		  "bit_out_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Vector Split1"
	  SrcPort		  5
	  Points		  [105, 0]
	  Branch {
	    Points		    [0, 305]
	    DstBlock		    "Switch3"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Binary Logic4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Vector Split1"
	  SrcPort		  7
	  Points		  [90, 0; 0, 340]
	  DstBlock		  "Switch4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Vector Split1"
	  SrcPort		  6
	  DstBlock		  "Binary Logic4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Binary Logic4"
	  SrcPort		  1
	  Points		  [15, 0; 0, 330]
	  DstBlock		  "Switch5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Vector Split1"
	  SrcPort		  4
	  DstBlock		  "Binary Logic3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Binary Logic3"
	  SrcPort		  1
	  Points		  [35, 0; 0, 315]
	  DstBlock		  "Switch6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert to matrix1"
	  SrcPort		  1
	  DstBlock		  "One bit XOR"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bit_in_reg"
	  SrcPort		  1
	  DstBlock		  "Decommutator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bit_in"
	  SrcPort		  1
	  DstBlock		  "bit_in_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bit_valid_reg"
	  SrcPort		  1
	  DstBlock		  "bit_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bit_out_reg"
	  SrcPort		  1
	  DstBlock		  "bit_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Vector Split1"
	  SrcPort		  8
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Channel select\nregister"
	  SrcPort		  1
	  Points		  [20, 0; 0, 85; -485, 0; 0, 115]
	  DstBlock		  "Vector Split1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "Switch1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  DstBlock		  "Switch1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  DstBlock		  "Switch3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  DstBlock		  "Switch3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay7"
	  SrcPort		  1
	  DstBlock		  "Switch4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay8"
	  SrcPort		  1
	  DstBlock		  "Switch4"
	  DstPort		  3
	}
	Annotation {
	  SID			  "51"
	  Position		  [664, 348]
	}
	Annotation {
	  SID			  "50"
	  Name			  "Correlator based decision directed feed-forward timing recovery block\nusing 8x oversampled 1-bit demodul"
	  "ated signal"
	  Position		  [936, 33]
	  DropShadow		  on
	  FontName		  "Arial"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      Scope
      Name		      "Decided bits"
      SID		      "124"
      Ports		      [3]
      Position		      [990, 30, 1025, 90]
      ZOrder		      -3
      Floating		      off
      Location		      [1921, 48, 3521, 1199]
      Open		      on
      NumInputPorts	      "3"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      List {
	ListType		ScopeGraphics
	FigureColor		"[0.5 0.5 0.5]"
	AxesColor		"[0 0 0]"
	AxesTickColor		"[1 1 1]"
	LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	LineStyles		"-|-|-|-|-|-"
	LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
	MarkerStyles		"none|none|none|none|none|none"
      }
      ShowLegends	      off
      YMin		      "-5~-5~-5"
      YMax		      "5~5~5"
      SaveName		      "ScopeData4"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "GMSK Demodulator\nHDL"
      SID		      "52"
      Ports		      [1, 1]
      Position		      [625, 161, 720, 219]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"GMSK Demodulator\nHDL"
	Location		[2, 82, 1918, 1147]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  SID			  "53"
	  Position		  [145, 138, 175, 152]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Add"
	  SID			  "54"
	  Ports			  [2, 1]
	  Position		  [615, 120, 655, 160]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Add"
	  SourceType		  "Synphony Model Compiler Add"
	  syn_add_opr		  "+-"
	  syn_out_f		  "Full Precision"
	  syn_out_wl		  "2"
	  syn_out_fl		  "0"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "96"
	  syn_sum_of_rows	  off
	  Port {
	    PortNumber		    1
	    Name		    "Im{q[k]i[k-1]-i[k]q[k-1]}"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Comparator"
	  SID			  "141"
	  Ports			  [1, 1]
	  Position		  [900, 120, 940, 160]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Comparator"
	  SourceType		  "Synphony Model Compiler Comparator"
	  syn_comp_opr		  "a>=b"
	  syn_comp_const	  on
	  syn_comp_val		  "0"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "14"
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag"
	  SID			  "57"
	  Ports			  [1, 2]
	  Position		  [210, 128, 240, 157]
	}
	Block {
	  BlockType		  Scope
	  Name			  "Decimation filter"
	  SID			  "66"
	  Ports			  [3]
	  Position		  [1055, 232, 1090, 288]
	  ZOrder		  -16
	  Floating		  off
	  Location		  [1921, 48, 3521, 1199]
	  Open			  on
	  NumInputPorts		  "3"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  List {
	    ListType		    ScopeGraphics
	    FigureColor		    "[0.501960784313725 0.501960784313725 0.501960784313725]"
	    AxesColor		    "[0 0 0]"
	    AxesTickColor	    "[1 1 1]"
	    LineColors		    "[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	    LineStyles		    "-|-|-|-|-|-"
	    LineWidths		    "[0.5 0.5 0.5 0.5 0.5 0.5]"
	    MarkerStyles	    "none|none|none|none|none|none"
	  }
	  ShowLegends		  off
	  YMin			  "-5~-5~-5"
	  YMax			  "5~5~5"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  SID			  "58"
	  Ports			  [1, 1]
	  Position		  [435, 40, 475, 80]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Memories/Delay"
	  SourceType		  "Synphony Model Compiler Delay"
	  syn_delay_val		  "1"
	  synBlockType		  "primitive"
	  synLatency		  "1"
	  synBlockId		  "104"
	  Port {
	    PortNumber		    1
	    Name		    "i[k-1]"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  "59"
	  Ports			  [1, 1]
	  Position		  [435, 210, 475, 250]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Memories/Delay"
	  SourceType		  "Synphony Model Compiler Delay"
	  syn_delay_val		  "1"
	  synBlockType		  "primitive"
	  synLatency		  "1"
	  synBlockId		  "104"
	  Port {
	    PortNumber		    1
	    Name		    "q[k-1]"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult"
	  SID			  "64"
	  Ports			  [2, 1]
	  Position		  [535, 80, 575, 120]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Mult"
	  SourceType		  "Synphony Model Compiler Mult"
	  syn_out_f		  "Full Precision"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "3"
	  syn_opr_mode		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult1"
	  SID			  "65"
	  Ports			  [2, 1]
	  Position		  [535, 160, 575, 200]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Mult"
	  SourceType		  "Synphony Model Compiler Mult"
	  syn_out_f		  "Full Precision"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "3"
	  syn_opr_mode		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "N-decimation filter"
	  SID			  "139"
	  Ports			  [1, 1]
	  Position		  [775, 110, 835, 170]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Filtering/IIR"
	  SourceType		  "Synphony Model Compiler IIR"
	  syn_coefb_vec		  "[1 zeros(1,N-2) -1]/N"
	  syn_coefa_vec		  "[1 -1]"
	  syn_coef_fl		  "8"
	  syn_coef_rnd		  on
	  syn_show_q		  off
	  syn_out_f		  "Automatic"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "83"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RX_I"
	  SID			  "69"
	  Ports			  [1, 1]
	  Position		  [315, 50, 335, 70]
	  BackgroundColor	  "[0.870590, 0.752940, 0.752940]"
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Ports & Subsystems/Port In"
	  SourceType		  "Synphony Model Compiler Port In"
	  syn_out_wl		  "16"
	  syn_out_fl		  "14"
	  syn_out_dt		  "signed"
	  syn_out_st		  "-1"
	  syn_capture		  off
	  syn_register		  off
	  syn_out_sat		  off
	  syn_out_rnd		  off
	  synBlockType		  "port"
	  synLatency		  "0"
	  synBlockId		  "0"
	  Port {
	    PortNumber		    1
	    Name		    "i[k]"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "RX_Q"
	  SID			  "70"
	  Ports			  [1, 1]
	  Position		  [315, 220, 335, 240]
	  BackgroundColor	  "[0.870590, 0.752940, 0.752940]"
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Ports & Subsystems/Port In"
	  SourceType		  "Synphony Model Compiler Port In"
	  syn_out_wl		  "16"
	  syn_out_fl		  "14"
	  syn_out_dt		  "signed"
	  syn_out_st		  "-1"
	  syn_capture		  off
	  syn_register		  off
	  syn_out_sat		  off
	  syn_out_rnd		  off
	  synBlockType		  "port"
	  synLatency		  "0"
	  synBlockId		  "0"
	  Port {
	    PortNumber		    1
	    Name		    "q[k]"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  SID			  "118"
	  Position		  [1005, 133, 1035, 147]
	  ZOrder		  -9
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  1
	  Points		  [35, 0; 0, -75]
	  DstBlock		  "RX_I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  2
	  Points		  [35, 0; 0, 80]
	  DstBlock		  "RX_Q"
	  DstPort		  1
	}
	Line {
	  Name			  "q[k]"
	  Labels		  [1, 0]
	  SrcBlock		  "RX_Q"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, -120]
	    DstBlock		    "Mult"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "i[k]"
	  Labels		  [1, 0]
	  SrcBlock		  "RX_I"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    DstBlock		    "Delay"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 110]
	    DstBlock		    "Mult1"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "i[k-1]"
	  Labels		  [0, 0]
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [40, 0]
	  DstBlock		  "Mult"
	  DstPort		  1
	}
	Line {
	  Name			  "q[k-1]"
	  Labels		  [0, 0]
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [40, 0]
	  DstBlock		  "Mult1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mult"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mult1"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  Name			  "Im{q[k]i[k-1]-i[k]q[k-1]}"
	  Labels		  [0, 1]
	  SrcBlock		  "Add"
	  SrcPort		  1
	  Points		  [70, 0]
	  Branch {
	    DstBlock		    "N-decimation filter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 100]
	    DstBlock		    "Decimation filter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  DstBlock		  "Complex to\nReal-Imag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "N-decimation filter"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, 120]
	    DstBlock		    "Decimation filter"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Comparator"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Comparator"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 140]
	    DstBlock		    "Decimation filter"
	    DstPort		    3
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "GMSK Modulator\nHDL"
      SID		      "114"
      Ports		      [1, 1]
      Position		      [320, 161, 415, 219]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"GMSK Modulator\nHDL"
	Location		[212, 407, 1759, 1103]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  SID			  "115"
	  Position		  [25, 58, 55, 72]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Add"
	  SID			  "90"
	  Ports			  [2, 1]
	  Position		  [590, 55, 630, 95]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Add"
	  SourceType		  "Synphony Model Compiler Add"
	  syn_add_opr		  "++"
	  syn_out_f		  "Automatic"
	  syn_out_wl		  "5"
	  syn_out_fl		  "5"
	  syn_out_dt		  "unsigned"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "96"
	  syn_sum_of_rows	  off
	}
	Block {
	  BlockType		  ComplexToMagnitudeAngle
	  Name			  "Complex to\nMagnitude-Angle1"
	  SID			  "91"
	  Ports			  [1, 1]
	  Position		  [1090, 170, 1120, 200]
	  ZOrder		  -6
	  Output		  "Angle"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  "92"
	  Ports			  [0, 1]
	  Position		  [490, 105, 530, 145]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Sources/Constant"
	  SourceType		  "Synphony Model Compiler Constant"
	  syn_cst_val		  ".5"
	  syn_cst_fl		  "1"
	  syn_cst_dt		  "signed"
	  syn_cst_rnd		  on
	  syn_cst_st		  "-1"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "15"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Gauss filter"
	  SID			  "93"
	  Ports			  [3]
	  Position		  [375, 237, 410, 293]
	  ZOrder		  -16
	  Floating		  off
	  Location		  [519, 119, 1915, 571]
	  Open			  off
	  NumInputPorts		  "3"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  List {
	    ListType		    ScopeGraphics
	    FigureColor		    "[0.501960784313725 0.501960784313725 0.501960784313725]"
	    AxesColor		    "[0 0 0]"
	    AxesTickColor	    "[1 1 1]"
	    LineColors		    "[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	    LineStyles		    "-|-|-|-|-|-"
	    LineWidths		    "[0.5 0.5 0.5 0.5 0.5 0.5]"
	    MarkerStyles	    "none|none|none|none|none|none"
	  }
	  ShowLegends		  off
	  YMin			  "-5~-5~-5"
	  YMax			  "5~5~5"
	  SaveName		  "ScopeData1"
	  DataFormat		  "StructureWithTime"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gaussian Filter\nFIR"
	  SID			  "94"
	  Ports			  [1, 1]
	  Position		  [215, 35, 275, 95]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Filtering/FIR"
	  SourceType		  "Synphony Model Compiler FIR"
	  syn_coef_vec		  "gaussfir(0.5,1,8)"
	  syn_coef_fl		  "15"
	  syn_coef_rnd		  "Nearest"
	  syn_show_q		  off
	  syn_dp_f		  "Automatic"
	  syn_dp_wl		  "16"
	  syn_dp_fl		  "8"
	  syn_dp_sat		  off
	  syn_dp_rnd		  "Floor (Truncate)"
	  syn_out_f		  "Full Precision"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "80"
	}
	Block {
	  BlockType		  Scope
	  Name			  "HDL"
	  SID			  "95"
	  Ports			  [5]
	  Position		  [950, 162, 985, 218]
	  ZOrder		  -16
	  Floating		  off
	  Location		  [315, 43, 1915, 1194]
	  Open			  off
	  NumInputPorts		  "5"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	    axes5		    "%<SignalLabel>"
	  }
	  List {
	    ListType		    ScopeGraphics
	    FigureColor		    "[0.501960784313725 0.501960784313725 0.501960784313725]"
	    AxesColor		    "[0 0 0]"
	    AxesTickColor	    "[1 1 1]"
	    LineColors		    "[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	    LineStyles		    "-|-|-|-|-|-"
	    LineWidths		    "[0.5 0.5 0.5 0.5 0.5 0.5]"
	    MarkerStyles	    "none|none|none|none|none|none"
	  }
	  ShowLegends		  off
	  YMin			  "-5~-5~-5~-5~-5"
	  YMax			  "5~5~5~5~5"
	  DataFormat		  "StructureWithTime"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integrator"
	  SID			  "96"
	  Ports			  [1, 1]
	  Position		  [400, 35, 460, 95]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Filtering/Integrator"
	  SourceType		  "Synphony Model Compiler Integrator"
	  syn_pole_val		  "1"
	  syn_feedback_fl	  "8"
	  syn_out_f		  "Automatic"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  off
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "custom"
	  synLatency		  "0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Phase"
	  SID			  "97"
	  Ports			  [1]
	  Position		  [1165, 157, 1200, 213]
	  ZOrder		  -16
	  Floating		  off
	  Location		  [1921, 48, 3521, 1199]
	  Open			  off
	  NumInputPorts		  "1"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	  }
	  List {
	    ListType		    ScopeGraphics
	    FigureColor		    "[0.501960784313725 0.501960784313725 0.501960784313725]"
	    AxesColor		    "[0 0 0]"
	    AxesTickColor	    "[1 1 1]"
	    LineColors		    "[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	    LineStyles		    "-|-|-|-|-|-"
	    LineWidths		    "[0.5 0.5 0.5 0.5 0.5 0.5]"
	    MarkerStyles	    "none|none|none|none|none|none"
	  }
	  ShowLegends		  off
	  SaveName		  "ScopeData3"
	  DataFormat		  "StructureWithTime"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  RealImagToComplex
	  Name			  "Real-Imag to\nComplex"
	  SID			  "99"
	  Ports			  [2, 1]
	  Position		  [995, 58, 1025, 87]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Scale [0 to 1) to\nROM address"
	  SID			  "100"
	  Ports			  [1, 1]
	  Position		  [660, 55, 700, 95]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Gain"
	  SourceType		  "Synphony Model Compiler Gain"
	  syn_gain_val		  "sin_lut_length"
	  syn_gain_fl		  "15"
	  syn_gain_dt		  "signed"
	  syn_gain_rnd		  on
	  syn_out_f		  "Specify"
	  syn_out_wl		  "6"
	  syn_out_fl		  "0"
	  syn_out_dt		  "unsigned"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "3"
	  syn_opr_mode		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "TX_D"
	  SID			  "101"
	  Ports			  [1, 1]
	  Position		  [105, 55, 125, 75]
	  BackgroundColor	  "[0.870590, 0.752940, 0.752940]"
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Ports & Subsystems/Port In"
	  SourceType		  "Synphony Model Compiler Port In"
	  syn_out_wl		  "16"
	  syn_out_fl		  "14"
	  syn_out_dt		  "signed"
	  syn_out_st		  "1/8"
	  syn_capture		  on
	  syn_register		  off
	  syn_out_sat		  off
	  syn_out_rnd		  on
	  synBlockType		  "port"
	  synLatency		  "0"
	  synBlockId		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "TX_I"
	  SID			  "102"
	  Ports			  [1, 1]
	  Position		  [930, 45, 950, 65]
	  BackgroundColor	  "[0.870590, 0.752940, 0.752940]"
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Ports & Subsystems/Port Out"
	  SourceType		  "Synphony Model Compiler Port Out"
	  syn_capture		  on
	  syn_register		  off
	  synBlockType		  "port"
	  synLatency		  "0"
	  synBlockId		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "TX_Q"
	  SID			  "103"
	  Ports			  [1, 1]
	  Position		  [930, 85, 950, 105]
	  BackgroundColor	  "[0.870590, 0.752940, 0.752940]"
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Ports & Subsystems/Port Out"
	  SourceType		  "Synphony Model Compiler Port Out"
	  syn_capture		  on
	  syn_register		  off
	  synBlockType		  "port"
	  synLatency		  "0"
	  synBlockId		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cos ROM"
	  SID			  "104"
	  Ports			  [1, 1]
	  Position		  [760, 90, 820, 130]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Memories/ROM"
	  SourceType		  "Synphony Model Compiler ROM"
	  syn_rom_vec		  "cos(pi*2*[0:sin_lut_length-1]/sin_lut_length)"
	  syn_out_wl		  "10"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  on
	  syn_out_rnd		  on
	  synBlockType		  "primitive"
	  synLatency		  "1"
	  synBlockId		  "62"
	}
	Block {
	  BlockType		  Reference
	  Name			  "h"
	  SID			  "105"
	  Ports			  [1, 1]
	  Position		  [310, 45, 350, 85]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Gain"
	  SourceType		  "Synphony Model Compiler Gain"
	  syn_gain_val		  "1/4"
	  syn_gain_fl		  "15"
	  syn_gain_dt		  "signed"
	  syn_gain_rnd		  on
	  syn_out_f		  "Full Precision"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "3"
	  syn_opr_mode		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "pi"
	  SID			  "106"
	  Ports			  [1, 1]
	  Position		  [500, 45, 540, 85]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Gain"
	  SourceType		  "Synphony Model Compiler Gain"
	  syn_gain_val		  "1/gmsk_syn_params.N"
	  syn_gain_fl		  "15"
	  syn_gain_dt		  "signed"
	  syn_gain_rnd		  on
	  syn_out_f		  "Full Precision"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "3"
	  syn_opr_mode		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sin ROM"
	  SID			  "107"
	  Ports			  [1, 1]
	  Position		  [760, 25, 820, 65]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Memories/ROM"
	  SourceType		  "Synphony Model Compiler ROM"
	  syn_rom_vec		  "sin(pi*2*[0:gmsk_syn_params.sin_lut_length-1]/gmsk_syn_params.sin_lut_length)"
	  syn_out_wl		  "10"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  on
	  syn_out_rnd		  on
	  synBlockType		  "primitive"
	  synLatency		  "1"
	  synBlockId		  "62"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  SID			  "116"
	  Position		  [1115, 68, 1145, 82]
	  ZOrder		  -9
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Complex to\nMagnitude-Angle1"
	  SrcPort		  1
	  DstBlock		  "Phase"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "TX_D"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 220]
	    DstBlock		    "Gauss filter"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "TX_D"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 105]
	    Branch {
	      DstBlock		      "HDL"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 75]
	      DstBlock		      "Gauss filter"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Gaussian Filter\nFIR"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Scale [0 to 1) to\nROM address"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    DstBlock		    "sin ROM"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "cos ROM"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [20, 0; 0, -40]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pi"
	  SrcPort		  1
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Real-Imag to\nComplex"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [0, 110]
	    DstBlock		    "Complex to\nMagnitude-Angle1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "sin ROM"
	  SrcPort		  1
	  Points		  [80, 0; 0, 50]
	  Branch {
	    Points		    [0, 115]
	    DstBlock		    "HDL"
	    DstPort		    5
	  }
	  Branch {
	    DstBlock		    "TX_Q"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "cos ROM"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    Points		    [0, -55]
	    DstBlock		    "TX_I"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "HDL"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Scale [0 to 1) to\nROM address"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Integrator"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "pi"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 125]
	    DstBlock		    "HDL"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "h"
	  SrcPort		  1
	  DstBlock		  "Integrator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "TX_Q"
	  SrcPort		  1
	  Points		  [5, 0; 0, -15]
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "TX_I"
	  SrcPort		  1
	  Points		  [5, 0; 0, 10]
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gaussian Filter\nFIR"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "h"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 115]
	    Branch {
	      DstBlock		      "HDL"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 85]
	      DstBlock		      "Gauss filter"
	      DstPort		      2
	    }
	  }
	}
	Annotation {
	  SID			  "108"
	  Name			  "Note: ROMs address logic is incomplete"
	  Position		  [783, 232]
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "PN9 Sequence\nGenerator"
      SID		      "122"
      Ports		      [0, 1]
      Position		      [40, 33, 120, 77]
      LibraryVersion	      "1.319"
      SourceBlock	      "commseqgen2/PN Sequence\nGenerator"
      SourceType	      "PN Sequence Generator"
      poly		      "[1 0 0 0 1 0 0 0 0 1]"
      ini_sta		      "1"
      outBitMaskSource	      "Dialog parameter"
      shift		      "0"
      outVarSiz		      off
      maxOutSizeMode	      "Dialog parameter"
      maxOutSize	      "[10 1]"
      Ts		      "1"
      frameBased	      off
      sampPerFrame	      "1"
      reset		      off
      bitPackedOutputs	      off
      outDataType	      "double"
      numPackedBits	      "8"
      bitPackDataSigned	      off
      bitPackedOutDType	      "double"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "Pulse\nGenerator"
      SID		      "132"
      Ports		      [0, 1]
      Position		      [50, 173, 115, 207]
      ZOrder		      -13
      Period		      "100"
      PulseWidth	      "3"
      PhaseDelay	      "15"
    }
    Block {
      BlockType		      Scope
      Name		      "Rx angle unwrapped"
      SID		      "130"
      Ports		      [1]
      Position		      [810, 439, 850, 481]
      ZOrder		      -3
      Floating		      off
      Location		      [2164, 266, 2977, 828]
      Open		      on
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      List {
	ListType		ScopeGraphics
	FigureColor		"[0.5 0.5 0.5]"
	AxesColor		"[0 0 0]"
	AxesTickColor		"[1 1 1]"
	LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	LineStyles		"-|-|-|-|-|-"
	LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
	MarkerStyles		"none|none|none|none|none|none"
      }
      ShowLegends	      off
      SaveName		      "ScopeData6"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Tx and Rx bits"
      SID		      "142"
      Ports		      [2]
      Position		      [795, 69, 855, 116]
      ZOrder		      -3
      Floating		      off
      Location		      [1921, 48, 3521, 1199]
      Open		      on
      NumInputPorts	      "2"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
      }
      List {
	ListType		ScopeGraphics
	FigureColor		"[0.5 0.5 0.5]"
	AxesColor		"[0 0 0]"
	AxesTickColor		"[1 1 1]"
	LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	LineStyles		"-|-|-|-|-|-"
	LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
	MarkerStyles		"none|none|none|none|none|none"
      }
      ShowLegends	      off
      YMin		      "-5~-5"
      YMax		      "5~5"
      SaveName		      "ScopeData7"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Tx vs. Rx signal"
      SID		      "125"
      Ports		      [4]
      Position		      [745, 327, 780, 388]
      ZOrder		      -3
      Floating		      off
      Location		      [2066, 162, 2879, 724]
      Open		      off
      NumInputPorts	      "4"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
	axes4			"%<SignalLabel>"
      }
      List {
	ListType		ScopeGraphics
	FigureColor		"[0.5 0.5 0.5]"
	AxesColor		"[0 0 0]"
	AxesTickColor		"[1 1 1]"
	LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	LineStyles		"-|-|-|-|-|-"
	LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
	MarkerStyles		"none|none|none|none|none|none"
      }
      ShowLegends	      off
      YMin		      "-5~-5~-5~-5"
      YMax		      "5~5~5~5"
      SaveName		      "ScopeData5"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Unipolar to\nBipolar\nConverter"
      SID		      "131"
      Ports		      [1, 1]
      Position		      [175, 168, 255, 212]
      LibraryVersion	      "1.270"
      SourceBlock	      "commutil2/Unipolar to\nBipolar\nConverter"
      SourceType	      "Unipolar to Bipolar Converter"
      M			      "2"
      polarity		      "Positive"
      dataType		      "Inherit via internal rule"
    }
    Block {
      BlockType		      Reference
      Name		      "Unwrap"
      SID		      "129"
      Ports		      [1, 1]
      Position		      [700, 442, 745, 478]
      ZOrder		      -13
      LibraryVersion	      "1.726"
      UserDataPersistent      on
      UserData		      "DataTag1"
      SourceBlock	      "dspsigops/Unwrap"
      SourceType	      "Unwrap"
      tol		      "pi"
      InputProcessing	      "Columns as channels (frame based)"
      running		      off
    }
    Line {
      SrcBlock		      "GMSK Modulator\nHDL"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	DstBlock		"AWGN\nChannel"
	DstPort			1
      }
      Branch {
	Points			[0, 105]
	DstBlock		"Complex to\nReal-Imag"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "AWGN\nChannel"
      SrcPort		      1
      Points		      [20, 0]
      Branch {
	DstBlock		"GMSK Demodulator\nHDL"
	DstPort			1
      }
      Branch {
	Points			[0, 185]
	Branch {
	  DstBlock		  "Complex to\nReal-Imag1"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 85]
	  DstBlock		  "Complex to\nMagnitude-Angle"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "GMSK Demodulator\nHDL"
      SrcPort		      1
      Points		      [20, 0]
      Branch {
	DstBlock		"Correlator-based\nTiming Phase Recovery"
	DstPort			1
      }
      Branch {
	Points			[0, -85]
	DstBlock		"Tx and Rx bits"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Correlator-based\nTiming Phase Recovery"
      SrcPort		      1
      Points		      [40, 0; 0, -115]
      DstBlock		      "Decided bits"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Correlator-based\nTiming Phase Recovery"
      SrcPort		      2
      Points		      [70, 0; 0, -125]
      DstBlock		      "Decided bits"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Complex to\nReal-Imag"
      SrcPort		      1
      Points		      [105, 0; 0, 50]
      DstBlock		      "Tx vs. Rx signal"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Complex to\nReal-Imag"
      SrcPort		      2
      Points		      [90, 0; 0, 50]
      DstBlock		      "Tx vs. Rx signal"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Complex to\nReal-Imag1"
      SrcPort		      1
      DstBlock		      "Tx vs. Rx signal"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Complex to\nReal-Imag1"
      SrcPort		      2
      DstBlock		      "Tx vs. Rx signal"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Unwrap"
      SrcPort		      1
      DstBlock		      "Rx angle unwrapped"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Complex to\nMagnitude-Angle"
      SrcPort		      1
      DstBlock		      "Unwrap"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Pulse\nGenerator"
      SrcPort		      1
      Points		      [30, 0]
      Branch {
	DstBlock		"Unipolar to\nBipolar\nConverter"
	DstPort			1
      }
      Branch {
	Points			[0, -110]
	DstBlock		"Tx and Rx bits"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Unipolar to\nBipolar\nConverter"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	DstBlock		"GMSK Modulator\nHDL"
	DstPort			1
      }
      Branch {
	Points			[0, -150]
	DstBlock		"Decided bits"
	DstPort			1
      }
    }
  }
}
MatData {
  NumRecords		  2
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
}
