
**** Build of configuration Debug for project Lab05 ****

"D:\\ti\\ccs1010\\ccs\\utils\\bin\\gmake" -k -j 6 all -O 
 
Building file: "../main.c"
Invoking: MSP430 Compiler
"D:/ti/ccs1010/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/bin/cl430" -vmspx --data_model=restricted --use_hw_mpy=F5 --include_path="D:/ti/ccs1010/ccs/ccs_base/msp430/include" --include_path="C:/Users/Noah/Desktop/Embedded Systems/Lab05/Lab05" --include_path="D:/ti/ccs1010/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include" --advice:power=all --advice:hw_config=all --define=__MSP430FR6989__ --define=_MPU_ENABLE -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU21 --silicon_errata=CPU22 --silicon_errata=CPU40 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 35: warning #112-D: statement is unreachable
"../main.c", line 32: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "PEOUT_L" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 30: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 30: remark #1527-D: (ULP 2.1) Detected SW delay loop using empty loop. Recommend using a timer module instead
Finished building: "../main.c"
 
Building target: "Lab05.out"
Invoking: MSP430 Linker
"D:/ti/ccs1010/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/bin/cl430" -vmspx --data_model=restricted --use_hw_mpy=F5 --advice:power=all --advice:hw_config=all --define=__MSP430FR6989__ --define=_MPU_ENABLE -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU21 --silicon_errata=CPU22 --silicon_errata=CPU40 -z -m"Lab05.map" --heap_size=160 --stack_size=160 --cinit_hold_wdt=on -i"D:/ti/ccs1010/ccs/ccs_base/msp430/include" -i"D:/ti/ccs1010/ccs/ccs_base/msp430/lib/5xx_6xx_FRxx" -i"D:/ti/ccs1010/ccs/ccs_base/msp430/lib/FR59xx" -i"D:/ti/ccs1010/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/lib" -i"D:/ti/ccs1010/ccs/tools/compiler/ti-cgt-msp430_20.2.2.LTS/include" --priority --reread_libs --define=_MPU_ENABLE --diag_wrap=off --display_error_number --warn_sections --xml_link_info="Lab05_linkInfo.xml" --use_hw_mpy=F5 --rom_model -o "Lab05.out" "./main.obj" "../lnk_msp430fr6989.cmd"  -llibmpu_init.a -llibmath.a -llibc.a 
<Linking>
warning #10421-D: For FRAM devices running at higher than 8MHz, FRAM waitstate needs to be configured accordingly.
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port A in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port B in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port C in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port D in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port E in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
Finished building target: "Lab05.out"
 

**** Build Finished ****
