###############################################################################
#
# IAR ELF Linker V8.50.4.261/W32 for ARM                  19/Nov/2020  18:04:50
# Copyright 2007-2020 IAR Systems AB.
#
#    Output file  =
#        H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\adc_12b1msps_sar_interrupt.out
#    Map file     =
#        H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\list\adc_12b1msps_sar_interrupt.map
#    Command line =
#        -f C:\Users\dfowler\AppData\Local\Temp\EW60E5.tmp ("H:\PROJECTS\PV4 &
#        WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj\adc_interrupt.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj\board.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj\clock_config.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj\dcd.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj\evkmimxrt1064_flexspi_nor_config.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj\fsl_adc.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj\fsl_assert.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj\fsl_clock.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj\fsl_common.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj\fsl_debug_console.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj\fsl_flexspi_nor_boot.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj\fsl_gpio.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj\fsl_lpuart.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj\fsl_str.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj\generic_list.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj\lpuart_adapter.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj\pin_mux.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj\serial_manager.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj\serial_port_uart.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj\startup_MIMXRT1064.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj\system_MIMXRT1064.o"
#        --redirect _Printf=_PrintfSmallNoMb --redirect _Scanf=_ScanfSmallNoMb
#        --no_out_extension -o "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\adc_12b1msps_sar_interrupt.out"
#        --map "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\list\adc_12b1msps_sar_interrupt.map"
#        --config "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar/MIMXRT1064xxxxx_ram.icf"
#        --semihosting --entry __iar_program_start --vfe --text_out locale)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__Heap_Handler  = DLMalloc
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The advanced heap was selected because the application calls memory
allocation functions outside of system library functions, and there
are calls to deallocation functions in the application.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at address 0x0 { ro section .intvec };
"P1":  place in [from 0x0 to 0x3ff] |
                [from 0x400 to 0x1'ffff] { ro };
define block RW { rw };
"P2":  place in [from 0x2000'0000 to 0x2001'fbff] { block RW };
define block ZI { zi };
"P3":  place in [from 0x2000'0000 to 0x2001'fbff] { block ZI };
define block NCACHE_VAR { section NonCacheable, section NonCacheable.init };
"P5":  place in [from 0x2000'0000 to 0x2001'fbff] { block NCACHE_VAR };
define block CSTACK with size = 1K, alignment = 8 { };
"P6":  place in [from 0x2001'fc00 to 0x2001'ffff] { block CSTACK };
initialize by copy { rw, section .textrw };

No sections matched the following patterns:

  section NonCacheable       in block NCACHE_VAR
  section NonCacheable.init  in block NCACHE_VAR


  Section            Kind         Address    Size  Object
  -------            ----         -------    ----  ------
"A0":                                       0x400
  .intvec            ro code          0x0   0x400  startup_MIMXRT1064.o [1]
                                  - 0x400   0x400

"P1":                                      0x3bf6
  .text              ro code        0x400   0x910  clock_config.o [1]
  .text              ro code        0xd10    0x1c  fsl_assert.o [1]
  .text              ro code        0xd2c   0x5a0  fsl_clock.o [1]
  .text              ro code       0x12cc   0x2a0  fsl_debug_console.o [1]
  .text              ro code       0x156c    0x86  ABImemcpy.o [4]
  .text              ro code       0x15f2    0x3a  zero_init3.o [4]
  .text              ro code       0x162c   0x2e0  serial_manager.o [1]
  .text              ro code       0x190c    0x66  ABImemset.o [4]
  .text              ro code       0x1972   0x4ac  fsl_str.o [1]
  .text              ro code       0x1e1e    0x2e  copy_init3.o [4]
  .text              ro code       0x1e4c   0x128  serial_port_uart.o [1]
  .text              ro code       0x1f74    0x36  strlen.o [4]
  .rodata            const         0x1faa     0x2  clock_config.o [1]
  .text              ro code       0x1fac   0x1d0  lpuart_adapter.o [1]
  .text              ro code       0x217c   0x608  fsl_lpuart.o [1]
  .text              ro code       0x2784   0x3a0  board.o [1]
  .text              ro code       0x2b24   0x2c8  fsl_adc.o [1]
  .text              ro code       0x2dec   0x178  adc_interrupt.o [1]
  .text              ro code       0x2f64   0x138  pin_mux.o [1]
  .text              ro code       0x309c   0x15a  system_MIMXRT1064.o [1]
  .text              ro code       0x31f6     0x2  startup_MIMXRT1064.o [1]
  .rodata            const         0x31f8    0xb4  adc_interrupt.o [1]
  .rodata            const         0x32ac    0x88  fsl_debug_console.o [1]
  .rodata            const         0x3334    0x84  board.o [1]
  .rodata            const         0x33b8    0x74  serial_manager.o [1]
  .rodata            const         0x342c    0x74  serial_port_uart.o [1]
  .rodata            const         0x34a0    0x70  clock_config.o [1]
  .rodata            const         0x3510    0x70  fsl_adc.o [1]
  .rodata            const         0x3580    0x70  fsl_clock.o [1]
  .rodata            const         0x35f0    0x70  fsl_lpuart.o [1]
  .rodata            const         0x3660    0x70  fsl_lpuart.o [1]
  .rodata            const         0x36d0    0x70  pin_mux.o [1]
  .rodata            const         0x3740    0x6c  fsl_adc.o [1]
  .rodata            const         0x37ac    0x6c  fsl_adc.o [1]
  .rodata            const         0x3818    0x68  lpuart_adapter.o [1]
  .rodata            const         0x3880    0x4c  lpuart_adapter.o [1]
  .rodata            const         0x38cc    0x40  fsl_lpuart.o [1]
  .rodata            const         0x390c    0x3c  fsl_adc.o [1]
  .rodata            const         0x3948    0x34  adc_interrupt.o [1]
  .rodata            const         0x397c    0x2c  fsl_assert.o [1]
  .rodata            const         0x39a8    0x28  fsl_debug_console.o [1]
  .rodata            const         0x39d0    0x28  fsl_lpuart.o [1]
  .rodata            const         0x39f8    0x28  fsl_lpuart.o [1]
  .rodata            const         0x3a20    0x28  lpuart_adapter.o [1]
  .text              ro code       0x3a48    0x28  startup_MIMXRT1064.o [1]
  .text              ro code       0x3a70    0x28  data_init.o [4]
  .rodata            const         0x3a98    0x24  adc_interrupt.o [1]
  .rodata            const         0x3abc    0x24  fsl_lpuart.o [1]
  .rodata            const         0x3ae0    0x24  lpuart_adapter.o [1]
  .text              ro code       0x3b04    0x22  fpinit_M.o [3]
  .iar.init_table    const         0x3b28    0x24  - Linker created -
  .text              ro code       0x3b4c     0x2  startup_MIMXRT1064.o [1]
  .rodata            const         0x3b50    0x20  adc_interrupt.o [1]
  .text              ro code       0x3b70    0x1e  cmain.o [4]
  .text              ro code       0x3b8e     0x4  low_level_init.o [2]
  .text              ro code       0x3b92     0x4  exit.o [2]
  .text              ro code       0x3b96     0x2  startup_MIMXRT1064.o [1]
  .text              ro code       0x3b98     0xa  cexit.o [4]
  .text              ro code       0x3ba2     0x2  startup_MIMXRT1064.o [1]
  .text              ro code       0x3ba4    0x14  exit.o [5]
  .rodata            const         0x3bb8    0x1c  adc_interrupt.o [1]
  .rodata            const         0x3bd4    0x1c  adc_interrupt.o [1]
  .rodata            const         0x3bf0    0x1c  board.o [1]
  .rodata            const         0x3c0c    0x1c  fsl_lpuart.o [1]
  .rodata            const         0x3c28    0x18  adc_interrupt.o [1]
  .rodata            const         0x3c40    0x18  board.o [1]
  .rodata            const         0x3c58    0x18  clock_config.o [1]
  .rodata            const         0x3c70    0x14  adc_interrupt.o [1]
  .rodata            const         0x3c84    0x14  clock_config.o [1]
  .rodata            const         0x3c98    0x14  fsl_adc.o [1]
  .rodata            const         0x3cac    0x14  fsl_lpuart.o [1]
  .rodata            const         0x3cc0    0x10  adc_interrupt.o [1]
  .rodata            const         0x3cd0    0x10  clock_config.o [1]
  .rodata            const         0x3ce0    0x10  fsl_adc.o [1]
  .rodata            const         0x3cf0    0x10  fsl_clock.o [1]
  .rodata            const         0x3d00    0x10  fsl_clock.o [1]
  .rodata            const         0x3d10    0x10  fsl_debug_console.o [1]
  .rodata            const         0x3d20    0x10  fsl_lpuart.o [1]
  .rodata            const         0x3d30    0x10  pin_mux.o [1]
  .rodata            const         0x3d40    0x10  serial_manager.o [1]
  .rodata            const         0x3d50    0x10  serial_port_uart.o [1]
  .rodata            const         0x3d60    0x10  serial_port_uart.o [1]
  .rodata            const         0x3d70     0xc  fsl_adc.o [1]
  .rodata            const         0x3d7c     0xc  fsl_adc.o [1]
  .rodata            const         0x3d88     0xc  fsl_debug_console.o [1]
  .rodata            const         0x3d94     0xc  fsl_lpuart.o [1]
  .rodata            const         0x3da0     0xc  fsl_lpuart.o [1]
  .rodata            const         0x3dac     0xc  serial_manager.o [1]
  .rodata            const         0x3db8     0xc  serial_manager.o [1]
  .text              ro code       0x3dc4     0xc  cstartup_M.o [4]
  .rodata            const         0x3dd0     0x8  board.o [1]
  .rodata            const         0x3dd8     0x8  clock_config.o [1]
  .rodata            const         0x3de0     0x8  fsl_adc.o [1]
  .rodata            const         0x3de8     0x8  fsl_debug_console.o [1]
  .rodata            const         0x3df0     0x8  lpuart_adapter.o [1]
  .rodata            const         0x3df8     0x8  lpuart_adapter.o [1]
  .rodata            const         0x3e00     0x8  lpuart_adapter.o [1]
  .rodata            const         0x3e08     0x8  lpuart_adapter.o [1]
  .rodata            const         0x3e10     0x8  serial_manager.o [1]
  .rodata            const         0x3e18     0x8  serial_manager.o [1]
  .rodata            const         0x3e20     0x8  serial_manager.o [1]
  .rodata            const         0x3e28     0x8  serial_manager.o [1]
  .rodata            const         0x3e30     0x8  serial_port_uart.o [1]
  .rodata            const         0x3e38     0x8  serial_port_uart.o [1]
  .text              ro code       0x3e40     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3e48     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3e50     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3e58     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3e60     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3e68     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3e70     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3e78     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3e80     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3e88     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3e90     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3e98     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3ea0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3ea8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3eb0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3eb8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3ec0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3ec8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3ed0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3ed8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3ee0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3ee8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3ef0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3ef8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3f00     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3f08     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3f10     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3f18     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3f20     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3f28     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3f30     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3f38     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3f40     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3f48     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3f50     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3f58     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3f60     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3f68     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3f70     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3f78     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3f80     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3f88     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3f90     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3f98     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3fa0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3fa8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3fb0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3fb8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3fc0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3fc8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3fd0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x3fd8     0x8  startup_MIMXRT1064.o [1]
  .rodata            const         0x3fe0     0x4  adc_interrupt.o [1]
  .text              ro code       0x3fe4     0x4  startup_MIMXRT1064.o [1]
  Initializer bytes  const         0x3fe8     0x4  <for RW-1>
  .text              ro code       0x3fec     0x2  startup_MIMXRT1064.o [1]
  .text              ro code       0x3fee     0x2  startup_MIMXRT1064.o [1]
  .text              ro code       0x3ff0     0x2  startup_MIMXRT1064.o [1]
  .text              ro code       0x3ff2     0x2  startup_MIMXRT1064.o [1]
  .text              ro code       0x3ff4     0x2  startup_MIMXRT1064.o [1]
  .rodata            const         0x3ff6     0x0  zero_init3.o [4]
  .rodata            const         0x3ff6     0x0  copy_init3.o [4]
                                 - 0x3ff6  0x3bf6

"P2-P3|P5", part 1 of 2:                      0x4
  RW                          0x2000'0000     0x4  <Block>
    RW-1                      0x2000'0000     0x4  <Init block>
      .data          inited   0x2000'0000     0x4  system_MIMXRT1064.o [1]
                            - 0x2000'0004     0x4

"P2-P3|P5", part 2 of 2:                     0x5c
  ZI                          0x2000'0004    0x5c  <Block>
    .bss             zero     0x2000'0004     0x4  adc_interrupt.o [1]
    .bss             zero     0x2000'0008     0x4  adc_interrupt.o [1]
    .bss             zero     0x2000'000c     0x4  fsl_clock.o [1]
    .bss             zero     0x2000'0010     0x4  fsl_clock.o [1]
    .bss             zero     0x2000'0014    0x1c  fsl_debug_console.o [1]
    .bss             zero     0x2000'0030     0x4  fsl_debug_console.o [1]
    .bss             zero     0x2000'0034    0x24  fsl_lpuart.o [1]
    .bss             zero     0x2000'0058     0x4  fsl_lpuart.o [1]
    .bss             zero     0x2000'005c     0x1  adc_interrupt.o [1]
                            - 0x2000'0060    0x5c

"P6":                                       0x400
  CSTACK                      0x2001'fc00   0x400  <Block>
    CSTACK           uninit   0x2001'fc00   0x400  <Block tail>
                            - 0x2002'0000   0x400

Unused ranges:

         From           To      Size
         ----           --      ----
       0x3ff6     0x1'ffff  0x1'c00a
  0x2000'0060  0x2001'fbff  0x1'fba0


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Zero (__iar_zero_init3)
    1 destination range, total size 0x59:
          0x2000'0004  0x59

Copy (__iar_copy_init3)
    1 source range, total size 0x4:
               0x3fe8   0x4
    1 destination range, total size 0x4:
          0x2000'0000   0x4



*******************************************************************************
*** MODULE SUMMARY
***

    Module                ro code  ro data  rw data
    ------                -------  -------  -------
command line/config:
    -----------------------------------------------
    Total:

H:\PROJECTS\PV4 & WB3 Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj: [1]
    adc_interrupt.o           376      420        9
    board.o                   928      192
    clock_config.o          2'320      182
    fsl_adc.o                 712      456
    fsl_assert.o               28       44
    fsl_clock.o             1'440      144        8
    fsl_debug_console.o       672      212       32
    fsl_lpuart.o            1'544      492       40
    fsl_str.o               1'196
    lpuart_adapter.o          464      288
    pin_mux.o                 312      128
    serial_manager.o          736      188
    serial_port_uart.o        296      164
    startup_MIMXRT1064.o    1'502
    system_MIMXRT1064.o       346        4        4
    -----------------------------------------------
    Total:                 12'872    2'914       93

dl7M_tln.a: [2]
    exit.o                      4
    low_level_init.o            4
    -----------------------------------------------
    Total:                      8

m7M_tlv.a: [3]
    fpinit_M.o                 34
    -----------------------------------------------
    Total:                     34

rt7M_tl.a: [4]
    ABImemcpy.o               134
    ABImemset.o               102
    cexit.o                    10
    cmain.o                    30
    copy_init3.o               46
    cstartup_M.o               12
    data_init.o                40
    strlen.o                   54
    zero_init3.o               58
    -----------------------------------------------
    Total:                    486

shb_l.a: [5]
    exit.o                     20
    -----------------------------------------------
    Total:                     20

    Gaps                                 4
    Linker created                      36    1'024
---------------------------------------------------
    Grand Total:           13'420    2'954    1'117


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address   Size  Type      Object
-----                       -------   ----  ----      ------
.iar.init_table$$Base        0x3b28          --   Gb  - Linker created -
.iar.init_table$$Limit       0x3b4c          --   Gb  - Linker created -
?main                        0x3b71         Code  Gb  cmain.o [4]
ADC1_IRQHandler              0x2e69   0x22  Code  Gb  adc_interrupt.o [1]
ADC_DoAutoCalibration        0x2d4f   0x74  Code  Gb  fsl_adc.o [1]
ADC_EnableHardwareTrigger
                             0x2e4d   0x1c  Code  Lc  adc_interrupt.o [1]
ADC_EnableHardwareTrigger
                             0x2bc5   0x1c  Code  Lc  fsl_adc.o [1]
ADC_GetChannelConversionValue
                             0x2e2b   0x22  Code  Lc  adc_interrupt.o [1]
ADC_GetChannelConversionValue
                             0x2b7d   0x22  Code  Lc  fsl_adc.o [1]
ADC_GetChannelStatusFlags
                             0x2b9f   0x26  Code  Lc  fsl_adc.o [1]
ADC_GetDefaultConfig         0x2cb9   0x54  Code  Gb  fsl_adc.o [1]
ADC_GetInstance              0x2be5   0x2e  Code  Lc  fsl_adc.o [1]
ADC_GetStatusFlags           0x2be1    0x4  Code  Lc  fsl_adc.o [1]
ADC_Init                     0x2c13   0xa6  Code  Gb  fsl_adc.o [1]
ADC_SetChannelConfig         0x2d0d   0x42  Code  Gb  fsl_adc.o [1]
ARM_MPU_Disable              0x27a1   0x1a  Code  Lc  board.o [1]
ARM_MPU_Enable               0x2785   0x1c  Code  Lc  board.o [1]
BOARD_BootClockRUN            0x601  0x5aa  Code  Gb  clock_config.o [1]
BOARD_ConfigMPU              0x2873  0x216  Code  Gb  board.o [1]
BOARD_DebugConsoleSrcFreq
                             0x2821   0x3a  Code  Gb  board.o [1]
BOARD_InitDebugConsole       0x285b   0x18  Code  Gb  board.o [1]
BOARD_InitPins               0x2fe3   0x94  Code  Gb  pin_mux.o [1]
CLOCK_ControlGate             0x4ed   0x48  Code  Lc  clock_config.o [1]
CLOCK_ControlGate            0x2b25   0x48  Code  Lc  fsl_adc.o [1]
CLOCK_ControlGate            0x217d   0x48  Code  Lc  fsl_lpuart.o [1]
CLOCK_ControlGate            0x2f65   0x42  Code  Lc  pin_mux.o [1]
CLOCK_DeinitAudioPll          0xeff    0xc  Code  Gb  fsl_clock.o [1]
CLOCK_DeinitEnetPll           0xf0b    0xc  Code  Gb  fsl_clock.o [1]
CLOCK_DeinitUsb2Pll           0xef5    0xa  Code  Gb  fsl_clock.o [1]
CLOCK_DisableClock            0x535   0x10  Code  Lc  clock_config.o [1]
CLOCK_EnableClock            0x2b6d   0x10  Code  Lc  fsl_adc.o [1]
CLOCK_EnableClock            0x21c5   0x10  Code  Lc  fsl_lpuart.o [1]
CLOCK_EnableClock            0x2fa7   0x10  Code  Lc  pin_mux.o [1]
CLOCK_GetDiv                 0x27e5   0x2a  Code  Lc  board.o [1]
CLOCK_GetMux                 0x27bb   0x2a  Code  Lc  board.o [1]
CLOCK_GetOscFreq             0x280f   0x12  Code  Lc  board.o [1]
CLOCK_GetOscFreq              0xd2d   0x18  Code  Lc  fsl_clock.o [1]
CLOCK_GetPllBypassRefClk
                              0xd6b   0x22  Code  Lc  fsl_clock.o [1]
CLOCK_GetPllFreq              0xf17  0x2b2  Code  Gb  fsl_clock.o [1]
CLOCK_InitArmPll              0xe01   0x40  Code  Gb  fsl_clock.o [1]
CLOCK_InitExternalClk         0xd8d   0x4a  Code  Gb  fsl_clock.o [1]
CLOCK_InitRcOsc24M            0xdf3    0xe  Code  Gb  fsl_clock.o [1]
CLOCK_InitSysPfd             0x11c9   0x40  Code  Gb  fsl_clock.o [1]
CLOCK_InitSysPll              0xe41   0x74  Code  Gb  fsl_clock.o [1]
CLOCK_InitUsb1Pfd            0x1211   0x40  Code  Gb  fsl_clock.o [1]
CLOCK_InitUsb1Pll             0xeb5   0x40  Code  Gb  fsl_clock.o [1]
CLOCK_IsPllBypassed           0xd45   0x10  Code  Lc  fsl_clock.o [1]
CLOCK_IsPllEnabled            0xd55   0x16  Code  Lc  fsl_clock.o [1]
CLOCK_SetDiv                  0x477   0x76  Code  Lc  clock_config.o [1]
CLOCK_SetMux                  0x401   0x76  Code  Lc  clock_config.o [1]
CLOCK_SetPllBypass            0x555   0x2c  Code  Lc  clock_config.o [1]
CLOCK_SetRtcXtalFreq          0x54d    0x8  Code  Lc  clock_config.o [1]
CLOCK_SetXtalFreq             0x545    0x8  Code  Lc  clock_config.o [1]
CLOCK_SwitchOsc               0xdd7   0x1c  Code  Gb  fsl_clock.o [1]
CSTACK$$Base            0x2001'fc00          --   Gb  - Linker created -
CSTACK$$Limit           0x2002'0000          --   Gb  - Linker created -
ConvertRadixNumToString
                             0x1b39   0xc8  Code  Lc  fsl_str.o [1]
DbgConsole_Getchar           0x1559   0x14  Code  Gb  fsl_debug_console.o [1]
DbgConsole_Init              0x13cb  0x116  Code  Gb  fsl_debug_console.o [1]
DbgConsole_PrintCallback
                             0x138d   0x3e  Code  Lc  fsl_debug_console.o [1]
DbgConsole_Printf            0x14e1   0x4a  Code  Gb  fsl_debug_console.o [1]
DbgConsole_ReadCharacter
                             0x1353   0x3a  Code  Gb  fsl_debug_console.o [1]
DbgConsole_ReadOneCharacter
                             0x12cd   0x28  Code  Gb  fsl_debug_console.o [1]
DbgConsole_SendDataReliable
                             0x12f5   0x5e  Code  Gb  fsl_debug_console.o [1]
DisableGlobalIRQ             0x162d    0x8  Code  Lc  serial_manager.o [1]
EnableGlobalIRQ              0x1635    0x6  Code  Lc  serial_manager.o [1]
EnableIRQ                    0x2e0b   0x20  Code  Lc  adc_interrupt.o [1]
HAL_UartGetStatus            0x1fad   0x10  Code  Lc  lpuart_adapter.o [1]
HAL_UartInit                 0x1fbd   0xe2  Code  Gb  lpuart_adapter.o [1]
HAL_UartReceiveBlocking
                             0x209f   0x64  Code  Gb  lpuart_adapter.o [1]
HAL_UartSendBlocking         0x2103   0x5a  Code  Gb  lpuart_adapter.o [1]
IOMUXC_EnableMode             0x581   0x1c  Code  Lc  clock_config.o [1]
IOMUXC_MQSConfig              0x5dd   0x24  Code  Lc  clock_config.o [1]
IOMUXC_SetPinConfig          0x2fd3   0x10  Code  Lc  pin_mux.o [1]
IOMUXC_SetPinMux             0x2fb7   0x1c  Code  Lc  pin_mux.o [1]
IOMUXC_SetSaiMClkClockSource
                              0x59d   0x40  Code  Lc  clock_config.o [1]
LPUART1_DriverIRQHandler
                             0x26b5   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART2_DriverIRQHandler
                             0x26c9   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART3_DriverIRQHandler
                             0x26dd   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART4_DriverIRQHandler
                             0x26f1   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART5_DriverIRQHandler
                             0x2705   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART6_DriverIRQHandler
                             0x271d   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART7_DriverIRQHandler
                             0x2731   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART8_DriverIRQHandler
                             0x2745   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART_ClearStatusFlags
                             0x24ed   0x50  Code  Gb  fsl_lpuart.o [1]
LPUART_GetDefaultConfig
                             0x2471   0x6c  Code  Gb  fsl_lpuart.o [1]
LPUART_GetInstance           0x21e7   0x34  Code  Gb  fsl_lpuart.o [1]
LPUART_GetStatusFlags        0x24dd   0x10  Code  Gb  fsl_lpuart.o [1]
LPUART_Init                  0x221b  0x256  Code  Gb  fsl_lpuart.o [1]
LPUART_ReadBlocking          0x257f  0x102  Code  Gb  fsl_lpuart.o [1]
LPUART_SoftwareReset         0x21d5   0x12  Code  Lc  fsl_lpuart.o [1]
LPUART_WriteBlocking         0x253d   0x42  Code  Gb  fsl_lpuart.o [1]
PrintGetPrecision            0x19bb   0x52  Code  Lc  fsl_str.o [1]
PrintGetRadixFromobpu        0x1b0d   0x2c  Code  Lc  fsl_str.o [1]
PrintGetWidth                0x1973   0x48  Code  Lc  fsl_str.o [1]
PrintIsdi                    0x1a37   0x1a  Code  Lc  fsl_str.o [1]
PrintIsfF                    0x1ad9   0x1a  Code  Lc  fsl_str.o [1]
PrintIsobpu                  0x1a0d   0x2a  Code  Lc  fsl_str.o [1]
PrintIsxX                    0x1af3   0x1a  Code  Lc  fsl_str.o [1]
PrintOutputdifFobpu          0x1a51   0x44  Code  Lc  fsl_str.o [1]
PrintOutputxX                0x1a95   0x44  Code  Lc  fsl_str.o [1]
RW$$Base                0x2000'0000          --   Gb  - Linker created -
RW$$Limit               0x2000'0004          --   Gb  - Linker created -
Region$$Table$$Base          0x3b28          --   Gb  - Linker created -
Region$$Table$$Limit         0x3b4c          --   Gb  - Linker created -
SerialManager_Init           0x1787   0x6a  Code  Gb  serial_manager.o [1]
SerialManager_OpenReadHandle
                             0x1853   0x70  Code  Gb  serial_manager.o [1]
SerialManager_OpenWriteHandle
                             0x17f1   0x62  Code  Gb  serial_manager.o [1]
SerialManager_Read           0x1713   0x74  Code  Lc  serial_manager.o [1]
SerialManager_ReadBlocking
                             0x18d7   0x14  Code  Gb  serial_manager.o [1]
SerialManager_StartReading
                             0x1667   0x2c  Code  Lc  serial_manager.o [1]
SerialManager_StartWriting
                             0x163b   0x2c  Code  Lc  serial_manager.o [1]
SerialManager_Write          0x1693   0x80  Code  Lc  serial_manager.o [1]
SerialManager_WriteBlocking
                             0x18c3   0x14  Code  Gb  serial_manager.o [1]
Serial_UartInit              0x1e4d   0x6e  Code  Gb  serial_port_uart.o [1]
Serial_UartRead              0x1f0d   0x52  Code  Gb  serial_port_uart.o [1]
Serial_UartWrite             0x1ebb   0x52  Code  Gb  serial_port_uart.o [1]
StrFormatPrintf              0x1c01  0x21e  Code  Gb  fsl_str.o [1]
SystemCoreClock         0x2000'0000    0x4  Data  Gb  system_MIMXRT1064.o [1]
SystemInit                   0x309d  0x11c  Code  Gb  system_MIMXRT1064.o [1]
ZI$$Base                0x2000'0004          --   Gb  - Linker created -
ZI$$Limit               0x2000'0060          --   Gb  - Linker created -
__NCACHE_REGION_SIZE {Abs}
                                0x0         Data  Gb  <internal module>
__NCACHE_REGION_START {Abs}
                        0x2020'0000         Data  Gb  <internal module>
__NVIC_EnableIRQ             0x2ded   0x1e  Code  Lc  adc_interrupt.o [1]
__RAM_VECTOR_TABLE_SIZE {Abs}
                                0x0         Data  Gb  <internal module>
__VECTOR_RAM {Abs}              0x0         Data  Gb  <internal module>
__VECTOR_TABLE {Abs}            0x0         Data  Gb  <internal module>
__Vectors                       0x0          --   Gb  startup_MIMXRT1064.o [1]
__Vectors_End                 0x400         Data  Gb  startup_MIMXRT1064.o [1]
__Vectors_Size {Abs}          0x400          --   Gb  startup_MIMXRT1064.o [1]
__aeabi_assert                0xd11   0x1c  Code  Gb  fsl_assert.o [1]
__aeabi_memcpy4              0x156d         Code  Gb  ABImemcpy.o [4]
__aeabi_memcpy8              0x156d         Code  Gb  ABImemcpy.o [4]
__aeabi_memset               0x190d         Code  Gb  ABImemset.o [4]
__cmain                      0x3b71         Code  Gb  cmain.o [4]
__exit                       0x3ba5   0x14  Code  Gb  exit.o [5]
__iar_Memset                 0x190d         Code  Gb  ABImemset.o [4]
__iar_Memset_word            0x1915         Code  Gb  ABImemset.o [4]
__iar_copy_init3             0x1e1f   0x2e  Code  Gb  copy_init3.o [4]
__iar_data_init3             0x3a71   0x28  Code  Gb  data_init.o [4]
__iar_init_vfp               0x3b05         Code  Gb  fpinit_M.o [3]
__iar_program_start          0x3dc5         Code  Gb  cstartup_M.o [4]
__iar_zero_init3             0x15f3   0x3a  Code  Gb  zero_init3.o [4]
__low_level_init             0x3b8f    0x4  Code  Gb  low_level_init.o [2]
__vector_table                  0x0         Data  Gb  startup_MIMXRT1064.o [1]
__vector_table_0x1c            0x1c         Data  Gb  startup_MIMXRT1064.o [1]
_call_main                   0x3b7d         Code  Gb  cmain.o [4]
_exit                        0x3b99         Code  Gb  cexit.o [4]
_main                        0x3b8b         Code  Gb  cmain.o [4]
armPllConfig_BOARD_BootClockRUN
                             0x3dd8    0x8  Data  Gb  clock_config.o [1]
exit                         0x3b93    0x4  Code  Gb  exit.o [2]
g_AdcConversionDoneFlag
                        0x2000'005c    0x1  Data  Gb  adc_interrupt.o [1]
g_AdcConversionValue    0x2000'0004    0x4  Data  Gb  adc_interrupt.o [1]
g_AdcInterruptCounter   0x2000'0008    0x4  Data  Gb  adc_interrupt.o [1]
g_Adc_12bitFullRange         0x3fe0    0x4  Data  Gb  adc_interrupt.o [1]
g_rtcXtalFreq           0x2000'0010    0x4  Data  Gb  fsl_clock.o [1]
g_serialHandle          0x2000'0030    0x4  Data  Gb  fsl_debug_console.o [1]
g_xtalFreq              0x2000'000c    0x4  Data  Gb  fsl_clock.o [1]
main                         0x2e8b   0x9e  Code  Gb  adc_interrupt.o [1]
s_LpuartAdapterBase          0x3ae0   0x24  Data  Lc  lpuart_adapter.o [1]
s_adcBases                   0x3d7c    0xc  Data  Lc  fsl_adc.o [1]
s_adcClocks                  0x3de0    0x8  Data  Lc  fsl_adc.o [1]
s_debugConsoleState     0x2000'0014   0x1c  Data  Lc  fsl_debug_console.o [1]
s_lpuartBases                0x3abc   0x24  Data  Lc  fsl_lpuart.o [1]
s_lpuartClock                0x3cac   0x14  Data  Lc  fsl_lpuart.o [1]
s_lpuartHandle          0x2000'0034   0x24  Data  Lc  fsl_lpuart.o [1]
s_lpuartIsr             0x2000'0058    0x4  Data  Lc  fsl_lpuart.o [1]
strlen                       0x1f75         Code  Gb  strlen.o [4]
sysPllConfig_BOARD_BootClockRUN
                             0x3c84   0x14  Data  Gb  clock_config.o [1]
usb1PllConfig_BOARD_BootClockRUN
                             0x1faa    0x2  Data  Gb  clock_config.o [1]


[1] = H:\PROJECTS\PV4 & WB3 Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\adc\interrupt\iar\debug\obj
[2] = dl7M_tln.a
[3] = m7M_tlv.a
[4] = rt7M_tl.a
[5] = shb_l.a

  13'420 bytes of readonly  code memory
   2'954 bytes of readonly  data memory
   1'117 bytes of readwrite data memory

Errors: none
Warnings: none
