{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1537143109164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537143109168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 16 19:11:48 2018 " "Processing started: Sun Sep 16 19:11:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537143109168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1537143109168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mp1 -c mp1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mp1 -c mp1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1537143109169 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1537143110407 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mp1_2_1100mv_85c_slow.svo /home/yuanm2/ece411/mp1/simulation/modelsim/ simulation " "Generated file mp1_2_1100mv_85c_slow.svo in folder \"/home/yuanm2/ece411/mp1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537143111962 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1537143112140 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mp1_2_1100mv_0c_slow.svo /home/yuanm2/ece411/mp1/simulation/modelsim/ simulation " "Generated file mp1_2_1100mv_0c_slow.svo in folder \"/home/yuanm2/ece411/mp1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537143113156 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1537143113321 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mp1_min_1100mv_0c_fast.svo /home/yuanm2/ece411/mp1/simulation/modelsim/ simulation " "Generated file mp1_min_1100mv_0c_fast.svo in folder \"/home/yuanm2/ece411/mp1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537143114564 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1537143114728 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mp1.svo /home/yuanm2/ece411/mp1/simulation/modelsim/ simulation " "Generated file mp1.svo in folder \"/home/yuanm2/ece411/mp1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537143115797 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mp1_2_1100mv_85c_v_slow.sdo /home/yuanm2/ece411/mp1/simulation/modelsim/ simulation " "Generated file mp1_2_1100mv_85c_v_slow.sdo in folder \"/home/yuanm2/ece411/mp1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537143116372 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mp1_2_1100mv_0c_v_slow.sdo /home/yuanm2/ece411/mp1/simulation/modelsim/ simulation " "Generated file mp1_2_1100mv_0c_v_slow.sdo in folder \"/home/yuanm2/ece411/mp1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537143116934 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mp1_min_1100mv_0c_v_fast.sdo /home/yuanm2/ece411/mp1/simulation/modelsim/ simulation " "Generated file mp1_min_1100mv_0c_v_fast.sdo in folder \"/home/yuanm2/ece411/mp1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537143117479 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mp1_v.sdo /home/yuanm2/ece411/mp1/simulation/modelsim/ simulation " "Generated file mp1_v.sdo in folder \"/home/yuanm2/ece411/mp1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537143118096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537143118335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 16 19:11:58 2018 " "Processing ended: Sun Sep 16 19:11:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537143118335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537143118335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537143118335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537143118335 ""}
