	.file	"main.c"
__SREG__ = 0x3f
__SP_H__ = 0x3e
__SP_L__ = 0x3d
__CCP__  = 0x34
__tmp_reg__ = 0
__zero_reg__ = 1
.global	cnt
.global	cnt
	.section .bss
	.type	cnt, @object
	.size	cnt, 1
cnt:
	.skip 1,0
.global	led_cnt
.global	led_cnt
	.type	led_cnt, @object
	.size	led_cnt, 1
led_cnt:
	.skip 1,0
	.text
.global	delay
	.type	delay, @function
delay:
	push r29
	push r28
	rcall .
	rcall .
	in r28,__SP_L__
	in r29,__SP_H__
/* prologue: function */
/* frame size = 4 */
	std Y+4,r25
	std Y+3,r24
	ldd r24,Y+3
	ldd r25,Y+4
	std Y+2,r25
	std Y+1,r24
	rjmp .L2
.L3:
	ldd r24,Y+1
	ldd r25,Y+2
	sbiw r24,1
	std Y+2,r25
	std Y+1,r24
.L2:
	ldd r24,Y+1
	ldd r25,Y+2
	sbiw r24,0
	brne .L3
/* epilogue start */
	pop __tmp_reg__
	pop __tmp_reg__
	pop __tmp_reg__
	pop __tmp_reg__
	pop r28
	pop r29
	ret
	.size	delay, .-delay
.global	init_Ex1
	.type	init_Ex1, @function
init_Ex1:
	push r29
	push r28
	in r28,__SP_L__
	in r29,__SP_H__
/* prologue: function */
/* frame size = 0 */
	ldi r30,lo8(83)
	ldi r31,hi8(83)
	ldi r24,lo8(5)
	st Z,r24
	ldi r30,lo8(88)
	ldi r31,hi8(88)
	ldi r24,lo8(2)
	st Z,r24
	ldi r30,lo8(89)
	ldi r31,hi8(89)
	ldi r24,lo8(2)
	st Z,r24
/* epilogue start */
	pop r28
	pop r29
	ret
	.size	init_Ex1, .-init_Ex1
.global	__vector_7
	.type	__vector_7, @function
__vector_7:
	push __zero_reg__
	push r0
	in r0,__SREG__
	push r0
	clr __zero_reg__
	push r24
	push r30
	push r31
	push r29
	push r28
	in r28,__SP_L__
	in r29,__SP_H__
/* prologue: Signal */
/* frame size = 0 */
	lds r24,cnt
	subi r24,lo8(-(1))
	sts cnt,r24
	lds r24,cnt
	cpi r24,lo8(30)
	brne .L9
	ldi r30,lo8(56)
	ldi r31,hi8(56)
	lds r24,led_cnt
	com r24
	st Z,r24
	lds r24,led_cnt
	subi r24,lo8(-(16))
	sts led_cnt,r24
	sts cnt,__zero_reg__
.L9:
/* epilogue start */
	pop r28
	pop r29
	pop r31
	pop r30
	pop r24
	pop r0
	out __SREG__,r0
	pop r0
	pop __zero_reg__
	reti
	.size	__vector_7, .-__vector_7
.global	led_switch_echo
	.type	led_switch_echo, @function
led_switch_echo:
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r29
	push r28
	in r28,__SP_L__
	in r29,__SP_H__
	subi r28,lo8(-(-110))
	sbci r29,hi8(-(-110))
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 110 */
	std Y+9,__zero_reg__
	std Y+10,__zero_reg__
	std Y+11,__zero_reg__
	std Y+12,__zero_reg__
	std Y+13,__zero_reg__
	std Y+14,__zero_reg__
	std Y+15,__zero_reg__
	std Y+16,__zero_reg__
	std Y+1,__zero_reg__
	std Y+2,__zero_reg__
	std Y+3,__zero_reg__
	std Y+4,__zero_reg__
	std Y+5,__zero_reg__
	std Y+6,__zero_reg__
	std Y+7,__zero_reg__
	std Y+8,__zero_reg__
	ldi r30,lo8(48)
	ldi r31,hi8(48)
	ld r24,Z
	sts which_switch,r24
	ldi r30,lo8(48)
	ldi r31,hi8(48)
	ld r24,Z
	cpi r24,lo8(-1)
	breq .+2
	rjmp .L13
	ldi r30,lo8(56)
	ldi r31,hi8(56)
	ldi r24,lo8(-2)
	st Z,r24
	ldi r24,lo8(-536)
	ldi r25,hi8(-536)
	rcall delay
	ldi r30,lo8(56)
	ldi r31,hi8(56)
	ldi r24,lo8(-1)
	st Z,r24
	ldi r24,lo8(-536)
	ldi r25,hi8(-536)
	rcall delay
	rjmp .L44
.L27:
	ldd r24,Y+9
	std Y+25,r24
	ldd r25,Y+10
	std Y+26,r25
	ldd r24,Y+11
	std Y+27,r24
	ldd r25,Y+12
	std Y+28,r25
	ldd r24,Y+13
	std Y+29,r24
	ldd r25,Y+14
	std Y+30,r25
	ldd r24,Y+15
	std Y+31,r24
	ldd r25,Y+16
	std Y+32,r25
	ldi r24,lo8(1)
	std Y+33,r24
	std Y+34,__zero_reg__
	std Y+35,__zero_reg__
	std Y+36,__zero_reg__
	std Y+37,__zero_reg__
	std Y+38,__zero_reg__
	std Y+39,__zero_reg__
	std Y+40,__zero_reg__
	ldd r25,Y+25
	ldd r24,Y+33
	add r25,r24
	std Y+41,r25
	ldi r25,lo8(1)
	std Y+49,r25
	ldd r24,Y+41
	ldd r25,Y+25
	cp r24,r25
	brlo .L14
	std Y+49,__zero_reg__
.L14:
	ldd r24,Y+26
	ldd r25,Y+34
	add r24,r25
	std Y+42,r24
	ldi r24,lo8(1)
	std Y+50,r24
	ldd r25,Y+42
	ldd r24,Y+26
	cp r25,r24
	brlo .L15
	std Y+50,__zero_reg__
.L15:
	ldd r25,Y+49
	ldd r24,Y+42
	add r25,r24
	std Y+51,r25
	ldi r25,lo8(1)
	std Y+52,r25
	ldd r24,Y+51
	ldd r25,Y+42
	cp r24,r25
	brlo .L16
	std Y+52,__zero_reg__
.L16:
	ldd r24,Y+50
	ldd r25,Y+52
	or r24,r25
	std Y+50,r24
	ldd r24,Y+51
	std Y+42,r24
	ldd r25,Y+27
	ldd r24,Y+35
	add r25,r24
	std Y+43,r25
	ldi r25,lo8(1)
	std Y+53,r25
	ldd r24,Y+43
	ldd r25,Y+27
	cp r24,r25
	brlo .L17
	std Y+53,__zero_reg__
.L17:
	ldd r24,Y+50
	ldd r25,Y+43
	add r24,r25
	std Y+54,r24
	ldi r24,lo8(1)
	std Y+55,r24
	ldd r25,Y+54
	ldd r24,Y+43
	cp r25,r24
	brlo .L18
	std Y+55,__zero_reg__
.L18:
	ldd r25,Y+53
	ldd r24,Y+55
	or r25,r24
	std Y+53,r25
	ldd r25,Y+54
	std Y+43,r25
	ldd r24,Y+28
	ldd r25,Y+36
	add r24,r25
	std Y+44,r24
	ldi r24,lo8(1)
	std Y+56,r24
	ldd r25,Y+44
	ldd r24,Y+28
	cp r25,r24
	brlo .L19
	std Y+56,__zero_reg__
.L19:
	ldd r25,Y+53
	ldd r24,Y+44
	add r25,r24
	std Y+57,r25
	ldi r25,lo8(1)
	std Y+58,r25
	ldd r24,Y+57
	ldd r25,Y+44
	cp r24,r25
	brlo .L20
	std Y+58,__zero_reg__
.L20:
	ldd r24,Y+56
	ldd r25,Y+58
	or r24,r25
	std Y+56,r24
	ldd r24,Y+57
	std Y+44,r24
	ldd r25,Y+29
	ldd r24,Y+37
	add r25,r24
	std Y+45,r25
	ldi r25,lo8(1)
	std Y+59,r25
	ldd r24,Y+45
	ldd r25,Y+29
	cp r24,r25
	brlo .L21
	std Y+59,__zero_reg__
.L21:
	ldd r24,Y+56
	ldd r25,Y+45
	add r24,r25
	std Y+60,r24
	ldi r24,lo8(1)
	std Y+61,r24
	ldd r25,Y+60
	ldd r24,Y+45
	cp r25,r24
	brlo .L22
	std Y+61,__zero_reg__
.L22:
	ldd r25,Y+59
	ldd r24,Y+61
	or r25,r24
	std Y+59,r25
	ldd r25,Y+60
	std Y+45,r25
	ldd r24,Y+30
	ldd r25,Y+38
	add r24,r25
	std Y+46,r24
	ldi r24,lo8(1)
	std Y+62,r24
	ldd r25,Y+46
	ldd r24,Y+30
	cp r25,r24
	brlo .L23
	std Y+62,__zero_reg__
.L23:
	ldd r25,Y+59
	ldd r24,Y+46
	add r25,r24
	std Y+63,r25
	ldi r25,lo8(1)
	adiw r28,64-63
	std Y+63,r25
	sbiw r28,64-63
	ldd r24,Y+63
	ldd r25,Y+46
	cp r24,r25
	brlo .L24
	adiw r28,64-63
	std Y+63,__zero_reg__
	sbiw r28,64-63
.L24:
	ldd r24,Y+62
	adiw r28,64-63
	ldd r25,Y+63
	sbiw r28,64-63
	or r24,r25
	std Y+62,r24
	ldd r24,Y+63
	std Y+46,r24
	ldd r25,Y+31
	ldd r24,Y+39
	add r25,r24
	std Y+47,r25
	ldi r25,lo8(1)
	adiw r28,65-63
	std Y+63,r25
	sbiw r28,65-63
	ldd r24,Y+47
	ldd r25,Y+31
	cp r24,r25
	brlo .L25
	adiw r28,65-63
	std Y+63,__zero_reg__
	sbiw r28,65-63
.L25:
	ldd r24,Y+62
	ldd r25,Y+47
	add r24,r25
	adiw r28,66-63
	std Y+63,r24
	sbiw r28,66-63
	ldi r24,lo8(1)
	adiw r28,67-63
	std Y+63,r24
	sbiw r28,67-63
	adiw r28,66-63
	ldd r25,Y+63
	sbiw r28,66-63
	ldd r24,Y+47
	cp r25,r24
	brlo .L26
	adiw r28,67-63
	std Y+63,__zero_reg__
	sbiw r28,67-63
.L26:
	adiw r28,65-63
	ldd r25,Y+63
	sbiw r28,65-63
	adiw r28,67-63
	ldd r24,Y+63
	sbiw r28,67-63
	or r25,r24
	adiw r28,65-63
	std Y+63,r25
	sbiw r28,65-63
	adiw r28,66-63
	ldd r25,Y+63
	sbiw r28,66-63
	std Y+47,r25
	ldd r24,Y+32
	ldd r25,Y+40
	add r24,r25
	std Y+48,r24
	adiw r28,65-63
	ldd r24,Y+63
	sbiw r28,65-63
	ldd r25,Y+48
	add r24,r25
	std Y+48,r24
	ldd r24,Y+41
	std Y+9,r24
	ldd r25,Y+42
	std Y+10,r25
	ldd r24,Y+43
	std Y+11,r24
	ldd r25,Y+44
	std Y+12,r25
	ldd r24,Y+45
	std Y+13,r24
	ldd r25,Y+46
	std Y+14,r25
	ldd r24,Y+47
	std Y+15,r24
	ldd r25,Y+48
	std Y+16,r25
.L13:
	ldi r30,lo8(48)
	ldi r31,hi8(48)
	ld r25,Z
	lds r24,which_switch
	cp r25,r24
	brne .+2
	rjmp .L27
	ldi r30,lo8(56)
	ldi r31,hi8(56)
	lds r24,which_switch
	st Z,r24
	std Y+1,__zero_reg__
	std Y+2,__zero_reg__
	std Y+3,__zero_reg__
	std Y+4,__zero_reg__
	std Y+5,__zero_reg__
	std Y+6,__zero_reg__
	std Y+7,__zero_reg__
	std Y+8,__zero_reg__
	rjmp .L28
.L42:
	ldd r24,Y+1
	adiw r28,68-63
	std Y+63,r24
	sbiw r28,68-63
	ldd r25,Y+2
	adiw r28,69-63
	std Y+63,r25
	sbiw r28,69-63
	ldd r24,Y+3
	adiw r28,70-63
	std Y+63,r24
	sbiw r28,70-63
	ldd r25,Y+4
	adiw r28,71-63
	std Y+63,r25
	sbiw r28,71-63
	ldd r24,Y+5
	adiw r28,72-63
	std Y+63,r24
	sbiw r28,72-63
	ldd r25,Y+6
	adiw r28,73-63
	std Y+63,r25
	sbiw r28,73-63
	ldd r24,Y+7
	adiw r28,74-63
	std Y+63,r24
	sbiw r28,74-63
	ldd r25,Y+8
	adiw r28,75-63
	std Y+63,r25
	sbiw r28,75-63
	ldi r24,lo8(1)
	adiw r28,76-63
	std Y+63,r24
	sbiw r28,76-63
	adiw r28,77-63
	std Y+63,__zero_reg__
	sbiw r28,77-63
	adiw r28,78-63
	std Y+63,__zero_reg__
	sbiw r28,78-63
	adiw r28,79-63
	std Y+63,__zero_reg__
	sbiw r28,79-63
	adiw r28,80-63
	std Y+63,__zero_reg__
	sbiw r28,80-63
	adiw r28,81-63
	std Y+63,__zero_reg__
	sbiw r28,81-63
	adiw r28,82-63
	std Y+63,__zero_reg__
	sbiw r28,82-63
	adiw r28,83-63
	std Y+63,__zero_reg__
	sbiw r28,83-63
	adiw r28,68-63
	ldd r25,Y+63
	sbiw r28,68-63
	adiw r28,76-63
	ldd r24,Y+63
	sbiw r28,76-63
	add r25,r24
	adiw r28,84-63
	std Y+63,r25
	sbiw r28,84-63
	ldi r25,lo8(1)
	adiw r28,92-63
	std Y+63,r25
	sbiw r28,92-63
	adiw r28,84-63
	ldd r24,Y+63
	sbiw r28,84-63
	adiw r28,68-63
	ldd r25,Y+63
	sbiw r28,68-63
	cp r24,r25
	brlo .L29
	adiw r28,92-63
	std Y+63,__zero_reg__
	sbiw r28,92-63
.L29:
	adiw r28,69-63
	ldd r24,Y+63
	sbiw r28,69-63
	adiw r28,77-63
	ldd r25,Y+63
	sbiw r28,77-63
	add r24,r25
	adiw r28,85-63
	std Y+63,r24
	sbiw r28,85-63
	ldi r24,lo8(1)
	adiw r28,93-63
	std Y+63,r24
	sbiw r28,93-63
	adiw r28,85-63
	ldd r25,Y+63
	sbiw r28,85-63
	adiw r28,69-63
	ldd r24,Y+63
	sbiw r28,69-63
	cp r25,r24
	brlo .L30
	adiw r28,93-63
	std Y+63,__zero_reg__
	sbiw r28,93-63
.L30:
	adiw r28,92-63
	ldd r25,Y+63
	sbiw r28,92-63
	adiw r28,85-63
	ldd r24,Y+63
	sbiw r28,85-63
	add r25,r24
	adiw r28,94-63
	std Y+63,r25
	sbiw r28,94-63
	ldi r25,lo8(1)
	adiw r28,95-63
	std Y+63,r25
	sbiw r28,95-63
	adiw r28,94-63
	ldd r24,Y+63
	sbiw r28,94-63
	adiw r28,85-63
	ldd r25,Y+63
	sbiw r28,85-63
	cp r24,r25
	brlo .L31
	adiw r28,95-63
	std Y+63,__zero_reg__
	sbiw r28,95-63
.L31:
	adiw r28,93-63
	ldd r24,Y+63
	sbiw r28,93-63
	adiw r28,95-63
	ldd r25,Y+63
	sbiw r28,95-63
	or r24,r25
	adiw r28,93-63
	std Y+63,r24
	sbiw r28,93-63
	adiw r28,94-63
	ldd r24,Y+63
	sbiw r28,94-63
	adiw r28,85-63
	std Y+63,r24
	sbiw r28,85-63
	adiw r28,70-63
	ldd r25,Y+63
	sbiw r28,70-63
	adiw r28,78-63
	ldd r24,Y+63
	sbiw r28,78-63
	add r25,r24
	adiw r28,86-63
	std Y+63,r25
	sbiw r28,86-63
	ldi r25,lo8(1)
	adiw r28,96-63
	std Y+63,r25
	sbiw r28,96-63
	adiw r28,86-63
	ldd r24,Y+63
	sbiw r28,86-63
	adiw r28,70-63
	ldd r25,Y+63
	sbiw r28,70-63
	cp r24,r25
	brlo .L32
	adiw r28,96-63
	std Y+63,__zero_reg__
	sbiw r28,96-63
.L32:
	adiw r28,93-63
	ldd r24,Y+63
	sbiw r28,93-63
	adiw r28,86-63
	ldd r25,Y+63
	sbiw r28,86-63
	add r24,r25
	adiw r28,97-63
	std Y+63,r24
	sbiw r28,97-63
	ldi r24,lo8(1)
	adiw r28,98-63
	std Y+63,r24
	sbiw r28,98-63
	adiw r28,97-63
	ldd r25,Y+63
	sbiw r28,97-63
	adiw r28,86-63
	ldd r24,Y+63
	sbiw r28,86-63
	cp r25,r24
	brlo .L33
	adiw r28,98-63
	std Y+63,__zero_reg__
	sbiw r28,98-63
.L33:
	adiw r28,96-63
	ldd r25,Y+63
	sbiw r28,96-63
	adiw r28,98-63
	ldd r24,Y+63
	sbiw r28,98-63
	or r25,r24
	adiw r28,96-63
	std Y+63,r25
	sbiw r28,96-63
	adiw r28,97-63
	ldd r25,Y+63
	sbiw r28,97-63
	adiw r28,86-63
	std Y+63,r25
	sbiw r28,86-63
	adiw r28,71-63
	ldd r24,Y+63
	sbiw r28,71-63
	adiw r28,79-63
	ldd r25,Y+63
	sbiw r28,79-63
	add r24,r25
	adiw r28,87-63
	std Y+63,r24
	sbiw r28,87-63
	ldi r24,lo8(1)
	adiw r28,99-63
	std Y+63,r24
	sbiw r28,99-63
	adiw r28,87-63
	ldd r25,Y+63
	sbiw r28,87-63
	adiw r28,71-63
	ldd r24,Y+63
	sbiw r28,71-63
	cp r25,r24
	brlo .L34
	adiw r28,99-63
	std Y+63,__zero_reg__
	sbiw r28,99-63
.L34:
	adiw r28,96-63
	ldd r25,Y+63
	sbiw r28,96-63
	adiw r28,87-63
	ldd r24,Y+63
	sbiw r28,87-63
	add r25,r24
	adiw r28,100-63
	std Y+63,r25
	sbiw r28,100-63
	ldi r25,lo8(1)
	adiw r28,101-63
	std Y+63,r25
	sbiw r28,101-63
	adiw r28,100-63
	ldd r24,Y+63
	sbiw r28,100-63
	adiw r28,87-63
	ldd r25,Y+63
	sbiw r28,87-63
	cp r24,r25
	brlo .L35
	adiw r28,101-63
	std Y+63,__zero_reg__
	sbiw r28,101-63
.L35:
	adiw r28,99-63
	ldd r24,Y+63
	sbiw r28,99-63
	adiw r28,101-63
	ldd r25,Y+63
	sbiw r28,101-63
	or r24,r25
	adiw r28,99-63
	std Y+63,r24
	sbiw r28,99-63
	adiw r28,100-63
	ldd r24,Y+63
	sbiw r28,100-63
	adiw r28,87-63
	std Y+63,r24
	sbiw r28,87-63
	adiw r28,72-63
	ldd r25,Y+63
	sbiw r28,72-63
	adiw r28,80-63
	ldd r24,Y+63
	sbiw r28,80-63
	add r25,r24
	adiw r28,88-63
	std Y+63,r25
	sbiw r28,88-63
	ldi r25,lo8(1)
	adiw r28,102-63
	std Y+63,r25
	sbiw r28,102-63
	adiw r28,88-63
	ldd r24,Y+63
	sbiw r28,88-63
	adiw r28,72-63
	ldd r25,Y+63
	sbiw r28,72-63
	cp r24,r25
	brlo .L36
	adiw r28,102-63
	std Y+63,__zero_reg__
	sbiw r28,102-63
.L36:
	adiw r28,99-63
	ldd r24,Y+63
	sbiw r28,99-63
	adiw r28,88-63
	ldd r25,Y+63
	sbiw r28,88-63
	add r24,r25
	adiw r28,103-63
	std Y+63,r24
	sbiw r28,103-63
	ldi r24,lo8(1)
	adiw r28,104-63
	std Y+63,r24
	sbiw r28,104-63
	adiw r28,103-63
	ldd r25,Y+63
	sbiw r28,103-63
	adiw r28,88-63
	ldd r24,Y+63
	sbiw r28,88-63
	cp r25,r24
	brlo .L37
	adiw r28,104-63
	std Y+63,__zero_reg__
	sbiw r28,104-63
.L37:
	adiw r28,102-63
	ldd r25,Y+63
	sbiw r28,102-63
	adiw r28,104-63
	ldd r24,Y+63
	sbiw r28,104-63
	or r25,r24
	adiw r28,102-63
	std Y+63,r25
	sbiw r28,102-63
	adiw r28,103-63
	ldd r25,Y+63
	sbiw r28,103-63
	adiw r28,88-63
	std Y+63,r25
	sbiw r28,88-63
	adiw r28,73-63
	ldd r24,Y+63
	sbiw r28,73-63
	adiw r28,81-63
	ldd r25,Y+63
	sbiw r28,81-63
	add r24,r25
	adiw r28,89-63
	std Y+63,r24
	sbiw r28,89-63
	ldi r24,lo8(1)
	adiw r28,105-63
	std Y+63,r24
	sbiw r28,105-63
	adiw r28,89-63
	ldd r25,Y+63
	sbiw r28,89-63
	adiw r28,73-63
	ldd r24,Y+63
	sbiw r28,73-63
	cp r25,r24
	brlo .L38
	adiw r28,105-63
	std Y+63,__zero_reg__
	sbiw r28,105-63
.L38:
	adiw r28,102-63
	ldd r25,Y+63
	sbiw r28,102-63
	adiw r28,89-63
	ldd r24,Y+63
	sbiw r28,89-63
	add r25,r24
	adiw r28,106-63
	std Y+63,r25
	sbiw r28,106-63
	ldi r25,lo8(1)
	adiw r28,107-63
	std Y+63,r25
	sbiw r28,107-63
	adiw r28,106-63
	ldd r24,Y+63
	sbiw r28,106-63
	adiw r28,89-63
	ldd r25,Y+63
	sbiw r28,89-63
	cp r24,r25
	brlo .L39
	adiw r28,107-63
	std Y+63,__zero_reg__
	sbiw r28,107-63
.L39:
	adiw r28,105-63
	ldd r24,Y+63
	sbiw r28,105-63
	adiw r28,107-63
	ldd r25,Y+63
	sbiw r28,107-63
	or r24,r25
	adiw r28,105-63
	std Y+63,r24
	sbiw r28,105-63
	adiw r28,106-63
	ldd r24,Y+63
	sbiw r28,106-63
	adiw r28,89-63
	std Y+63,r24
	sbiw r28,89-63
	adiw r28,74-63
	ldd r25,Y+63
	sbiw r28,74-63
	adiw r28,82-63
	ldd r24,Y+63
	sbiw r28,82-63
	add r25,r24
	adiw r28,90-63
	std Y+63,r25
	sbiw r28,90-63
	ldi r25,lo8(1)
	adiw r28,108-63
	std Y+63,r25
	sbiw r28,108-63
	adiw r28,90-63
	ldd r24,Y+63
	sbiw r28,90-63
	adiw r28,74-63
	ldd r25,Y+63
	sbiw r28,74-63
	cp r24,r25
	brlo .L40
	adiw r28,108-63
	std Y+63,__zero_reg__
	sbiw r28,108-63
.L40:
	adiw r28,105-63
	ldd r24,Y+63
	sbiw r28,105-63
	adiw r28,90-63
	ldd r25,Y+63
	sbiw r28,90-63
	add r24,r25
	adiw r28,109-63
	std Y+63,r24
	sbiw r28,109-63
	ldi r24,lo8(1)
	adiw r28,110-63
	std Y+63,r24
	sbiw r28,110-63
	adiw r28,109-63
	ldd r25,Y+63
	sbiw r28,109-63
	adiw r28,90-63
	ldd r24,Y+63
	sbiw r28,90-63
	cp r25,r24
	brlo .L41
	adiw r28,110-63
	std Y+63,__zero_reg__
	sbiw r28,110-63
.L41:
	adiw r28,108-63
	ldd r25,Y+63
	sbiw r28,108-63
	adiw r28,110-63
	ldd r24,Y+63
	sbiw r28,110-63
	or r25,r24
	adiw r28,108-63
	std Y+63,r25
	sbiw r28,108-63
	adiw r28,109-63
	ldd r25,Y+63
	sbiw r28,109-63
	adiw r28,90-63
	std Y+63,r25
	sbiw r28,90-63
	adiw r28,75-63
	ldd r24,Y+63
	sbiw r28,75-63
	adiw r28,83-63
	ldd r25,Y+63
	sbiw r28,83-63
	add r24,r25
	adiw r28,91-63
	std Y+63,r24
	sbiw r28,91-63
	adiw r28,108-63
	ldd r24,Y+63
	sbiw r28,108-63
	adiw r28,91-63
	ldd r25,Y+63
	sbiw r28,91-63
	add r24,r25
	adiw r28,91-63
	std Y+63,r24
	sbiw r28,91-63
	adiw r28,84-63
	ldd r24,Y+63
	sbiw r28,84-63
	std Y+1,r24
	adiw r28,85-63
	ldd r25,Y+63
	sbiw r28,85-63
	std Y+2,r25
	adiw r28,86-63
	ldd r24,Y+63
	sbiw r28,86-63
	std Y+3,r24
	adiw r28,87-63
	ldd r25,Y+63
	sbiw r28,87-63
	std Y+4,r25
	adiw r28,88-63
	ldd r24,Y+63
	sbiw r28,88-63
	std Y+5,r24
	adiw r28,89-63
	ldd r25,Y+63
	sbiw r28,89-63
	std Y+6,r25
	adiw r28,90-63
	ldd r24,Y+63
	sbiw r28,90-63
	std Y+7,r24
	adiw r28,91-63
	ldd r25,Y+63
	sbiw r28,91-63
	std Y+8,r25
.L28:
	ldd r10,Y+9
	ldd r11,Y+10
	ldd r12,Y+11
	ldd r13,Y+12
	ldd r14,Y+13
	ldd r15,Y+14
	ldd r16,Y+15
	ldd r17,Y+16
	mov r18,r10
	mov r19,r11
	mov r20,r12
	mov r21,r13
	mov r22,r14
	mov r23,r15
	mov r24,r16
	mov r25,r17
	mov __tmp_reg__,r31
	ldi r31,lo8(7)
	mov r10,r31
	mov r31,__tmp_reg__
	clr r11
	clr r12
	clr r13
	clr r14
	clr r15
	ldi r16,lo8(0)
	ldi r17,lo8(0)
	rcall __udivdi3
	mov r10,r18
	mov r11,r19
	mov r12,r20
	mov r13,r21
	mov r14,r22
	mov r15,r23
	mov r16,r24
	mov r17,r25
	std Y+17,r10
	std Y+18,r11
	std Y+19,r12
	std Y+20,r13
	std Y+21,r14
	std Y+22,r15
	std Y+23,r16
	std Y+24,r17
	ldd r24,Y+8
	ldd r25,Y+24
	cp r25,r24
	brsh .+2
	rjmp .L45
	ldd r24,Y+8
	ldd r25,Y+24
	cp r24,r25
	breq .+2
	rjmp .L42
	ldd r24,Y+7
	ldd r25,Y+23
	cp r25,r24
	brlo .L45
	ldd r24,Y+7
	ldd r25,Y+23
	cp r24,r25
	breq .+2
	rjmp .L42
	ldd r24,Y+6
	ldd r25,Y+22
	cp r25,r24
	brlo .L45
	ldd r24,Y+6
	ldd r25,Y+22
	cp r24,r25
	breq .+2
	rjmp .L42
	ldd r24,Y+5
	ldd r25,Y+21
	cp r25,r24
	brlo .L45
	ldd r24,Y+5
	ldd r25,Y+21
	cp r24,r25
	breq .+2
	rjmp .L42
	ldd r24,Y+4
	ldd r25,Y+20
	cp r25,r24
	brlo .L45
	ldd r24,Y+4
	ldd r25,Y+20
	cp r24,r25
	breq .+2
	rjmp .L42
	ldd r24,Y+3
	ldd r25,Y+19
	cp r25,r24
	brlo .L45
	ldd r24,Y+3
	ldd r25,Y+19
	cp r24,r25
	breq .+2
	rjmp .L42
	ldd r24,Y+2
	ldd r25,Y+18
	cp r25,r24
	brlo .L45
	ldd r24,Y+2
	ldd r25,Y+18
	cp r24,r25
	breq .+2
	rjmp .L42
	ldd r24,Y+1
	ldd r25,Y+17
	cp r25,r24
	brlo .+2
	rjmp .L42
.L45:
	ldi r30,lo8(56)
	ldi r31,hi8(56)
	ldi r24,lo8(-1)
	st Z,r24
	std Y+9,__zero_reg__
	std Y+10,__zero_reg__
	std Y+11,__zero_reg__
	std Y+12,__zero_reg__
	std Y+13,__zero_reg__
	std Y+14,__zero_reg__
	std Y+15,__zero_reg__
	std Y+16,__zero_reg__
.L44:
/* epilogue start */
	subi r28,lo8(-(110))
	sbci r29,hi8(-(110))
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r28
	pop r29
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	ret
	.size	led_switch_echo, .-led_switch_echo
.global	main
	.type	main, @function
main:
	push r29
	push r28
	in r28,__SP_L__
	in r29,__SP_H__
/* prologue: function */
/* frame size = 0 */
	ldi r30,lo8(55)
	ldi r31,hi8(55)
	ldi r24,lo8(-1)
	st Z,r24
	ldi r30,lo8(49)
	ldi r31,hi8(49)
	st Z,__zero_reg__
	ldi r30,lo8(56)
	ldi r31,hi8(56)
	ldi r24,lo8(-1)
	st Z,r24
	rcall init_Ex1
/* #APP */
 ;  130 "main.c" 1
	sei
 ;  0 "" 2
/* #NOAPP */
.L47:
	rcall led_switch_echo
	rjmp .L47
	.size	main, .-main
	.comm which_switch,1,1
.global __do_clear_bss
