# nb-core Xilinx Artix-7 ç§»æ¤ç‰ˆæœ¬

> æœ¬ç›®å½•åŒ…å« nb-core RISC-V CPU åœ¨ Xilinx Artix-7 å¹³å°ä¸Šçš„å®ç°

## ğŸ“‹ ç›®æ ‡ç¡¬ä»¶

**å¼€å‘æ¿**: PA200T-starlite
**FPGA**: Xilinx Artix-7 XC7A200T-2SBG484C

**è§„æ ¼**:
- 134,600 LUTs
- 269,200 FFs
- 13,140 Kb Block RAM
- 740 DSP Slices

## ğŸš€ å¿«é€Ÿå¼€å§‹

### 1. å®‰è£… Vivado

å‚è€ƒè¯¦ç»†æ–‡æ¡£ï¼š[Vivado å®‰è£…æŒ‡å—](../../docs/02-fpga/vivado-setup.md)

**å¿«é€Ÿç‰ˆæœ¬**ï¼š

```bash
# ä¸‹è½½ Vivado ML 2023.2 WebPACK (å…è´¹)
# https://www.xilinx.com/support/download.html

# å®‰è£…ï¼ˆéœ€è¦ GUIï¼Œçº¦ 1-2 å°æ—¶ï¼‰
chmod +x Xilinx_Unified_2023.2_*.bin
./Xilinx_Unified_2023.2_*.bin

# é€‰æ‹©ï¼š
# - Vivado ML WebPACKï¼ˆå…è´¹ç‰ˆï¼‰
# - å®‰è£…è·¯å¾„ï¼š/opt/Xilinx
# - è®¾å¤‡æ”¯æŒï¼šArtix-7
```

### 2. é…ç½®å¼•è„šçº¦æŸ

**âš ï¸ é‡è¦**ï¼šå¿…é¡»æ ¹æ®å®é™…å¼€å‘æ¿é…ç½®å¼•è„šï¼

ç¼–è¾‘æ–‡ä»¶ï¼š`constraints/pa200t_starlite.xdc`

```xdc
## æ ¹æ®å¼€å‘æ¿åŸç†å›¾ä¿®æ”¹å¼•è„šå·ï¼ˆPACKAGE_PINï¼‰
set_property -dict { PACKAGE_PIN E3 ... } [get_ports { clk }];
set_property -dict { PACKAGE_PIN D10 ... } [get_ports { uart_tx }];
# ... æ›´å¤šå¼•è„š
```

**è·å–æ­£ç¡®å¼•è„šæ˜ å°„**ï¼š
- æŸ¥çœ‹å¼€å‘æ¿é™„å¸¦çš„åŸç†å›¾PDF
- æŸ¥çœ‹å‚å•†æä¾›çš„ç¤ºä¾‹çº¦æŸæ–‡ä»¶
- å’¨è¯¢å¼€å‘æ¿å‚å•†æŠ€æœ¯æ”¯æŒ

### 3. æ„å»º Bitstream

```bash
# æ¿€æ´» Vivado ç¯å¢ƒ
source /opt/Xilinx/Vivado/2023.2/settings64.sh

# è¿›å…¥ Xilinx é¡¹ç›®ç›®å½•
cd fpga/xilinx

# çº¯ CLI æ„å»ºï¼ˆçº¦ 10-20 åˆ†é’Ÿï¼‰
make build

# æŸ¥çœ‹æŠ¥å‘Š
make report

# çƒ§å½•åˆ° FPGAï¼ˆéœ€è¦è¿æ¥å¼€å‘æ¿ï¼‰
make program
```

### 4. éªŒè¯

æ„å»ºæˆåŠŸåä¼šç”Ÿæˆï¼š

```
fpga/xilinx/scripts/build/
â”œâ”€â”€ nb_core.bit              # Bitstream æ–‡ä»¶
â”œâ”€â”€ post_route_timing.rpt    # æ—¶åºæŠ¥å‘Š
â”œâ”€â”€ post_route_util.rpt      # èµ„æºåˆ©ç”¨ç‡
â””â”€â”€ power.rpt                # åŠŸè€—æŠ¥å‘Š
```

## ğŸ“ ç›®å½•ç»“æ„

```
fpga/xilinx/
â”œâ”€â”€ README.md                  # æœ¬æ–‡ä»¶
â”œâ”€â”€ Makefile                   # æ„å»ºç³»ç»Ÿ
â”œâ”€â”€ constraints/               # çº¦æŸæ–‡ä»¶
â”‚   â””â”€â”€ pa200t_starlite.xdc   # å¼•è„šçº¦æŸï¼ˆéœ€ä¿®æ”¹ï¼ï¼‰
â””â”€â”€ scripts/                   # æ„å»ºè„šæœ¬
    â”œâ”€â”€ build.tcl             # Vivado ç»¼åˆè„šæœ¬
    â”œâ”€â”€ program.tcl           # çƒ§å½•è„šæœ¬
    â””â”€â”€ build/                # è¾“å‡ºç›®å½•ï¼ˆè‡ªåŠ¨ç”Ÿæˆï¼‰
        â”œâ”€â”€ nb_core.bit
        â””â”€â”€ *.rpt
```

## ğŸ› ï¸ Makefile ä½¿ç”¨

| å‘½ä»¤ | è¯´æ˜ |
|------|------|
| `make build` | ç»¼åˆã€å¸ƒå±€ã€å¸ƒçº¿ã€ç”Ÿæˆ bitstream |
| `make gui` | å¯åŠ¨ Vivado GUIï¼ˆè°ƒè¯•ç”¨ï¼‰ |
| `make program` | çƒ§å½• FPGA |
| `make report` | æ˜¾ç¤ºç»¼åˆæŠ¥å‘Š |
| `make clean` | æ¸…ç†æ„å»ºæ–‡ä»¶ |
| `make help` | æ˜¾ç¤ºå¸®åŠ© |

## âš™ï¸ è‡ªå®šä¹‰é…ç½®

### ä¿®æ”¹ FPGA å‹å·

ç¼–è¾‘ `scripts/build.tcl`ï¼š

```tcl
set part "xc7a200tsbg484-2"
#         ^^^^^^ ^^^^^^ ^
#         å‹å·   å°è£…  é€Ÿåº¦ç­‰çº§

# å¸¸è§å˜ä½“ï¼š
# xc7a200tsbg484-1  : é€Ÿåº¦ç­‰çº§ -1
# xc7a200tsbg484-2  : é€Ÿåº¦ç­‰çº§ -2ï¼ˆæ›´å¿«ï¼‰
# xc7a200tfbg484-2  : ä¸åŒå°è£…
```

### ä¿®æ”¹æ—¶é’Ÿé¢‘ç‡

ç¼–è¾‘ `constraints/pa200t_starlite.xdc`ï¼š

```xdc
## 50MHz æ—¶é’Ÿ
create_clock -period 20.00 [get_ports { clk }];

## 100MHz æ—¶é’Ÿï¼ˆæ”¹ä¸ºï¼‰
create_clock -period 10.00 [get_ports { clk }];
```

### ä¿®æ”¹ Vivado ç‰ˆæœ¬

ç¼–è¾‘ `Makefile`ï¼š

```makefile
VIVADO_VERSION = 2024.1  # æ”¹ä¸ºä½ çš„ç‰ˆæœ¬
```

## ğŸ” æ•…éšœæ’é™¤

### é—®é¢˜1ï¼šVivado æ‰¾ä¸åˆ°

```bash
# æ£€æŸ¥å®‰è£…è·¯å¾„
ls /opt/Xilinx/Vivado/

# ä¿®æ”¹ Makefile ä¸­çš„ VIVADO_ROOT
```

### é—®é¢˜2ï¼šçº¦æŸé”™è¯¯

```
ERROR: [Place 30-58] IO placer failed...
```

**åŸå› **ï¼šå¼•è„šå·ï¼ˆPACKAGE_PINï¼‰ä¸æ­£ç¡®

**è§£å†³**ï¼šæ ¹æ®å¼€å‘æ¿åŸç†å›¾ä¿®æ”¹ `.xdc` æ–‡ä»¶

### é—®é¢˜3ï¼šæ—¶åºä¸æ»¡è¶³

```
Timing NOT met!
```

**è§£å†³**ï¼š
- é™ä½æ—¶é’Ÿé¢‘ç‡
- æ·»åŠ æµæ°´çº¿
- ä½¿ç”¨æ›´é«˜é€Ÿåº¦ç­‰çº§çš„ FPGA

### é—®é¢˜4ï¼šèµ„æºä¸è¶³

```
ERROR: [Place 30-640] Placer could not place all instances
```

**è§£å†³**ï¼š
- ä¼˜åŒ– RTL ä»£ç 
- ä½¿ç”¨æ›´å¤§çš„ FPGAï¼ˆXC7A200T åº”è¯¥è¶³å¤Ÿï¼‰

## ğŸ“Š é¢„æœŸèµ„æºä½¿ç”¨

åŸºäºå•å‘¨æœŸ RV64IMA CPUï¼š

| èµ„æº | ä½¿ç”¨ | å¯ç”¨ | åˆ©ç”¨ç‡ |
|------|------|------|--------|
| LUTs | ~40K | 134K | ~30% |
| FFs | ~30K | 269K | ~11% |
| BRAM | ~50 Kb | 13,140 Kb | <1% |
| DSP | ~10 | 740 | ~1% |

## ğŸ”— ç›¸å…³æ–‡æ¡£

- [Vivado å®‰è£…æŒ‡å—](../../docs/02-fpga/vivado-setup.md)
- [é¡¹ç›®ä¸»æ–‡æ¡£](../../docs/README.md)
- [Xilinx Vivado ç”¨æˆ·æ‰‹å†Œ](https://docs.xilinx.com/r/en-US/ug892-vivado-design-flows-overview)
- [Artix-7 æ•°æ®æ‰‹å†Œ](https://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf)

## âš ï¸ é‡è¦æç¤º

1. **çº¦æŸæ–‡ä»¶å¿…é¡»ä¿®æ”¹**
   é»˜è®¤çš„å¼•è„šå·æ˜¯ç¤ºä¾‹ï¼Œä½¿ç”¨å‰å¿…é¡»æ ¹æ®å®é™…å¼€å‘æ¿åŸç†å›¾ä¿®æ”¹ï¼

2. **é¦–æ¬¡æ„å»ºè¾ƒæ…¢**
   Vivado é¦–æ¬¡è¿è¡Œä¼šåˆå§‹åŒ–ç¼“å­˜ï¼Œéœ€è¦ 10-20 åˆ†é’Ÿ

3. **çƒ§å½•å‰æ£€æŸ¥è¿æ¥**
   ç¡®ä¿å¼€å‘æ¿é€šè¿‡ JTAG è¿æ¥åˆ°ç”µè„‘

4. **å¤‡ä»½åŸå§‹ bitstream**
   æŸäº›å¼€å‘æ¿å‡ºå‚å¸¦æœ‰ç¤ºä¾‹ç¨‹åºï¼Œçƒ§å½•å‰å»ºè®®å¤‡ä»½

## ğŸ“ TODO

- [ ] æ·»åŠ  DDR3 æ§åˆ¶å™¨æ”¯æŒ
- [ ] æ·»åŠ  AXI æ€»çº¿æ¥å£
- [ ] ä¼˜åŒ–æ—¶åºï¼ˆç›®æ ‡ 100MHzï¼‰
- [ ] æ·»åŠ  ChipScope è°ƒè¯•æ”¯æŒ
- [ ] åˆ›å»º Block Designï¼ˆIP Integratorï¼‰ç‰ˆæœ¬

---

**ç»´æŠ¤è€…**: nb-core é¡¹ç›®å›¢é˜Ÿ
**æœ€åæ›´æ–°**: 2026-01-09
**å¹³å°**: Xilinx Artix-7 XC7A200T
