// Seed: 2001682448
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire \id_4 ;
  assign \id_4 = -1;
  assign id_2  = id_1;
  assign id_3  = id_1;
endmodule
module module_1 #(
    parameter id_14 = 32'd21
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire _id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  module_0 modCall_1 (
      id_4,
      id_17,
      id_19
  );
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [id_14 : 1] id_20;
  ;
  reg id_21 = id_15, id_22;
  assign id_20 = -1;
  always @(posedge -1 - id_17 or posedge -1) id_21 <= id_14 && id_7(id_12 == 1, -1);
  assign id_16 = id_17;
  assign id_4  = id_4;
endmodule
