ph1_90
13 104173 23 4429 95344 2938838 0 3
0.003 -0.213 design_top_wrapper ph1_90 PH1A90SBG484 Detail 2 58 873
clock: S_hdmi_clk
13 811534 20872 5
Setup check
23 3
Endpoint: u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_132
23 0.003000 24052 3
Timing path: u_axi_rd1/x_now[0]_syn_281.clk->u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_132
u_axi_rd1/x_now[0]_syn_281.clk
u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_132
25 0.003000 10.057000 10.054000 12 27
u_axi_rd1/x_now[0] u_axi_rd1/x_now[0]_syn_281.id
u_axi_rd1/x_now[0]_syn_328 u_axi_rd1/x_now[0]_syn_282.fci_f
u_axi_rd1/x_now[0]_syn_329 u_axi_rd1/x_now[0]_syn_283.fci_f
u_axi_rd1/x_now[0]_syn_330 u_axi_rd1/x_now[0]_syn_284.fci_f
u_axi_rd1/x_now[0]_syn_331 u_axi_rd1/x_now[0]_syn_285.fci_f
u_axi_rd1/x_now[0]_syn_332 u_axi_rd1/x_now[0]_syn_286.fci_f
u_axi_rd1/x_now[0]_syn_333 u_axi_rd1/x_now[0]_syn_287.fci_f
u_axi_rd1/x_now[0]_syn_334 u_axi_rd1/x_now[0]_syn_288.fci_f
u_axi_rd1/x_now[0]_syn_335 u_axi_rd1/x_now[0]_syn_289.fci_f
u_axi_rd1/x_now[0]_syn_336 u_axi_rd1/x_now[0]_syn_290.fci_f
u_axi_rd1/x_now[0]_syn_337 u_axi_rd1/x_now[0]_syn_291.fci_f
u_axi_rd1/x_now[0]_syn_338 u_axi_rd1/x_now[0]_syn_292.fci_f
u_axi_rd1/x_now[0]_syn_339 u_axi_rd1/x_now[0]_syn_293.fci_f
u_axi_rd1/x_now[0]_syn_245 u_axi_rd1/x_now[0]_syn_294.fci
u_axi_rd1/x_now_b1[13] u_axi_rd1/add1_syn_160.id
u_axi_rd1/add1_syn_188 u_axi_rd1/add1_syn_161.fci_f
u_axi_rd1/add1_syn_189 u_axi_rd1/add1_syn_162.fci_f
u_axi_rd1/add1_syn_190 u_axi_rd1/add1_syn_163.fci_f
u_axi_rd1/add1_syn_191 u_axi_rd1/add1_syn_164.fci_f
u_axi_rd1/add1_syn_192 u_axi_rd1/add1_syn_165.fci_f
u_axi_rd1/add1_syn_193 u_axi_rd1/add1_syn_166.fci_f
u_axi_rd1/add1_syn_194 u_axi_rd1/add1_syn_167.fci_f
u_axi_rd1/add1_syn_138 u_axi_rd1/add1_syn_168.fci
u_axi_rd1/ud_rfifo_en_b[21] u_axi_rd1/u_rfifo/wr_to_rd_cross_inst/reg0_syn_38.ie
u_axi_rd1/u_rfifo/ram_inst/addrb[7]_syn_8 u_axi_rd1/u_rfifo/wr_to_rd_cross_inst/reg3_syn_37.ie
u_axi_rd1/u_rfifo/ram_inst/addrb[7]_syn_10 u_axi_rd1/u_rfifo/reg0_syn_31.ic
u_axi_rd1/u_rfifo/ram_inst/addrb[1] u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_132.addrb[6]

Timing path: u_axi_rd1/x_now[0]_syn_281.clk->u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_132
u_axi_rd1/x_now[0]_syn_281.clk
u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_132
115 0.004000 10.057000 10.053000 12 30
u_axi_rd1/x_now[0] u_axi_rd1/x_now[0]_syn_281.id
u_axi_rd1/x_now[0]_syn_328 u_axi_rd1/x_now[0]_syn_282.fci_f
u_axi_rd1/x_now[0]_syn_329 u_axi_rd1/x_now[0]_syn_283.fci_f
u_axi_rd1/x_now[0]_syn_330 u_axi_rd1/x_now[0]_syn_284.fci_f
u_axi_rd1/x_now[0]_syn_331 u_axi_rd1/x_now[0]_syn_285.fci_f
u_axi_rd1/x_now[0]_syn_332 u_axi_rd1/x_now[0]_syn_286.fci_f
u_axi_rd1/x_now[0]_syn_333 u_axi_rd1/x_now[0]_syn_287.fci_f
u_axi_rd1/x_now[0]_syn_334 u_axi_rd1/x_now[0]_syn_288.fci_f
u_axi_rd1/x_now[0]_syn_335 u_axi_rd1/x_now[0]_syn_289.fci_f
u_axi_rd1/x_now[0]_syn_336 u_axi_rd1/x_now[0]_syn_290.fci_f
u_axi_rd1/x_now[0]_syn_337 u_axi_rd1/x_now[0]_syn_291.fci_f
u_axi_rd1/x_now[0]_syn_338 u_axi_rd1/x_now[0]_syn_292.fci_f
u_axi_rd1/x_now[0]_syn_339 u_axi_rd1/x_now[0]_syn_293.fci_f
u_axi_rd1/x_now[0]_syn_245 u_axi_rd1/x_now[0]_syn_294.fci
u_axi_rd1/x_now_b1[13] u_axi_rd1/add1_syn_160.id
u_axi_rd1/add1_syn_188 u_axi_rd1/add1_syn_161.fci_f
u_axi_rd1/add1_syn_189 u_axi_rd1/add1_syn_162.fci_f
u_axi_rd1/add1_syn_190 u_axi_rd1/add1_syn_163.fci_f
u_axi_rd1/add1_syn_191 u_axi_rd1/add1_syn_164.fci_f
u_axi_rd1/add1_syn_192 u_axi_rd1/add1_syn_165.fci_f
u_axi_rd1/add1_syn_193 u_axi_rd1/add1_syn_166.fci_f
u_axi_rd1/add1_syn_194 u_axi_rd1/add1_syn_167.fci_f
u_axi_rd1/add1_syn_195 u_axi_rd1/add1_syn_168.fci_f
u_axi_rd1/add1_syn_196 u_axi_rd1/add1_syn_169.fci_f
u_axi_rd1/add1_syn_197 u_axi_rd1/add1_syn_170.fci_f
u_axi_rd1/add1_syn_198 u_axi_rd1/add1_syn_171.fci_f
u_axi_rd1/ud_rfifo_en_b[24] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9b1d0ce1_syn_4.id
u_axi_rd1/u_rfifo/ram_inst/addrb[7]_syn_6 u_axi_rd1/u_rfifo/wr_to_rd_cross_inst/reg3_syn_37.imf
u_axi_rd1/u_rfifo/ram_inst/addrb[7]_syn_10 u_axi_rd1/u_rfifo/reg0_syn_31.ic
u_axi_rd1/u_rfifo/ram_inst/addrb[1] u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_132.addrb[6]

Timing path: u_axi_rd1/x_now[0]_syn_281.clk->u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_132
u_axi_rd1/x_now[0]_syn_281.clk
u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_132
211 0.005000 10.057000 10.052000 11 26
u_axi_rd1/x_now[0] u_axi_rd1/x_now[0]_syn_281.id
u_axi_rd1/x_now[0]_syn_328 u_axi_rd1/x_now[0]_syn_282.fci_f
u_axi_rd1/x_now[0]_syn_329 u_axi_rd1/x_now[0]_syn_283.fci_f
u_axi_rd1/x_now[0]_syn_330 u_axi_rd1/x_now[0]_syn_284.fci_f
u_axi_rd1/x_now[0]_syn_331 u_axi_rd1/x_now[0]_syn_285.fci_f
u_axi_rd1/x_now[0]_syn_332 u_axi_rd1/x_now[0]_syn_286.fci_f
u_axi_rd1/x_now[0]_syn_333 u_axi_rd1/x_now[0]_syn_287.fci_f
u_axi_rd1/x_now[0]_syn_334 u_axi_rd1/x_now[0]_syn_288.fci_f
u_axi_rd1/x_now[0]_syn_335 u_axi_rd1/x_now[0]_syn_289.fci_f
u_axi_rd1/x_now[0]_syn_336 u_axi_rd1/x_now[0]_syn_290.fci_f
u_axi_rd1/x_now[0]_syn_337 u_axi_rd1/x_now[0]_syn_291.fci_f
u_axi_rd1/x_now[0]_syn_338 u_axi_rd1/x_now[0]_syn_292.fci_f
u_axi_rd1/x_now[0]_syn_339 u_axi_rd1/x_now[0]_syn_293.fci_f
u_axi_rd1/x_now[0]_syn_245 u_axi_rd1/x_now[0]_syn_294.fci
u_axi_rd1/x_now_b1[13] u_axi_rd1/add1_syn_160.id
u_axi_rd1/add1_syn_188 u_axi_rd1/add1_syn_161.fci_f
u_axi_rd1/add1_syn_189 u_axi_rd1/add1_syn_162.fci_f
u_axi_rd1/add1_syn_190 u_axi_rd1/add1_syn_163.fci_f
u_axi_rd1/add1_syn_191 u_axi_rd1/add1_syn_164.fci_f
u_axi_rd1/add1_syn_192 u_axi_rd1/add1_syn_165.fci_f
u_axi_rd1/add1_syn_193 u_axi_rd1/add1_syn_166.fci_f
u_axi_rd1/add1_syn_194 u_axi_rd1/add1_syn_167.fci_f
u_axi_rd1/ud_rfifo_en_b[20] u_axi_rd1/u_rfifo/wr_to_rd_cross_inst/reg0_syn_38.ic
u_axi_rd1/u_rfifo/ram_inst/addrb[7]_syn_8 u_axi_rd1/u_rfifo/wr_to_rd_cross_inst/reg3_syn_37.ie
u_axi_rd1/u_rfifo/ram_inst/addrb[7]_syn_10 u_axi_rd1/u_rfifo/reg0_syn_31.ic
u_axi_rd1/u_rfifo/ram_inst/addrb[1] u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_132.addrb[6]


Endpoint: u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_9
299 0.034000 24052 3
Timing path: u_axi_rd1/x_now[0]_syn_281.clk->u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_9
u_axi_rd1/x_now[0]_syn_281.clk
u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_9
301 0.034000 9.817000 9.783000 12 27
u_axi_rd1/x_now[0] u_axi_rd1/x_now[0]_syn_281.id
u_axi_rd1/x_now[0]_syn_328 u_axi_rd1/x_now[0]_syn_282.fci_f
u_axi_rd1/x_now[0]_syn_329 u_axi_rd1/x_now[0]_syn_283.fci_f
u_axi_rd1/x_now[0]_syn_330 u_axi_rd1/x_now[0]_syn_284.fci_f
u_axi_rd1/x_now[0]_syn_331 u_axi_rd1/x_now[0]_syn_285.fci_f
u_axi_rd1/x_now[0]_syn_332 u_axi_rd1/x_now[0]_syn_286.fci_f
u_axi_rd1/x_now[0]_syn_333 u_axi_rd1/x_now[0]_syn_287.fci_f
u_axi_rd1/x_now[0]_syn_334 u_axi_rd1/x_now[0]_syn_288.fci_f
u_axi_rd1/x_now[0]_syn_335 u_axi_rd1/x_now[0]_syn_289.fci_f
u_axi_rd1/x_now[0]_syn_336 u_axi_rd1/x_now[0]_syn_290.fci_f
u_axi_rd1/x_now[0]_syn_337 u_axi_rd1/x_now[0]_syn_291.fci_f
u_axi_rd1/x_now[0]_syn_338 u_axi_rd1/x_now[0]_syn_292.fci_f
u_axi_rd1/x_now[0]_syn_339 u_axi_rd1/x_now[0]_syn_293.fci_f
u_axi_rd1/x_now[0]_syn_245 u_axi_rd1/x_now[0]_syn_294.fci
u_axi_rd1/x_now_b1[13] u_axi_rd1/add1_syn_160.id
u_axi_rd1/add1_syn_188 u_axi_rd1/add1_syn_161.fci_f
u_axi_rd1/add1_syn_189 u_axi_rd1/add1_syn_162.fci_f
u_axi_rd1/add1_syn_190 u_axi_rd1/add1_syn_163.fci_f
u_axi_rd1/add1_syn_191 u_axi_rd1/add1_syn_164.fci_f
u_axi_rd1/add1_syn_192 u_axi_rd1/add1_syn_165.fci_f
u_axi_rd1/add1_syn_193 u_axi_rd1/add1_syn_166.fci_f
u_axi_rd1/add1_syn_194 u_axi_rd1/add1_syn_167.fci_f
u_axi_rd1/add1_syn_138 u_axi_rd1/add1_syn_168.fci
u_axi_rd1/ud_rfifo_en_b[21] u_axi_rd1/u_rfifo/wr_to_rd_cross_inst/reg0_syn_38.ie
u_axi_rd1/u_rfifo/ram_inst/addrb[7]_syn_8 u_axi_rd1/u_rfifo/wr_to_rd_cross_inst/reg3_syn_37.ie
u_axi_rd1/u_rfifo/ram_inst/addrb[7]_syn_10 u_axi_rd1/u_rfifo/reg0_syn_31.ic
u_axi_rd1/u_rfifo/ram_inst/addrb[1] u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_9.addrb[6]

Timing path: u_axi_rd1/x_now[0]_syn_281.clk->u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_9
u_axi_rd1/x_now[0]_syn_281.clk
u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_9
391 0.035000 9.817000 9.782000 12 30
u_axi_rd1/x_now[0] u_axi_rd1/x_now[0]_syn_281.id
u_axi_rd1/x_now[0]_syn_328 u_axi_rd1/x_now[0]_syn_282.fci_f
u_axi_rd1/x_now[0]_syn_329 u_axi_rd1/x_now[0]_syn_283.fci_f
u_axi_rd1/x_now[0]_syn_330 u_axi_rd1/x_now[0]_syn_284.fci_f
u_axi_rd1/x_now[0]_syn_331 u_axi_rd1/x_now[0]_syn_285.fci_f
u_axi_rd1/x_now[0]_syn_332 u_axi_rd1/x_now[0]_syn_286.fci_f
u_axi_rd1/x_now[0]_syn_333 u_axi_rd1/x_now[0]_syn_287.fci_f
u_axi_rd1/x_now[0]_syn_334 u_axi_rd1/x_now[0]_syn_288.fci_f
u_axi_rd1/x_now[0]_syn_335 u_axi_rd1/x_now[0]_syn_289.fci_f
u_axi_rd1/x_now[0]_syn_336 u_axi_rd1/x_now[0]_syn_290.fci_f
u_axi_rd1/x_now[0]_syn_337 u_axi_rd1/x_now[0]_syn_291.fci_f
u_axi_rd1/x_now[0]_syn_338 u_axi_rd1/x_now[0]_syn_292.fci_f
u_axi_rd1/x_now[0]_syn_339 u_axi_rd1/x_now[0]_syn_293.fci_f
u_axi_rd1/x_now[0]_syn_245 u_axi_rd1/x_now[0]_syn_294.fci
u_axi_rd1/x_now_b1[13] u_axi_rd1/add1_syn_160.id
u_axi_rd1/add1_syn_188 u_axi_rd1/add1_syn_161.fci_f
u_axi_rd1/add1_syn_189 u_axi_rd1/add1_syn_162.fci_f
u_axi_rd1/add1_syn_190 u_axi_rd1/add1_syn_163.fci_f
u_axi_rd1/add1_syn_191 u_axi_rd1/add1_syn_164.fci_f
u_axi_rd1/add1_syn_192 u_axi_rd1/add1_syn_165.fci_f
u_axi_rd1/add1_syn_193 u_axi_rd1/add1_syn_166.fci_f
u_axi_rd1/add1_syn_194 u_axi_rd1/add1_syn_167.fci_f
u_axi_rd1/add1_syn_195 u_axi_rd1/add1_syn_168.fci_f
u_axi_rd1/add1_syn_196 u_axi_rd1/add1_syn_169.fci_f
u_axi_rd1/add1_syn_197 u_axi_rd1/add1_syn_170.fci_f
u_axi_rd1/add1_syn_198 u_axi_rd1/add1_syn_171.fci_f
u_axi_rd1/ud_rfifo_en_b[24] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9b1d0ce1_syn_4.id
u_axi_rd1/u_rfifo/ram_inst/addrb[7]_syn_6 u_axi_rd1/u_rfifo/wr_to_rd_cross_inst/reg3_syn_37.imf
u_axi_rd1/u_rfifo/ram_inst/addrb[7]_syn_10 u_axi_rd1/u_rfifo/reg0_syn_31.ic
u_axi_rd1/u_rfifo/ram_inst/addrb[1] u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_9.addrb[6]

Timing path: u_axi_rd1/x_now[0]_syn_281.clk->u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_9
u_axi_rd1/x_now[0]_syn_281.clk
u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_9
487 0.036000 9.817000 9.781000 11 26
u_axi_rd1/x_now[0] u_axi_rd1/x_now[0]_syn_281.id
u_axi_rd1/x_now[0]_syn_328 u_axi_rd1/x_now[0]_syn_282.fci_f
u_axi_rd1/x_now[0]_syn_329 u_axi_rd1/x_now[0]_syn_283.fci_f
u_axi_rd1/x_now[0]_syn_330 u_axi_rd1/x_now[0]_syn_284.fci_f
u_axi_rd1/x_now[0]_syn_331 u_axi_rd1/x_now[0]_syn_285.fci_f
u_axi_rd1/x_now[0]_syn_332 u_axi_rd1/x_now[0]_syn_286.fci_f
u_axi_rd1/x_now[0]_syn_333 u_axi_rd1/x_now[0]_syn_287.fci_f
u_axi_rd1/x_now[0]_syn_334 u_axi_rd1/x_now[0]_syn_288.fci_f
u_axi_rd1/x_now[0]_syn_335 u_axi_rd1/x_now[0]_syn_289.fci_f
u_axi_rd1/x_now[0]_syn_336 u_axi_rd1/x_now[0]_syn_290.fci_f
u_axi_rd1/x_now[0]_syn_337 u_axi_rd1/x_now[0]_syn_291.fci_f
u_axi_rd1/x_now[0]_syn_338 u_axi_rd1/x_now[0]_syn_292.fci_f
u_axi_rd1/x_now[0]_syn_339 u_axi_rd1/x_now[0]_syn_293.fci_f
u_axi_rd1/x_now[0]_syn_245 u_axi_rd1/x_now[0]_syn_294.fci
u_axi_rd1/x_now_b1[13] u_axi_rd1/add1_syn_160.id
u_axi_rd1/add1_syn_188 u_axi_rd1/add1_syn_161.fci_f
u_axi_rd1/add1_syn_189 u_axi_rd1/add1_syn_162.fci_f
u_axi_rd1/add1_syn_190 u_axi_rd1/add1_syn_163.fci_f
u_axi_rd1/add1_syn_191 u_axi_rd1/add1_syn_164.fci_f
u_axi_rd1/add1_syn_192 u_axi_rd1/add1_syn_165.fci_f
u_axi_rd1/add1_syn_193 u_axi_rd1/add1_syn_166.fci_f
u_axi_rd1/add1_syn_194 u_axi_rd1/add1_syn_167.fci_f
u_axi_rd1/ud_rfifo_en_b[20] u_axi_rd1/u_rfifo/wr_to_rd_cross_inst/reg0_syn_38.ic
u_axi_rd1/u_rfifo/ram_inst/addrb[7]_syn_8 u_axi_rd1/u_rfifo/wr_to_rd_cross_inst/reg3_syn_37.ie
u_axi_rd1/u_rfifo/ram_inst/addrb[7]_syn_10 u_axi_rd1/u_rfifo/reg0_syn_31.ic
u_axi_rd1/u_rfifo/ram_inst/addrb[1] u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_9.addrb[6]


Endpoint: u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_173
575 0.105000 24052 3
Timing path: u_axi_rd1/x_now[0]_syn_281.clk->u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_173
u_axi_rd1/x_now[0]_syn_281.clk
u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_173
577 0.105000 10.064000 9.959000 12 27
u_axi_rd1/x_now[0] u_axi_rd1/x_now[0]_syn_281.id
u_axi_rd1/x_now[0]_syn_328 u_axi_rd1/x_now[0]_syn_282.fci_f
u_axi_rd1/x_now[0]_syn_329 u_axi_rd1/x_now[0]_syn_283.fci_f
u_axi_rd1/x_now[0]_syn_330 u_axi_rd1/x_now[0]_syn_284.fci_f
u_axi_rd1/x_now[0]_syn_331 u_axi_rd1/x_now[0]_syn_285.fci_f
u_axi_rd1/x_now[0]_syn_332 u_axi_rd1/x_now[0]_syn_286.fci_f
u_axi_rd1/x_now[0]_syn_333 u_axi_rd1/x_now[0]_syn_287.fci_f
u_axi_rd1/x_now[0]_syn_334 u_axi_rd1/x_now[0]_syn_288.fci_f
u_axi_rd1/x_now[0]_syn_335 u_axi_rd1/x_now[0]_syn_289.fci_f
u_axi_rd1/x_now[0]_syn_336 u_axi_rd1/x_now[0]_syn_290.fci_f
u_axi_rd1/x_now[0]_syn_337 u_axi_rd1/x_now[0]_syn_291.fci_f
u_axi_rd1/x_now[0]_syn_338 u_axi_rd1/x_now[0]_syn_292.fci_f
u_axi_rd1/x_now[0]_syn_339 u_axi_rd1/x_now[0]_syn_293.fci_f
u_axi_rd1/x_now[0]_syn_245 u_axi_rd1/x_now[0]_syn_294.fci
u_axi_rd1/x_now_b1[13] u_axi_rd1/add1_syn_160.id
u_axi_rd1/add1_syn_188 u_axi_rd1/add1_syn_161.fci_f
u_axi_rd1/add1_syn_189 u_axi_rd1/add1_syn_162.fci_f
u_axi_rd1/add1_syn_190 u_axi_rd1/add1_syn_163.fci_f
u_axi_rd1/add1_syn_191 u_axi_rd1/add1_syn_164.fci_f
u_axi_rd1/add1_syn_192 u_axi_rd1/add1_syn_165.fci_f
u_axi_rd1/add1_syn_193 u_axi_rd1/add1_syn_166.fci_f
u_axi_rd1/add1_syn_194 u_axi_rd1/add1_syn_167.fci_f
u_axi_rd1/add1_syn_138 u_axi_rd1/add1_syn_168.fci
u_axi_rd1/ud_rfifo_en_b[21] u_axi_rd1/u_rfifo/wr_to_rd_cross_inst/reg0_syn_38.ie
u_axi_rd1/u_rfifo/ram_inst/addrb[7]_syn_8 u_axi_rd1/u_rfifo/wr_to_rd_cross_inst/reg3_syn_37.ie
u_axi_rd1/u_rfifo/ram_inst/addrb[7]_syn_10 u_axi_rd1/u_rfifo/reg0_syn_37.ic
u_axi_rd1/u_rfifo/ram_inst/addrb[6] u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_173.addrb[11]

Timing path: u_axi_rd1/x_now[0]_syn_281.clk->u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_173
u_axi_rd1/x_now[0]_syn_281.clk
u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_173
667 0.106000 10.064000 9.958000 12 30
u_axi_rd1/x_now[0] u_axi_rd1/x_now[0]_syn_281.id
u_axi_rd1/x_now[0]_syn_328 u_axi_rd1/x_now[0]_syn_282.fci_f
u_axi_rd1/x_now[0]_syn_329 u_axi_rd1/x_now[0]_syn_283.fci_f
u_axi_rd1/x_now[0]_syn_330 u_axi_rd1/x_now[0]_syn_284.fci_f
u_axi_rd1/x_now[0]_syn_331 u_axi_rd1/x_now[0]_syn_285.fci_f
u_axi_rd1/x_now[0]_syn_332 u_axi_rd1/x_now[0]_syn_286.fci_f
u_axi_rd1/x_now[0]_syn_333 u_axi_rd1/x_now[0]_syn_287.fci_f
u_axi_rd1/x_now[0]_syn_334 u_axi_rd1/x_now[0]_syn_288.fci_f
u_axi_rd1/x_now[0]_syn_335 u_axi_rd1/x_now[0]_syn_289.fci_f
u_axi_rd1/x_now[0]_syn_336 u_axi_rd1/x_now[0]_syn_290.fci_f
u_axi_rd1/x_now[0]_syn_337 u_axi_rd1/x_now[0]_syn_291.fci_f
u_axi_rd1/x_now[0]_syn_338 u_axi_rd1/x_now[0]_syn_292.fci_f
u_axi_rd1/x_now[0]_syn_339 u_axi_rd1/x_now[0]_syn_293.fci_f
u_axi_rd1/x_now[0]_syn_245 u_axi_rd1/x_now[0]_syn_294.fci
u_axi_rd1/x_now_b1[13] u_axi_rd1/add1_syn_160.id
u_axi_rd1/add1_syn_188 u_axi_rd1/add1_syn_161.fci_f
u_axi_rd1/add1_syn_189 u_axi_rd1/add1_syn_162.fci_f
u_axi_rd1/add1_syn_190 u_axi_rd1/add1_syn_163.fci_f
u_axi_rd1/add1_syn_191 u_axi_rd1/add1_syn_164.fci_f
u_axi_rd1/add1_syn_192 u_axi_rd1/add1_syn_165.fci_f
u_axi_rd1/add1_syn_193 u_axi_rd1/add1_syn_166.fci_f
u_axi_rd1/add1_syn_194 u_axi_rd1/add1_syn_167.fci_f
u_axi_rd1/add1_syn_195 u_axi_rd1/add1_syn_168.fci_f
u_axi_rd1/add1_syn_196 u_axi_rd1/add1_syn_169.fci_f
u_axi_rd1/add1_syn_197 u_axi_rd1/add1_syn_170.fci_f
u_axi_rd1/add1_syn_198 u_axi_rd1/add1_syn_171.fci_f
u_axi_rd1/ud_rfifo_en_b[24] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9b1d0ce1_syn_4.id
u_axi_rd1/u_rfifo/ram_inst/addrb[7]_syn_6 u_axi_rd1/u_rfifo/wr_to_rd_cross_inst/reg3_syn_37.imf
u_axi_rd1/u_rfifo/ram_inst/addrb[7]_syn_10 u_axi_rd1/u_rfifo/reg0_syn_37.ic
u_axi_rd1/u_rfifo/ram_inst/addrb[6] u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_173.addrb[11]

Timing path: u_axi_rd1/x_now[0]_syn_281.clk->u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_173
u_axi_rd1/x_now[0]_syn_281.clk
u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_173
763 0.107000 10.064000 9.957000 11 26
u_axi_rd1/x_now[0] u_axi_rd1/x_now[0]_syn_281.id
u_axi_rd1/x_now[0]_syn_328 u_axi_rd1/x_now[0]_syn_282.fci_f
u_axi_rd1/x_now[0]_syn_329 u_axi_rd1/x_now[0]_syn_283.fci_f
u_axi_rd1/x_now[0]_syn_330 u_axi_rd1/x_now[0]_syn_284.fci_f
u_axi_rd1/x_now[0]_syn_331 u_axi_rd1/x_now[0]_syn_285.fci_f
u_axi_rd1/x_now[0]_syn_332 u_axi_rd1/x_now[0]_syn_286.fci_f
u_axi_rd1/x_now[0]_syn_333 u_axi_rd1/x_now[0]_syn_287.fci_f
u_axi_rd1/x_now[0]_syn_334 u_axi_rd1/x_now[0]_syn_288.fci_f
u_axi_rd1/x_now[0]_syn_335 u_axi_rd1/x_now[0]_syn_289.fci_f
u_axi_rd1/x_now[0]_syn_336 u_axi_rd1/x_now[0]_syn_290.fci_f
u_axi_rd1/x_now[0]_syn_337 u_axi_rd1/x_now[0]_syn_291.fci_f
u_axi_rd1/x_now[0]_syn_338 u_axi_rd1/x_now[0]_syn_292.fci_f
u_axi_rd1/x_now[0]_syn_339 u_axi_rd1/x_now[0]_syn_293.fci_f
u_axi_rd1/x_now[0]_syn_245 u_axi_rd1/x_now[0]_syn_294.fci
u_axi_rd1/x_now_b1[13] u_axi_rd1/add1_syn_160.id
u_axi_rd1/add1_syn_188 u_axi_rd1/add1_syn_161.fci_f
u_axi_rd1/add1_syn_189 u_axi_rd1/add1_syn_162.fci_f
u_axi_rd1/add1_syn_190 u_axi_rd1/add1_syn_163.fci_f
u_axi_rd1/add1_syn_191 u_axi_rd1/add1_syn_164.fci_f
u_axi_rd1/add1_syn_192 u_axi_rd1/add1_syn_165.fci_f
u_axi_rd1/add1_syn_193 u_axi_rd1/add1_syn_166.fci_f
u_axi_rd1/add1_syn_194 u_axi_rd1/add1_syn_167.fci_f
u_axi_rd1/ud_rfifo_en_b[20] u_axi_rd1/u_rfifo/wr_to_rd_cross_inst/reg0_syn_38.ic
u_axi_rd1/u_rfifo/ram_inst/addrb[7]_syn_8 u_axi_rd1/u_rfifo/wr_to_rd_cross_inst/reg3_syn_37.ie
u_axi_rd1/u_rfifo/ram_inst/addrb[7]_syn_10 u_axi_rd1/u_rfifo/reg0_syn_37.ic
u_axi_rd1/u_rfifo/ram_inst/addrb[6] u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_173.addrb[11]



Hold check
851 3
Endpoint: u_raw8_2_rgb888_1/data_choice_d1_syn_15
853 0.120000 1 1
Timing path: u_raw8_2_rgb888_1/data_choice_d1_syn_9.clk->u_raw8_2_rgb888_1/data_choice_d1_syn_15
u_raw8_2_rgb888_1/data_choice_d1_syn_9.clk
u_raw8_2_rgb888_1/data_choice_d1_syn_15
855 0.120000 1.792000 1.912000 1 1
cam_choice4_syn_3 u_raw8_2_rgb888_1/data_choice_d1_syn_15.imb


Endpoint: u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit/inst_syn_1
895 0.132000 10 3
Timing path: u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/reg2_syn_56.clk->u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit/inst_syn_1
u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/reg2_syn_56.clk
u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit/inst_syn_1
897 0.132000 1.855000 1.987000 1 1
u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit/addra[1] u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit/inst_syn_1.addra[1]

Timing path: u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/reg2_syn_50.clk->u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit/inst_syn_1
u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/reg2_syn_50.clk
u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit/inst_syn_1
935 0.180000 1.855000 2.035000 1 1
u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit/addra[4] u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit/inst_syn_1.addra[4]

Timing path: u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/reg2_syn_47.clk->u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit/inst_syn_1
u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/reg2_syn_47.clk
u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit/inst_syn_1
973 0.218000 1.855000 2.073000 1 1
u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit/addra[8] u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit/inst_syn_1.addra[8]


Endpoint: u_cam_syn/data_r[0][0]_syn_121
1011 0.137000 1 1
Timing path: u_cam_syn/reg0_syn_755.clk->u_cam_syn/data_r[0][0]_syn_121
u_cam_syn/reg0_syn_755.clk
u_cam_syn/data_r[0][0]_syn_121
1013 0.137000 1.800000 1.937000 1 1
u_cam_syn/data_r[0][0] u_cam_syn/data_r[0][0]_syn_121.imb



Recovery check
1053 3
Endpoint: u_axi_rd2/u_rfifo/reg0_syn_43
1055 2.031000 1 1
Timing path: u_axi_rd2/u_rfifo/asy_r_rst0_reg_syn_4.clk->u_axi_rd2/u_rfifo/reg0_syn_43
u_axi_rd2/u_rfifo/asy_r_rst0_reg_syn_4.clk
u_axi_rd2/u_rfifo/reg0_syn_43
1057 2.031000 10.411000 8.380000 0 1
u_axi_rd2/u_rfifo/asy_r_rst1 u_axi_rd2/u_rfifo/reg0_syn_43.asr


Endpoint: u_axi_rd2/u_rfifo/rd_to_wr_cross_inst/reg0_syn_34
1095 2.031000 1 1
Timing path: u_axi_rd2/u_rfifo/asy_r_rst0_reg_syn_4.clk->u_axi_rd2/u_rfifo/rd_to_wr_cross_inst/reg0_syn_34
u_axi_rd2/u_rfifo/asy_r_rst0_reg_syn_4.clk
u_axi_rd2/u_rfifo/rd_to_wr_cross_inst/reg0_syn_34
1097 2.031000 10.411000 8.380000 0 1
u_axi_rd2/u_rfifo/asy_r_rst1 u_axi_rd2/u_rfifo/rd_to_wr_cross_inst/reg0_syn_34.asr


Endpoint: u_axi_rd2/u_rfifo/rd_to_wr_cross_inst/reg0_syn_31
1135 2.031000 1 1
Timing path: u_axi_rd2/u_rfifo/asy_r_rst0_reg_syn_4.clk->u_axi_rd2/u_rfifo/rd_to_wr_cross_inst/reg0_syn_31
u_axi_rd2/u_rfifo/asy_r_rst0_reg_syn_4.clk
u_axi_rd2/u_rfifo/rd_to_wr_cross_inst/reg0_syn_31
1137 2.031000 10.411000 8.380000 0 1
u_axi_rd2/u_rfifo/asy_r_rst1 u_axi_rd2/u_rfifo/rd_to_wr_cross_inst/reg0_syn_31.asr



Removal check
1175 3
Endpoint: axi_write3/u_wfifo/reg1_syn_48
1177 0.190000 1 1
Timing path: axi_write3/u_wfifo/asy_w_rst0_reg_syn_4.clk->axi_write3/u_wfifo/reg1_syn_48
axi_write3/u_wfifo/asy_w_rst0_reg_syn_4.clk
axi_write3/u_wfifo/reg1_syn_48
1179 0.190000 1.846000 2.036000 0 1
axi_write3/u_wfifo/asy_w_rst1 axi_write3/u_wfifo/reg1_syn_48.asr


Endpoint: axi_write3/u_wfifo/reg1_syn_46
1217 0.206000 1 1
Timing path: axi_write3/u_wfifo/asy_w_rst0_reg_syn_4.clk->axi_write3/u_wfifo/reg1_syn_46
axi_write3/u_wfifo/asy_w_rst0_reg_syn_4.clk
axi_write3/u_wfifo/reg1_syn_46
1219 0.206000 1.839000 2.045000 0 1
axi_write3/u_wfifo/asy_w_rst1 axi_write3/u_wfifo/reg1_syn_46.asr


Endpoint: axi_write3/u_wfifo/reg1_syn_40
1257 0.206000 1 1
Timing path: axi_write3/u_wfifo/asy_w_rst0_reg_syn_4.clk->axi_write3/u_wfifo/reg1_syn_40
axi_write3/u_wfifo/asy_w_rst0_reg_syn_4.clk
axi_write3/u_wfifo/reg1_syn_40
1259 0.206000 1.839000 2.045000 0 1
axi_write3/u_wfifo/asy_w_rst1 axi_write3/u_wfifo/reg1_syn_40.asr



Period check
1297 2
Endpoint: u_isp_top/u_VIP_Gray_Median_Filter/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/u_blk_mem_gen_01/inst_syn_1.clkb
1301 4.660000 1 0

Endpoint: u_isp_top/u_VIP_Gray_Median_Filter/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/u_blk_mem_gen_0/inst_syn_1.clkb
1302 4.660000 1 0



clock: S_serial_clk
1303 222 100 2
Setup check
1313 3
Endpoint: u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_50
1313 0.039000 2 2
Timing path: u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_47.clk->u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_50
u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_47.clk
u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_50
1315 0.039000 5.020000 4.981000 1 1
u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/S_shift_data[2] u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_50.ie

Timing path: u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/S_load_en_2d_reg_syn_4.clk->u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_50
u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/S_load_en_2d_reg_syn_4.clk
u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_50
1353 0.257000 5.020000 4.763000 1 1
u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/S_load_en_2d u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_50.ic


Endpoint: u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_44
1391 0.041000 1 1
Timing path: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u0_hdmi_tmds_encode/reg0_syn_50.clk->u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_44
u_hdmi_tx/u_hdmi_tx_controller_wrapper/u0_hdmi_tmds_encode/reg0_syn_50.clk
u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_44
1393 0.041000 4.757000 4.716000 1 1
u_hdmi_tx/u_hdmi2phy_wrapper/I_tmds_channel_0[2] u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_44.ie


Endpoint: u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_50
1431 0.064000 1 1
Timing path: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u0_hdmi_tmds_encode/reg0_syn_44.clk->u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_50
u_hdmi_tx/u_hdmi_tx_controller_wrapper/u0_hdmi_tmds_encode/reg0_syn_44.clk
u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_50
1433 0.064000 4.757000 4.693000 1 1
u_hdmi_tx/u_hdmi2phy_wrapper/I_tmds_channel_0[9] u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_50.imf



Hold check
1471 3
Endpoint: u_hdmi_tx/u_hdmi2phy_wrapper/u1_lane_lvds_10_1/reg1_syn_44
1473 0.111000 1 1
Timing path: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u1_hdmi_tmds_encode/reg0_syn_56.clk->u_hdmi_tx/u_hdmi2phy_wrapper/u1_lane_lvds_10_1/reg1_syn_44
u_hdmi_tx/u_hdmi_tx_controller_wrapper/u1_hdmi_tmds_encode/reg0_syn_56.clk
u_hdmi_tx/u_hdmi2phy_wrapper/u1_lane_lvds_10_1/reg1_syn_44
1475 0.111000 3.980000 4.091000 1 1
u_hdmi_tx/u_hdmi2phy_wrapper/I_tmds_channel_1[0] u_hdmi_tx/u_hdmi2phy_wrapper/u1_lane_lvds_10_1/reg1_syn_44.id


Endpoint: u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_47
1513 0.111000 1 1
Timing path: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u0_hdmi_tmds_encode/reg0_syn_50.clk->u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_47
u_hdmi_tx/u_hdmi_tx_controller_wrapper/u0_hdmi_tmds_encode/reg0_syn_50.clk
u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_47
1515 0.111000 3.981000 4.092000 1 1
u_hdmi_tx/u_hdmi2phy_wrapper/I_tmds_channel_0[4] u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_47.id


Endpoint: u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_50
1553 0.146000 1 1
Timing path: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u0_hdmi_tmds_encode/reg0_syn_47.clk->u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_50
u_hdmi_tx/u_hdmi_tx_controller_wrapper/u0_hdmi_tmds_encode/reg0_syn_47.clk
u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_50
1555 0.146000 1.861000 2.007000 1 1
u_hdmi_tx/u_hdmi2phy_wrapper/I_tmds_channel_0[5] u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/reg1_syn_50.id




clock: clk_25m
1595 0 0 0

clock: cam_clk_27m
1605 0 0 0

clock: cpu_clk_70m
1613 1333804 8290 4
Setup check
1623 3
Endpoint: u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_16
1623 16.815000 2019 3
Timing path: u_soft_ps_wrapper/SoC_Demo/CORE/al_34177cea_syn_6.clk->u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_16
u_soft_ps_wrapper/SoC_Demo/CORE/al_34177cea_syn_6.clk
u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_16
1625 16.815000 33.278000 16.463000 8 8
u_soft_ps_wrapper/SoC_Demo/CORE/al_85a2bdb0[6] u_soft_ps_wrapper/SoC_Demo/CORE/al_bd8f6d2b_syn_7.ia
u_soft_ps_wrapper/SoC_Demo/CORE/al_40a6f08c[29] u_soft_ps_wrapper/SoC_Demo/CORE/al_d341b1bd_syn_7.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_da9c21fb u_soft_ps_wrapper/SoC_Demo/CORE/al_ecaca92d_syn_6.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_2c3e73df u_soft_ps_wrapper/SoC_Demo/CORE/al_f4023da1_syn_4.ia
u_soft_ps_wrapper/SoC_Demo/CORE/al_ee66e790 u_soft_ps_wrapper/SoC_Demo/CORE/al_585fb978_syn_1.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_dd37dc5d u_soft_ps_wrapper/SoC_Demo/CORE/al_19e59acc_syn_1.ib
u_soft_ps_wrapper/SoC_Demo/CORE/al_c4d4b7f5 u_soft_ps_wrapper/SoC_Demo/CORE/al_d7da2325_syn_1.ic
u_soft_ps_wrapper/SoC_Demo/CORE/al_40185430[13] u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_16.addra[12]

Timing path: u_soft_ps_wrapper/SoC_Demo/CORE/al_34177cea_syn_6.clk->u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_16
u_soft_ps_wrapper/SoC_Demo/CORE/al_34177cea_syn_6.clk
u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_16
1685 16.817000 33.278000 16.461000 8 8
u_soft_ps_wrapper/SoC_Demo/CORE/al_85a2bdb0[6] u_soft_ps_wrapper/SoC_Demo/CORE/al_bd8f6d2b_syn_7.ia
u_soft_ps_wrapper/SoC_Demo/CORE/al_40a6f08c[30] u_soft_ps_wrapper/SoC_Demo/CORE/al_d341b1bd_syn_7.ic
u_soft_ps_wrapper/SoC_Demo/CORE/al_da9c21fb u_soft_ps_wrapper/SoC_Demo/CORE/al_ecaca92d_syn_6.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_2c3e73df u_soft_ps_wrapper/SoC_Demo/CORE/al_f4023da1_syn_4.ia
u_soft_ps_wrapper/SoC_Demo/CORE/al_ee66e790 u_soft_ps_wrapper/SoC_Demo/CORE/al_585fb978_syn_1.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_dd37dc5d u_soft_ps_wrapper/SoC_Demo/CORE/al_19e59acc_syn_1.ib
u_soft_ps_wrapper/SoC_Demo/CORE/al_c4d4b7f5 u_soft_ps_wrapper/SoC_Demo/CORE/al_d7da2325_syn_1.ic
u_soft_ps_wrapper/SoC_Demo/CORE/al_40185430[13] u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_16.addra[12]

Timing path: u_soft_ps_wrapper/SoC_Demo/CORE/al_34177cea_syn_6.clk->u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_16
u_soft_ps_wrapper/SoC_Demo/CORE/al_34177cea_syn_6.clk
u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_16
1745 16.884000 33.278000 16.394000 8 8
u_soft_ps_wrapper/SoC_Demo/CORE/al_85a2bdb0[6] u_soft_ps_wrapper/SoC_Demo/CORE/al_bd8f6d2b_syn_7.ia
u_soft_ps_wrapper/SoC_Demo/CORE/al_40a6f08c[29] u_soft_ps_wrapper/SoC_Demo/CORE/al_d341b1bd_syn_7.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_da9c21fb u_soft_ps_wrapper/SoC_Demo/CORE/al_ecaca92d_syn_6.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_2c3e73df u_soft_ps_wrapper/SoC_Demo/CORE/al_f4023da1_syn_4.ia
u_soft_ps_wrapper/SoC_Demo/CORE/al_ee66e790 u_soft_ps_wrapper/SoC_Demo/CORE/al_585fb978_syn_1.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_dd37dc5d u_soft_ps_wrapper/SoC_Demo/CORE/al_265c026d_syn_1.ib
u_soft_ps_wrapper/SoC_Demo/CORE/al_4a696460 u_soft_ps_wrapper/SoC_Demo/CORE/al_ca10fa69_syn_1.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_40185430[9] u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_16.addra[8]


Endpoint: u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_21
1805 16.948000 1424 3
Timing path: u_soft_ps_wrapper/SoC_Demo/CORE/al_34177cea_syn_6.clk->u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_21
u_soft_ps_wrapper/SoC_Demo/CORE/al_34177cea_syn_6.clk
u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_21
1807 16.948000 33.187000 16.239000 8 8
u_soft_ps_wrapper/SoC_Demo/CORE/al_85a2bdb0[6] u_soft_ps_wrapper/SoC_Demo/CORE/al_bd8f6d2b_syn_7.ia
u_soft_ps_wrapper/SoC_Demo/CORE/al_40a6f08c[29] u_soft_ps_wrapper/SoC_Demo/CORE/al_d341b1bd_syn_7.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_da9c21fb u_soft_ps_wrapper/SoC_Demo/CORE/al_ecaca92d_syn_6.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_2c3e73df u_soft_ps_wrapper/SoC_Demo/CORE/al_f4023da1_syn_4.ia
u_soft_ps_wrapper/SoC_Demo/CORE/al_ee66e790 u_soft_ps_wrapper/SoC_Demo/CORE/al_585fb978_syn_1.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_dd37dc5d u_soft_ps_wrapper/SoC_Demo/CORE/al_c2bf6cc5_syn_1.ib
u_soft_ps_wrapper/SoC_Demo/CORE/al_2418b5af u_soft_ps_wrapper/SoC_Demo/CORE/al_fd9e1266_syn_1.ima
u_soft_ps_wrapper/SoC_Demo/CORE/al_40185430[8] u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_21.addra[7]

Timing path: u_soft_ps_wrapper/SoC_Demo/CORE/al_34177cea_syn_6.clk->u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_21
u_soft_ps_wrapper/SoC_Demo/CORE/al_34177cea_syn_6.clk
u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_21
1867 16.950000 33.187000 16.237000 8 8
u_soft_ps_wrapper/SoC_Demo/CORE/al_85a2bdb0[6] u_soft_ps_wrapper/SoC_Demo/CORE/al_bd8f6d2b_syn_7.ia
u_soft_ps_wrapper/SoC_Demo/CORE/al_40a6f08c[30] u_soft_ps_wrapper/SoC_Demo/CORE/al_d341b1bd_syn_7.ic
u_soft_ps_wrapper/SoC_Demo/CORE/al_da9c21fb u_soft_ps_wrapper/SoC_Demo/CORE/al_ecaca92d_syn_6.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_2c3e73df u_soft_ps_wrapper/SoC_Demo/CORE/al_f4023da1_syn_4.ia
u_soft_ps_wrapper/SoC_Demo/CORE/al_ee66e790 u_soft_ps_wrapper/SoC_Demo/CORE/al_585fb978_syn_1.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_dd37dc5d u_soft_ps_wrapper/SoC_Demo/CORE/al_c2bf6cc5_syn_1.ib
u_soft_ps_wrapper/SoC_Demo/CORE/al_2418b5af u_soft_ps_wrapper/SoC_Demo/CORE/al_fd9e1266_syn_1.ima
u_soft_ps_wrapper/SoC_Demo/CORE/al_40185430[8] u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_21.addra[7]

Timing path: u_soft_ps_wrapper/SoC_Demo/CORE/al_34177cea_syn_6.clk->u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_21
u_soft_ps_wrapper/SoC_Demo/CORE/al_34177cea_syn_6.clk
u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_21
1927 17.082000 33.187000 16.105000 8 8
u_soft_ps_wrapper/SoC_Demo/CORE/al_85a2bdb0[6] u_soft_ps_wrapper/SoC_Demo/CORE/al_bd8f6d2b_syn_7.ia
u_soft_ps_wrapper/SoC_Demo/CORE/al_40a6f08c[29] u_soft_ps_wrapper/SoC_Demo/CORE/al_d341b1bd_syn_7.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_da9c21fb u_soft_ps_wrapper/SoC_Demo/CORE/al_ecaca92d_syn_6.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_2c3e73df u_soft_ps_wrapper/SoC_Demo/CORE/al_f4023da1_syn_4.ia
u_soft_ps_wrapper/SoC_Demo/CORE/al_ee66e790 u_soft_ps_wrapper/SoC_Demo/CORE/al_585fb978_syn_1.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_dd37dc5d u_soft_ps_wrapper/SoC_Demo/CORE/al_19e59acc_syn_1.ib
u_soft_ps_wrapper/SoC_Demo/CORE/al_c4d4b7f5 u_soft_ps_wrapper/SoC_Demo/CORE/al_d7da2325_syn_1.ic
u_soft_ps_wrapper/SoC_Demo/CORE/al_40185430[13] u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_21.addra[12]


Endpoint: u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_1
1987 17.006000 2019 3
Timing path: u_soft_ps_wrapper/SoC_Demo/CORE/al_34177cea_syn_6.clk->u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_1
u_soft_ps_wrapper/SoC_Demo/CORE/al_34177cea_syn_6.clk
u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_1
1989 17.006000 33.280000 16.274000 8 8
u_soft_ps_wrapper/SoC_Demo/CORE/al_85a2bdb0[6] u_soft_ps_wrapper/SoC_Demo/CORE/al_bd8f6d2b_syn_7.ia
u_soft_ps_wrapper/SoC_Demo/CORE/al_40a6f08c[29] u_soft_ps_wrapper/SoC_Demo/CORE/al_d341b1bd_syn_7.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_da9c21fb u_soft_ps_wrapper/SoC_Demo/CORE/al_ecaca92d_syn_6.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_2c3e73df u_soft_ps_wrapper/SoC_Demo/CORE/al_f4023da1_syn_4.ia
u_soft_ps_wrapper/SoC_Demo/CORE/al_ee66e790 u_soft_ps_wrapper/SoC_Demo/CORE/al_585fb978_syn_1.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_dd37dc5d u_soft_ps_wrapper/SoC_Demo/CORE/al_19e59acc_syn_1.ib
u_soft_ps_wrapper/SoC_Demo/CORE/al_c4d4b7f5 u_soft_ps_wrapper/SoC_Demo/CORE/al_d7da2325_syn_1.ic
u_soft_ps_wrapper/SoC_Demo/CORE/al_40185430[13] u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_1.addra[12]

Timing path: u_soft_ps_wrapper/SoC_Demo/CORE/al_34177cea_syn_6.clk->u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_1
u_soft_ps_wrapper/SoC_Demo/CORE/al_34177cea_syn_6.clk
u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_1
2049 17.008000 33.280000 16.272000 8 8
u_soft_ps_wrapper/SoC_Demo/CORE/al_85a2bdb0[6] u_soft_ps_wrapper/SoC_Demo/CORE/al_bd8f6d2b_syn_7.ia
u_soft_ps_wrapper/SoC_Demo/CORE/al_40a6f08c[30] u_soft_ps_wrapper/SoC_Demo/CORE/al_d341b1bd_syn_7.ic
u_soft_ps_wrapper/SoC_Demo/CORE/al_da9c21fb u_soft_ps_wrapper/SoC_Demo/CORE/al_ecaca92d_syn_6.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_2c3e73df u_soft_ps_wrapper/SoC_Demo/CORE/al_f4023da1_syn_4.ia
u_soft_ps_wrapper/SoC_Demo/CORE/al_ee66e790 u_soft_ps_wrapper/SoC_Demo/CORE/al_585fb978_syn_1.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_dd37dc5d u_soft_ps_wrapper/SoC_Demo/CORE/al_19e59acc_syn_1.ib
u_soft_ps_wrapper/SoC_Demo/CORE/al_c4d4b7f5 u_soft_ps_wrapper/SoC_Demo/CORE/al_d7da2325_syn_1.ic
u_soft_ps_wrapper/SoC_Demo/CORE/al_40185430[13] u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_1.addra[12]

Timing path: u_soft_ps_wrapper/SoC_Demo/CORE/al_34177cea_syn_6.clk->u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_1
u_soft_ps_wrapper/SoC_Demo/CORE/al_34177cea_syn_6.clk
u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_1
2109 17.048000 33.280000 16.232000 8 8
u_soft_ps_wrapper/SoC_Demo/CORE/al_85a2bdb0[6] u_soft_ps_wrapper/SoC_Demo/CORE/al_bd8f6d2b_syn_7.ia
u_soft_ps_wrapper/SoC_Demo/CORE/al_40a6f08c[29] u_soft_ps_wrapper/SoC_Demo/CORE/al_d341b1bd_syn_7.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_da9c21fb u_soft_ps_wrapper/SoC_Demo/CORE/al_ecaca92d_syn_6.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_2c3e73df u_soft_ps_wrapper/SoC_Demo/CORE/al_f4023da1_syn_4.ia
u_soft_ps_wrapper/SoC_Demo/CORE/al_ee66e790 u_soft_ps_wrapper/SoC_Demo/CORE/al_585fb978_syn_1.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_dd37dc5d u_soft_ps_wrapper/SoC_Demo/CORE/al_265c026d_syn_1.ib
u_soft_ps_wrapper/SoC_Demo/CORE/al_4a696460 u_soft_ps_wrapper/SoC_Demo/CORE/al_ca10fa69_syn_1.imb
u_soft_ps_wrapper/SoC_Demo/CORE/al_40185430[9] u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_1.addra[8]



Hold check
2169 3
Endpoint: u_soft_ps_wrapper/SoC_Demo/CORE/al_b64c0b48_syn_1/POU_p_reg
2171 0.138000 1485 3
Timing path: u_soft_ps_wrapper/SoC_Demo/CORE/al_b64c0b48_syn_1/M_reg.clk->u_soft_ps_wrapper/SoC_Demo/CORE/al_b64c0b48_syn_1/POU_p_reg
u_soft_ps_wrapper/SoC_Demo/CORE/al_b64c0b48_syn_1/M_reg.clk
u_soft_ps_wrapper/SoC_Demo/CORE/al_b64c0b48_syn_1/POU_p_reg
2173 0.138000 2.282000 2.420000 2 2
M_reg_syn_946[44] u_soft_ps_wrapper/SoC_Demo/CORE/al_b64c0b48_syn_1/_tadd.x1_special[45]
POU_p_reg_syn_1[53] u_soft_ps_wrapper/SoC_Demo/CORE/al_b64c0b48_syn_1/POU_p_reg.d[53]

Timing path: u_soft_ps_wrapper/SoC_Demo/CORE/al_b64c0b48_syn_1/M_reg.clk->u_soft_ps_wrapper/SoC_Demo/CORE/al_b64c0b48_syn_1/POU_p_reg
u_soft_ps_wrapper/SoC_Demo/CORE/al_b64c0b48_syn_1/M_reg.clk
u_soft_ps_wrapper/SoC_Demo/CORE/al_b64c0b48_syn_1/POU_p_reg
2223 0.138000 2.282000 2.420000 2 2
M_reg_syn_946[44] u_soft_ps_wrapper/SoC_Demo/CORE/al_b64c0b48_syn_1/_tadd.x1_special[46]
POU_p_reg_syn_1[53] u_soft_ps_wrapper/SoC_Demo/CORE/al_b64c0b48_syn_1/POU_p_reg.d[53]

Timing path: u_soft_ps_wrapper/SoC_Demo/CORE/al_b64c0b48_syn_1/M_reg.clk->u_soft_ps_wrapper/SoC_Demo/CORE/al_b64c0b48_syn_1/POU_p_reg
u_soft_ps_wrapper/SoC_Demo/CORE/al_b64c0b48_syn_1/M_reg.clk
u_soft_ps_wrapper/SoC_Demo/CORE/al_b64c0b48_syn_1/POU_p_reg
2273 0.138000 2.282000 2.420000 2 2
M_reg_syn_946[44] u_soft_ps_wrapper/SoC_Demo/CORE/al_b64c0b48_syn_1/_tadd.x1_special[47]
POU_p_reg_syn_1[53] u_soft_ps_wrapper/SoC_Demo/CORE/al_b64c0b48_syn_1/POU_p_reg.d[53]


Endpoint: u_soft_ps_wrapper/SoC_Demo/CORE/al_bb51d58b_syn_7
2323 0.168000 1 1
Timing path: u_soft_ps_wrapper/SoC_Demo/CORE/al_a5556141_syn_7.clk->u_soft_ps_wrapper/SoC_Demo/CORE/al_bb51d58b_syn_7
u_soft_ps_wrapper/SoC_Demo/CORE/al_a5556141_syn_7.clk
u_soft_ps_wrapper/SoC_Demo/CORE/al_bb51d58b_syn_7
2325 0.168000 2.258000 2.426000 0 1
u_soft_ps_wrapper/SoC_Demo/CORE/al_25fbce42[16] u_soft_ps_wrapper/SoC_Demo/CORE/al_bb51d58b_syn_7.ima


Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_lane0_hs_detect/S_mipi_lp_p_2d_reg_syn_7
2371 0.168000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_lane0_hs_detect/S_mipi_lp_p_1d_reg_syn_6.clk->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_lane0_hs_detect/S_mipi_lp_p_2d_reg_syn_7
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_lane0_hs_detect/S_mipi_lp_p_1d_reg_syn_6.clk
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_lane0_hs_detect/S_mipi_lp_p_2d_reg_syn_7
2373 0.168000 2.390000 2.558000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_lane0_hs_detect/S_mipi_lp_p_1d u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_lane0_hs_detect/S_mipi_lp_p_2d_reg_syn_7.ima



Recovery check
2419 3
Endpoint: u_soft_ps_wrapper/SoC_Demo/CORE/al_b08ad2a1_syn_7
2421 23.615000 1 1
Timing path: u_soft_ps_wrapper/SoC_Demo/CORE/al_e490898a_syn_7.clk->u_soft_ps_wrapper/SoC_Demo/CORE/al_b08ad2a1_syn_7
u_soft_ps_wrapper/SoC_Demo/CORE/al_e490898a_syn_7.clk
u_soft_ps_wrapper/SoC_Demo/CORE/al_b08ad2a1_syn_7
2423 23.615000 33.633000 10.018000 1 2
u_soft_ps_wrapper/SoC_Demo/CORE/al_50debbc6 u_soft_ps_wrapper/SoC_Demo/APB_GPIOA/reg1_syn_188.imf
u_soft_ps_wrapper/SoC_Demo/CORE/SYS_RST_o_syn_78 u_soft_ps_wrapper/SoC_Demo/CORE/al_b08ad2a1_syn_7.asr


Endpoint: u_soft_ps_wrapper/SoC_Demo/CORE/al_7b2fce8_syn_7
2471 23.615000 1 1
Timing path: u_soft_ps_wrapper/SoC_Demo/CORE/al_e490898a_syn_7.clk->u_soft_ps_wrapper/SoC_Demo/CORE/al_7b2fce8_syn_7
u_soft_ps_wrapper/SoC_Demo/CORE/al_e490898a_syn_7.clk
u_soft_ps_wrapper/SoC_Demo/CORE/al_7b2fce8_syn_7
2473 23.615000 33.633000 10.018000 1 2
u_soft_ps_wrapper/SoC_Demo/CORE/al_50debbc6 u_soft_ps_wrapper/SoC_Demo/APB_GPIOA/reg1_syn_188.imf
u_soft_ps_wrapper/SoC_Demo/CORE/SYS_RST_o_syn_78 u_soft_ps_wrapper/SoC_Demo/CORE/al_7b2fce8_syn_7.asr


Endpoint: u_soft_ps_wrapper/SoC_Demo/CORE/al_8d2f424_syn_6
2521 23.615000 1 1
Timing path: u_soft_ps_wrapper/SoC_Demo/CORE/al_e490898a_syn_7.clk->u_soft_ps_wrapper/SoC_Demo/CORE/al_8d2f424_syn_6
u_soft_ps_wrapper/SoC_Demo/CORE/al_e490898a_syn_7.clk
u_soft_ps_wrapper/SoC_Demo/CORE/al_8d2f424_syn_6
2523 23.615000 33.633000 10.018000 1 2
u_soft_ps_wrapper/SoC_Demo/CORE/al_50debbc6 u_soft_ps_wrapper/SoC_Demo/APB_GPIOA/reg1_syn_188.imf
u_soft_ps_wrapper/SoC_Demo/CORE/SYS_RST_o_syn_78 u_soft_ps_wrapper/SoC_Demo/CORE/al_8d2f424_syn_6.asr



Removal check
2571 3
Endpoint: u_soft_ps_wrapper/SoC_Demo/APB_I2CMASTER/i2c_master_top/reg1_syn_41
2573 0.579000 1 1
Timing path: u_soft_ps_wrapper/SoC_Demo/CORE/al_e490898a_syn_7.clk->u_soft_ps_wrapper/SoC_Demo/APB_I2CMASTER/i2c_master_top/reg1_syn_41
u_soft_ps_wrapper/SoC_Demo/CORE/al_e490898a_syn_7.clk
u_soft_ps_wrapper/SoC_Demo/APB_I2CMASTER/i2c_master_top/reg1_syn_41
2575 0.579000 2.265000 2.844000 1 2
u_soft_ps_wrapper/SoC_Demo/CORE/al_50debbc6 u_soft_ps_wrapper/SoC_Demo/APB_GPIOA/reg1_syn_187.imf
u_soft_ps_wrapper/SoC_Demo/CORE/SYS_RST_o_syn_77 u_soft_ps_wrapper/SoC_Demo/APB_I2CMASTER/i2c_master_top/reg1_syn_41.asr


Endpoint: u_soft_ps_wrapper/SoC_Demo/CORE/al_d84a40c4_syn_6
2623 0.619000 1 1
Timing path: u_soft_ps_wrapper/SoC_Demo/CORE/al_e490898a_syn_7.clk->u_soft_ps_wrapper/SoC_Demo/CORE/al_d84a40c4_syn_6
u_soft_ps_wrapper/SoC_Demo/CORE/al_e490898a_syn_7.clk
u_soft_ps_wrapper/SoC_Demo/CORE/al_d84a40c4_syn_6
2625 0.619000 2.263000 2.882000 1 2
u_soft_ps_wrapper/SoC_Demo/CORE/al_50debbc6 u_soft_ps_wrapper/SoC_Demo/APB_GPIOA/reg1_syn_184.imf
u_soft_ps_wrapper/SoC_Demo/CORE/SYS_RST_o_syn_74 u_soft_ps_wrapper/SoC_Demo/CORE/al_d84a40c4_syn_6.asr


Endpoint: u_soft_ps_wrapper/SoC_Demo/CORE/al_4dcac4e_syn_7
2673 0.624000 1 1
Timing path: u_soft_ps_wrapper/SoC_Demo/CORE/al_e490898a_syn_7.clk->u_soft_ps_wrapper/SoC_Demo/CORE/al_4dcac4e_syn_7
u_soft_ps_wrapper/SoC_Demo/CORE/al_e490898a_syn_7.clk
u_soft_ps_wrapper/SoC_Demo/CORE/al_4dcac4e_syn_7
2675 0.624000 2.266000 2.890000 1 2
u_soft_ps_wrapper/SoC_Demo/CORE/al_50debbc6 u_soft_ps_wrapper/SoC_Demo/APB_GPIOA/reg1_syn_187.imf
u_soft_ps_wrapper/SoC_Demo/CORE/SYS_RST_o_syn_77 u_soft_ps_wrapper/SoC_Demo/CORE/al_4dcac4e_syn_7.asr




clock: U_PLL/pll_inst.clkc[3]
2725 0 0 0

clock: U_PLL/pll_inst.clkc[4]
2735 0 0 0

clock: u_uifdma_axi_ddr/u_ddr_phy/u_clk/u_pll0/pll_inst.clkc[0]
2745 0 0 0

clock: u_uifdma_axi_ddr/u_ddr_phy/phy_clk
2755 0 0 0

clock: u_uifdma_axi_ddr/u_ddr_phy/ddr_clk
2765 0 0 0

clock: u_uifdma_axi_ddr/u_ddr_phy/mcu_clk
2773 183858 4048 4
Setup check
2783 3
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10
2783 7.379000 367 3
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_arbitration_isValid_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_arbitration_isValid_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10
2785 7.379000 28.507000 21.128000 10 11
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_arbitration_isValid u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg2_syn_15.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_17 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg6_syn_9.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/_zz_118_ u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg39_syn_15.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_arbitration_isFiring_n2_dup_3 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_reg_syn_3.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_injector_decodeInput_ready u_uifdma_axi_ddr/u_ddr_axi/al_f5815491_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_73 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_87.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_iBusRsp_stages_2_output_ready u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/memory_to_writeBack_MEMORY_ENABLE_reg_syn_7.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_33 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_38.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram_io_bus_cmd_valid_n u_uifdma_axi_ddr/u_ddr_axi/al_dc072087_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_36 u_uifdma_axi_ddr/u_ddr_axi/al_930568c0_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[0]_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10.csa[2]

Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/bus_rsp_valid_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/bus_rsp_valid_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10
2851 7.537000 28.507000 20.970000 11 12
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/bus_rsp_valid u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_94.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg17_syn_164.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_to_memory_REGFILE_WRITE_DATA_b_n1 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_84.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_to_memory_REGFILE_WRITE_DATA_b_n u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg39_syn_15.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_arbitration_isFiring_n2_dup_3 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_reg_syn_3.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_injector_decodeInput_ready u_uifdma_axi_ddr/u_ddr_axi/al_f5815491_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_73 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_87.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_iBusRsp_stages_2_output_ready u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/memory_to_writeBack_MEMORY_ENABLE_reg_syn_7.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_33 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_38.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram_io_bus_cmd_valid_n u_uifdma_axi_ddr/u_ddr_axi/al_dc072087_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_36 u_uifdma_axi_ddr/u_ddr_axi/al_930568c0_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[0]_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10.csa[2]

Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg29_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg29_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10
2919 7.607000 28.507000 20.900000 10 11
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/decode_to_execute_SRC2[3] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg2_syn_15.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_17 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg6_syn_9.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/_zz_118_ u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg39_syn_15.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_arbitration_isFiring_n2_dup_3 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_reg_syn_3.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_injector_decodeInput_ready u_uifdma_axi_ddr/u_ddr_axi/al_f5815491_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_73 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_87.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_iBusRsp_stages_2_output_ready u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/memory_to_writeBack_MEMORY_ENABLE_reg_syn_7.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_33 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_38.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram_io_bus_cmd_valid_n u_uifdma_axi_ddr/u_ddr_axi/al_dc072087_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_36 u_uifdma_axi_ddr/u_ddr_axi/al_930568c0_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[0]_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10.csa[2]


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10
2985 7.492000 367 3
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_arbitration_isValid_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_arbitration_isValid_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10
2987 7.492000 28.487000 20.995000 10 11
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_arbitration_isValid u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg2_syn_15.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_17 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg6_syn_9.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/_zz_118_ u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg39_syn_15.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_arbitration_isFiring_n2_dup_3 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_reg_syn_3.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_injector_decodeInput_ready u_uifdma_axi_ddr/u_ddr_axi/al_f5815491_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_73 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_87.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_iBusRsp_stages_2_output_ready u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/memory_to_writeBack_MEMORY_ENABLE_reg_syn_7.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_33 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_38.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram_io_bus_cmd_valid_n u_uifdma_axi_ddr/u_ddr_axi/al_dc072087_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_36 u_uifdma_axi_ddr/u_ddr_axi/al_930568c0_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/wea_syn_12 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10.wea

Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/bus_rsp_valid_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/bus_rsp_valid_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10
3053 7.650000 28.487000 20.837000 11 12
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/bus_rsp_valid u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_94.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg17_syn_164.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_to_memory_REGFILE_WRITE_DATA_b_n1 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_84.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_to_memory_REGFILE_WRITE_DATA_b_n u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg39_syn_15.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_arbitration_isFiring_n2_dup_3 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_reg_syn_3.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_injector_decodeInput_ready u_uifdma_axi_ddr/u_ddr_axi/al_f5815491_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_73 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_87.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_iBusRsp_stages_2_output_ready u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/memory_to_writeBack_MEMORY_ENABLE_reg_syn_7.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_33 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_38.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram_io_bus_cmd_valid_n u_uifdma_axi_ddr/u_ddr_axi/al_dc072087_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_36 u_uifdma_axi_ddr/u_ddr_axi/al_930568c0_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/wea_syn_12 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10.wea

Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg29_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg29_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10
3121 7.720000 28.487000 20.767000 10 11
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/decode_to_execute_SRC2[3] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg2_syn_15.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_17 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg6_syn_9.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/_zz_118_ u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg39_syn_15.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_arbitration_isFiring_n2_dup_3 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_reg_syn_3.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_injector_decodeInput_ready u_uifdma_axi_ddr/u_ddr_axi/al_f5815491_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_73 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_87.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_iBusRsp_stages_2_output_ready u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/memory_to_writeBack_MEMORY_ENABLE_reg_syn_7.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_33 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_38.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram_io_bus_cmd_valid_n u_uifdma_axi_ddr/u_ddr_axi/al_dc072087_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_36 u_uifdma_axi_ddr/u_ddr_axi/al_930568c0_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/wea_syn_12 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10.wea


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4
3187 7.949000 367 3
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_arbitration_isValid_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_arbitration_isValid_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4
3189 7.949000 28.509000 20.560000 10 11
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_arbitration_isValid u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg2_syn_15.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_17 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg6_syn_9.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/_zz_118_ u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg39_syn_15.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_arbitration_isFiring_n2_dup_3 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_reg_syn_3.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_injector_decodeInput_ready u_uifdma_axi_ddr/u_ddr_axi/al_f5815491_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_73 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_87.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_iBusRsp_stages_2_output_ready u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/memory_to_writeBack_MEMORY_ENABLE_reg_syn_7.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_33 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_38.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram_io_bus_cmd_valid_n u_uifdma_axi_ddr/u_ddr_axi/al_dc072087_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_36 u_uifdma_axi_ddr/u_ddr_axi/al_930568c0_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[0]_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4.csa[2]

Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/bus_rsp_valid_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/bus_rsp_valid_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4
3255 8.107000 28.509000 20.402000 11 12
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/bus_rsp_valid u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_94.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg17_syn_164.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_to_memory_REGFILE_WRITE_DATA_b_n1 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_84.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_to_memory_REGFILE_WRITE_DATA_b_n u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg39_syn_15.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_arbitration_isFiring_n2_dup_3 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_reg_syn_3.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_injector_decodeInput_ready u_uifdma_axi_ddr/u_ddr_axi/al_f5815491_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_73 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_87.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_iBusRsp_stages_2_output_ready u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/memory_to_writeBack_MEMORY_ENABLE_reg_syn_7.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_33 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_38.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram_io_bus_cmd_valid_n u_uifdma_axi_ddr/u_ddr_axi/al_dc072087_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_36 u_uifdma_axi_ddr/u_ddr_axi/al_930568c0_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[0]_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4.csa[2]

Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg29_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg29_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4
3323 8.177000 28.509000 20.332000 10 11
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/decode_to_execute_SRC2[3] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg2_syn_15.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_17 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg6_syn_9.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/_zz_118_ u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg39_syn_15.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/execute_arbitration_isFiring_n2_dup_3 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_reg_syn_3.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_injector_decodeInput_ready u_uifdma_axi_ddr/u_ddr_axi/al_f5815491_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_73 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_inc_n1_syn_87.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_iBusRsp_stages_2_output_ready u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/memory_to_writeBack_MEMORY_ENABLE_reg_syn_7.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_33 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_38.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram_io_bus_cmd_valid_n u_uifdma_axi_ddr/u_ddr_axi/al_dc072087_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[2]_syn_36 u_uifdma_axi_ddr/u_ddr_axi/al_930568c0_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter_io_masterBus_cmd_payload_mask[0]_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4.csa[2]



Hold check
3389 3
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_tx/uart_tx_ctl_i0/reg2_syn_12
3391 0.159000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_rx/uart_baud_gen_rx_i0/baud_x16_en_reg_reg_syn_11.clk->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_tx/uart_tx_ctl_i0/reg2_syn_12
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_rx/uart_baud_gen_rx_i0/baud_x16_en_reg_reg_syn_11.clk
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_tx/uart_tx_ctl_i0/reg2_syn_12
3393 0.159000 4.331000 4.490000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_rx/uart_baud_gen_rx_i0/baud_x16_en_reg u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_tx/uart_tx_ctl_i0/reg2_syn_12.ceb


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_tx/uart_tx_ctl_i0/reg2_syn_12
3439 0.159000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_rx/uart_baud_gen_rx_i0/baud_x16_en_reg_reg_syn_11.clk->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_tx/uart_tx_ctl_i0/reg2_syn_12
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_rx/uart_baud_gen_rx_i0/baud_x16_en_reg_reg_syn_11.clk
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_tx/uart_tx_ctl_i0/reg2_syn_12
3441 0.159000 4.331000 4.490000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_rx/uart_baud_gen_rx_i0/baud_x16_en_reg u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_tx/uart_tx_ctl_i0/reg2_syn_12.cea


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_tx/uart_tx_ctl_i0/reg1_syn_21
3487 0.159000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_rx/uart_baud_gen_rx_i0/baud_x16_en_reg_reg_syn_11.clk->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_tx/uart_tx_ctl_i0/reg1_syn_21
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_rx/uart_baud_gen_rx_i0/baud_x16_en_reg_reg_syn_11.clk
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_tx/uart_tx_ctl_i0/reg1_syn_21
3489 0.159000 4.331000 4.490000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_rx/uart_baud_gen_rx_i0/baud_x16_en_reg u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_tx/uart_tx_ctl_i0/reg1_syn_21.ceb



Recovery check
3535 3
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg8_syn_160
3537 17.266000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_22.clk->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg8_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_22.clk
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg8_syn_160
3539 17.266000 29.126000 11.860000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/resetCtrl_mainClkReset_dup_4 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg8_syn_160.asr


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg8_syn_158
3585 17.266000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_22.clk->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg8_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_22.clk
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg8_syn_158
3587 17.266000 29.126000 11.860000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/resetCtrl_mainClkReset_dup_4 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg8_syn_158.asr


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg8_syn_156
3633 17.266000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_22.clk->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg8_syn_156
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_22.clk
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg8_syn_156
3635 17.266000 29.126000 11.860000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/resetCtrl_mainClkReset_dup_4 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg8_syn_156.asr



Removal check
3681 3
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter/rspTarget_reg_syn_10
3683 0.133000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.clk->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter/rspTarget_reg_syn_10
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.clk
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter/rspTarget_reg_syn_10
3685 0.133000 4.394000 4.527000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/resetCtrl_mainClkReset u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_mainBusArbiter/rspTarget_reg_syn_10.asr


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_rspJoin_rspBuffer_c/risingOccupancy_reg_syn_10
3731 0.138000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.clk->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_rspJoin_rspBuffer_c/risingOccupancy_reg_syn_10
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.clk
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_rspJoin_rspBuffer_c/risingOccupancy_reg_syn_10
3733 0.138000 4.394000 4.532000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/resetCtrl_mainClkReset u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_rspJoin_rspBuffer_c/risingOccupancy_reg_syn_10.asr


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg11_syn_17
3779 0.138000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.clk->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg11_syn_17
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.clk
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg11_syn_17
3781 0.138000 4.394000 4.532000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/resetCtrl_mainClkReset u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg11_syn_17.asr




clock: u_uifdma_axi_ddr/u_ddr_phy/hctrl_clk
3827 580616 58188 4
Setup check
3837 3
Endpoint: axi_write2/u_wfifo/ram_inst/ramread0_syn_132
3837 0.010000 652 3
Timing path: axi_write2/u_wfifo/reg0_syn_31.clk->axi_write2/u_wfifo/ram_inst/ramread0_syn_132
axi_write2/u_wfifo/reg0_syn_31.clk
axi_write2/u_wfifo/ram_inst/ramread0_syn_132
3839 0.010000 11.993000 11.983000 6 6
axi_write2/u_wfifo/rd_addr[1] axi_write2/u_wfifo/sub1_syn_45.ie
axi_write2/u_wfifo/rd_addr_diff[1] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_a22b15ac_syn_43.ic
axi_write2/u_wfifo/ram_inst/addrb[7]_syn_2 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_25fb7e75_syn_43.imf
axi_write2/u_wfifo/ram_inst/addrb[7]_syn_4 axi_write2/u_wfifo/wr_to_rd_cross_inst/reg3_syn_40.ic
axi_write2/u_wfifo/add2_syn_32 axi_write2/u_wfifo/reg0_syn_40.ic
axi_write2/u_wfifo/ram_inst/addrb[7] axi_write2/u_wfifo/ram_inst/ramread0_syn_132.addrb[12]

Timing path: axi_write2/u_wfifo/reg0_syn_31.clk->axi_write2/u_wfifo/ram_inst/ramread0_syn_132
axi_write2/u_wfifo/reg0_syn_31.clk
axi_write2/u_wfifo/ram_inst/ramread0_syn_132
3903 0.155000 11.993000 11.838000 6 6
axi_write2/u_wfifo/rd_addr[1] axi_write2/u_wfifo/sub1_syn_45.ie
axi_write2/u_wfifo/rd_addr_diff[1] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_a22b15ac_syn_43.ic
axi_write2/u_wfifo/ram_inst/addrb[7]_syn_2 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_25fb7e75_syn_43.imf
axi_write2/u_wfifo/ram_inst/addrb[7]_syn_4 axi_write2/u_wfifo/wr_to_rd_cross_inst/reg3_syn_40.ic
axi_write2/u_wfifo/add2_syn_32 axi_write2/u_wfifo/reg0_syn_37.ie
axi_write2/u_wfifo/ram_inst/addrb[5] axi_write2/u_wfifo/ram_inst/ramread0_syn_132.addrb[10]

Timing path: axi_write2/u_wfifo/reg0_syn_31.clk->axi_write2/u_wfifo/ram_inst/ramread0_syn_132
axi_write2/u_wfifo/reg0_syn_31.clk
axi_write2/u_wfifo/ram_inst/ramread0_syn_132
3967 0.200000 11.993000 11.793000 7 7
axi_write2/u_wfifo/rd_addr[1] axi_write2/u_wfifo/sub1_syn_45.ie
axi_write2/u_wfifo/sub1_syn_37 axi_write2/u_wfifo/sub1_syn_46.fci
axi_write2/u_wfifo/rd_addr_diff[2] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_a22b15ac_syn_43.ie
axi_write2/u_wfifo/ram_inst/addrb[7]_syn_2 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_25fb7e75_syn_43.imf
axi_write2/u_wfifo/ram_inst/addrb[7]_syn_4 axi_write2/u_wfifo/wr_to_rd_cross_inst/reg3_syn_40.ic
axi_write2/u_wfifo/add2_syn_32 axi_write2/u_wfifo/reg0_syn_40.ic
axi_write2/u_wfifo/ram_inst/addrb[7] axi_write2/u_wfifo/ram_inst/ramread0_syn_132.addrb[12]


Endpoint: u_uifdma_axi_ddr/u_alc_ddr3_mc/al_deb09c45_syn_3
4033 0.017000 10 3
Timing path: u_uifdma_axi_ddr/u_alc_ddr3_mc/al_78c7dbfb_syn_3.clk->u_uifdma_axi_ddr/u_alc_ddr3_mc/al_deb09c45_syn_3
u_uifdma_axi_ddr/u_alc_ddr3_mc/al_78c7dbfb_syn_3.clk
u_uifdma_axi_ddr/u_alc_ddr3_mc/al_deb09c45_syn_3
4035 0.017000 12.108000 12.091000 2 2
u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d56bc9f8 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_25fb7e75_syn_70.ic
u_uifdma_axi_ddr/u_alc_ddr3_mc/al_c665bb87[43] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_deb09c45_syn_3.imb

Timing path: u_write_register/reg1_syn_41.clk->u_uifdma_axi_ddr/u_alc_ddr3_mc/al_deb09c45_syn_3
u_write_register/reg1_syn_41.clk
u_uifdma_axi_ddr/u_alc_ddr3_mc/al_deb09c45_syn_3
4093 0.811000 12.108000 11.297000 6 6
u_write_register/rd_state[2] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_25fb7e75_syn_58.ie
u_write_register/sel6_syn_8000 u_delay4/reg0_syn_96.id
u_write_register/O_fdma_rdata[43] u_uifdma_axi_ddr/u_ddr_axi/al_d7392e41_syn_4.ie
u_uifdma_axi_ddr/u_ddr_axi/al_812d47c2[43] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d0cd60b8_syn_4.ic
u_uifdma_axi_ddr/u_alc_ddr3_mc/ddr_app_wdf_data[43] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_25fb7e75_syn_70.id
u_uifdma_axi_ddr/u_alc_ddr3_mc/al_c665bb87[43] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_deb09c45_syn_3.imb

Timing path: u_write_register/reg1_syn_41.clk->u_uifdma_axi_ddr/u_alc_ddr3_mc/al_deb09c45_syn_3
u_write_register/reg1_syn_41.clk
u_uifdma_axi_ddr/u_alc_ddr3_mc/al_deb09c45_syn_3
4159 1.246000 12.108000 10.862000 7 7
u_write_register/rd_state[2] u_uifdma_axi_ddr/u_ddr_axi/al_b3bd8992_syn_4.ic
u_write_register/sel6_syn_7960 u_isp_top/u_isp_1bit_dilation1/reg2_syn_14.ic
u_write_register/sel6_syn_7316 u_delay4/reg0_syn_96.imf
u_write_register/O_fdma_rdata[43] u_uifdma_axi_ddr/u_ddr_axi/al_d7392e41_syn_4.ie
u_uifdma_axi_ddr/u_ddr_axi/al_812d47c2[43] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d0cd60b8_syn_4.ic
u_uifdma_axi_ddr/u_alc_ddr3_mc/ddr_app_wdf_data[43] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_25fb7e75_syn_70.id
u_uifdma_axi_ddr/u_alc_ddr3_mc/al_c665bb87[43] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_deb09c45_syn_3.imb


Endpoint: u_uifdma_axi_ddr/u_alc_ddr3_mc/al_50f3b778_syn_3
4227 0.026000 10 3
Timing path: u_write_register/reg1_syn_41.clk->u_uifdma_axi_ddr/u_alc_ddr3_mc/al_50f3b778_syn_3
u_write_register/reg1_syn_41.clk
u_uifdma_axi_ddr/u_alc_ddr3_mc/al_50f3b778_syn_3
4229 0.026000 12.108000 12.082000 6 6
u_write_register/rd_state[2] u_write_register/reg1_syn_63.id
u_write_register/sel6_syn_7968 u_uifdma_axi_ddr/u_ddr_axi/al_cc27ff83_syn_4.id
u_write_register/O_fdma_rdata[31] u_uifdma_axi_ddr/u_ddr_axi/al_db854a69_syn_4.imb
u_uifdma_axi_ddr/u_ddr_axi/al_812d47c2[31] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_eb2d7740_syn_4.ie
u_uifdma_axi_ddr/u_alc_ddr3_mc/ddr_app_wdf_data[31] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_a22b15ac_syn_61.ie
u_uifdma_axi_ddr/u_alc_ddr3_mc/al_c665bb87[31] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_50f3b778_syn_3.imb

Timing path: u_write_register/reg1_syn_41.clk->u_uifdma_axi_ddr/u_alc_ddr3_mc/al_50f3b778_syn_3
u_write_register/reg1_syn_41.clk
u_uifdma_axi_ddr/u_alc_ddr3_mc/al_50f3b778_syn_3
4295 0.311000 12.108000 11.797000 6 6
u_write_register/rd_state[2] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_32a4d383_syn_22.ic
u_write_register/sel6_syn_8004 u_uifdma_axi_ddr/u_ddr_axi/al_cc27ff83_syn_4.ie
u_write_register/O_fdma_rdata[31] u_uifdma_axi_ddr/u_ddr_axi/al_db854a69_syn_4.imb
u_uifdma_axi_ddr/u_ddr_axi/al_812d47c2[31] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_eb2d7740_syn_4.ie
u_uifdma_axi_ddr/u_alc_ddr3_mc/ddr_app_wdf_data[31] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_a22b15ac_syn_61.ie
u_uifdma_axi_ddr/u_alc_ddr3_mc/al_c665bb87[31] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_50f3b778_syn_3.imb

Timing path: u_write_register/reg1_syn_47.clk->u_uifdma_axi_ddr/u_alc_ddr3_mc/al_50f3b778_syn_3
u_write_register/reg1_syn_47.clk
u_uifdma_axi_ddr/u_alc_ddr3_mc/al_50f3b778_syn_3
4361 0.450000 12.108000 11.658000 6 6
u_write_register/rd_state[3]_dup_61 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_32a4d383_syn_22.ie
u_write_register/sel6_syn_8004 u_uifdma_axi_ddr/u_ddr_axi/al_cc27ff83_syn_4.ie
u_write_register/O_fdma_rdata[31] u_uifdma_axi_ddr/u_ddr_axi/al_db854a69_syn_4.imb
u_uifdma_axi_ddr/u_ddr_axi/al_812d47c2[31] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_eb2d7740_syn_4.ie
u_uifdma_axi_ddr/u_alc_ddr3_mc/ddr_app_wdf_data[31] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_a22b15ac_syn_61.ie
u_uifdma_axi_ddr/u_alc_ddr3_mc/al_c665bb87[31] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_50f3b778_syn_3.imb



Hold check
4427 3
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/reg1_syn_89_syn_2
4429 -0.213000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/reg0_syn_160.clk->u_uifdma_axi_ddr/u_ddr_phy/reg1_syn_89_syn_2
u_uifdma_axi_ddr/u_ddr_phy/reg0_syn_160.clk
u_uifdma_axi_ddr/u_ddr_phy/reg1_syn_89_syn_2
4431 -0.213000 5.396000 5.183000 0 1
u_uifdma_axi_ddr/u_ddr_phy/dfi_address_r[19] u_uifdma_axi_ddr/u_ddr_phy/reg1_syn_89_syn_2.imb


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/reg17_syn_23_syn_2
4487 -0.143000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/reg16_syn_29.clk->u_uifdma_axi_ddr/u_ddr_phy/reg17_syn_23_syn_2
u_uifdma_axi_ddr/u_ddr_phy/reg16_syn_29.clk
u_uifdma_axi_ddr/u_ddr_phy/reg17_syn_23_syn_2
4489 -0.143000 5.397000 5.254000 0 1
u_uifdma_axi_ddr/u_ddr_phy/dfi_rddata_en_r[12] u_uifdma_axi_ddr/u_ddr_phy/reg17_syn_23_syn_2.ima


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/reg1_syn_97_syn_2
4545 -0.134000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/reg0_syn_151.clk->u_uifdma_axi_ddr/u_ddr_phy/reg1_syn_97_syn_2
u_uifdma_axi_ddr/u_ddr_phy/reg0_syn_151.clk
u_uifdma_axi_ddr/u_ddr_phy/reg1_syn_97_syn_2
4547 -0.134000 5.395000 5.261000 0 1
u_uifdma_axi_ddr/u_ddr_phy/dfi_address_r[18] u_uifdma_axi_ddr/u_ddr_phy/reg1_syn_97_syn_2.imb



Recovery check
4603 3
Endpoint: u_axi_rd3/u_rfifo/reg1_syn_31
4605 3.838000 1 1
Timing path: u_axi_rd3/u_rfifo/asy_w_rst0_reg_syn_4.clk->u_axi_rd3/u_rfifo/reg1_syn_31
u_axi_rd3/u_rfifo/asy_w_rst0_reg_syn_4.clk
u_axi_rd3/u_rfifo/reg1_syn_31
4607 3.838000 12.083000 8.245000 0 1
u_axi_rd3/u_rfifo/asy_w_rst1 u_axi_rd3/u_rfifo/reg1_syn_31.asr


Endpoint: u_axi_rd3/u_rfifo/reg1_syn_38
4661 3.925000 1 1
Timing path: u_axi_rd3/u_rfifo/asy_w_rst0_reg_syn_4.clk->u_axi_rd3/u_rfifo/reg1_syn_38
u_axi_rd3/u_rfifo/asy_w_rst0_reg_syn_4.clk
u_axi_rd3/u_rfifo/reg1_syn_38
4663 3.925000 12.081000 8.156000 0 1
u_axi_rd3/u_rfifo/asy_w_rst1 u_axi_rd3/u_rfifo/reg1_syn_38.asr


Endpoint: u_axi_rd3/u_rfifo/reg1_syn_36
4717 3.925000 1 1
Timing path: u_axi_rd3/u_rfifo/asy_w_rst0_reg_syn_4.clk->u_axi_rd3/u_rfifo/reg1_syn_36
u_axi_rd3/u_rfifo/asy_w_rst0_reg_syn_4.clk
u_axi_rd3/u_rfifo/reg1_syn_36
4719 3.925000 12.081000 8.156000 0 1
u_axi_rd3/u_rfifo/asy_w_rst1 u_axi_rd3/u_rfifo/reg1_syn_36.asr



Removal check
4773 3
Endpoint: axi_write3/u_wfifo/wr_to_rd_cross_inst/reg1_syn_34
4775 0.123000 1 1
Timing path: axi_write3/u_wfifo/asy_r_rst0_reg_syn_4.clk->axi_write3/u_wfifo/wr_to_rd_cross_inst/reg1_syn_34
axi_write3/u_wfifo/asy_r_rst0_reg_syn_4.clk
axi_write3/u_wfifo/wr_to_rd_cross_inst/reg1_syn_34
4777 0.123000 2.559000 2.682000 0 1
axi_write3/u_wfifo/asy_r_rst1 axi_write3/u_wfifo/wr_to_rd_cross_inst/reg1_syn_34.asr


Endpoint: axi_write3/u_wfifo/wr_to_rd_cross_inst/reg1_syn_31
4831 0.123000 1 1
Timing path: axi_write3/u_wfifo/asy_r_rst0_reg_syn_4.clk->axi_write3/u_wfifo/wr_to_rd_cross_inst/reg1_syn_31
axi_write3/u_wfifo/asy_r_rst0_reg_syn_4.clk
axi_write3/u_wfifo/wr_to_rd_cross_inst/reg1_syn_31
4833 0.123000 2.559000 2.682000 0 1
axi_write3/u_wfifo/asy_r_rst1 axi_write3/u_wfifo/wr_to_rd_cross_inst/reg1_syn_31.asr


Endpoint: u_axi_rd4/u_rfifo/full_flag_reg_syn_3
4887 0.144000 1 1
Timing path: u_axi_rd4/u_rfifo/asy_w_rst1_reg_syn_3.clk->u_axi_rd4/u_rfifo/full_flag_reg_syn_3
u_axi_rd4/u_rfifo/asy_w_rst1_reg_syn_3.clk
u_axi_rd4/u_rfifo/full_flag_reg_syn_3
4889 0.144000 2.432000 2.576000 0 1
u_axi_rd4/u_rfifo/asy_w_rst1 u_axi_rd4/u_rfifo/full_flag_reg_syn_3.asr




clock: hs_rx_clk1
4943 26976 2108 4
Setup check
4953 3
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg2_syn_20
4953 13.589000 185 3
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_138.clk->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg2_syn_20
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_138.clk
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg2_syn_20
4955 13.589000 23.986000 10.397000 8 8
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_shift_data[30] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[3]$u_byte_aligner/reg0_syn_36.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_2 u_hdmi_tx/u_hdmi2phy_wrapper/u3_lane_lvds_10_1/reg0_syn_9.ia
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_4 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_135.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_18 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_59.ia
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_22 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_60.ia
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_40 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_61.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_49 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_channel_aligner_wrapper/ALIGNER_CHANNEL_GEN[0]$u_channel_aligner/reg1_syn_36.imb
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_51 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg2_syn_20.ia

Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_138.clk->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg2_syn_20
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_138.clk
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg2_syn_20
5007 13.609000 23.986000 10.377000 8 8
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_shift_data[30] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[3]$u_byte_aligner/reg0_syn_36.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_2 u_hdmi_tx/u_hdmi2phy_wrapper/u3_lane_lvds_10_1/reg0_syn_9.ia
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_4 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_135.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_18 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_57.ib
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_34 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_60.ib
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_40 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_61.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_49 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_channel_aligner_wrapper/ALIGNER_CHANNEL_GEN[0]$u_channel_aligner/reg1_syn_36.imb
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_51 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg2_syn_20.ia

Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_135.clk->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg2_syn_20
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_135.clk
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg2_syn_20
5059 13.654000 23.986000 10.332000 8 8
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_shift_data[31] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[3]$u_byte_aligner/reg0_syn_36.id
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_2 u_hdmi_tx/u_hdmi2phy_wrapper/u3_lane_lvds_10_1/reg0_syn_9.ia
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_4 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_135.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_18 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_59.ia
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_22 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_60.ia
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_40 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_61.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_49 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_channel_aligner_wrapper/ALIGNER_CHANNEL_GEN[0]$u_channel_aligner/reg1_syn_36.imb
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_51 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg2_syn_20.ia


Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_en_reg_syn_3
5111 13.702000 180 3
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_138.clk->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_en_reg_syn_3
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_138.clk
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_en_reg_syn_3
5113 13.702000 23.965000 10.263000 8 8
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_shift_data[30] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[3]$u_byte_aligner/reg0_syn_36.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_2 u_hdmi_tx/u_hdmi2phy_wrapper/u3_lane_lvds_10_1/reg0_syn_9.ia
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_4 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_135.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_18 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_59.ia
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_22 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_60.ia
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_40 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_61.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_49 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_channel_aligner_wrapper/ALIGNER_CHANNEL_GEN[0]$u_channel_aligner/reg1_syn_36.imb
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_51 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_en_reg_syn_3.ic

Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_138.clk->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_en_reg_syn_3
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_138.clk
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_en_reg_syn_3
5165 13.722000 23.965000 10.243000 8 8
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_shift_data[30] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[3]$u_byte_aligner/reg0_syn_36.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_2 u_hdmi_tx/u_hdmi2phy_wrapper/u3_lane_lvds_10_1/reg0_syn_9.ia
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_4 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_135.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_18 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_57.ib
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_34 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_60.ib
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_40 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_61.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_49 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_channel_aligner_wrapper/ALIGNER_CHANNEL_GEN[0]$u_channel_aligner/reg1_syn_36.imb
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_51 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_en_reg_syn_3.ic

Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_135.clk->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_en_reg_syn_3
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_135.clk
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_en_reg_syn_3
5217 13.767000 23.965000 10.198000 8 8
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_shift_data[31] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[3]$u_byte_aligner/reg0_syn_36.id
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_2 u_hdmi_tx/u_hdmi2phy_wrapper/u3_lane_lvds_10_1/reg0_syn_9.ia
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_4 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_135.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_18 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_59.ia
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_22 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_60.ia
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_40 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_61.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_49 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_channel_aligner_wrapper/ALIGNER_CHANNEL_GEN[0]$u_channel_aligner/reg1_syn_36.imb
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_51 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_en_reg_syn_3.ic


Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg2_syn_17
5269 13.802000 194 3
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_138.clk->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg2_syn_17
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_138.clk
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg2_syn_17
5271 13.802000 23.987000 10.185000 8 8
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_shift_data[30] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[3]$u_byte_aligner/reg0_syn_36.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_2 u_hdmi_tx/u_hdmi2phy_wrapper/u3_lane_lvds_10_1/reg0_syn_9.ia
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_4 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_135.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_18 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_59.ia
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_22 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_60.ia
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_40 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_61.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_49 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_channel_aligner_wrapper/ALIGNER_CHANNEL_GEN[0]$u_channel_aligner/reg1_syn_36.imb
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_51 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg2_syn_17.ic

Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_138.clk->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg2_syn_17
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_138.clk
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg2_syn_17
5323 13.822000 23.987000 10.165000 8 8
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_shift_data[30] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[3]$u_byte_aligner/reg0_syn_36.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_2 u_hdmi_tx/u_hdmi2phy_wrapper/u3_lane_lvds_10_1/reg0_syn_9.ia
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_4 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_135.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_18 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_57.ib
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_34 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_60.ib
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_40 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_61.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_49 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_channel_aligner_wrapper/ALIGNER_CHANNEL_GEN[0]$u_channel_aligner/reg1_syn_36.imb
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_51 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg2_syn_17.ic

Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_135.clk->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg2_syn_17
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_135.clk
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg2_syn_17
5375 13.867000 23.987000 10.120000 8 8
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_shift_data[31] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[3]$u_byte_aligner/reg0_syn_36.id
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_2 u_hdmi_tx/u_hdmi2phy_wrapper/u3_lane_lvds_10_1/reg0_syn_9.ia
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_4 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg3_syn_135.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_18 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_59.ia
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_22 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_60.ia
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_40 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_61.ic
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_49 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_channel_aligner_wrapper/ALIGNER_CHANNEL_GEN[0]$u_channel_aligner/reg1_syn_36.imb
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/S_aligner_position_b[2]_syn_51 u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[1]$u_byte_aligner/reg2_syn_17.ic



Hold check
5427 3
Endpoint: u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_910
5429 0.168000 1 1
Timing path: u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_875.clk->u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_910
u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_875.clk
u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_910
5431 0.168000 1.928000 2.096000 0 1
u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_13 u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_910.ima


Endpoint: u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_887
5469 0.168000 1 1
Timing path: u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_878.clk->u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_887
u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_878.clk
u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_887
5471 0.168000 1.928000 2.096000 0 1
u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_10 u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_887.ima


Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_channel_aligner_wrapper/ALIGNER_CHANNEL_GEN[2]$u_channel_aligner/reg1_syn_28
5509 0.168000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[2]$u_byte_aligner/reg0_syn_28.clk->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_channel_aligner_wrapper/ALIGNER_CHANNEL_GEN[2]$u_channel_aligner/reg1_syn_28
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_byte_aligner_wrapper/BYTE_ALIGNER_GEN[2]$u_byte_aligner/reg0_syn_28.clk
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_channel_aligner_wrapper/ALIGNER_CHANNEL_GEN[2]$u_channel_aligner/reg1_syn_28
5511 0.168000 1.930000 2.098000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_channel_aligner_wrapper/I_ch_data[2][7] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_channel_aligner_wrapper/ALIGNER_CHANNEL_GEN[2]$u_channel_aligner/reg1_syn_28.ima



Recovery check
5549 3
Endpoint: axi_write1/u_wfifo/rd_to_wr_cross_inst/reg1_syn_31
5551 17.792000 1 1
Timing path: axi_write1/u_wfifo/asy_w_rst0_reg_syn_4.clk->axi_write1/u_wfifo/rd_to_wr_cross_inst/reg1_syn_31
axi_write1/u_wfifo/asy_w_rst0_reg_syn_4.clk
axi_write1/u_wfifo/rd_to_wr_cross_inst/reg1_syn_31
5553 17.792000 24.092000 6.300000 0 1
axi_write1/u_wfifo/asy_w_rst1 axi_write1/u_wfifo/rd_to_wr_cross_inst/reg1_syn_31.asr


Endpoint: axi_write1/u_wfifo/rd_to_wr_cross_inst/reg2_syn_34
5591 17.792000 1 1
Timing path: axi_write1/u_wfifo/asy_w_rst0_reg_syn_4.clk->axi_write1/u_wfifo/rd_to_wr_cross_inst/reg2_syn_34
axi_write1/u_wfifo/asy_w_rst0_reg_syn_4.clk
axi_write1/u_wfifo/rd_to_wr_cross_inst/reg2_syn_34
5593 17.792000 24.092000 6.300000 0 1
axi_write1/u_wfifo/asy_w_rst1 axi_write1/u_wfifo/rd_to_wr_cross_inst/reg2_syn_34.asr


Endpoint: axi_write1/u_wfifo/rd_to_wr_cross_inst/reg2_syn_31
5631 17.792000 1 1
Timing path: axi_write1/u_wfifo/asy_w_rst0_reg_syn_4.clk->axi_write1/u_wfifo/rd_to_wr_cross_inst/reg2_syn_31
axi_write1/u_wfifo/asy_w_rst0_reg_syn_4.clk
axi_write1/u_wfifo/rd_to_wr_cross_inst/reg2_syn_31
5633 17.792000 24.092000 6.300000 0 1
axi_write1/u_wfifo/asy_w_rst1 axi_write1/u_wfifo/rd_to_wr_cross_inst/reg2_syn_31.asr



Removal check
5671 3
Endpoint: u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_910
5673 0.237000 1 1
Timing path: u_csi_unpacket1/O_csi_frame_start_reg_syn_8.clk->u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_910
u_csi_unpacket1/O_csi_frame_start_reg_syn_8.clk
u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_910
5675 0.237000 1.998000 2.235000 0 1
S_csi_frame_start1_dup_6 u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_910.asr


Endpoint: u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_875
5713 0.237000 1 1
Timing path: u_csi_unpacket1/O_csi_frame_start_reg_syn_8.clk->u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_875
u_csi_unpacket1/O_csi_frame_start_reg_syn_8.clk
u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_875
5715 0.237000 1.998000 2.235000 0 1
S_csi_frame_start1_dup_6 u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_875.asr


Endpoint: u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_857
5753 0.237000 1 1
Timing path: u_csi_unpacket1/O_csi_frame_start_reg_syn_8.clk->u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_857
u_csi_unpacket1/O_csi_frame_start_reg_syn_8.clk
u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_857
5755 0.237000 1.998000 2.235000 0 1
S_csi_frame_start1_dup_6 u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_857.asr




Set input delay: 1.494ns max, and 0.432ns min. 
5793 2 2 2
Setup check
5803 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_28
5803 17.544000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[7]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_28
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[7]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_28
5805 17.544000 23.969000 6.425000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane0_fifo_low_data[7] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_28.ima



Hold check
5844 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_28
5846 0.793000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[7]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_28
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[7]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_28
5848 0.793000 1.954000 2.747000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane0_fifo_low_data[7] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_28.ima




Set input delay: 1.495ns max, and 0.428ns min. 
5887 2 2 2
Setup check
5897 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_28
5897 17.556000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[6]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_28
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[6]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_28
5899 17.556000 23.969000 6.413000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane0_fifo_low_data[6] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_28.imb



Hold check
5938 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_28
5940 0.790000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[6]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_28
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[6]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_28
5942 0.790000 1.954000 2.744000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane0_fifo_low_data[6] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_28.imb




Set input delay: 1.497ns max, and 0.429ns min. 
5981 2 2 2
Setup check
5991 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_31
5991 17.540000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[5]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_31
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[5]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_31
5993 17.540000 23.969000 6.429000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane0_fifo_low_data[5] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_31.ima



Hold check
6032 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_31
6034 0.780000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[5]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_31
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[5]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_31
6036 0.780000 1.954000 2.734000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane0_fifo_low_data[5] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_31.ima




Set input delay: 1.508ns max, and 0.432ns min. 
6075 2 2 2
Setup check
6085 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_31
6085 17.357000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[4]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_31
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[4]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_31
6087 17.357000 23.969000 6.612000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane0_fifo_low_data[4] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_31.imb



Hold check
6126 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_31
6128 0.888000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[4]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_31
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[4]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_31
6130 0.888000 1.954000 2.842000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane0_fifo_low_data[4] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_31.imb




Set input delay: 1.551ns max, and 0.444ns min. 
6169 2 2 2
Setup check
6179 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_34
6179 17.361000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[3]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_34
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[3]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_34
6181 17.361000 23.968000 6.607000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane0_fifo_low_data[3] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_34.ima



Hold check
6220 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_34
6222 0.902000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[3]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_34
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[3]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_34
6224 0.902000 1.953000 2.855000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane0_fifo_low_data[3] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_34.ima




Set input delay: 1.415ns max, and 0.406ns min. 
6263 2 2 2
Setup check
6273 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_37
6273 17.583000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[2]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_37
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[2]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_37
6275 17.583000 23.968000 6.385000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane0_fifo_low_data[2] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_37.ima



Hold check
6314 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_37
6316 0.824000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[2]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_37
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[2]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_37
6318 0.824000 1.953000 2.777000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane0_fifo_low_data[2] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_37.ima




Set input delay: 1.358ns max, and 0.381ns min. 
6357 2 2 2
Setup check
6367 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_34
6367 17.579000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[1]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_34
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[1]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_34
6369 17.579000 23.968000 6.389000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane0_fifo_low_data[1] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_34.imb



Hold check
6408 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_34
6410 0.878000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[1]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_34
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[1]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_34
6412 0.878000 1.953000 2.831000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane0_fifo_low_data[1] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg1_syn_34.imb




Set input delay: 1.304ns max, and 0.375ns min. 
6451 2 2 2
Setup check
6461 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_mipiio_hs_rx_valid_1d_reg_syn_4
6461 17.905000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[0]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_mipiio_hs_rx_valid_1d_reg_syn_4
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[0]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_mipiio_hs_rx_valid_1d_reg_syn_4
6463 17.905000 23.968000 6.063000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane0_fifo_low_data[0] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_mipiio_hs_rx_valid_1d_reg_syn_4.ima



Hold check
6502 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_mipiio_hs_rx_valid_1d_reg_syn_4
6504 0.651000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[0]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_mipiio_hs_rx_valid_1d_reg_syn_4
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch0_data_low[0]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_mipiio_hs_rx_valid_1d_reg_syn_4
6506 0.651000 1.953000 2.604000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane0_fifo_low_data[0] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_mipiio_hs_rx_valid_1d_reg_syn_4.ima




Set input delay: 1.494ns max, and 0.432ns min. 
6545 2 2 2
Setup check
6555 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_27
6555 17.569000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[7]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_27
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[7]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_27
6557 17.569000 23.984000 6.415000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane1_fifo_low_data[7] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_27.ima



Hold check
6596 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_27
6598 0.813000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[7]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_27
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[7]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_27
6600 0.813000 1.941000 2.754000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane1_fifo_low_data[7] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_27.ima




Set input delay: 1.495ns max, and 0.428ns min. 
6639 2 2 2
Setup check
6649 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_30
6649 17.765000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[6]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_30
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[6]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_30
6651 17.765000 23.984000 6.219000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane1_fifo_low_data[6] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_30.ima



Hold check
6690 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_30
6692 0.697000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[6]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_30
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[6]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_30
6694 0.697000 1.941000 2.638000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane1_fifo_low_data[6] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_30.ima




Set input delay: 1.497ns max, and 0.429ns min. 
6733 2 2 2
Setup check
6743 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_30
6743 17.763000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[5]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_30
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[5]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_30
6745 17.763000 23.984000 6.221000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane1_fifo_low_data[5] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_30.imb



Hold check
6784 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_30
6786 0.700000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[5]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_30
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[5]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_30
6788 0.700000 1.941000 2.641000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane1_fifo_low_data[5] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_30.imb




Set input delay: 1.508ns max, and 0.432ns min. 
6827 2 2 2
Setup check
6837 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_33
6837 17.757000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[4]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_33
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[4]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_33
6839 17.757000 23.982000 6.225000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane1_fifo_low_data[4] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_33.ima



Hold check
6878 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_33
6880 0.689000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[4]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_33
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[4]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_33
6882 0.689000 1.940000 2.629000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane1_fifo_low_data[4] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_33.ima




Set input delay: 1.551ns max, and 0.444ns min. 
6921 2 2 2
Setup check
6931 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_33
6931 17.542000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[3]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_33
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[3]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_33
6933 17.542000 23.982000 6.440000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane1_fifo_low_data[3] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_33.imb



Hold check
6972 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_33
6974 0.823000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[3]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_33
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[3]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_33
6976 0.823000 1.940000 2.763000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane1_fifo_low_data[3] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_33.imb




Set input delay: 1.415ns max, and 0.406ns min. 
7015 2 2 2
Setup check
7025 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_40
7025 17.867000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[2]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_40
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[2]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_40
7027 17.867000 23.984000 6.117000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane1_fifo_low_data[2] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_40.imb



Hold check
7066 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_40
7068 0.677000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[2]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_40
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[2]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_40
7070 0.677000 1.941000 2.618000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane1_fifo_low_data[2] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_40.imb




Set input delay: 1.358ns max, and 0.381ns min. 
7109 2 2 2
Setup check
7119 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_35
7119 17.767000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[1]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_35
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[1]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_35
7121 17.767000 23.968000 6.201000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane1_fifo_low_data[1] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_35.ima



Hold check
7160 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_35
7162 0.697000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[1]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_35
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[1]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_35
7164 0.697000 1.953000 2.650000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane1_fifo_low_data[1] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg3_syn_35.ima




Set input delay: 1.304ns max, and 0.375ns min. 
7203 2 2 2
Setup check
7213 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_37
7213 17.779000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[0]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_37
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[0]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_37
7215 17.779000 23.984000 6.205000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane1_fifo_low_data[0] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_37.imb



Hold check
7254 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_37
7256 0.741000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[0]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_37
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch1_data_low[0]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_37
7258 0.741000 1.941000 2.682000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane1_fifo_low_data[0] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_37.imb




Set input delay: 1.494ns max, and 0.432ns min. 
7297 2 2 2
Setup check
7307 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_28
7307 17.348000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[7]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_28
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[7]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_28
7309 17.348000 23.984000 6.636000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane2_fifo_low_data[7] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_28.ima



Hold check
7348 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_28
7350 1.002000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[7]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_28
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[7]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_28
7352 1.002000 1.941000 2.943000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane2_fifo_low_data[7] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_28.ima




Set input delay: 1.495ns max, and 0.428ns min. 
7391 2 2 2
Setup check
7401 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_31
7401 17.261000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[6]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_31
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[6]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_31
7403 17.261000 23.984000 6.723000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane2_fifo_low_data[6] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_31.ima



Hold check
7442 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_31
7444 1.035000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[6]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_31
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[6]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_31
7446 1.035000 1.941000 2.976000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane2_fifo_low_data[6] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_31.ima




Set input delay: 1.497ns max, and 0.429ns min. 
7485 2 2 2
Setup check
7495 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_34
7495 17.550000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[5]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_34
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[5]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_34
7497 17.550000 23.982000 6.432000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane2_fifo_low_data[5] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_34.ima



Hold check
7536 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_34
7538 0.816000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[5]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_34
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[5]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_34
7540 0.816000 1.940000 2.756000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane2_fifo_low_data[5] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_34.ima




Set input delay: 1.508ns max, and 0.432ns min. 
7579 2 2 2
Setup check
7589 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_28
7589 17.359000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[4]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_28
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[4]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_28
7591 17.359000 23.984000 6.625000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane2_fifo_low_data[4] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_28.imb



Hold check
7630 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_28
7632 0.914000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[4]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_28
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[4]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_28
7634 0.914000 1.941000 2.855000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane2_fifo_low_data[4] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_28.imb




Set input delay: 1.551ns max, and 0.444ns min. 
7673 2 2 2
Setup check
7683 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_34
7683 17.149000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[3]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_34
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[3]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_34
7685 17.149000 23.982000 6.833000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane2_fifo_low_data[3] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_34.imb



Hold check
7724 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_34
7726 1.017000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[3]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_34
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[3]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_34
7728 1.017000 1.940000 2.957000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane2_fifo_low_data[3] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_34.imb




Set input delay: 1.415ns max, and 0.406ns min. 
7767 2 2 2
Setup check
7777 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_37
7777 17.343000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[2]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_37
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[2]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_37
7779 17.343000 23.984000 6.641000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane2_fifo_low_data[2] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_37.ima



Hold check
7818 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_37
7820 0.930000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[2]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_37
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[2]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_37
7822 0.930000 1.941000 2.871000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane2_fifo_low_data[2] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_37.ima




Set input delay: 1.358ns max, and 0.381ns min. 
7861 2 2 2
Setup check
7871 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_31
7871 17.668000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[1]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_31
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[1]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_31
7873 17.668000 23.984000 6.316000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane2_fifo_low_data[1] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_31.imb



Hold check
7912 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_31
7914 0.780000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[1]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_31
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[1]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_31
7916 0.780000 1.941000 2.721000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane2_fifo_low_data[1] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_31.imb




Set input delay: 1.304ns max, and 0.375ns min. 
7955 2 2 2
Setup check
7965 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_40
7965 17.585000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[0]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_40
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[0]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_40
7967 17.585000 23.984000 6.399000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane2_fifo_low_data[0] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_40.ima



Hold check
8006 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_40
8008 0.858000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[0]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_40
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch2_data_low[0]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_40
8010 0.858000 1.941000 2.799000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane2_fifo_low_data[0] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg5_syn_40.ima




Set input delay: 1.494ns max, and 0.432ns min. 
8049 2 2 2
Setup check
8059 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_28
8059 17.535000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[7]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_28
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[7]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_28
8061 17.535000 23.983000 6.448000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane3_fifo_low_data[7] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_28.ima



Hold check
8100 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_28
8102 0.826000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[7]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_28
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[7]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_28
8104 0.826000 1.941000 2.767000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane3_fifo_low_data[7] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_28.ima




Set input delay: 1.495ns max, and 0.428ns min. 
8143 2 2 2
Setup check
8153 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_31
8153 17.414000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[6]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_31
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[6]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_31
8155 17.414000 23.984000 6.570000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane3_fifo_low_data[6] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_31.ima



Hold check
8194 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_31
8196 0.879000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[6]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_31
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[6]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_31
8198 0.879000 1.941000 2.820000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane3_fifo_low_data[6] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_31.ima




Set input delay: 1.497ns max, and 0.429ns min. 
8237 2 2 2
Setup check
8247 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_28
8247 17.455000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[5]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_28
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[5]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_28
8249 17.455000 23.983000 6.528000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane3_fifo_low_data[5] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_28.imb



Hold check
8288 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_28
8290 0.873000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[5]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_28
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[5]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_28
8292 0.873000 1.941000 2.814000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane3_fifo_low_data[5] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_28.imb




Set input delay: 1.508ns max, and 0.432ns min. 
8331 2 2 2
Setup check
8341 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_34
8341 17.245000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[4]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_34
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[4]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_34
8343 17.245000 23.982000 6.737000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane3_fifo_low_data[4] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_34.ima



Hold check
8382 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_34
8384 0.971000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[4]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_34
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[4]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_34
8386 0.971000 1.940000 2.911000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane3_fifo_low_data[4] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_34.ima




Set input delay: 1.551ns max, and 0.444ns min. 
8425 2 2 2
Setup check
8435 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_37
8435 17.362000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[3]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_37
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[3]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_37
8437 17.362000 23.982000 6.620000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane3_fifo_low_data[3] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_37.ima



Hold check
8476 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_37
8478 0.904000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[3]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_37
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[3]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_37
8480 0.904000 1.940000 2.844000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane3_fifo_low_data[3] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_37.ima




Set input delay: 1.415ns max, and 0.406ns min. 
8519 2 2 2
Setup check
8529 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_37
8529 17.716000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[2]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_37
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[2]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_37
8531 17.716000 23.982000 6.266000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane3_fifo_low_data[2] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_37.imb



Hold check
8570 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_37
8572 0.757000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[2]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_37
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[2]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_37
8574 0.757000 1.940000 2.697000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane3_fifo_low_data[2] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_37.imb




Set input delay: 1.358ns max, and 0.381ns min. 
8613 2 2 2
Setup check
8623 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_34
8623 17.593000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[1]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_34
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[1]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_34
8625 17.593000 23.982000 6.389000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane3_fifo_low_data[1] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_34.imb



Hold check
8664 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_34
8666 0.826000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[1]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_34
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[1]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_34
8668 0.826000 1.940000 2.766000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane3_fifo_low_data[1] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_34.imb




Set input delay: 1.304ns max, and 0.375ns min. 
8707 2 2 2
Setup check
8717 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_31
8717 17.385000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[0]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_31
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[0]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_31
8719 17.385000 23.984000 6.599000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane3_fifo_low_data[0] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_31.imb



Hold check
8758 1
Endpoint: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_31
8760 0.960000 1 1
Timing path: u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[0]->u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_31
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.fifo_ch3_data_low[0]
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_31
8762 0.960000 1.941000 2.901000 0 1
u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/S_lane3_fifo_low_data[0] u_mipi_dphy_rx_ph1a_mipiio_wrapper1/u_ph1a_mipiio_wrapper/reg7_syn_31.imb




Set input delay: 1.075ns max, and 0.372ns min. 
8801 2 2 2
Setup check
8811 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156
8811 16.695000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[31]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[31]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156
8813 16.695000 28.929000 12.234000 1 1
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[31] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156.id



Hold check
8860 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156
8862 1.346000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[31]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[31]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156
8864 1.346000 4.392000 5.738000 1 1
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[31] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156.id




Set input delay: 0.957ns max, and 0.356ns min. 
8911 2 2 2
Setup check
8921 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
8921 16.503000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
8923 16.503000 28.931000 12.428000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[30] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia



Hold check
8972 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
8974 1.559000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
8976 1.559000 4.393000 5.952000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[30] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia




Set input delay: 1.079ns max, and 0.359ns min. 
9025 2 2 2
Setup check
9035 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
9035 16.202000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
9037 16.202000 28.932000 12.730000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[29] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie



Hold check
9086 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
9088 1.754000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
9090 1.754000 4.393000 6.147000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[29] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie




Set input delay: 1.157ns max, and 0.381ns min. 
9139 2 2 2
Setup check
9149 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
9149 16.699000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
9151 16.699000 28.929000 12.230000 1 1
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[28] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.id



Hold check
9198 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
9200 1.446000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
9202 1.446000 4.392000 5.838000 1 1
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[28] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.id




Set input delay: 0.957ns max, and 0.345ns min. 
9249 2 2 2
Setup check
9259 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
9259 16.050000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
9261 16.050000 28.932000 12.882000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[27] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia



Hold check
9310 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
9312 1.808000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
9314 1.808000 4.393000 6.201000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[27] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia




Set input delay: 1.003ns max, and 0.379ns min. 
9363 2 2 2
Setup check
9373 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
9373 16.529000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
9375 16.529000 28.929000 12.400000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[26] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia



Hold check
9424 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
9426 1.642000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
9428 1.642000 4.392000 6.034000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[26] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia




Set input delay: 1.076ns max, and 0.344ns min. 
9477 2 2 2
Setup check
9487 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
9487 16.207000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
9489 16.207000 28.931000 12.724000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[25] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia



Hold check
9538 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
9540 1.653000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
9542 1.653000 4.393000 6.046000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[25] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia




Set input delay: 0.99ns max, and 0.343ns min. 
9591 2 2 2
Setup check
9601 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
9601 16.599000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
9603 16.599000 28.931000 12.332000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[24] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia



Hold check
9652 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
9654 1.487000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
9656 1.487000 4.393000 5.880000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[24] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia




Set input delay: 1.153ns max, and 0.342ns min. 
9705 2 2 2
Setup check
9715 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
9715 16.038000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
9717 16.038000 28.930000 12.892000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[23] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia



Hold check
9766 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
9768 1.697000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
9770 1.697000 4.393000 6.090000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[23] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia




Set input delay: 0.966ns max, and 0.362ns min. 
9819 2 2 2
Setup check
9829 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
9829 15.850000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
9831 15.850000 28.930000 13.080000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[22] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia



Hold check
9880 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
9882 1.919000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
9884 1.919000 4.393000 6.312000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[22] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia




Set input delay: 0.938ns max, and 0.315ns min. 
9933 2 2 2
Setup check
9943 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
9943 16.389000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
9945 16.389000 28.929000 12.540000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[21] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia



Hold check
9994 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
9996 1.505000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
9998 1.505000 4.392000 5.897000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[21] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia




Set input delay: 1.019ns max, and 0.35ns min. 
10047 2 2 2
Setup check
10057 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
10057 16.602000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
10059 16.602000 28.931000 12.329000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[20] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic



Hold check
10108 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
10110 1.412000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
10112 1.412000 4.393000 5.805000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[20] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic




Set input delay: 0.894ns max, and 0.325ns min. 
10161 2 2 2
Setup check
10171 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
10171 15.962000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
10173 15.962000 28.929000 12.967000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[19] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia



Hold check
10222 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
10224 1.841000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
10226 1.841000 4.392000 6.233000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[19] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia




Set input delay: 0.864ns max, and 0.315ns min. 
10275 2 2 2
Setup check
10285 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
10285 17.373000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
10287 17.373000 28.927000 11.554000 1 1
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[18] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.id



Hold check
10334 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
10336 1.106000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
10338 1.106000 4.391000 5.497000 1 1
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[18] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.id




Set input delay: 0.851ns max, and 0.326ns min. 
10385 2 2 2
Setup check
10395 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
10395 16.260000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
10397 16.260000 28.930000 12.670000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[17] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia



Hold check
10446 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
10448 1.672000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
10450 1.672000 4.393000 6.065000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[17] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia




Set input delay: 0.973ns max, and 0.321ns min. 
10499 2 2 2
Setup check
10509 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
10509 15.980000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
10511 15.980000 28.930000 12.950000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[16] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia



Hold check
10560 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
10562 1.685000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
10564 1.685000 4.393000 6.078000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[16] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia




Set input delay: 0.811ns max, and 0.309ns min. 
10613 2 2 2
Setup check
10623 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
10623 16.604000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
10625 16.604000 28.932000 12.328000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[15] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie



Hold check
10674 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
10676 1.545000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
10678 1.545000 4.393000 5.938000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[15] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie




Set input delay: 1.153ns max, and 0.351ns min. 
10727 2 2 2
Setup check
10737 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
10737 16.313000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
10739 16.313000 28.932000 12.619000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[14] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia



Hold check
10788 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
10790 1.568000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
10792 1.568000 4.393000 5.961000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[14] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia




Set input delay: 0.738ns max, and 0.302ns min. 
10841 2 2 2
Setup check
10851 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
10851 16.071000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
10853 16.071000 28.933000 12.862000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[13] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic



Hold check
10902 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
10904 1.714000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
10906 1.714000 4.394000 6.108000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[13] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic




Set input delay: 1.036ns max, and 0.341ns min. 
10955 2 2 2
Setup check
10965 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
10965 16.621000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
10967 16.621000 28.932000 12.311000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[12] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf



Hold check
11016 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
11018 1.423000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
11020 1.423000 4.393000 5.816000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[12] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf




Set input delay: 1.383ns max, and 0.405ns min. 
11069 2 2 2
Setup check
11079 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
11079 15.537000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
11081 15.537000 28.933000 13.396000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[11] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic



Hold check
11130 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
11132 1.908000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
11134 1.908000 4.394000 6.302000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[11] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic




Set input delay: 1.06ns max, and 0.35ns min. 
11183 2 2 2
Setup check
11193 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
11193 16.180000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
11195 16.180000 28.932000 12.752000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[10] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia



Hold check
11244 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
11246 1.671000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
11248 1.671000 4.393000 6.064000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[10] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia




Set input delay: 1.037ns max, and 0.344ns min. 
11297 2 2 2
Setup check
11307 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
11307 16.163000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
11309 16.163000 28.933000 12.770000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[9] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic



Hold check
11358 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
11360 1.682000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
11362 1.682000 4.394000 6.076000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[9] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic




Set input delay: 1.056ns max, and 0.349ns min. 
11411 2 2 2
Setup check
11421 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
11421 16.005000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
11423 16.005000 28.933000 12.928000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[8] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic



Hold check
11472 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
11474 1.777000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
11476 1.777000 4.394000 6.171000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[8] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic




Set input delay: 1.161ns max, and 0.367ns min. 
11525 2 2 2
Setup check
11535 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
11535 16.466000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
11537 16.466000 28.920000 12.454000 1 1
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[7] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.id



Hold check
11584 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
11586 1.490000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
11588 1.490000 4.387000 5.877000 1 1
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[7] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.id




Set input delay: 1.027ns max, and 0.35ns min. 
11635 2 2 2
Setup check
11645 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
11645 16.522000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
11647 16.522000 28.930000 12.408000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[6] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia



Hold check
11696 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
11698 1.513000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
11700 1.513000 4.393000 5.906000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[6] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia




Set input delay: 1.132ns max, and 0.382ns min. 
11749 2 2 2
Setup check
11759 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
11759 16.321000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
11761 16.321000 28.931000 12.610000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[5] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic



Hold check
11810 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
11812 1.600000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
11814 1.600000 4.393000 5.993000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[5] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic




Set input delay: 1.049ns max, and 0.336ns min. 
11863 2 2 2
Setup check
11873 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
11873 15.750000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
11875 15.750000 28.931000 13.181000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic



Hold check
11924 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
11926 1.839000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
11928 1.839000 4.393000 6.232000 2 2
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic




Set input delay: 1.096ns max, and 0.358ns min. 
11977 2 2 2
Setup check
11987 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
11987 15.420000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
11989 15.420000 28.930000 13.510000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[3] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb



Hold check
12040 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
12042 1.897000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
12044 1.897000 4.393000 6.290000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[3] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb




Set input delay: 0.917ns max, and 0.32ns min. 
12095 2 2 2
Setup check
12105 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
12105 15.227000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
12107 15.227000 28.930000 13.703000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[2] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id



Hold check
12158 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
12160 2.144000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
12162 2.144000 4.393000 6.537000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[2] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id




Set input delay: 0.96ns max, and 0.31ns min. 
12213 2 2 2
Setup check
12223 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
12223 15.406000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
12225 15.406000 28.923000 13.517000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[1] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia



Hold check
12276 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
12278 2.064000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
12280 2.064000 4.389000 6.453000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[1] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia




Set input delay: 0.776ns max, and 0.305ns min. 
12331 2 2 2
Setup check
12341 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
12341 14.918000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
12343 14.918000 28.928000 14.010000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[0] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia



Hold check
12394 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
12396 2.342000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
12398 2.342000 4.392000 6.734000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_prdata[0] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia




Set input delay: 1.031ns max, and 0.37ns min. 
12449 8 8 2
Setup check
12459 3
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_reg_syn_3
12459 14.942000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdy->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_reg_syn_3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdy
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_reg_syn_3
12461 14.942000 28.922000 13.980000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_pready[0] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_120.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_16 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_39.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_n1 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_28 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_valid_n u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_reg_syn_3.imf


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
12516 15.176000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdy->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdy
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
12518 15.176000 28.922000 13.746000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_pready[0] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_120.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_16 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_39.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_n1 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_28 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7.ia


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
12571 15.205000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdy->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdy
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
12573 15.205000 28.922000 13.717000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_pready[0] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_120.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_16 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_39.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_n1 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_28 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7.ia



Hold check
12626 3
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6
12628 1.971000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdy->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdy
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6
12630 1.971000 4.389000 6.360000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_pready[0] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_120.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_16 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_39.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_n1 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.ib


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
12681 2.184000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdy->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdy
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
12683 2.184000 4.389000 6.573000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_pready[0] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_120.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_16 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_39.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_n1 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_28 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7.ia


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
12736 2.186000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdy->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_rdy
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
12738 2.186000 4.389000 6.575000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_pready[0] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_120.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_16 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_39.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_n1 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_28 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7.ia




Set input delay: 0.746ns max, and 0.268ns min. 
12791 2 2 2
Setup check
12801 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
12801 15.481000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
12803 15.481000 28.931000 13.450000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1083_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_868 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_890.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[62] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia



Hold check
12856 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
12858 1.960000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
12860 1.960000 4.393000 6.353000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1083_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_868 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_890.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[62] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia




Set input delay: 0.773ns max, and 0.272ns min. 
12913 2 2 2
Setup check
12923 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
12923 14.799000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
12925 14.799000 28.932000 14.133000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_995_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_698 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_900.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[61] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie



Hold check
12978 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
12980 2.477000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
12982 2.477000 4.393000 6.870000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_995_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_698 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_900.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[61] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie




Set input delay: 0.879ns max, and 0.257ns min. 
13035 2 2 2
Setup check
13045 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
13045 15.416000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
13047 15.416000 28.929000 13.513000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1033_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_860 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_891.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[60] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.ib



Hold check
13098 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
13100 2.087000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
13102 2.087000 4.392000 6.479000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1033_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_860 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_891.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[60] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.ib




Set input delay: 0.814ns max, and 0.269ns min. 
13153 2 2 2
Setup check
13163 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
13163 14.846000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
13165 14.846000 28.932000 14.086000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1069_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_848 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_892.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[59] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia



Hold check
13218 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
13220 2.463000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
13222 2.463000 4.393000 6.856000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1069_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_848 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_892.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[59] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia




Set input delay: 0.719ns max, and 0.236ns min. 
13275 2 2 2
Setup check
13285 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
13285 15.614000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
13287 15.614000 28.929000 13.315000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg28_syn_993_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_708 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_899.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[58] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia



Hold check
13340 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
13342 1.890000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
13344 1.890000 4.392000 6.282000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg28_syn_993_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_708 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_899.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[58] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia




Set input delay: 0.704ns max, and 0.252ns min. 
13397 2 2 2
Setup check
13407 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
13407 14.851000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
13409 14.851000 28.931000 14.080000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1029_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_838 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_893.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[57] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia



Hold check
13462 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
13464 2.418000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
13466 2.418000 4.393000 6.811000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1029_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_838 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_893.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[57] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia




Set input delay: 0.729ns max, and 0.264ns min. 
13519 2 2 2
Setup check
13529 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
13529 15.157000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
13531 15.157000 28.931000 13.774000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg28_syn_983_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_828 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_894.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[56] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia



Hold check
13584 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
13586 2.304000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
13588 2.304000 4.393000 6.697000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg28_syn_983_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_828 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_894.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[56] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia




Set input delay: 0.735ns max, and 0.243ns min. 
13641 2 2 2
Setup check
13651 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
13651 15.100000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
13653 15.100000 28.930000 13.830000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1097_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_818 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_895.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[55] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia



Hold check
13706 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
13708 2.244000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
13710 2.244000 4.393000 6.637000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1097_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_818 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_895.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[55] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia




Set input delay: 0.879ns max, and 0.258ns min. 
13763 2 2 2
Setup check
13773 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
13773 14.492000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
13775 14.492000 28.930000 14.438000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1093_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_808 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_896.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[54] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia



Hold check
13828 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
13830 2.536000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
13832 2.536000 4.393000 6.929000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1093_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_808 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_896.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[54] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia




Set input delay: 0.923ns max, and 0.266ns min. 
13885 2 2 2
Setup check
13895 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
13895 15.260000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
13897 15.260000 28.929000 13.669000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1027_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_798 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_109_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[53] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia



Hold check
13950 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
13952 2.004000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
13954 2.004000 4.392000 6.396000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1027_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_798 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_109_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[53] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia




Set input delay: 0.906ns max, and 0.279ns min. 
14007 2 2 2
Setup check
14017 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
14017 15.361000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
14019 15.361000 28.931000 13.570000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1095_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_666 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_89_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[52] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic



Hold check
14072 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
14074 2.068000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
14076 2.068000 4.393000 6.461000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1095_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_666 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_89_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[52] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic




Set input delay: 0.724ns max, and 0.256ns min. 
14129 2 2 2
Setup check
14139 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
14139 15.465000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
14141 15.465000 28.929000 13.464000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1081_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_788 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_95_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[51] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia



Hold check
14194 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
14196 1.965000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
14198 1.965000 4.392000 6.357000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1081_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_788 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_95_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[51] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia




Set input delay: 0.731ns max, and 0.244ns min. 
14251 2 2 2
Setup check
14261 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
14261 15.660000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
14263 15.660000 28.927000 13.267000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1025_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_780 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_99_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[50] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.ib



Hold check
14314 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
14316 1.941000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
14318 1.941000 4.391000 6.332000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1025_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_780 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_99_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[50] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.ib




Set input delay: 0.772ns max, and 0.264ns min. 
14369 2 2 2
Setup check
14379 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
14379 15.395000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
14381 15.395000 28.930000 13.535000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg33_syn_16_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_768 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/loopback_fifo_dataout_low_r_reg_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[49] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia



Hold check
14434 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
14436 2.022000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
14438 2.022000 4.393000 6.415000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg33_syn_16_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_768 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/loopback_fifo_dataout_low_r_reg_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[49] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia




Set input delay: 0.766ns max, and 0.265ns min. 
14491 2 2 2
Setup check
14501 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
14501 14.961000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
14503 14.961000 28.930000 13.969000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1039_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_758 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_93995780_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[48] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia



Hold check
14556 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
14558 2.303000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
14560 2.303000 4.393000 6.696000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1039_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_758 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_93995780_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[48] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia




Set input delay: 0.75ns max, and 0.268ns min. 
14613 2 2 2
Setup check
14623 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
14623 15.465000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
14625 15.465000 28.932000 13.467000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_239_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_600 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8f13272f_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[47] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie



Hold check
14678 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
14680 1.973000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
14682 1.973000 4.393000 6.366000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_239_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_600 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8f13272f_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[47] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie




Set input delay: 0.608ns max, and 0.235ns min. 
14735 2 2 2
Setup check
14745 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
14745 15.281000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
14747 15.281000 28.932000 13.651000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_101_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_748 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_897.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[46] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia



Hold check
14800 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
14802 2.128000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
14804 2.128000 4.393000 6.521000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_101_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_748 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_897.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[46] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia




Set input delay: 0.598ns max, and 0.24ns min. 
14857 2 2 2
Setup check
14867 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
14867 15.041000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
14869 15.041000 28.933000 13.892000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1051_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_633 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_107_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[45] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic



Hold check
14922 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
14924 2.345000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
14926 2.345000 4.394000 6.739000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1051_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_633 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_107_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[45] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic




Set input delay: 0.605ns max, and 0.24ns min. 
14979 2 2 2
Setup check
14989 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
14989 15.563000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
14991 15.563000 28.932000 13.369000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_211_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_622 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_902.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[44] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf



Hold check
15044 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
15046 2.025000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
15048 2.025000 4.393000 6.418000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_211_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_622 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_902.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[44] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf




Set input delay: 0.588ns max, and 0.234ns min. 
15101 2 2 2
Setup check
15111 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
15111 14.972000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
15113 14.972000 28.933000 13.961000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1049_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_611 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_105_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[43] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic



Hold check
15166 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
15168 2.370000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
15170 2.370000 4.394000 6.764000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1049_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_611 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_105_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[43] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic




Set input delay: 0.534ns max, and 0.228ns min. 
15223 2 2 2
Setup check
15233 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
15233 15.066000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
15235 15.066000 28.932000 13.866000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1099_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_738 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_898.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[42] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia



Hold check
15288 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
15290 2.274000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
15292 2.274000 4.393000 6.667000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1099_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_738 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_898.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[42] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia




Set input delay: 0.538ns max, and 0.229ns min. 
15345 2 2 2
Setup check
15355 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
15355 15.370000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
15357 15.370000 28.933000 13.563000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg35_syn_12_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_688 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_901.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[41] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic



Hold check
15410 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
15412 2.169000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
15414 2.169000 4.394000 6.563000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg35_syn_12_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_688 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_901.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[41] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic




Set input delay: 0.533ns max, and 0.227ns min. 
15467 2 2 2
Setup check
15477 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
15477 15.281000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
15479 15.281000 28.933000 13.652000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_141_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_677 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cec6b81_syn_3.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[40] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic



Hold check
15532 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
15534 2.178000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
15536 2.178000 4.394000 6.572000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_141_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_677 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cec6b81_syn_3.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[40] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic




Set input delay: 0.546ns max, and 0.229ns min. 
15589 2 2 2
Setup check
15599 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
15599 15.629000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
15601 15.629000 28.920000 13.291000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_99_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_730 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg2_syn_13_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[39] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.ib



Hold check
15652 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
15654 1.990000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
15656 1.990000 4.387000 6.377000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_99_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_730 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg2_syn_13_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[39] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.ib




Set input delay: 0.626ns max, and 0.237ns min. 
15707 2 2 2
Setup check
15717 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
15717 15.325000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
15719 15.325000 28.930000 13.605000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_155_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_718 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_47_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[38] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia



Hold check
15772 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
15774 2.125000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
15776 2.125000 4.393000 6.518000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_155_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_718 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_47_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[38] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia




Set input delay: 0.569ns max, and 0.233ns min. 
15829 2 2 2
Setup check
15839 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
15839 15.630000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
15841 15.630000 28.931000 13.301000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_197_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_655 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_81_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[37] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic



Hold check
15894 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
15896 1.947000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
15898 1.947000 4.393000 6.340000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_197_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_655 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_81_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[37] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic




Set input delay: 0.561ns max, and 0.232ns min. 
15951 2 2 2
Setup check
15961 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
15961 15.758000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
15963 15.758000 28.931000 13.173000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_225_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_644 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_91_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[36] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic



Hold check
16016 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
16018 1.902000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
16020 1.902000 4.393000 6.295000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_225_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_644 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_91_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[36] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic




Set input delay: 0.604ns max, and 0.243ns min. 
16073 2 2 2
Setup check
16083 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
16083 14.680000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
16085 14.680000 28.930000 14.250000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1087_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_12 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg0_syn_65_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[35] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb



Hold check
16140 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
16142 2.455000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
16144 2.455000 4.393000 6.848000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1087_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_12 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg0_syn_65_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[35] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb




Set input delay: 0.69ns max, and 0.23ns min. 
16199 2 2 2
Setup check
16209 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
16209 14.491000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
16211 14.491000 28.930000 14.439000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_999_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_13.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[34] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id



Hold check
16266 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
16268 2.542000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
16270 2.542000 4.393000 6.935000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_999_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_13.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[34] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id




Set input delay: 0.687ns max, and 0.235ns min. 
16325 2 2 2
Setup check
16335 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
16335 14.447000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
16337 14.447000 28.923000 14.476000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_129_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_93_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[33] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia



Hold check
16392 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
16394 2.505000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
16396 2.505000 4.389000 6.894000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_129_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_93_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[33] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia




Set input delay: 0.661ns max, and 0.252ns min. 
16451 2 2 2
Setup check
16461 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
16461 14.297000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
16463 14.297000 28.928000 14.631000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg39_syn_19_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/reg12_syn_20.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[32] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia



Hold check
16518 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
16520 2.695000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
16522 2.695000 4.392000 7.087000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata1[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg39_syn_19_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/reg12_syn_20.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[32] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia




Set input delay: 0.746ns max, and 0.268ns min. 
16577 2 2 2
Setup check
16587 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
16587 15.609000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
16589 15.609000 28.931000 13.322000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1083_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_868 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_890.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[62] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia



Hold check
16642 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
16644 1.912000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
16646 1.912000 4.393000 6.305000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1083_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_868 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_890.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[62] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia




Set input delay: 0.773ns max, and 0.272ns min. 
16699 2 2 2
Setup check
16709 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
16709 15.229000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
16711 15.229000 28.932000 13.703000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_995_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_698 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_900.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[61] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie



Hold check
16764 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
16766 2.207000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
16768 2.207000 4.393000 6.600000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_995_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_698 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_900.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[61] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie




Set input delay: 0.879ns max, and 0.257ns min. 
16821 2 2 2
Setup check
16831 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
16831 15.939000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
16833 15.939000 28.929000 12.990000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1033_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_860 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_891.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[60] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.ib



Hold check
16884 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
16886 1.748000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
16888 1.748000 4.392000 6.140000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1033_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_860 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_891.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[60] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.ib




Set input delay: 0.814ns max, and 0.269ns min. 
16939 2 2 2
Setup check
16949 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
16949 15.309000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
16951 15.309000 28.932000 13.623000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1069_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_848 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_892.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[59] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia



Hold check
17004 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
17006 2.142000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
17008 2.142000 4.393000 6.535000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1069_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_848 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_892.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[59] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia




Set input delay: 0.719ns max, and 0.236ns min. 
17061 2 2 2
Setup check
17071 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
17071 15.973000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
17073 15.973000 28.929000 12.956000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg28_syn_993_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_708 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_899.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[58] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia



Hold check
17126 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
17128 1.722000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
17130 1.722000 4.392000 6.114000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg28_syn_993_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_708 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_899.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[58] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia




Set input delay: 0.704ns max, and 0.252ns min. 
17183 2 2 2
Setup check
17193 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
17193 15.228000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
17195 15.228000 28.931000 13.703000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1029_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_838 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_893.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[57] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia



Hold check
17248 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
17250 2.144000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
17252 2.144000 4.393000 6.537000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1029_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_838 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_893.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[57] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia




Set input delay: 0.729ns max, and 0.264ns min. 
17305 2 2 2
Setup check
17315 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
17315 15.797000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
17317 15.797000 28.931000 13.134000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg28_syn_983_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_828 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_894.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[56] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia



Hold check
17370 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
17372 1.914000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
17374 1.914000 4.393000 6.307000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg28_syn_983_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_828 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_894.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[56] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia




Set input delay: 0.735ns max, and 0.243ns min. 
17427 2 2 2
Setup check
17437 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
17437 15.541000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
17439 15.541000 28.930000 13.389000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1097_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_818 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_895.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[55] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia



Hold check
17492 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
17494 1.948000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
17496 1.948000 4.393000 6.341000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1097_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_818 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_895.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[55] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia




Set input delay: 0.879ns max, and 0.258ns min. 
17549 2 2 2
Setup check
17559 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
17559 14.971000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
17561 14.971000 28.930000 13.959000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1093_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_808 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_896.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[54] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia



Hold check
17614 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
17616 2.195000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
17618 2.195000 4.393000 6.588000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1093_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_808 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_896.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[54] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia




Set input delay: 0.923ns max, and 0.266ns min. 
17671 2 2 2
Setup check
17681 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
17681 15.693000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
17683 15.693000 28.929000 13.236000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1027_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_798 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_109_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[53] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia



Hold check
17736 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
17738 1.771000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
17740 1.771000 4.392000 6.163000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1027_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_798 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_109_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[53] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia




Set input delay: 0.906ns max, and 0.279ns min. 
17793 2 2 2
Setup check
17803 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
17803 15.751000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
17805 15.751000 28.931000 13.180000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1095_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_666 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_89_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[52] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic



Hold check
17858 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
17860 1.790000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
17862 1.790000 4.393000 6.183000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1095_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_666 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_89_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[52] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic




Set input delay: 0.724ns max, and 0.256ns min. 
17915 2 2 2
Setup check
17925 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
17925 15.716000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
17927 15.716000 28.929000 13.213000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1081_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_788 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_95_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[51] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia



Hold check
17980 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
17982 1.828000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
17984 1.828000 4.392000 6.220000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1081_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_788 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_95_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[51] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia




Set input delay: 0.731ns max, and 0.244ns min. 
18037 2 2 2
Setup check
18047 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
18047 16.064000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
18049 16.064000 28.927000 12.863000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1025_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_780 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_99_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[50] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.ib



Hold check
18100 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
18102 1.650000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
18104 1.650000 4.391000 6.041000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1025_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_780 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_99_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[50] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.ib




Set input delay: 0.772ns max, and 0.264ns min. 
18155 2 2 2
Setup check
18165 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
18165 15.632000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
18167 15.632000 28.930000 13.298000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg33_syn_16_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_768 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/loopback_fifo_dataout_low_r_reg_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[49] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia



Hold check
18220 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
18222 1.882000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
18224 1.882000 4.393000 6.275000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg33_syn_16_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_768 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/loopback_fifo_dataout_low_r_reg_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[49] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia




Set input delay: 0.766ns max, and 0.265ns min. 
18277 2 2 2
Setup check
18287 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
18287 15.374000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
18289 15.374000 28.930000 13.556000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1039_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_758 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_93995780_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[48] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia



Hold check
18342 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
18344 2.071000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
18346 2.071000 4.393000 6.464000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1039_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_758 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_93995780_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[48] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia




Set input delay: 0.75ns max, and 0.268ns min. 
18399 2 2 2
Setup check
18409 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
18409 15.652000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
18411 15.652000 28.932000 13.280000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_239_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_600 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8f13272f_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[47] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie



Hold check
18464 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
18466 1.883000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
18468 1.883000 4.393000 6.276000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_239_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_600 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8f13272f_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[47] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie




Set input delay: 0.608ns max, and 0.235ns min. 
18521 2 2 2
Setup check
18531 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
18531 15.284000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
18533 15.284000 28.932000 13.648000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_101_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_748 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_897.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[46] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia



Hold check
18586 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
18588 2.143000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
18590 2.143000 4.393000 6.536000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_101_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_748 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_897.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[46] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia




Set input delay: 0.598ns max, and 0.24ns min. 
18643 2 2 2
Setup check
18653 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
18653 15.367000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
18655 15.367000 28.933000 13.566000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1051_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_633 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_107_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[45] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic



Hold check
18708 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
18710 2.170000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
18712 2.170000 4.394000 6.564000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1051_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_633 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_107_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[45] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic




Set input delay: 0.605ns max, and 0.24ns min. 
18765 2 2 2
Setup check
18775 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
18775 15.867000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
18777 15.867000 28.932000 13.065000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_211_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_622 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_902.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[44] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf



Hold check
18830 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
18832 1.884000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
18834 1.884000 4.393000 6.277000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_211_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_622 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_902.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[44] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf




Set input delay: 0.588ns max, and 0.234ns min. 
18887 2 2 2
Setup check
18897 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
18897 15.371000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
18899 15.371000 28.933000 13.562000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1049_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_611 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_105_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[43] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic



Hold check
18952 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
18954 2.139000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
18956 2.139000 4.394000 6.533000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1049_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_611 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_105_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[43] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic




Set input delay: 0.534ns max, and 0.228ns min. 
19009 2 2 2
Setup check
19019 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
19019 15.696000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
19021 15.696000 28.932000 13.236000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1099_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_738 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_898.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[42] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia



Hold check
19074 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
19076 2.004000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
19078 2.004000 4.393000 6.397000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1099_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_738 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_898.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[42] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia




Set input delay: 0.538ns max, and 0.229ns min. 
19131 2 2 2
Setup check
19141 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
19141 15.658000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
19143 15.658000 28.933000 13.275000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg35_syn_12_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_688 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_901.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[41] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic



Hold check
19196 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
19198 1.929000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
19200 1.929000 4.394000 6.323000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg35_syn_12_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_688 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_901.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[41] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic




Set input delay: 0.533ns max, and 0.227ns min. 
19253 2 2 2
Setup check
19263 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
19263 15.371000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
19265 15.371000 28.933000 13.562000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_141_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_677 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cec6b81_syn_3.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[40] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic



Hold check
19318 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
19320 2.135000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
19322 2.135000 4.394000 6.529000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_141_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_677 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cec6b81_syn_3.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[40] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic




Set input delay: 0.546ns max, and 0.229ns min. 
19375 2 2 2
Setup check
19385 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
19385 16.447000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
19387 16.447000 28.920000 12.473000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_99_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_730 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg2_syn_13_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[39] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.ib



Hold check
19438 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
19440 1.542000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
19442 1.542000 4.387000 5.929000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_99_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_730 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg2_syn_13_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[39] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.ib




Set input delay: 0.626ns max, and 0.237ns min. 
19493 2 2 2
Setup check
19503 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
19503 15.612000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
19505 15.612000 28.930000 13.318000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_155_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_718 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_47_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[38] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia



Hold check
19558 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
19560 1.943000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
19562 1.943000 4.393000 6.336000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_155_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_718 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_47_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[38] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia




Set input delay: 0.569ns max, and 0.233ns min. 
19615 2 2 2
Setup check
19625 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
19625 15.746000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
19627 15.746000 28.931000 13.185000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_197_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_655 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_81_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[37] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic



Hold check
19680 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
19682 1.906000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
19684 1.906000 4.393000 6.299000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_197_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_655 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_81_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[37] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic




Set input delay: 0.561ns max, and 0.232ns min. 
19737 2 2 2
Setup check
19747 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
19747 16.121000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
19749 16.121000 28.931000 12.810000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_225_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_644 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_91_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[36] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic



Hold check
19802 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
19804 1.707000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
19806 1.707000 4.393000 6.100000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_225_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_644 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_91_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[36] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic




Set input delay: 0.604ns max, and 0.243ns min. 
19859 2 2 2
Setup check
19869 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
19869 15.057000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
19871 15.057000 28.930000 13.873000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1087_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_12 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg0_syn_65_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[35] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb



Hold check
19926 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
19928 2.237000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
19930 2.237000 4.393000 6.630000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1087_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_12 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg0_syn_65_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[35] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb




Set input delay: 0.69ns max, and 0.23ns min. 
19985 2 2 2
Setup check
19995 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
19995 14.831000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
19997 14.831000 28.930000 14.099000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_999_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_13.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[34] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id



Hold check
20052 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
20054 2.400000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
20056 2.400000 4.393000 6.793000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_999_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_13.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[34] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id




Set input delay: 0.687ns max, and 0.235ns min. 
20111 2 2 2
Setup check
20121 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
20121 14.699000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
20123 14.699000 28.923000 14.224000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_129_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_93_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[33] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia



Hold check
20178 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
20180 2.383000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
20182 2.383000 4.389000 6.772000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_129_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_93_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[33] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia




Set input delay: 0.661ns max, and 0.252ns min. 
20237 2 2 2
Setup check
20247 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
20247 14.704000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
20249 14.704000 28.928000 14.224000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg39_syn_19_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/reg12_syn_20.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[32] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia



Hold check
20304 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
20306 2.402000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
20308 2.402000 4.392000 6.794000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata1[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg39_syn_19_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/reg12_syn_20.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[32] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia




Set input delay: 0.746ns max, and 0.268ns min. 
20363 2 2 2
Setup check
20373 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
20373 16.016000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
20375 16.016000 28.931000 12.915000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1083_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_868 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_890.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[62] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia



Hold check
20428 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
20430 1.682000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
20432 1.682000 4.393000 6.075000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1083_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_868 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_890.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[62] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia




Set input delay: 0.773ns max, and 0.272ns min. 
20485 2 2 2
Setup check
20495 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
20495 15.773000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
20497 15.773000 28.932000 13.159000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_995_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_698 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_900.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[61] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie



Hold check
20550 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
20552 1.912000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
20554 1.912000 4.393000 6.305000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_995_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_698 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_900.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[61] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie




Set input delay: 0.879ns max, and 0.257ns min. 
20607 2 2 2
Setup check
20617 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
20617 16.263000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
20619 16.263000 28.929000 12.666000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1033_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_860 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_891.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[60] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.ib



Hold check
20670 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
20672 1.561000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
20674 1.561000 4.392000 5.953000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1033_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_860 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_891.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[60] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.ib




Set input delay: 0.814ns max, and 0.269ns min. 
20725 2 2 2
Setup check
20735 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
20735 15.639000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
20737 15.639000 28.932000 13.293000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1069_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_848 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_892.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[59] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia



Hold check
20790 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
20792 1.978000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
20794 1.978000 4.393000 6.371000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1069_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_848 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_892.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[59] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia




Set input delay: 0.719ns max, and 0.236ns min. 
20847 2 2 2
Setup check
20857 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
20857 16.096000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
20859 16.096000 28.929000 12.833000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg28_syn_993_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_708 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_899.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[58] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia



Hold check
20912 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
20914 1.657000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
20916 1.657000 4.392000 6.049000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg28_syn_993_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_708 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_899.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[58] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia




Set input delay: 0.704ns max, and 0.252ns min. 
20969 2 2 2
Setup check
20979 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
20979 15.592000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
20981 15.592000 28.931000 13.339000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1029_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_838 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_893.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[57] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia



Hold check
21034 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
21036 1.962000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
21038 1.962000 4.393000 6.355000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1029_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_838 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_893.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[57] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia




Set input delay: 0.729ns max, and 0.264ns min. 
21091 2 2 2
Setup check
21101 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
21101 15.975000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
21103 15.975000 28.931000 12.956000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg28_syn_983_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_828 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_894.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[56] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia



Hold check
21156 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
21158 1.814000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
21160 1.814000 4.393000 6.207000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg28_syn_983_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_828 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_894.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[56] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia




Set input delay: 0.735ns max, and 0.243ns min. 
21213 2 2 2
Setup check
21223 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
21223 15.841000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
21225 15.841000 28.930000 13.089000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1097_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_818 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_895.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[55] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia



Hold check
21278 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
21280 1.811000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
21282 1.811000 4.393000 6.204000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1097_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_818 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_895.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[55] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia




Set input delay: 0.879ns max, and 0.258ns min. 
21335 2 2 2
Setup check
21345 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
21345 14.803000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
21347 14.803000 28.930000 14.127000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1093_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_808 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_896.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[54] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia



Hold check
21400 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
21402 2.269000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
21404 2.269000 4.393000 6.662000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1093_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_808 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_896.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[54] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia




Set input delay: 0.923ns max, and 0.266ns min. 
21457 2 2 2
Setup check
21467 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
21467 15.847000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
21469 15.847000 28.929000 13.082000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1027_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_798 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_109_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[53] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia



Hold check
21522 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
21524 1.691000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
21526 1.691000 4.392000 6.083000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1027_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_798 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_109_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[53] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia




Set input delay: 0.906ns max, and 0.279ns min. 
21579 2 2 2
Setup check
21589 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
21589 16.043000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
21591 16.043000 28.931000 12.888000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1095_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_666 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_89_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[52] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic



Hold check
21644 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
21646 1.630000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
21648 1.630000 4.393000 6.023000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1095_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_666 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_89_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[52] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic




Set input delay: 0.724ns max, and 0.256ns min. 
21701 2 2 2
Setup check
21711 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
21711 16.102000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
21713 16.102000 28.929000 12.827000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1081_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_788 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_95_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[51] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia



Hold check
21766 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
21768 1.651000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
21770 1.651000 4.392000 6.043000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1081_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_788 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_95_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[51] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia




Set input delay: 0.731ns max, and 0.244ns min. 
21823 2 2 2
Setup check
21833 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
21833 16.761000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
21835 16.761000 28.927000 12.166000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1025_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_780 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_99_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[50] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.ib



Hold check
21886 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
21888 1.283000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
21890 1.283000 4.391000 5.674000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1025_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_780 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_99_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[50] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.ib




Set input delay: 0.772ns max, and 0.264ns min. 
21941 2 2 2
Setup check
21951 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
21951 16.024000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
21953 16.024000 28.930000 12.906000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg33_syn_16_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_768 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/loopback_fifo_dataout_low_r_reg_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[49] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia



Hold check
22006 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
22008 1.685000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
22010 1.685000 4.393000 6.078000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg33_syn_16_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_768 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/loopback_fifo_dataout_low_r_reg_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[49] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia




Set input delay: 0.766ns max, and 0.265ns min. 
22063 2 2 2
Setup check
22073 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
22073 15.587000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
22075 15.587000 28.930000 13.343000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1039_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_758 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_93995780_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[48] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia



Hold check
22128 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
22130 1.983000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
22132 1.983000 4.393000 6.376000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1039_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_758 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_93995780_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[48] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia




Set input delay: 0.75ns max, and 0.268ns min. 
22185 2 2 2
Setup check
22195 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
22195 15.937000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
22197 15.937000 28.932000 12.995000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_239_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_600 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8f13272f_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[47] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie



Hold check
22250 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
22252 1.744000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
22254 1.744000 4.393000 6.137000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_239_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_600 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8f13272f_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[47] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie




Set input delay: 0.608ns max, and 0.235ns min. 
22307 2 2 2
Setup check
22317 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
22317 16.028000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
22319 16.028000 28.932000 12.904000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_101_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_748 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_897.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[46] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia



Hold check
22372 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
22374 1.761000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
22376 1.761000 4.393000 6.154000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_101_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_748 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_897.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[46] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia




Set input delay: 0.598ns max, and 0.24ns min. 
22429 2 2 2
Setup check
22439 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
22439 15.904000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
22441 15.904000 28.933000 13.029000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1051_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_633 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_107_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[45] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic



Hold check
22494 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
22496 1.881000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
22498 1.881000 4.394000 6.275000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1051_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_633 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_107_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[45] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic




Set input delay: 0.605ns max, and 0.24ns min. 
22551 2 2 2
Setup check
22561 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
22561 16.135000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
22563 16.135000 28.932000 12.797000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_211_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_622 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_902.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[44] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf



Hold check
22616 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
22618 1.744000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
22620 1.744000 4.393000 6.137000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_211_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_622 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_902.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[44] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf




Set input delay: 0.588ns max, and 0.234ns min. 
22673 2 2 2
Setup check
22683 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
22683 15.667000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
22685 15.667000 28.933000 13.266000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1049_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_611 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_105_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[43] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic



Hold check
22738 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
22740 1.997000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
22742 1.997000 4.394000 6.391000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1049_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_611 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_105_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[43] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic




Set input delay: 0.534ns max, and 0.228ns min. 
22795 2 2 2
Setup check
22805 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
22805 15.888000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
22807 15.888000 28.932000 13.044000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1099_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_738 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_898.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[42] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia



Hold check
22860 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
22862 1.855000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
22864 1.855000 4.393000 6.248000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1099_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_738 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_898.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[42] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia




Set input delay: 0.538ns max, and 0.229ns min. 
22917 2 2 2
Setup check
22927 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
22927 15.947000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
22929 15.947000 28.933000 12.986000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg35_syn_12_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_688 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_901.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[41] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic



Hold check
22982 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
22984 1.796000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
22986 1.796000 4.394000 6.190000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg35_syn_12_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_688 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_901.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[41] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic




Set input delay: 0.533ns max, and 0.227ns min. 
23039 2 2 2
Setup check
23049 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
23049 15.755000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
23051 15.755000 28.933000 13.178000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_141_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_677 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cec6b81_syn_3.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[40] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic



Hold check
23104 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
23106 1.949000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
23108 1.949000 4.394000 6.343000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_141_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_677 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cec6b81_syn_3.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[40] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic




Set input delay: 0.546ns max, and 0.229ns min. 
23161 2 2 2
Setup check
23171 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
23171 16.414000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
23173 16.414000 28.920000 12.506000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_99_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_730 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg2_syn_13_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[39] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.ib



Hold check
23224 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
23226 1.585000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
23228 1.585000 4.387000 5.972000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_99_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_730 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg2_syn_13_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[39] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.ib




Set input delay: 0.626ns max, and 0.237ns min. 
23279 2 2 2
Setup check
23289 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
23289 15.633000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
23291 15.633000 28.930000 13.297000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_155_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_718 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_47_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[38] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia



Hold check
23344 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
23346 1.943000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
23348 1.943000 4.393000 6.336000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_155_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_718 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_47_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[38] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia




Set input delay: 0.569ns max, and 0.233ns min. 
23401 2 2 2
Setup check
23411 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
23411 16.054000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
23413 16.054000 28.931000 12.877000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_197_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_655 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_81_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[37] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic



Hold check
23466 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
23468 1.728000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
23470 1.728000 4.393000 6.121000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_197_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_655 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_81_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[37] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic




Set input delay: 0.561ns max, and 0.232ns min. 
23523 2 2 2
Setup check
23533 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
23533 16.503000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
23535 16.503000 28.931000 12.428000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_225_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_644 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_91_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[36] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic



Hold check
23588 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
23590 1.523000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
23592 1.523000 4.393000 5.916000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_225_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_644 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_91_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[36] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic




Set input delay: 0.604ns max, and 0.243ns min. 
23645 2 2 2
Setup check
23655 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
23655 15.356000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
23657 15.356000 28.930000 13.574000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1087_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_12 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg0_syn_65_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[35] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb



Hold check
23712 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
23714 2.094000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
23716 2.094000 4.393000 6.487000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1087_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_12 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg0_syn_65_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[35] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb




Set input delay: 0.69ns max, and 0.23ns min. 
23771 2 2 2
Setup check
23781 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
23781 15.306000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
23783 15.306000 28.930000 13.624000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_999_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_13.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[34] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id



Hold check
23838 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
23840 2.140000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
23842 2.140000 4.393000 6.533000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_999_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_13.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[34] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id




Set input delay: 0.687ns max, and 0.235ns min. 
23897 2 2 2
Setup check
23907 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
23907 14.895000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
23909 14.895000 28.923000 14.028000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_129_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_93_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[33] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia



Hold check
23964 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
23966 2.271000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
23968 2.271000 4.389000 6.660000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_129_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_93_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[33] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia




Set input delay: 0.661ns max, and 0.252ns min. 
24023 2 2 2
Setup check
24033 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
24033 14.992000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
24035 14.992000 28.928000 13.936000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg39_syn_19_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/reg12_syn_20.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[32] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia



Hold check
24090 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
24092 2.263000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
24094 2.263000 4.392000 6.655000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata1[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg39_syn_19_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/reg12_syn_20.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[32] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia




Set input delay: 0.746ns max, and 0.268ns min. 
24149 2 2 2
Setup check
24159 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
24159 15.958000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
24161 15.958000 28.931000 12.973000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1083_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_868 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_890.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[62] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia



Hold check
24214 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
24216 1.710000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
24218 1.710000 4.393000 6.103000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1083_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_868 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_890.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[62] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia




Set input delay: 0.773ns max, and 0.272ns min. 
24271 2 2 2
Setup check
24281 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
24281 15.502000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
24283 15.502000 28.932000 13.430000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_995_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_698 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_900.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[61] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie



Hold check
24336 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
24338 2.048000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
24340 2.048000 4.393000 6.441000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_995_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_698 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_900.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[61] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie




Set input delay: 0.879ns max, and 0.257ns min. 
24393 2 2 2
Setup check
24403 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
24403 16.056000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
24405 16.056000 28.929000 12.873000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1033_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_860 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_891.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[60] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.ib



Hold check
24456 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
24458 1.685000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
24460 1.685000 4.392000 6.077000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1033_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_860 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_891.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[60] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.ib




Set input delay: 0.814ns max, and 0.269ns min. 
24511 2 2 2
Setup check
24521 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
24521 15.316000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
24523 15.316000 28.932000 13.616000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1069_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_848 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_892.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[59] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia



Hold check
24576 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
24578 2.159000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
24580 2.159000 4.393000 6.552000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1069_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_848 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_892.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[59] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia




Set input delay: 0.719ns max, and 0.236ns min. 
24633 2 2 2
Setup check
24643 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
24643 16.214000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
24645 16.214000 28.929000 12.715000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg28_syn_993_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_708 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_899.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[58] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia



Hold check
24698 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
24700 1.604000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
24702 1.604000 4.392000 5.996000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg28_syn_993_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_708 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_899.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[58] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia




Set input delay: 0.704ns max, and 0.252ns min. 
24755 2 2 2
Setup check
24765 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
24765 15.605000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
24767 15.605000 28.931000 13.326000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1029_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_838 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_893.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[57] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia



Hold check
24820 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
24822 1.928000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
24824 1.928000 4.393000 6.321000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1029_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_838 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_893.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[57] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia




Set input delay: 0.729ns max, and 0.264ns min. 
24877 2 2 2
Setup check
24887 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
24887 15.988000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
24889 15.988000 28.931000 12.943000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg28_syn_983_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_828 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_894.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[56] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia



Hold check
24942 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
24944 1.789000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
24946 1.789000 4.393000 6.182000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg28_syn_983_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_828 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_894.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[56] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia




Set input delay: 0.735ns max, and 0.243ns min. 
24999 2 2 2
Setup check
25009 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
25009 15.838000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
25011 15.838000 28.930000 13.092000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1097_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_818 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_895.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[55] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia



Hold check
25064 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
25066 1.796000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
25068 1.796000 4.393000 6.189000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1097_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_818 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_895.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[55] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia




Set input delay: 0.879ns max, and 0.258ns min. 
25121 2 2 2
Setup check
25131 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
25131 15.118000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
25133 15.118000 28.930000 13.812000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1093_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_808 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_896.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[54] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia



Hold check
25186 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
25188 2.114000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
25190 2.114000 4.393000 6.507000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1093_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_808 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_896.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[54] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia




Set input delay: 0.923ns max, and 0.266ns min. 
25243 2 2 2
Setup check
25253 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
25253 15.755000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
25255 15.755000 28.929000 13.174000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1027_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_798 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_109_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[53] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia



Hold check
25308 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
25310 1.755000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
25312 1.755000 4.392000 6.147000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1027_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_798 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_109_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[53] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia




Set input delay: 0.906ns max, and 0.279ns min. 
25365 2 2 2
Setup check
25375 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
25375 15.827000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
25377 15.827000 28.931000 13.104000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1095_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_666 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_89_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[52] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic



Hold check
25430 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
25432 1.752000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
25434 1.752000 4.393000 6.145000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1095_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_666 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_89_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[52] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic




Set input delay: 0.724ns max, and 0.256ns min. 
25487 2 2 2
Setup check
25497 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
25497 15.973000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
25499 15.973000 28.929000 12.956000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1081_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_788 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_95_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[51] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia



Hold check
25552 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
25554 1.690000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
25556 1.690000 4.392000 6.082000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1081_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_788 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_95_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[51] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia




Set input delay: 0.731ns max, and 0.244ns min. 
25609 2 2 2
Setup check
25619 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
25619 16.501000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
25621 16.501000 28.927000 12.426000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1025_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_780 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_99_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[50] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.ib



Hold check
25672 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
25674 1.415000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
25676 1.415000 4.391000 5.806000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1025_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_780 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_99_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[50] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.ib




Set input delay: 0.772ns max, and 0.264ns min. 
25727 2 2 2
Setup check
25737 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
25737 15.717000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
25739 15.717000 28.930000 13.213000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg33_syn_16_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_768 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/loopback_fifo_dataout_low_r_reg_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[49] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia



Hold check
25792 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
25794 1.836000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
25796 1.836000 4.393000 6.229000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg33_syn_16_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_768 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/loopback_fifo_dataout_low_r_reg_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[49] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia




Set input delay: 0.766ns max, and 0.265ns min. 
25849 2 2 2
Setup check
25859 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
25859 15.431000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
25861 15.431000 28.930000 13.499000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1039_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_758 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_93995780_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[48] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia



Hold check
25914 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
25916 2.069000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
25918 2.069000 4.393000 6.462000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1039_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_758 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_93995780_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[48] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia




Set input delay: 0.75ns max, and 0.268ns min. 
25971 2 2 2
Setup check
25981 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
25981 15.663000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
25983 15.663000 28.932000 13.269000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_239_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_600 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8f13272f_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[47] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie



Hold check
26036 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
26038 1.880000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
26040 1.880000 4.393000 6.273000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_239_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_600 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8f13272f_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[47] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie




Set input delay: 0.608ns max, and 0.235ns min. 
26093 2 2 2
Setup check
26103 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
26103 15.767000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
26105 15.767000 28.932000 13.165000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_101_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_748 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_897.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[46] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia



Hold check
26158 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
26160 1.887000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
26162 1.887000 4.393000 6.280000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_101_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_748 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_897.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[46] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia




Set input delay: 0.598ns max, and 0.24ns min. 
26215 2 2 2
Setup check
26225 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
26225 15.633000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
26227 15.633000 28.933000 13.300000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1051_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_633 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_107_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[45] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic



Hold check
26280 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
26282 2.017000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
26284 2.017000 4.394000 6.411000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1051_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_633 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_107_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[45] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic




Set input delay: 0.605ns max, and 0.24ns min. 
26337 2 2 2
Setup check
26347 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
26347 15.888000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
26349 15.888000 28.932000 13.044000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_211_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_622 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_902.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[44] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf



Hold check
26402 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
26404 1.888000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
26406 1.888000 4.393000 6.281000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_211_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_622 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_902.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[44] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf




Set input delay: 0.588ns max, and 0.234ns min. 
26459 2 2 2
Setup check
26469 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
26469 15.336000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
26471 15.336000 28.933000 13.597000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1049_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_611 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_105_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[43] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic



Hold check
26524 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
26526 2.173000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
26528 2.173000 4.394000 6.567000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1049_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_611 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_105_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[43] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic




Set input delay: 0.534ns max, and 0.228ns min. 
26581 2 2 2
Setup check
26591 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
26591 15.828000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
26593 15.828000 28.932000 13.104000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1099_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_738 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_898.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[42] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia



Hold check
26646 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
26648 1.869000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
26650 1.869000 4.393000 6.262000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1099_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_738 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_898.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[42] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia




Set input delay: 0.538ns max, and 0.229ns min. 
26703 2 2 2
Setup check
26713 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
26713 15.650000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
26715 15.650000 28.933000 13.283000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg35_syn_12_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_688 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_901.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[41] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic



Hold check
26768 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
26770 1.943000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
26772 1.943000 4.394000 6.337000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg35_syn_12_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_688 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_901.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[41] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic




Set input delay: 0.533ns max, and 0.227ns min. 
26825 2 2 2
Setup check
26835 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
26835 15.451000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
26837 15.451000 28.933000 13.482000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_141_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_677 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cec6b81_syn_3.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[40] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic



Hold check
26890 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
26892 2.092000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
26894 2.092000 4.394000 6.486000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_141_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_677 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cec6b81_syn_3.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[40] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic




Set input delay: 0.546ns max, and 0.229ns min. 
26947 2 2 2
Setup check
26957 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
26957 16.536000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
26959 16.536000 28.920000 12.384000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_99_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_730 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg2_syn_13_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[39] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.ib



Hold check
27010 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
27012 1.490000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
27014 1.490000 4.387000 5.877000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_99_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_730 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg2_syn_13_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[39] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.ib




Set input delay: 0.626ns max, and 0.237ns min. 
27065 2 2 2
Setup check
27075 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
27075 15.498000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
27077 15.498000 28.930000 13.432000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_155_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_718 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_47_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[38] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia



Hold check
27130 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
27132 2.001000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
27134 2.001000 4.393000 6.394000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_155_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_718 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_47_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[38] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia




Set input delay: 0.569ns max, and 0.233ns min. 
27187 2 2 2
Setup check
27197 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
27197 15.967000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
27199 15.967000 28.931000 12.964000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_197_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_655 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_81_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[37] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic



Hold check
27252 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
27254 1.778000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
27256 1.778000 4.393000 6.171000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_197_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_655 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_81_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[37] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic




Set input delay: 0.561ns max, and 0.232ns min. 
27309 2 2 2
Setup check
27319 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
27319 16.108000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
27321 16.108000 28.931000 12.823000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_225_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_644 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_91_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[36] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic



Hold check
27374 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
27376 1.708000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
27378 1.708000 4.393000 6.101000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg48_syn_225_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_644 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_91_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[36] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic




Set input delay: 0.604ns max, and 0.243ns min. 
27431 2 2 2
Setup check
27441 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
27441 15.092000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
27443 15.092000 28.930000 13.838000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1087_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_12 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg0_syn_65_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[35] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb



Hold check
27498 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
27500 2.227000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
27502 2.227000 4.393000 6.620000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_1087_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_12 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg0_syn_65_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[35] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb




Set input delay: 0.69ns max, and 0.23ns min. 
27557 2 2 2
Setup check
27567 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
27567 15.084000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
27569 15.084000 28.930000 13.846000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_999_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_13.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[34] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id



Hold check
27624 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
27626 2.234000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
27628 2.234000 4.393000 6.627000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg40_syn_999_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_13.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[34] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id




Set input delay: 0.687ns max, and 0.235ns min. 
27683 2 2 2
Setup check
27693 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
27693 14.606000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
27695 14.606000 28.923000 14.317000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_129_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_93_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[33] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia



Hold check
27750 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
27752 2.431000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
27754 2.431000 4.389000 6.820000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg32_syn_129_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_93_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[33] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia




Set input delay: 0.661ns max, and 0.252ns min. 
27809 2 2 2
Setup check
27819 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
27819 14.580000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
27821 14.580000 28.928000 14.348000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg39_syn_19_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/reg12_syn_20.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[32] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia



Hold check
27876 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
27878 2.496000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
27880 2.496000 4.392000 6.888000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata1[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg39_syn_19_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/reg12_syn_20.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[32] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia




Set input delay: 0.486ns max, and 0.206ns min. 
27935 2 2 2
Setup check
27945 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156
27945 16.857000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[31]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[31]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156
27947 16.857000 28.929000 12.072000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[31] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_938.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_880 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_889.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[63] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156.ib



Hold check
27998 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156
28000 1.419000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[31]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[31]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156
28002 1.419000 4.392000 5.811000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[31] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_938.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_880 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_889.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[63] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156.ib




Set input delay: 0.482ns max, and 0.209ns min. 
28053 2 2 2
Setup check
28063 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
28063 16.546000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
28065 16.546000 28.931000 12.385000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[30] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_939.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_872 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_890.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[62] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia



Hold check
28118 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
28120 1.569000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
28122 1.569000 4.393000 5.962000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[30] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_939.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_872 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_890.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[62] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia




Set input delay: 0.479ns max, and 0.206ns min. 
28175 2 2 2
Setup check
28185 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
28185 16.537000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
28187 16.537000 28.932000 12.395000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[29] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_946.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_702 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_900.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[61] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie



Hold check
28240 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
28242 1.504000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
28244 1.504000 4.393000 5.897000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[29] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_946.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_702 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_900.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[61] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie




Set input delay: 0.562ns max, and 0.215ns min. 
28297 2 2 2
Setup check
28307 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
28307 16.767000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
28309 16.767000 28.929000 12.162000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[28] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_940.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_864 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_891.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[60] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.ib



Hold check
28360 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
28362 1.343000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
28364 1.343000 4.392000 5.735000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[28] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_940.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_864 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_891.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[60] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.ib




Set input delay: 0.505ns max, and 0.21ns min. 
28415 2 2 2
Setup check
28425 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
28425 16.545000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
28427 16.545000 28.932000 12.387000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[27] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_941.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_852 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_892.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[59] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia



Hold check
28480 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
28482 1.597000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
28484 1.597000 4.393000 5.990000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[27] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_941.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_852 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_892.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[59] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia




Set input delay: 0.491ns max, and 0.211ns min. 
28537 2 2 2
Setup check
28547 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
28547 16.718000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
28549 16.718000 28.929000 12.211000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[26] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_941.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_712 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_899.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[58] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia



Hold check
28602 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
28604 1.433000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
28606 1.433000 4.392000 5.825000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[26] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_941.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_712 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_899.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[58] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia




Set input delay: 0.504ns max, and 0.206ns min. 
28659 2 2 2
Setup check
28669 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
28669 16.465000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
28671 16.465000 28.931000 12.466000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[25] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_942.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_842 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_893.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[57] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia



Hold check
28724 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
28726 1.607000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
28728 1.607000 4.393000 6.000000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[25] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_942.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_842 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_893.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[57] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia




Set input delay: 0.491ns max, and 0.21ns min. 
28781 2 2 2
Setup check
28791 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
28791 16.417000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
28793 16.417000 28.931000 12.514000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[24] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_942.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_832 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_894.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[56] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia



Hold check
28846 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
28848 1.581000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
28850 1.581000 4.393000 5.974000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[24] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_942.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_832 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_894.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[56] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia




Set input delay: 0.501ns max, and 0.208ns min. 
28903 2 2 2
Setup check
28913 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
28913 16.220000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
28915 16.220000 28.930000 12.710000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[23] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_943.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_822 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_895.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[55] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia



Hold check
28968 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
28970 1.749000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
28972 1.749000 4.393000 6.142000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[23] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_943.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_822 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_895.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[55] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia




Set input delay: 0.565ns max, and 0.215ns min. 
29025 2 2 2
Setup check
29035 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
29035 15.947000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
29037 15.947000 28.930000 12.983000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[22] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_944.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_812 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_896.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[54] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia



Hold check
29090 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
29092 1.778000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
29094 1.778000 4.393000 6.171000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[22] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_944.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_812 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_896.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[54] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia




Set input delay: 0.518ns max, and 0.208ns min. 
29147 2 2 2
Setup check
29157 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
29157 16.353000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
29159 16.353000 28.929000 12.576000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[21] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/io_rst_buffercc/buffers_1_reg_syn_6.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_802 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_109_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[53] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia



Hold check
29212 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
29214 1.597000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
29216 1.597000 4.392000 5.989000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[21] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/io_rst_buffercc/buffers_1_reg_syn_6.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_802 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_109_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[53] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia




Set input delay: 0.512ns max, and 0.21ns min. 
29269 2 2 2
Setup check
29279 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
29279 16.433000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
29281 16.433000 28.931000 12.498000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[20] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_948.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_670 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_89_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[52] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic



Hold check
29334 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
29336 1.566000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
29338 1.566000 4.393000 5.959000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[20] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_948.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_670 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_89_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[52] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic




Set input delay: 0.498ns max, and 0.206ns min. 
29391 2 2 2
Setup check
29401 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
29401 15.462000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
29403 15.462000 28.929000 13.467000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[19] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cd50bf0f_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_792 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_95_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[51] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia



Hold check
29456 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
29458 2.144000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
29460 2.144000 4.392000 6.536000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[19] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cd50bf0f_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_792 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_95_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[51] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia




Set input delay: 0.484ns max, and 0.205ns min. 
29513 2 2 2
Setup check
29523 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
29523 16.091000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
29525 16.091000 28.927000 12.836000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[18] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_f35319f3_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_784 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_99_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[50] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.ib



Hold check
29576 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
29578 1.838000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
29580 1.838000 4.391000 6.229000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[18] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_f35319f3_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_784 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_99_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[50] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.ib




Set input delay: 0.481ns max, and 0.205ns min. 
29631 2 2 2
Setup check
29641 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
29641 16.001000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
29643 16.001000 28.930000 12.929000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_61_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_772 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/loopback_fifo_dataout_low_r_reg_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[49] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia



Hold check
29696 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
29698 1.799000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
29700 1.799000 4.393000 6.192000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_61_syn_2.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_772 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/loopback_fifo_dataout_low_r_reg_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[49] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia




Set input delay: 0.474ns max, and 0.203ns min. 
29753 2 2 2
Setup check
29763 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
29763 16.176000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
29765 16.176000 28.930000 12.754000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[16] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_f35319f3_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_762 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_93995780_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[48] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia



Hold check
29818 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
29820 1.687000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
29822 1.687000 4.393000 6.080000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[16] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_f35319f3_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_762 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_93995780_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[48] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia




Set input delay: 0.484ns max, and 0.208ns min. 
29875 2 2 2
Setup check
29885 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
29885 15.946000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
29887 15.946000 28.932000 12.986000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[15] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_ce9d7988_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_604 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8f13272f_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[47] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie



Hold check
29940 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
29942 1.812000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
29944 1.812000 4.393000 6.205000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[15] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_ce9d7988_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_604 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8f13272f_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[47] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie




Set input delay: 0.493ns max, and 0.207ns min. 
29997 2 2 2
Setup check
30007 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
30007 16.330000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
30009 16.330000 28.932000 12.602000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[14] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_945.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_752 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_897.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[46] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia



Hold check
30062 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
30064 1.610000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
30066 1.610000 4.393000 6.003000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[14] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_945.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_752 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_897.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[46] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia




Set input delay: 0.512ns max, and 0.214ns min. 
30119 2 2 2
Setup check
30129 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
30129 15.900000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
30131 15.900000 28.933000 13.033000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[13] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_c5e692cd_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_637 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_107_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[45] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic



Hold check
30184 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
30186 1.849000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
30188 1.849000 4.394000 6.243000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[13] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_c5e692cd_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_637 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_107_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[45] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic




Set input delay: 0.51ns max, and 0.213ns min. 
30241 2 2 2
Setup check
30251 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
30251 16.226000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
30253 16.226000 28.932000 12.706000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[12] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_938.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_626 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_902.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[44] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf



Hold check
30306 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
30308 1.714000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
30310 1.714000 4.393000 6.107000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[12] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_938.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_626 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_902.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[44] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf




Set input delay: 0.505ns max, and 0.212ns min. 
30363 2 2 2
Setup check
30373 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
30373 15.796000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
30375 15.796000 28.933000 13.137000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[11] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_c5e692cd_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_615 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_105_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[43] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic



Hold check
30428 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
30430 1.886000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
30432 1.886000 4.394000 6.280000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[11] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_c5e692cd_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_615 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_105_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[43] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic




Set input delay: 0.493ns max, and 0.208ns min. 
30485 2 2 2
Setup check
30495 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
30495 16.082000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
30497 16.082000 28.932000 12.850000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[10] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_939.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_742 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_898.ia
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[42] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia



Hold check
30550 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
30552 1.830000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
30554 1.830000 4.393000 6.223000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[10] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_939.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_742 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_898.ia
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[42] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia




Set input delay: 0.486ns max, and 0.208ns min. 
30607 2 2 2
Setup check
30617 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
30617 16.264000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
30619 16.264000 28.933000 12.669000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[9] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_947.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_692 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_901.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[41] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic



Hold check
30672 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
30674 1.635000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
30676 1.635000 4.394000 6.029000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[9] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_947.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_692 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_901.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[41] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic




Set input delay: 0.481ns max, and 0.205ns min. 
30729 2 2 2
Setup check
30739 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
30739 15.678000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
30741 15.678000 28.933000 13.255000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[8] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_947.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_681 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cec6b81_syn_3.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[40] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic



Hold check
30794 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
30796 2.068000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
30798 2.068000 4.394000 6.462000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[8] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_947.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_681 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cec6b81_syn_3.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[40] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic




Set input delay: 0.477ns max, and 0.208ns min. 
30851 2 2 2
Setup check
30861 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
30861 16.564000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
30863 16.564000 28.920000 12.356000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[7] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cd5ee54d_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_734 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg2_syn_13_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[39] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.ib



Hold check
30914 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
30916 1.573000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
30918 1.573000 4.387000 5.960000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[7] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cd5ee54d_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_734 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg2_syn_13_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[39] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.ib




Set input delay: 0.478ns max, and 0.209ns min. 
30969 2 2 2
Setup check
30979 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
30979 15.624000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
30981 15.624000 28.930000 13.306000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[6] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_943.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_722 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_47_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[38] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia



Hold check
31034 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
31036 2.099000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
31038 2.099000 4.393000 6.492000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[6] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_943.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_722 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_47_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[38] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia




Set input delay: 0.489ns max, and 0.201ns min. 
31091 2 2 2
Setup check
31101 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
31101 15.771000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
31103 15.771000 28.931000 13.160000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[5] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_949.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_659 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_81_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[37] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic



Hold check
31156 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
31158 1.903000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
31160 1.903000 4.393000 6.296000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[5] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_949.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_659 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_81_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[37] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic




Set input delay: 0.475ns max, and 0.207ns min. 
31213 2 2 2
Setup check
31223 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
31223 16.226000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
31225 16.226000 28.931000 12.705000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[4] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_948.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_648 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_91_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[36] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic



Hold check
31278 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
31280 1.792000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
31282 1.792000 4.393000 6.185000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[4] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_948.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_648 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_91_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[36] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic




Set input delay: 0.462ns max, and 0.203ns min. 
31335 2 2 2
Setup check
31345 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
31345 15.313000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
31347 15.313000 28.930000 13.617000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[3] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_944.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_16 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg0_syn_65_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[35] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb



Hold check
31402 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
31404 2.214000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
31406 2.214000 4.393000 6.607000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[3] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_944.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_16 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg0_syn_65_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[35] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb




Set input delay: 0.469ns max, and 0.206ns min. 
31461 2 2 2
Setup check
31471 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
31471 15.145000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
31473 15.145000 28.930000 13.785000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[2] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/io_rst_buffercc/buffers_1_reg_syn_6.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_6 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_13.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[34] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id



Hold check
31528 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
31530 2.316000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
31532 2.316000 4.393000 6.709000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[2] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/io_rst_buffercc/buffers_1_reg_syn_6.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_6 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_13.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[34] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id




Set input delay: 0.475ns max, and 0.206ns min. 
31587 2 2 2
Setup check
31597 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
31597 14.276000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
31599 14.276000 28.923000 14.647000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[1] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_ce9d7988_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_8 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_93_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[33] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia



Hold check
31654 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
31656 2.823000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
31658 2.823000 4.389000 7.212000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[1] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_ce9d7988_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_8 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_93_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[33] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia




Set input delay: 0.49ns max, and 0.206ns min. 
31713 2 2 2
Setup check
31723 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
31723 15.442000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
31725 15.442000 28.928000 13.486000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[0] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cd5ee54d_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_8 u_uifdma_axi_ddr/u_ddr_phy/reg12_syn_20.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[32] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia



Hold check
31780 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
31782 2.131000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
31784 2.131000 4.392000 6.523000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata1[0] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cd5ee54d_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_8 u_uifdma_axi_ddr/u_ddr_phy/reg12_syn_20.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[32] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia




Set input delay: 0.531ns max, and 0.208ns min. 
31839 8 8 2
Setup check
31849 3
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_reg_syn_3
31849 15.794000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdy->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_reg_syn_3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdy
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_reg_syn_3
31851 15.794000 28.922000 13.128000 6 6
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdy1 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_offcal_psel2_syn_3.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/apb_ready_i_syn_33 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_36.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_23 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_39.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_n1 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_28 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_valid_n u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_reg_syn_3.imf


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
31908 16.028000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdy->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdy
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
31910 16.028000 28.922000 12.894000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdy1 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_offcal_psel2_syn_3.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/apb_ready_i_syn_33 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_36.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_23 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_39.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_n1 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_28 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7.ia


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
31965 16.057000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdy->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdy
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
31967 16.057000 28.922000 12.865000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdy1 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_offcal_psel2_syn_3.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/apb_ready_i_syn_33 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_36.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_23 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_39.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_n1 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_28 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7.ia



Hold check
32022 3
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6
32024 1.573000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdy->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdy
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6
32026 1.573000 4.389000 5.962000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdy1 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_offcal_psel2_syn_3.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/apb_ready_i_syn_33 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_36.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_23 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_39.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_n1 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.ib


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
32079 1.786000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdy->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdy
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
32081 1.786000 4.389000 6.175000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdy1 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_offcal_psel2_syn_3.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/apb_ready_i_syn_33 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_36.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_23 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_39.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_n1 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_28 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7.ia


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
32136 1.788000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdy->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_rdy
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
32138 1.788000 4.389000 6.177000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdy1 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_offcal_psel2_syn_3.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/apb_ready_i_syn_33 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_36.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_23 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_39.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_n1 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_28 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7.ia




Set input delay: 0.746ns max, and 0.268ns min. 
32193 2 2 2
Setup check
32203 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
32203 15.807000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
32205 15.807000 29.002000 13.195000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[30] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_905.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_870 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_890.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[62] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia



Hold check
32258 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
32260 1.882000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
32262 1.882000 4.347000 6.229000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[30] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_905.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_870 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_890.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[62] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia




Set input delay: 0.773ns max, and 0.272ns min. 
32315 2 2 2
Setup check
32325 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
32325 15.405000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
32327 15.405000 29.003000 13.598000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[29] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_922.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_700 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_900.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[61] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie



Hold check
32380 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
32382 2.096000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
32384 2.096000 4.347000 6.443000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[29] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_922.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_700 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_900.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[61] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie




Set input delay: 0.879ns max, and 0.257ns min. 
32437 2 2 2
Setup check
32447 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
32447 16.089000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
32449 16.089000 29.000000 12.911000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[28] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_906.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_862 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_891.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[60] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.ib



Hold check
32500 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
32502 1.657000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
32504 1.657000 4.346000 6.003000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[28] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_906.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_862 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_891.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[60] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.ib




Set input delay: 0.814ns max, and 0.269ns min. 
32555 2 2 2
Setup check
32565 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
32565 15.449000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
32567 15.449000 29.003000 13.554000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[27] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_907.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_850 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_892.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[59] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia



Hold check
32620 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
32622 2.071000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
32624 2.071000 4.347000 6.418000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[27] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_907.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_850 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_892.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[59] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia




Set input delay: 0.719ns max, and 0.236ns min. 
32677 2 2 2
Setup check
32687 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
32687 16.237000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
32689 16.237000 29.000000 12.763000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[26] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_921.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_710 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_899.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[58] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia



Hold check
32742 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
32744 1.661000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
32746 1.661000 4.346000 6.007000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[26] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_921.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_710 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_899.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[58] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia




Set input delay: 0.704ns max, and 0.252ns min. 
32799 2 2 2
Setup check
32809 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
32809 15.527000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
32811 15.527000 29.002000 13.475000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[25] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_908.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_840 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_893.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[57] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia



Hold check
32864 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
32866 2.005000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
32868 2.005000 4.347000 6.352000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[25] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_908.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_840 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_893.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[57] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia




Set input delay: 0.729ns max, and 0.264ns min. 
32921 2 2 2
Setup check
32931 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
32931 16.256000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
32933 16.256000 29.002000 12.746000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[24] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_909.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_830 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_894.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[56] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia



Hold check
32986 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
32988 1.658000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
32990 1.658000 4.347000 6.005000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[24] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_909.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_830 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_894.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[56] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia




Set input delay: 0.735ns max, and 0.243ns min. 
33043 2 2 2
Setup check
33053 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
33053 15.493000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
33055 15.493000 29.001000 13.508000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[23] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_910.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_820 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_895.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[55] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia



Hold check
33108 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
33110 2.053000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
33112 2.053000 4.347000 6.400000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[23] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_910.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_820 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_895.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[55] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia




Set input delay: 0.879ns max, and 0.258ns min. 
33165 2 2 2
Setup check
33175 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
33175 15.163000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
33177 15.163000 29.001000 13.838000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[22] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_911.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_810 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_896.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[54] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia



Hold check
33230 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
33232 2.155000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
33234 2.155000 4.347000 6.502000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[22] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_911.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_810 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_896.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[54] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia




Set input delay: 0.923ns max, and 0.266ns min. 
33287 2 2 2
Setup check
33297 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
33297 15.280000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
33299 15.280000 29.000000 13.720000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[21] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_912.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_800 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_109_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[53] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia



Hold check
33352 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
33354 2.087000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
33356 2.087000 4.346000 6.433000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[21] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_912.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_800 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_109_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[53] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia




Set input delay: 0.906ns max, and 0.279ns min. 
33409 2 2 2
Setup check
33419 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
33419 15.233000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
33421 15.233000 29.002000 13.769000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[20] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_22.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_668 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_89_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[52] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic



Hold check
33474 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
33476 2.133000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
33478 2.133000 4.347000 6.480000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[20] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_22.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_668 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_89_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[52] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic




Set input delay: 0.724ns max, and 0.256ns min. 
33531 2 2 2
Setup check
33541 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
33541 15.263000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
33543 15.263000 29.000000 13.737000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[19] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_913.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_790 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_95_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[51] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia



Hold check
33596 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
33598 2.246000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
33600 2.246000 4.346000 6.592000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[19] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_913.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_790 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_95_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[51] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia




Set input delay: 0.731ns max, and 0.244ns min. 
33653 2 2 2
Setup check
33663 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
33663 16.132000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
33665 16.132000 28.998000 12.866000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[18] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_914.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_782 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_99_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[50] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.ib



Hold check
33716 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
33718 1.717000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
33720 1.717000 4.345000 6.062000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[18] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_914.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_782 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_99_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[50] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.ib




Set input delay: 0.772ns max, and 0.264ns min. 
33771 2 2 2
Setup check
33781 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
33781 15.539000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
33783 15.539000 29.001000 13.462000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[17] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_915.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_770 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/loopback_fifo_dataout_low_r_reg_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[49] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia



Hold check
33836 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
33838 2.040000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
33840 2.040000 4.347000 6.387000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[17] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_915.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_770 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/loopback_fifo_dataout_low_r_reg_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[49] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia




Set input delay: 0.766ns max, and 0.265ns min. 
33893 2 2 2
Setup check
33903 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
33903 15.652000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
33905 15.652000 29.001000 13.349000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[16] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_916.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_760 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_93995780_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[48] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia



Hold check
33958 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
33960 1.962000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
33962 1.962000 4.347000 6.309000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[16] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_916.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_760 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_93995780_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[48] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia




Set input delay: 0.75ns max, and 0.268ns min. 
34015 2 2 2
Setup check
34025 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
34025 15.802000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
34027 15.802000 29.003000 13.201000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[15] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_930.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_602 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8f13272f_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[47] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie



Hold check
34080 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
34082 1.893000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
34084 1.893000 4.347000 6.240000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[15] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_930.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_602 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8f13272f_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[47] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie




Set input delay: 0.608ns max, and 0.235ns min. 
34137 2 2 2
Setup check
34147 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
34147 15.758000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
34149 15.758000 29.003000 13.245000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[14] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_917.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_750 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_897.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[46] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia



Hold check
34202 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
34204 1.967000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
34206 1.967000 4.347000 6.314000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[14] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_917.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_750 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_897.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[46] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia




Set input delay: 0.598ns max, and 0.24ns min. 
34259 2 2 2
Setup check
34269 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
34269 15.403000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
34271 15.403000 29.004000 13.601000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[13] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_927.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_635 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_107_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[45] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic



Hold check
34324 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
34326 2.173000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
34328 2.173000 4.348000 6.521000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[13] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_927.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_635 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_107_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[45] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic




Set input delay: 0.605ns max, and 0.24ns min. 
34381 2 2 2
Setup check
34391 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
34391 16.310000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
34393 16.310000 29.003000 12.693000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[12] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_928.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_624 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_902.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[44] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf



Hold check
34446 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
34448 1.664000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
34450 1.664000 4.347000 6.011000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[12] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_928.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_624 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_902.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[44] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf




Set input delay: 0.588ns max, and 0.234ns min. 
34503 2 2 2
Setup check
34513 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
34513 15.070000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
34515 15.070000 29.004000 13.934000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[11] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_929.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_613 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_105_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[43] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic



Hold check
34568 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
34570 2.311000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
34572 2.311000 4.348000 6.659000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[11] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_929.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_613 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_105_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[43] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic




Set input delay: 0.534ns max, and 0.228ns min. 
34625 2 2 2
Setup check
34635 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
34635 15.979000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
34637 15.979000 29.003000 13.024000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[10] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_918.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_740 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_898.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[42] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia



Hold check
34690 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
34692 1.871000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
34694 1.871000 4.347000 6.218000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[10] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_918.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_740 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_898.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[42] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia




Set input delay: 0.538ns max, and 0.229ns min. 
34747 2 2 2
Setup check
34757 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
34757 16.084000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
34759 16.084000 29.004000 12.920000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[9] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_923.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_690 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_901.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[41] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic



Hold check
34812 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
34814 1.819000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
34816 1.819000 4.348000 6.167000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[9] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_923.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_690 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_901.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[41] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic




Set input delay: 0.533ns max, and 0.227ns min. 
34869 2 2 2
Setup check
34879 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
34879 15.322000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
34881 15.322000 29.004000 13.682000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[8] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_924.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_679 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cec6b81_syn_3.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[40] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic



Hold check
34934 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
34936 2.255000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
34938 2.255000 4.348000 6.603000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[8] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_924.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_679 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cec6b81_syn_3.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[40] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic




Set input delay: 0.546ns max, and 0.229ns min. 
34991 2 2 2
Setup check
35001 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
35001 16.392000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
35003 16.392000 28.991000 12.599000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[7] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_919.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_732 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg2_syn_13_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[39] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.ib



Hold check
35054 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
35056 1.661000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
35058 1.661000 4.341000 6.002000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[7] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_919.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_732 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg2_syn_13_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[39] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.ib




Set input delay: 0.626ns max, and 0.237ns min. 
35109 2 2 2
Setup check
35119 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
35119 15.201000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
35121 15.201000 29.001000 13.800000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[6] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_920.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_720 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_47_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[38] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia



Hold check
35174 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
35176 2.247000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
35178 2.247000 4.347000 6.594000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[6] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_920.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_720 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_47_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[38] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia




Set input delay: 0.569ns max, and 0.233ns min. 
35231 2 2 2
Setup check
35241 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
35241 15.473000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
35243 15.473000 29.002000 13.529000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[5] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_925.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_657 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_81_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[37] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic



Hold check
35296 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
35298 2.102000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
35300 2.102000 4.347000 6.449000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[5] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_925.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_657 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_81_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[37] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic




Set input delay: 0.561ns max, and 0.232ns min. 
35353 2 2 2
Setup check
35363 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
35363 15.786000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
35365 15.786000 29.002000 13.216000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[4] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_926.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_646 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_91_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[36] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic



Hold check
35418 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
35420 1.997000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
35422 1.997000 4.347000 6.344000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[4] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_926.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_646 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_91_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[36] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic




Set input delay: 0.604ns max, and 0.243ns min. 
35475 2 2 2
Setup check
35485 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
35485 14.904000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
35487 14.904000 29.001000 14.097000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[3] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_23.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_14 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg0_syn_65_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[35] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb



Hold check
35542 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
35544 2.413000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
35546 2.413000 4.347000 6.760000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[3] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_23.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_14 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg0_syn_65_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[35] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb




Set input delay: 0.69ns max, and 0.23ns min. 
35601 2 2 2
Setup check
35611 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
35611 15.137000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
35613 15.137000 29.001000 13.864000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[2] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_13.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[34] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id



Hold check
35668 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
35670 2.205000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
35672 2.205000 4.347000 6.552000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[2] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_13.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[34] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id




Set input delay: 0.687ns max, and 0.235ns min. 
35727 2 2 2
Setup check
35737 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
35737 14.450000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
35739 14.450000 28.994000 14.544000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[1] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_15.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_6 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_93_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[33] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia



Hold check
35794 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
35796 2.590000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
35798 2.590000 4.343000 6.933000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[1] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_15.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_6 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_93_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[33] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia




Set input delay: 0.661ns max, and 0.252ns min. 
35853 2 2 2
Setup check
35863 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
35863 14.748000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
35865 14.748000 28.999000 14.251000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[0] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_15.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_6 u_uifdma_axi_ddr/u_ddr_phy/reg12_syn_20.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[32] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia



Hold check
35920 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
35922 2.448000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
35924 2.448000 4.346000 6.794000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_dqsgr_apb_rdata2[0] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_15.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_6 u_uifdma_axi_ddr/u_ddr_phy/reg12_syn_20.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[32] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia




Set input delay: 0.746ns max, and 0.268ns min. 
35979 2 2 2
Setup check
35989 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
35989 16.466000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
35991 16.466000 29.002000 12.536000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[30] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_905.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_870 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_890.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[62] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia



Hold check
36044 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
36046 1.521000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
36048 1.521000 4.347000 5.868000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[30] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_905.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_870 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_890.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[62] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia




Set input delay: 0.773ns max, and 0.272ns min. 
36101 2 2 2
Setup check
36111 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
36111 16.226000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
36113 16.226000 29.003000 12.777000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[29] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_922.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_700 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_900.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[61] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie



Hold check
36166 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
36168 1.678000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
36170 1.678000 4.347000 6.025000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[29] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_922.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_700 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_900.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[61] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie




Set input delay: 0.879ns max, and 0.257ns min. 
36223 2 2 2
Setup check
36233 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
36233 16.609000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
36235 16.609000 29.000000 12.391000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[28] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_906.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_862 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_891.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[60] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.ib



Hold check
36286 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
36288 1.350000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
36290 1.350000 4.346000 5.696000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[28] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_906.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_862 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_891.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[60] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.ib




Set input delay: 0.814ns max, and 0.269ns min. 
36341 2 2 2
Setup check
36351 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
36351 16.009000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
36353 16.009000 29.003000 12.994000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[27] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_907.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_850 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_892.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[59] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia



Hold check
36406 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
36408 1.781000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
36410 1.781000 4.347000 6.128000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[27] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_907.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_850 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_892.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[59] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia




Set input delay: 0.719ns max, and 0.236ns min. 
36463 2 2 2
Setup check
36473 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
36473 16.729000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
36475 16.729000 29.000000 12.271000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[26] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_921.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_710 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_899.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[58] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia



Hold check
36528 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
36530 1.388000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
36532 1.388000 4.346000 5.734000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[26] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_921.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_710 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_899.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[58] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia




Set input delay: 0.704ns max, and 0.252ns min. 
36585 2 2 2
Setup check
36595 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
36595 16.210000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
36597 16.210000 29.002000 12.792000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[25] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_908.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_840 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_893.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[57] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia



Hold check
36650 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
36652 1.656000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
36654 1.656000 4.347000 6.003000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[25] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_908.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_840 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_893.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[57] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia




Set input delay: 0.729ns max, and 0.264ns min. 
36707 2 2 2
Setup check
36717 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
36717 16.518000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
36719 16.518000 29.002000 12.484000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[24] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_909.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_830 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_894.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[56] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia



Hold check
36772 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
36774 1.525000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
36776 1.525000 4.347000 5.872000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[24] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_909.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_830 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_894.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[56] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia




Set input delay: 0.735ns max, and 0.243ns min. 
36829 2 2 2
Setup check
36839 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
36839 16.074000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
36841 16.074000 29.001000 12.927000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[23] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_910.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_820 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_895.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[55] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia



Hold check
36894 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
36896 1.733000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
36898 1.733000 4.347000 6.080000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[23] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_910.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_820 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_895.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[55] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia




Set input delay: 0.879ns max, and 0.258ns min. 
36951 2 2 2
Setup check
36961 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
36961 15.336000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
36963 15.336000 29.001000 13.665000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[22] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_911.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_810 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_896.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[54] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia



Hold check
37016 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
37018 2.077000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
37020 2.077000 4.347000 6.424000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[22] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_911.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_810 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_896.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[54] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia




Set input delay: 0.923ns max, and 0.266ns min. 
37073 2 2 2
Setup check
37083 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
37083 15.813000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
37085 15.813000 29.000000 13.187000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[21] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_912.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_800 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_109_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[53] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia



Hold check
37138 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
37140 1.813000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
37142 1.813000 4.346000 6.159000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[21] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_912.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_800 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_109_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[53] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia




Set input delay: 0.906ns max, and 0.279ns min. 
37195 2 2 2
Setup check
37205 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
37205 15.413000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
37207 15.413000 29.002000 13.589000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[20] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_22.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_668 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_89_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[52] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic



Hold check
37260 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
37262 2.048000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
37264 2.048000 4.347000 6.395000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[20] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_22.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_668 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_89_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[52] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic




Set input delay: 0.724ns max, and 0.256ns min. 
37317 2 2 2
Setup check
37327 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
37327 15.542000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
37329 15.542000 29.000000 13.458000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[19] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_913.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_790 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_95_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[51] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia



Hold check
37382 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
37384 2.097000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
37386 2.097000 4.346000 6.443000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[19] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_913.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_790 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_95_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[51] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia




Set input delay: 0.731ns max, and 0.244ns min. 
37439 2 2 2
Setup check
37449 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
37449 16.536000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
37451 16.536000 28.998000 12.462000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[18] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_914.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_782 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_99_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[50] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.ib



Hold check
37502 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
37504 1.496000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
37506 1.496000 4.345000 5.841000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[18] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_914.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_782 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_99_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[50] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.ib




Set input delay: 0.772ns max, and 0.264ns min. 
37557 2 2 2
Setup check
37567 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
37567 15.947000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
37569 15.947000 29.001000 13.054000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[17] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_915.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_770 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/loopback_fifo_dataout_low_r_reg_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[49] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia



Hold check
37622 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
37624 1.813000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
37626 1.813000 4.347000 6.160000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[17] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_915.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_770 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/loopback_fifo_dataout_low_r_reg_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[49] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia




Set input delay: 0.766ns max, and 0.265ns min. 
37679 2 2 2
Setup check
37689 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
37689 15.979000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
37691 15.979000 29.001000 13.022000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[16] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_916.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_760 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_93995780_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[48] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia



Hold check
37744 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
37746 1.772000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
37748 1.772000 4.347000 6.119000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[16] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_916.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_760 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_93995780_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[48] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia




Set input delay: 0.75ns max, and 0.268ns min. 
37801 2 2 2
Setup check
37811 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
37811 16.038000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
37813 16.038000 29.003000 12.965000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[15] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_930.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_602 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8f13272f_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[47] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie



Hold check
37866 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
37868 1.752000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
37870 1.752000 4.347000 6.099000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[15] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_930.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_602 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8f13272f_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[47] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie




Set input delay: 0.608ns max, and 0.235ns min. 
37923 2 2 2
Setup check
37933 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
37933 16.362000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
37935 16.362000 29.003000 12.641000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[14] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_917.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_750 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_897.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[46] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia



Hold check
37988 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
37990 1.651000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
37992 1.651000 4.347000 5.998000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[14] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_917.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_750 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_897.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[46] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia




Set input delay: 0.598ns max, and 0.24ns min. 
38045 2 2 2
Setup check
38055 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
38055 15.707000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
38057 15.707000 29.004000 13.297000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[13] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_927.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_635 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_107_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[45] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic



Hold check
38110 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
38112 1.993000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
38114 1.993000 4.348000 6.341000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[13] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_927.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_635 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_107_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[45] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic




Set input delay: 0.605ns max, and 0.24ns min. 
38167 2 2 2
Setup check
38177 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
38177 16.477000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
38179 16.477000 29.003000 12.526000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[12] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_928.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_624 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_902.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[44] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf



Hold check
38232 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
38234 1.567000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
38236 1.567000 4.347000 5.914000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[12] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_928.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_624 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_902.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[44] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf




Set input delay: 0.588ns max, and 0.234ns min. 
38289 2 2 2
Setup check
38299 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
38299 15.543000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
38301 15.543000 29.004000 13.461000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[11] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_929.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_613 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_105_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[43] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic



Hold check
38354 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
38356 2.075000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
38358 2.075000 4.348000 6.423000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[11] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_929.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_613 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_105_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[43] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic




Set input delay: 0.534ns max, and 0.228ns min. 
38411 2 2 2
Setup check
38421 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
38421 16.579000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
38423 16.579000 29.003000 12.424000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[10] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_918.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_740 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_898.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[42] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia



Hold check
38476 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
38478 1.550000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
38480 1.550000 4.347000 5.897000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[10] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_918.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_740 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_898.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[42] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia




Set input delay: 0.538ns max, and 0.229ns min. 
38533 2 2 2
Setup check
38543 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
38543 16.367000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
38545 16.367000 29.004000 12.637000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[9] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_923.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_690 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_901.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[41] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic



Hold check
38598 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
38600 1.670000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
38602 1.670000 4.348000 6.018000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[9] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_923.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_690 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_901.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[41] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic




Set input delay: 0.533ns max, and 0.227ns min. 
38655 2 2 2
Setup check
38665 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
38665 15.579000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
38667 15.579000 29.004000 13.425000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[8] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_924.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_679 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cec6b81_syn_3.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[40] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic



Hold check
38720 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
38722 2.108000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
38724 2.108000 4.348000 6.456000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[8] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_924.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_679 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cec6b81_syn_3.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[40] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic




Set input delay: 0.546ns max, and 0.229ns min. 
38777 2 2 2
Setup check
38787 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
38787 16.588000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
38789 16.588000 28.991000 12.403000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[7] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_919.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_732 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg2_syn_13_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[39] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.ib



Hold check
38840 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
38842 1.545000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
38844 1.545000 4.341000 5.886000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[7] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_919.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_732 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg2_syn_13_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[39] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.ib




Set input delay: 0.626ns max, and 0.237ns min. 
38895 2 2 2
Setup check
38905 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
38905 15.459000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
38907 15.459000 29.001000 13.542000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[6] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_920.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_720 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_47_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[38] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia



Hold check
38960 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
38962 2.115000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
38964 2.115000 4.347000 6.462000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[6] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_920.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_720 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_47_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[38] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia




Set input delay: 0.569ns max, and 0.233ns min. 
39017 2 2 2
Setup check
39027 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
39027 15.839000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
39029 15.839000 29.002000 13.163000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[5] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_925.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_657 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_81_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[37] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic



Hold check
39082 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
39084 1.916000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
39086 1.916000 4.347000 6.263000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[5] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_925.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_657 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_81_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[37] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic




Set input delay: 0.561ns max, and 0.232ns min. 
39139 2 2 2
Setup check
39149 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
39149 15.886000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
39151 15.886000 29.002000 13.116000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[4] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_926.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_646 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_91_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[36] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic



Hold check
39204 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
39206 1.943000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
39208 1.943000 4.347000 6.290000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[4] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_926.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_646 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_91_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[36] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic




Set input delay: 0.604ns max, and 0.243ns min. 
39261 2 2 2
Setup check
39271 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
39271 14.963000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
39273 14.963000 29.001000 14.038000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[3] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_23.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_14 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg0_syn_65_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[35] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb



Hold check
39328 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
39330 2.384000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
39332 2.384000 4.347000 6.731000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[3] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_23.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_14 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg0_syn_65_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[35] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb




Set input delay: 0.69ns max, and 0.23ns min. 
39387 2 2 2
Setup check
39397 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
39397 15.478000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
39399 15.478000 29.001000 13.523000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[2] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_13.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[34] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id



Hold check
39454 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
39456 2.026000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
39458 2.026000 4.347000 6.373000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[2] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_13.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[34] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id




Set input delay: 0.687ns max, and 0.235ns min. 
39513 2 2 2
Setup check
39523 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
39523 14.705000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
39525 14.705000 28.994000 14.289000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[1] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_15.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_6 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_93_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[33] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia



Hold check
39580 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
39582 2.459000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
39584 2.459000 4.343000 6.802000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[1] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_15.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_6 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_93_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[33] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia




Set input delay: 0.661ns max, and 0.252ns min. 
39639 2 2 2
Setup check
39649 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
39649 15.007000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
39651 15.007000 28.999000 13.992000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[0] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_15.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_6 u_uifdma_axi_ddr/u_ddr_phy/reg12_syn_20.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[32] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia



Hold check
39706 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
39708 2.317000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
39710 2.317000 4.346000 6.663000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/B_dqsgr_apb_rdata2[0] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_15.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_6 u_uifdma_axi_ddr/u_ddr_phy/reg12_syn_20.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[32] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia




Set input delay: 0.746ns max, and 0.268ns min. 
39765 2 2 2
Setup check
39775 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
39775 16.129000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
39777 16.129000 29.002000 12.873000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[30] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_905.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_870 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_890.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[62] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia



Hold check
39830 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
39832 1.701000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
39834 1.701000 4.347000 6.048000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[30] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_905.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_870 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_890.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[62] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia




Set input delay: 0.773ns max, and 0.272ns min. 
39887 2 2 2
Setup check
39897 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
39897 16.077000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
39899 16.077000 29.003000 12.926000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[29] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_922.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_700 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_900.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[61] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie



Hold check
39952 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
39954 1.760000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
39956 1.760000 4.347000 6.107000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[29] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_922.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_700 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_900.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[61] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie




Set input delay: 0.879ns max, and 0.257ns min. 
40009 2 2 2
Setup check
40019 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
40019 16.156000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
40021 16.156000 29.000000 12.844000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[28] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_906.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_862 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_891.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[60] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.ib



Hold check
40072 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
40074 1.602000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
40076 1.602000 4.346000 5.948000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[28] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_906.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_862 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_891.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[60] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.ib




Set input delay: 0.814ns max, and 0.269ns min. 
40127 2 2 2
Setup check
40137 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
40137 15.902000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
40139 15.902000 29.003000 13.101000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[27] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_907.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_850 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_892.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[59] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia



Hold check
40192 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
40194 1.863000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
40196 1.863000 4.347000 6.210000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[27] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_907.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_850 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_892.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[59] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia




Set input delay: 0.719ns max, and 0.236ns min. 
40249 2 2 2
Setup check
40259 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
40259 16.319000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
40261 16.319000 29.000000 12.681000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[26] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_921.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_710 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_899.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[58] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia



Hold check
40314 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
40316 1.609000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
40318 1.609000 4.346000 5.955000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[26] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_921.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_710 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_899.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[58] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia




Set input delay: 0.704ns max, and 0.252ns min. 
40371 2 2 2
Setup check
40381 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
40381 15.903000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
40383 15.903000 29.002000 13.099000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[25] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_908.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_840 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_893.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[57] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia



Hold check
40436 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
40438 1.832000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
40440 1.832000 4.347000 6.179000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[25] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_908.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_840 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_893.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[57] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia




Set input delay: 0.729ns max, and 0.264ns min. 
40493 2 2 2
Setup check
40503 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
40503 16.271000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
40505 16.271000 29.002000 12.731000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[24] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_909.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_830 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_894.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[56] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia



Hold check
40558 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
40560 1.657000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
40562 1.657000 4.347000 6.004000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[24] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_909.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_830 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_894.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[56] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia




Set input delay: 0.735ns max, and 0.243ns min. 
40615 2 2 2
Setup check
40625 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
40625 15.767000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
40627 15.767000 29.001000 13.234000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[23] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_910.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_820 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_895.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[55] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia



Hold check
40680 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
40682 1.906000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
40684 1.906000 4.347000 6.253000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[23] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_910.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_820 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_895.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[55] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia




Set input delay: 0.879ns max, and 0.258ns min. 
40737 2 2 2
Setup check
40747 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
40747 15.200000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
40749 15.200000 29.001000 13.801000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[22] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_911.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_810 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_896.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[54] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia



Hold check
40802 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
40804 2.134000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
40806 2.134000 4.347000 6.481000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[22] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_911.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_810 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_896.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[54] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia




Set input delay: 0.923ns max, and 0.266ns min. 
40859 2 2 2
Setup check
40869 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
40869 15.407000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
40871 15.407000 29.000000 13.593000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[21] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_912.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_800 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_109_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[53] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia



Hold check
40924 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
40926 2.025000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
40928 2.025000 4.346000 6.371000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[21] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_912.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_800 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_109_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[53] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia




Set input delay: 0.906ns max, and 0.279ns min. 
40981 2 2 2
Setup check
40991 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
40991 15.560000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
40993 15.560000 29.002000 13.442000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[20] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_22.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_668 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_89_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[52] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic



Hold check
41046 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
41048 1.986000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
41050 1.986000 4.347000 6.333000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[20] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_22.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_668 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_89_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[52] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic




Set input delay: 0.724ns max, and 0.256ns min. 
41103 2 2 2
Setup check
41113 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
41113 15.246000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
41115 15.246000 29.000000 13.754000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[19] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_913.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_790 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_95_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[51] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia



Hold check
41168 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
41170 2.245000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
41172 2.245000 4.346000 6.591000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[19] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_913.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_790 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_95_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[51] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia




Set input delay: 0.731ns max, and 0.244ns min. 
41225 2 2 2
Setup check
41235 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
41235 16.229000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
41237 16.229000 28.998000 12.769000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[18] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_914.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_782 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_99_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[50] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.ib



Hold check
41288 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
41290 1.682000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
41292 1.682000 4.345000 6.027000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[18] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_914.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_782 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_99_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[50] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.ib




Set input delay: 0.772ns max, and 0.264ns min. 
41343 2 2 2
Setup check
41353 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
41353 15.715000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
41355 15.715000 29.001000 13.286000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[17] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_915.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_770 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/loopback_fifo_dataout_low_r_reg_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[49] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia



Hold check
41408 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
41410 1.942000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
41412 1.942000 4.347000 6.289000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[17] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_915.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_770 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/loopback_fifo_dataout_low_r_reg_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[49] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia




Set input delay: 0.766ns max, and 0.265ns min. 
41465 2 2 2
Setup check
41475 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
41475 15.745000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
41477 15.745000 29.001000 13.256000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[16] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_916.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_760 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_93995780_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[48] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia



Hold check
41530 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
41532 1.889000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
41534 1.889000 4.347000 6.236000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[16] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_916.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_760 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_93995780_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[48] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia




Set input delay: 0.75ns max, and 0.268ns min. 
41587 2 2 2
Setup check
41597 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
41597 15.909000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
41599 15.909000 29.003000 13.094000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[15] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_930.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_602 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8f13272f_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[47] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie



Hold check
41652 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
41654 1.837000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
41656 1.837000 4.347000 6.184000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[15] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_930.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_602 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8f13272f_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[47] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie




Set input delay: 0.608ns max, and 0.235ns min. 
41709 2 2 2
Setup check
41719 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
41719 16.119000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
41721 16.119000 29.003000 12.884000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[14] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_917.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_750 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_897.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[46] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia



Hold check
41774 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
41776 1.777000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
41778 1.777000 4.347000 6.124000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[14] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_917.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_750 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_897.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[46] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia




Set input delay: 0.598ns max, and 0.24ns min. 
41831 2 2 2
Setup check
41841 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
41841 15.311000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
41843 15.311000 29.004000 13.693000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[13] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_927.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_635 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_107_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[45] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic



Hold check
41896 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
41898 2.207000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
41900 2.207000 4.348000 6.555000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[13] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_927.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_635 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_107_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[45] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic




Set input delay: 0.605ns max, and 0.24ns min. 
41953 2 2 2
Setup check
41963 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
41963 16.412000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
41965 16.412000 29.003000 12.591000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[12] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_928.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_624 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_902.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[44] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf



Hold check
42018 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
42020 1.602000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
42022 1.602000 4.347000 5.949000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[12] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_928.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_624 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_902.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[44] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf




Set input delay: 0.588ns max, and 0.234ns min. 
42075 2 2 2
Setup check
42085 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
42085 15.215000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
42087 15.215000 29.004000 13.789000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[11] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_929.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_613 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_105_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[43] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic



Hold check
42140 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
42142 2.251000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
42144 2.251000 4.348000 6.599000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[11] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_929.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_613 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_105_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[43] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic




Set input delay: 0.534ns max, and 0.228ns min. 
42197 2 2 2
Setup check
42207 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
42207 16.095000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
42209 16.095000 29.003000 12.908000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[10] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_918.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_740 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_898.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[42] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia



Hold check
42262 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
42264 1.816000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
42266 1.816000 4.347000 6.163000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[10] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_918.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_740 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_898.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[42] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia




Set input delay: 0.538ns max, and 0.229ns min. 
42319 2 2 2
Setup check
42329 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
42329 16.117000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
42331 16.117000 29.004000 12.887000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[9] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_923.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_690 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_901.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[41] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic



Hold check
42384 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
42386 1.791000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
42388 1.791000 4.348000 6.139000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[9] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_923.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_690 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_901.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[41] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic




Set input delay: 0.533ns max, and 0.227ns min. 
42441 2 2 2
Setup check
42451 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
42451 14.831000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
42453 14.831000 29.004000 14.173000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[8] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_924.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_679 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cec6b81_syn_3.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[40] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic



Hold check
42506 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
42508 2.594000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
42510 2.594000 4.348000 6.942000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[8] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_924.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_679 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cec6b81_syn_3.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[40] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic




Set input delay: 0.546ns max, and 0.229ns min. 
42563 2 2 2
Setup check
42573 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
42573 16.297000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
42575 16.297000 28.991000 12.694000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[7] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_919.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_732 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg2_syn_13_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[39] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.ib



Hold check
42626 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
42628 1.712000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
42630 1.712000 4.341000 6.053000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[7] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_919.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_732 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg2_syn_13_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[39] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.ib




Set input delay: 0.626ns max, and 0.237ns min. 
42681 2 2 2
Setup check
42691 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
42691 15.048000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
42693 15.048000 29.001000 13.953000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[6] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_920.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_720 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_47_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[38] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia



Hold check
42746 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
42748 2.338000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
42750 2.338000 4.347000 6.685000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[6] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_920.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_720 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_47_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[38] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia




Set input delay: 0.569ns max, and 0.233ns min. 
42803 2 2 2
Setup check
42813 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
42813 15.506000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
42815 15.506000 29.002000 13.496000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[5] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_925.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_657 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_81_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[37] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic



Hold check
42868 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
42870 2.089000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
42872 2.089000 4.347000 6.436000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[5] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_925.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_657 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_81_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[37] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic




Set input delay: 0.561ns max, and 0.232ns min. 
42925 2 2 2
Setup check
42935 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
42935 15.975000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
42937 15.975000 29.002000 13.027000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[4] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_926.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_646 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_91_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[36] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic



Hold check
42990 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
42992 1.889000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
42994 1.889000 4.347000 6.236000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[4] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_926.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_646 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_91_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[36] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic




Set input delay: 0.604ns max, and 0.243ns min. 
43047 2 2 2
Setup check
43057 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
43057 14.801000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
43059 14.801000 29.001000 14.200000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[3] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_23.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_14 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg0_syn_65_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[35] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb



Hold check
43114 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
43116 2.453000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
43118 2.453000 4.347000 6.800000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[3] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_23.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_14 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg0_syn_65_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[35] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb




Set input delay: 0.69ns max, and 0.23ns min. 
43173 2 2 2
Setup check
43183 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
43183 14.868000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
43185 14.868000 29.001000 14.133000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[2] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_14.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_13.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[34] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id



Hold check
43240 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
43242 2.417000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
43244 2.417000 4.347000 6.764000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[2] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_14.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_13.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[34] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id




Set input delay: 0.687ns max, and 0.235ns min. 
43299 2 2 2
Setup check
43309 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
43309 14.149000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
43311 14.149000 28.994000 14.845000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[1] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_15.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_6 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_93_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[33] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia



Hold check
43366 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
43368 2.721000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
43370 2.721000 4.343000 7.064000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[1] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_15.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_6 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_93_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[33] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia




Set input delay: 0.661ns max, and 0.252ns min. 
43425 2 2 2
Setup check
43435 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
43435 14.584000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
43437 14.584000 28.999000 14.415000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[0] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_15.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_6 u_uifdma_axi_ddr/u_ddr_phy/reg12_syn_20.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[32] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia



Hold check
43492 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
43494 2.531000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
43496 2.531000 4.346000 6.877000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/C_dqsgr_apb_rdata2[0] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_15.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_6 u_uifdma_axi_ddr/u_ddr_phy/reg12_syn_20.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[32] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia




Set input delay: 0.746ns max, and 0.268ns min. 
43551 2 2 2
Setup check
43561 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
43561 15.965000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
43563 15.965000 29.002000 13.037000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[30] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_905.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_870 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_890.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[62] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia



Hold check
43616 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
43618 1.783000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
43620 1.783000 4.347000 6.130000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[30] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_905.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_870 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_890.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[62] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia




Set input delay: 0.773ns max, and 0.272ns min. 
43673 2 2 2
Setup check
43683 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
43683 15.875000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
43685 15.875000 29.003000 13.128000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[29] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_922.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_700 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_900.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[61] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie



Hold check
43738 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
43740 1.860000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
43742 1.860000 4.347000 6.207000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[29] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_922.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_700 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_900.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[61] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie




Set input delay: 0.879ns max, and 0.257ns min. 
43795 2 2 2
Setup check
43805 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
43805 16.128000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
43807 16.128000 29.000000 12.872000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[28] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_906.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_862 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_891.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[60] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.ib



Hold check
43858 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
43860 1.623000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
43862 1.623000 4.346000 5.969000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[28] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_906.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_862 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_891.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[60] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.ib




Set input delay: 0.814ns max, and 0.269ns min. 
43913 2 2 2
Setup check
43923 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
43923 15.363000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
43925 15.363000 29.003000 13.640000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[27] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_907.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_850 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_892.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[59] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia



Hold check
43978 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
43980 2.193000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
43982 2.193000 4.347000 6.540000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[27] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_907.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_850 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_892.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[59] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia




Set input delay: 0.719ns max, and 0.236ns min. 
44035 2 2 2
Setup check
44045 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
44045 16.132000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
44047 16.132000 29.000000 12.868000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[26] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_921.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_710 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_899.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[58] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia



Hold check
44100 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
44102 1.708000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
44104 1.708000 4.346000 6.054000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[26] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_921.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_710 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_899.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[58] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia




Set input delay: 0.704ns max, and 0.252ns min. 
44157 2 2 2
Setup check
44167 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
44167 15.724000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
44169 15.724000 29.002000 13.278000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[25] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_908.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_840 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_893.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[57] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia



Hold check
44222 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
44224 1.925000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
44226 1.925000 4.347000 6.272000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[25] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_908.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_840 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_893.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[57] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia




Set input delay: 0.729ns max, and 0.264ns min. 
44279 2 2 2
Setup check
44289 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
44289 16.011000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
44291 16.011000 29.002000 12.991000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[24] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_909.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_830 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_894.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[56] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia



Hold check
44344 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
44346 1.814000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
44348 1.814000 4.347000 6.161000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[24] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_909.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_830 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_894.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[56] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia




Set input delay: 0.735ns max, and 0.243ns min. 
44401 2 2 2
Setup check
44411 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
44411 15.486000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
44413 15.486000 29.001000 13.515000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[23] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_910.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_820 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_895.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[55] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia



Hold check
44466 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
44468 2.062000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
44470 2.062000 4.347000 6.409000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[23] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_910.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_820 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_895.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[55] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia




Set input delay: 0.879ns max, and 0.258ns min. 
44523 2 2 2
Setup check
44533 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
44533 14.997000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
44535 14.997000 29.001000 14.004000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[22] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_911.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_810 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_896.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[54] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia



Hold check
44588 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
44590 2.321000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
44592 2.321000 4.347000 6.668000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[22] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_911.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_810 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_896.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[54] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia




Set input delay: 0.923ns max, and 0.266ns min. 
44645 2 2 2
Setup check
44655 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
44655 15.549000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
44657 15.549000 29.000000 13.451000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[21] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_912.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_800 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_109_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[53] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia



Hold check
44710 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
44712 2.013000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
44714 2.013000 4.346000 6.359000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[21] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_912.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_800 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_109_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[53] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia




Set input delay: 0.906ns max, and 0.279ns min. 
44767 2 2 2
Setup check
44777 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
44777 15.250000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
44779 15.250000 29.002000 13.752000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[20] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_22.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_668 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_89_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[52] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic



Hold check
44832 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
44834 2.147000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
44836 2.147000 4.347000 6.494000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[20] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_22.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_668 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_89_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[52] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic




Set input delay: 0.724ns max, and 0.256ns min. 
44889 2 2 2
Setup check
44899 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
44899 15.298000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
44901 15.298000 29.000000 13.702000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[19] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_913.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_790 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_95_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[51] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia



Hold check
44954 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
44956 2.198000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
44958 2.198000 4.346000 6.544000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[19] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_913.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_790 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_95_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[51] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia




Set input delay: 0.731ns max, and 0.244ns min. 
45011 2 2 2
Setup check
45021 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
45021 15.951000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
45023 15.951000 28.998000 13.047000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[18] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_914.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_782 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_99_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[50] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.ib



Hold check
45074 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
45076 1.822000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
45078 1.822000 4.345000 6.167000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[18] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_914.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_782 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_99_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[50] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.ib




Set input delay: 0.772ns max, and 0.264ns min. 
45129 2 2 2
Setup check
45139 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
45139 15.109000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
45141 15.109000 29.001000 13.892000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[17] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_915.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_770 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/loopback_fifo_dataout_low_r_reg_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[49] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia



Hold check
45194 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
45196 2.319000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
45198 2.319000 4.347000 6.666000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[17] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_915.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_770 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/loopback_fifo_dataout_low_r_reg_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[49] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia




Set input delay: 0.766ns max, and 0.265ns min. 
45251 2 2 2
Setup check
45261 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
45261 15.285000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
45263 15.285000 29.001000 13.716000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[16] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_916.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_760 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_93995780_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[48] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia



Hold check
45316 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
45318 2.143000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
45320 2.143000 4.347000 6.490000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[16] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_916.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_760 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_93995780_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[48] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia




Set input delay: 0.75ns max, and 0.268ns min. 
45373 2 2 2
Setup check
45383 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
45383 15.347000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
45385 15.347000 29.003000 13.656000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[15] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_930.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_602 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8f13272f_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[47] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie



Hold check
45438 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
45440 2.113000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
45442 2.113000 4.347000 6.460000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[15] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_930.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_602 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8f13272f_syn_4.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[47] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie




Set input delay: 0.608ns max, and 0.235ns min. 
45495 2 2 2
Setup check
45505 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
45505 15.670000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
45507 15.670000 29.003000 13.333000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[14] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_917.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_750 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_897.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[46] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia



Hold check
45560 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
45562 2.020000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
45564 2.020000 4.347000 6.367000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[14] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_917.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_750 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_897.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[46] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia




Set input delay: 0.598ns max, and 0.24ns min. 
45617 2 2 2
Setup check
45627 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
45627 14.686000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
45629 14.686000 29.004000 14.318000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[13] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_927.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_635 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_107_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[45] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic



Hold check
45682 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
45684 2.593000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
45686 2.593000 4.348000 6.941000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[13] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_927.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_635 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_107_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[45] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic




Set input delay: 0.605ns max, and 0.24ns min. 
45739 2 2 2
Setup check
45749 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
45749 16.067000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
45751 16.067000 29.003000 12.936000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[12] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_928.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_624 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_902.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[44] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf



Hold check
45804 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
45806 1.806000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
45808 1.806000 4.347000 6.153000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[12] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_928.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_624 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_902.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[44] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf




Set input delay: 0.588ns max, and 0.234ns min. 
45861 2 2 2
Setup check
45871 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
45871 14.965000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
45873 14.965000 29.004000 14.039000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[11] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_929.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_613 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_105_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[43] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic



Hold check
45926 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
45928 2.443000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
45930 2.443000 4.348000 6.791000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[11] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_929.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_613 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_105_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[43] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic




Set input delay: 0.534ns max, and 0.228ns min. 
45983 2 2 2
Setup check
45993 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
45993 16.096000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
45995 16.096000 29.003000 12.907000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[10] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_918.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_740 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_898.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[42] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia



Hold check
46048 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
46050 1.817000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
46052 1.817000 4.347000 6.164000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[10] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_918.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_740 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_898.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[42] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia




Set input delay: 0.538ns max, and 0.229ns min. 
46105 2 2 2
Setup check
46115 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
46115 15.659000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
46117 15.659000 29.004000 13.345000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[9] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_923.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_690 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_901.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[41] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic



Hold check
46170 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
46172 2.047000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
46174 2.047000 4.348000 6.395000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[9] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_923.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_690 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_901.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[41] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic




Set input delay: 0.533ns max, and 0.227ns min. 
46227 2 2 2
Setup check
46237 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
46237 14.802000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
46239 14.802000 29.004000 14.202000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[8] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_924.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_679 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cec6b81_syn_3.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[40] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic



Hold check
46292 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
46294 2.660000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
46296 2.660000 4.348000 7.008000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[8] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_924.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_679 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cec6b81_syn_3.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[40] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic




Set input delay: 0.546ns max, and 0.229ns min. 
46349 2 2 2
Setup check
46359 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
46359 16.033000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
46361 16.033000 28.991000 12.958000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[7] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_919.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_732 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg2_syn_13_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[39] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.ib



Hold check
46412 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
46414 1.914000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
46416 1.914000 4.341000 6.255000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[7] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_919.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_732 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg2_syn_13_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[39] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.ib




Set input delay: 0.626ns max, and 0.237ns min. 
46467 2 2 2
Setup check
46477 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
46477 14.936000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
46479 14.936000 29.001000 14.065000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[6] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_920.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_720 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_47_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[38] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia



Hold check
46532 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
46534 2.447000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
46536 2.447000 4.347000 6.794000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[6] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_920.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_720 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_47_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[38] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia




Set input delay: 0.569ns max, and 0.233ns min. 
46589 2 2 2
Setup check
46599 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
46599 15.230000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
46601 15.230000 29.002000 13.772000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[5] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_925.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_657 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_81_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[37] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic



Hold check
46654 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
46656 2.293000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
46658 2.293000 4.347000 6.640000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[5] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_925.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_657 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_81_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[37] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic




Set input delay: 0.561ns max, and 0.232ns min. 
46711 2 2 2
Setup check
46721 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
46721 15.470000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
46723 15.470000 29.002000 13.532000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[4] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_926.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_646 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_91_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[36] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic



Hold check
46776 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
46778 2.303000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
46780 2.303000 4.347000 6.650000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[4] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_926.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_646 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_91_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[36] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic




Set input delay: 0.604ns max, and 0.243ns min. 
46833 2 2 2
Setup check
46843 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
46843 14.717000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
46845 14.717000 29.001000 14.284000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[3] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_23.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_14 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg0_syn_65_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[35] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb



Hold check
46900 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
46902 2.510000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
46904 2.510000 4.347000 6.857000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[3] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_23.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_14 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg0_syn_65_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[35] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb




Set input delay: 0.69ns max, and 0.23ns min. 
46959 2 2 2
Setup check
46969 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
46969 15.123000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
46971 15.123000 29.001000 13.878000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[2] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_14.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_13.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[34] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id



Hold check
47026 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
47028 2.208000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
47030 2.208000 4.347000 6.555000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[2] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_14.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_13.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[34] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id




Set input delay: 0.687ns max, and 0.235ns min. 
47085 2 2 2
Setup check
47095 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
47095 14.110000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
47097 14.110000 28.994000 14.884000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[1] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_15.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_6 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_93_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[33] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia



Hold check
47152 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
47154 2.771000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
47156 2.771000 4.343000 7.114000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[1] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_15.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_6 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_93_syn_2.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[33] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia




Set input delay: 0.661ns max, and 0.252ns min. 
47211 2 2 2
Setup check
47221 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
47221 14.502000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
47223 14.502000 28.999000 14.497000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[0] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_15.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_6 u_uifdma_axi_ddr/u_ddr_phy/reg12_syn_20.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[32] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia



Hold check
47278 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
47280 2.582000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
47282 2.582000 4.346000 6.928000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/D_dqsgr_apb_rdata2[0] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_15.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_6 u_uifdma_axi_ddr/u_ddr_phy/reg12_syn_20.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[32] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia




Set input delay: 0.486ns max, and 0.206ns min. 
47337 2 2 2
Setup check
47347 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156
47347 16.828000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[31]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[31]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156
47349 16.828000 29.000000 12.172000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[31] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_938.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_880 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_889.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[63] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156.ib



Hold check
47400 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156
47402 1.433000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[31]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[31]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156
47404 1.433000 4.346000 5.779000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[31] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_938.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_880 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_889.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[63] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_156.ib




Set input delay: 0.482ns max, and 0.209ns min. 
47455 2 2 2
Setup check
47465 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
47465 16.454000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
47467 16.454000 29.002000 12.548000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[30] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_939.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_872 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_890.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[62] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia



Hold check
47520 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
47522 1.631000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[30]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158
47524 1.631000 4.347000 5.978000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[30] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_939.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_872 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_890.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[62] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_875 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_158.ia




Set input delay: 0.479ns max, and 0.206ns min. 
47577 2 2 2
Setup check
47587 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
47587 16.526000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
47589 16.526000 29.003000 12.477000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[29] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_946.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_702 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_900.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[61] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie



Hold check
47642 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
47644 1.595000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[29]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160
47646 1.595000 4.347000 5.942000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[29] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_946.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_702 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_900.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[61] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_937.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_705 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_160.ie




Set input delay: 0.562ns max, and 0.215ns min. 
47699 2 2 2
Setup check
47709 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
47709 16.669000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
47711 16.669000 29.000000 12.331000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[28] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_940.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_864 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_891.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[60] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.ib



Hold check
47762 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
47764 1.562000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[28]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162
47766 1.562000 4.346000 5.908000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[28] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_940.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_864 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_891.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[60] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_162.ib




Set input delay: 0.505ns max, and 0.21ns min. 
47817 2 2 2
Setup check
47827 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
47827 16.571000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
47829 16.571000 29.003000 12.432000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[27] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_941.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_852 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_892.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[59] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia



Hold check
47882 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
47884 1.568000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[27]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164
47886 1.568000 4.347000 5.915000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[27] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_941.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_852 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_892.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[59] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_142.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_855 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_164.ia




Set input delay: 0.491ns max, and 0.211ns min. 
47939 2 2 2
Setup check
47949 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
47949 16.762000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
47951 16.762000 29.000000 12.238000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[26] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_941.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_712 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_899.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[58] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia



Hold check
48004 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
48006 1.472000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[26]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166
48008 1.472000 4.346000 5.818000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[26] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_941.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_712 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_899.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[58] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_715 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_166.ia




Set input delay: 0.504ns max, and 0.206ns min. 
48061 2 2 2
Setup check
48071 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
48071 16.512000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
48073 16.512000 29.002000 12.490000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[25] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_942.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_842 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_893.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[57] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia



Hold check
48126 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
48128 1.563000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[25]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168
48130 1.563000 4.347000 5.910000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[25] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_942.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_842 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_893.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[57] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_145.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_845 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_168.ia




Set input delay: 0.491ns max, and 0.21ns min. 
48183 2 2 2
Setup check
48193 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
48193 16.497000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
48195 16.497000 29.002000 12.505000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[24] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_942.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_832 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_894.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[56] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia



Hold check
48248 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
48250 1.678000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[24]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170
48252 1.678000 4.347000 6.025000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[24] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_942.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_832 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_894.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[56] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_931.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_835 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_170.ia




Set input delay: 0.501ns max, and 0.208ns min. 
48305 2 2 2
Setup check
48315 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
48315 16.113000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
48317 16.113000 29.001000 12.888000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[23] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_943.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_822 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_895.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[55] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia



Hold check
48370 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
48372 1.907000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[23]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172
48374 1.907000 4.347000 6.254000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[23] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_943.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_822 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_895.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[55] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_825 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_172.ia




Set input delay: 0.565ns max, and 0.215ns min. 
48427 2 2 2
Setup check
48437 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
48437 15.365000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
48439 15.365000 29.001000 13.636000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[22] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_944.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_812 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_896.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[54] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia



Hold check
48492 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
48494 2.267000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[22]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174
48496 2.267000 4.347000 6.614000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[22] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_944.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_812 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_896.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[54] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_97f74bcc_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_815 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_174.ia




Set input delay: 0.518ns max, and 0.208ns min. 
48549 2 2 2
Setup check
48559 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
48559 15.861000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
48561 15.861000 29.000000 13.139000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[21] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/io_rst_buffercc/buffers_1_reg_syn_6.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_802 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_109_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[53] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia



Hold check
48614 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
48616 2.028000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[21]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176
48618 2.028000 4.346000 6.374000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[21] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/io_rst_buffercc/buffers_1_reg_syn_6.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_802 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_109_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[53] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_805 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_176.ia




Set input delay: 0.512ns max, and 0.21ns min. 
48671 2 2 2
Setup check
48681 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
48681 16.066000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
48683 16.066000 29.002000 12.936000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[20] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_948.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_670 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_89_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[52] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic



Hold check
48736 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
48738 1.892000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[20]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178
48740 1.892000 4.347000 6.239000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[20] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_948.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_670 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_89_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[52] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_952.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_673 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_178.ic




Set input delay: 0.498ns max, and 0.206ns min. 
48793 2 2 2
Setup check
48803 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
48803 15.804000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
48805 15.804000 29.000000 13.196000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[19] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cd50bf0f_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_792 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_95_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[51] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia



Hold check
48858 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
48860 1.938000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[19]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180
48862 1.938000 4.346000 6.284000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[19] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cd50bf0f_syn_4.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_792 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_95_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[51] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_795 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_180.ia




Set input delay: 0.484ns max, and 0.205ns min. 
48915 2 2 2
Setup check
48925 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
48925 16.479000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
48927 16.479000 28.998000 12.519000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[18] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_f35319f3_syn_4.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_784 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_99_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[50] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.ib



Hold check
48978 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
48980 1.638000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[18]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182
48982 1.638000 4.345000 5.983000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[18] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_f35319f3_syn_4.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_784 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_99_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[50] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_182.ib




Set input delay: 0.481ns max, and 0.205ns min. 
49033 2 2 2
Setup check
49043 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
49043 15.778000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
49045 15.778000 29.001000 13.223000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_61_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_772 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/loopback_fifo_dataout_low_r_reg_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[49] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia



Hold check
49098 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
49100 2.007000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[17]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184
49102 2.007000 4.347000 6.354000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_61_syn_2.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_772 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/loopback_fifo_dataout_low_r_reg_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[49] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_933.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_775 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_184.ia




Set input delay: 0.474ns max, and 0.203ns min. 
49155 2 2 2
Setup check
49165 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
49165 16.101000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
49167 16.101000 29.001000 12.900000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[16] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_f35319f3_syn_4.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_762 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_93995780_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[48] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia



Hold check
49220 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
49222 1.779000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[16]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131
49224 1.779000 4.347000 6.126000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[16] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_f35319f3_syn_4.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_762 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_93995780_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[48] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_765 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_131.ia




Set input delay: 0.484ns max, and 0.208ns min. 
49277 2 2 2
Setup check
49287 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
49287 15.788000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
49289 15.788000 29.003000 13.215000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[15] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_ce9d7988_syn_4.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_604 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8f13272f_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[47] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie



Hold check
49342 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
49344 1.972000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[15]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
49346 1.972000 4.347000 6.319000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[15] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_ce9d7988_syn_4.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_604 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8f13272f_syn_4.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[47] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_511393c5_syn_18.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_607 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.ie




Set input delay: 0.493ns max, and 0.207ns min. 
49399 2 2 2
Setup check
49409 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
49409 16.690000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
49411 16.690000 29.003000 12.313000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[14] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_945.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_752 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_897.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[46] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia



Hold check
49464 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
49466 1.493000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[14]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136
49468 1.493000 4.347000 5.840000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[14] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_945.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_752 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_897.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[46] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_126.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_755 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_136.ia




Set input delay: 0.512ns max, and 0.214ns min. 
49521 2 2 2
Setup check
49531 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
49531 15.455000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
49533 15.455000 29.004000 13.549000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[13] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_c5e692cd_syn_4.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_637 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_107_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[45] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic



Hold check
49586 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
49588 2.157000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[13]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138
49590 2.157000 4.348000 6.505000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[13] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_c5e692cd_syn_4.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_637 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_107_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[45] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_640 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_138.ic




Set input delay: 0.51ns max, and 0.213ns min. 
49643 2 2 2
Setup check
49653 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
49653 16.434000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
49655 16.434000 29.003000 12.569000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[12] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_938.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_626 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_902.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[44] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf



Hold check
49708 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
49710 1.623000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[12]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134
49712 1.623000 4.347000 5.970000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[12] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_938.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_626 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_902.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[44] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_21309112_syn_14.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_629 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_134.imf




Set input delay: 0.505ns max, and 0.212ns min. 
49765 2 2 2
Setup check
49775 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
49775 15.328000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
49777 15.328000 29.004000 13.676000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[11] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_c5e692cd_syn_4.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_615 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_105_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[43] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic



Hold check
49830 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
49832 2.193000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[11]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140
49834 2.193000 4.348000 6.541000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[11] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_c5e692cd_syn_4.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_615 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_105_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[43] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_934.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_618 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_140.ic




Set input delay: 0.493ns max, and 0.208ns min. 
49887 2 2 2
Setup check
49897 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
49897 16.667000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
49899 16.667000 29.003000 12.336000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[10] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_939.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_742 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_898.ia
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[42] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia



Hold check
49952 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
49954 1.488000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[10]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142
49956 1.488000 4.347000 5.835000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[10] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_939.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_742 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_898.ia
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[42] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_936.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_745 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_142.ia




Set input delay: 0.486ns max, and 0.208ns min. 
50009 2 2 2
Setup check
50019 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
50019 16.162000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
50021 16.162000 29.004000 12.842000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[9] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_947.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_692 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_901.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[41] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic



Hold check
50074 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
50076 1.836000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[9]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144
50078 1.836000 4.348000 6.184000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[9] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_947.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_692 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_901.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[41] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_903.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_695 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_144.ic




Set input delay: 0.481ns max, and 0.205ns min. 
50131 2 2 2
Setup check
50141 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
50141 15.738000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
50143 15.738000 29.004000 13.266000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[8] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_947.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_681 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cec6b81_syn_3.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[40] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic



Hold check
50196 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
50198 2.030000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[8]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146
50200 2.030000 4.348000 6.378000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[8] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_947.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_681 u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cec6b81_syn_3.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[40] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_951.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_684 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_146.ic




Set input delay: 0.477ns max, and 0.208ns min. 
50253 2 2 2
Setup check
50263 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
50263 16.468000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
50265 16.468000 28.991000 12.523000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[7] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cd5ee54d_syn_4.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_734 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg2_syn_13_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[39] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.ib



Hold check
50316 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
50318 1.635000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[7]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148
50320 1.635000 4.341000 5.976000 3 3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[7] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cd5ee54d_syn_4.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_734 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg2_syn_13_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[39] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_148.ib




Set input delay: 0.478ns max, and 0.209ns min. 
50371 2 2 2
Setup check
50381 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
50381 15.875000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
50383 15.875000 29.001000 13.126000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[6] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_943.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_722 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_47_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[38] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia



Hold check
50436 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
50438 1.996000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[6]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150
50440 1.996000 4.347000 6.343000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[6] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_943.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_722 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_47_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[38] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_8baee91c_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_725 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_150.ia




Set input delay: 0.489ns max, and 0.201ns min. 
50493 2 2 2
Setup check
50503 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
50503 15.829000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
50505 15.829000 29.002000 13.173000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[5] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_949.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_659 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_81_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[37] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic



Hold check
50558 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
50560 1.977000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[5]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152
50562 1.977000 4.347000 6.324000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[5] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_949.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_659 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_81_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[37] u_uifdma_axi_ddr/u_ddr_phy/reg10_syn_14.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_662 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_152.ic




Set input delay: 0.475ns max, and 0.207ns min. 
50615 2 2 2
Setup check
50625 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
50625 16.128000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
50627 16.128000 29.002000 12.874000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[4] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_948.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_648 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_91_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[36] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic



Hold check
50680 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
50682 1.841000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[4]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154
50684 1.841000 4.347000 6.188000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[4] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_948.imf
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_648 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg47_syn_91_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[36] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/remap_dqs_gate_in_r[57]_syn_3.ima
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_651 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_154.ic




Set input delay: 0.462ns max, and 0.203ns min. 
50737 2 2 2
Setup check
50747 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
50747 15.216000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
50749 15.216000 29.001000 13.785000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[3] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_944.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_16 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg0_syn_65_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[35] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb



Hold check
50804 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
50806 2.261000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[3]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
50808 2.261000 4.347000 6.608000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[3] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_944.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_16 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg0_syn_65_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[35] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_d4f46412_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_19 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_117.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[3]_syn_21 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.imb




Set input delay: 0.469ns max, and 0.206ns min. 
50863 2 2 2
Setup check
50873 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
50873 15.392000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
50875 15.392000 29.001000 13.609000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[2] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/io_rst_buffercc/buffers_1_reg_syn_6.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_6 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_13.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[34] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id



Hold check
50930 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
50932 2.178000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[2]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187
50934 2.178000 4.347000 6.525000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[2] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/io_rst_buffercc/buffers_1_reg_syn_6.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_6 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_13.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[34] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_932.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_9 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_114.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[2]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_187.id




Set input delay: 0.475ns max, and 0.206ns min. 
50989 2 2 2
Setup check
50999 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
50999 14.677000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
51001 14.677000 28.994000 14.317000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[1] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_ce9d7988_syn_4.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_8 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_93_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[33] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia



Hold check
51056 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
51058 2.532000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[1]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13
51060 2.532000 4.343000 6.875000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[1] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_ce9d7988_syn_4.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_8 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_bus_matrix/reg1_syn_93_syn_2.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[33] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/sel2_syn_935.imb
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_100.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[1]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_13.ia




Set input delay: 0.49ns max, and 0.206ns min. 
51115 2 2 2
Setup check
51125 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
51125 15.496000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
51127 15.496000 28.999000 13.503000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[0] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cd5ee54d_syn_4.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_8 u_uifdma_axi_ddr/u_ddr_phy/reg12_syn_20.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[32] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia



Hold check
51182 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
51184 2.081000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[0]->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189
51186 2.081000 4.346000 6.427000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdata2[0] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_cd5ee54d_syn_4.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_8 u_uifdma_axi_ddr/u_ddr_phy/reg12_syn_20.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/prdata[32] u_uifdma_axi_ddr/u_alc_ddr3_mc/al_9ac36373_syn_4.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_11 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_123.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/prdata_int[0]_syn_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg3_syn_189.ia




Set input delay: 0.531ns max, and 0.208ns min. 
51241 8 8 2
Setup check
51251 3
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_reg_syn_3
51251 15.968000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdy->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_reg_syn_3
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdy
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_reg_syn_3
51253 15.968000 28.993000 13.025000 6 6
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdy2 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_offcal_psel2_syn_3.imf
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/apb_ready_i_syn_33 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_36.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_23 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_39.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_n1 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_28 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_valid_n u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_reg_syn_3.imf


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
51310 16.202000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdy->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdy
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
51312 16.202000 28.993000 12.791000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdy2 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_offcal_psel2_syn_3.imf
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/apb_ready_i_syn_33 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_36.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_23 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_39.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_n1 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_28 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7.ia


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
51367 16.231000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdy->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdy
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
51369 16.231000 28.993000 12.762000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdy2 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_offcal_psel2_syn_3.imf
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/apb_ready_i_syn_33 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_36.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_23 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_39.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_n1 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_28 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7.ia



Hold check
51424 3
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6
51426 1.507000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdy->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdy
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6
51428 1.507000 4.343000 5.850000 4 4
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdy2 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_offcal_psel2_syn_3.imf
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/apb_ready_i_syn_33 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_36.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_23 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_39.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_n1 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.ib


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
51481 1.720000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdy->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdy
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
51483 1.720000 4.343000 6.063000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdy2 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_offcal_psel2_syn_3.imf
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/apb_ready_i_syn_33 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_36.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_23 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_39.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_n1 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_28 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7.ia


Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
51538 1.722000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdy->u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_rdy
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7
51540 1.722000 4.343000 6.065000 5 5
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_rdy2 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/A_offcal_psel2_syn_3.imf
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/apb_ready_i_syn_33 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_36.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_23 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_39.id
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_n1 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_28 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/pipelinedMemoryBusStage_rsp_regNext_valid_reg_syn_7.ia




Set output delay: 1.568ns max, and -0.088ns min. 
51595 2 2 2
Setup check
51605 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[9]
51605 14.202000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[9]
51607 14.202000 27.259000 13.057000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[9]



Hold check
51653 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[9]
51655 1.963000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[9]
51657 1.963000 4.353000 6.316000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[9]




Set output delay: 1.597ns max, and -0.106ns min. 
51703 2 2 2
Setup check
51713 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[8]
51713 13.452000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[8]
51715 13.452000 27.230000 13.778000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[8]



Hold check
51761 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[8]
51763 2.464000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[8]
51765 2.464000 4.371000 6.835000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[8]




Set output delay: 1.59ns max, and -0.101ns min. 
51811 2 2 2
Setup check
51821 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[7]
51821 12.823000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[7]
51823 12.823000 27.237000 14.414000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[7]



Hold check
51869 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[7]
51871 2.833000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[7]
51873 2.833000 4.366000 7.199000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[7]




Set output delay: 1.577ns max, and -0.118ns min. 
51919 2 2 2
Setup check
51929 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[6]
51929 13.669000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[6]
51931 13.669000 27.250000 13.581000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[6]



Hold check
51977 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[6]
51979 2.214000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[6]
51981 2.214000 4.383000 6.597000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[6]




Set output delay: 1.632ns max, and -0.092ns min. 
52027 2 2 2
Setup check
52037 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[5]
52037 13.530000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[5]
52039 13.530000 27.195000 13.665000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[5]



Hold check
52085 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[5]
52087 2.311000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[5]
52089 2.311000 4.357000 6.668000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[5]




Set output delay: 1.621ns max, and -0.108ns min. 
52135 2 2 2
Setup check
52145 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[4]
52145 12.831000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[4]
52147 12.831000 27.206000 14.375000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[4]



Hold check
52193 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[4]
52195 2.641000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[4]
52197 2.641000 4.373000 7.014000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[4]




Set output delay: 1.628ns max, and -0.117ns min. 
52243 2 2 2
Setup check
52253 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[3]
52253 13.572000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[3]
52255 13.572000 27.199000 13.627000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[3]



Hold check
52301 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[3]
52303 2.261000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[3]
52305 2.261000 4.382000 6.643000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[3]




Set output delay: 1.621ns max, and -0.101ns min. 
52351 2 2 2
Setup check
52361 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[2]
52361 13.247000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[2]
52363 13.247000 27.206000 13.959000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[2]



Hold check
52409 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[2]
52411 2.447000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[2]
52413 2.447000 4.366000 6.813000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[2]




Set output delay: 1.627ns max, and -0.092ns min. 
52459 2 2 2
Setup check
52469 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[1]
52469 14.678000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[1]
52471 14.678000 27.200000 12.522000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[1]



Hold check
52517 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[1]
52519 1.660000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[1]
52521 1.660000 4.357000 6.017000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[1]




Set output delay: 1.599ns max, and -0.107ns min. 
52567 2 2 2
Setup check
52577 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[0]
52577 13.229000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[0]
52579 13.229000 27.228000 13.999000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[0]



Hold check
52625 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[0]
52627 2.442000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[0]
52629 2.442000 4.372000 6.814000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_addr[0]




Set output delay: 1.591ns max, and -0.032ns min. 
52675 2 2 2
Setup check
52685 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_enable
52685 13.735000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_enable
52687 13.735000 27.236000 13.501000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_enable



Hold check
52733 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_enable
52735 2.185000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_enable
52737 2.185000 4.297000 6.482000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_enable




Set output delay: 1.596ns max, and -0.032ns min. 
52783 32 2 2
Setup check
52793 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_sel
52793 12.947000 16 3
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_sel
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_sel
52795 12.947000 27.231000 14.284000 3 4
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[22] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg16_syn_153.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg23_syn_149.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_132.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_psel[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_sel

Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_sel
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_sel
52847 12.987000 27.231000 14.244000 3 4
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[21] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg16_syn_153.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg23_syn_149.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_132.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_psel[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_sel

Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_sel
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_sel
52899 13.031000 27.231000 14.200000 3 4
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[23] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg16_syn_153.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg23_syn_149.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_132.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_psel[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_sel



Hold check
52951 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_sel
52953 1.543000 16 3
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_124.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_sel
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_124.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_sel
52955 1.543000 4.297000 5.840000 1 2
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[13]_dup_13 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_132.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_psel[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_sel

Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_127.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_sel
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_127.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_sel
53003 1.678000 4.297000 5.975000 1 2
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[14] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_132.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_psel[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_sel

Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_sel
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_sel
53051 1.837000 4.297000 6.134000 2 3
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[18] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/reg0_syn_15.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_6 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_gpioCtrl/reg2_syn_132.ia
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_apb_mux/slv_psel[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_sel




Set output delay: 0.087ns max, and -0.106ns min. 
53101 2 2 2
Setup check
53111 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[31]
53111 15.625000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[31]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[31]
53113 15.625000 28.740000 13.115000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[31] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[31]



Hold check
53159 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[31]
53161 2.075000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[31]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[31]
53163 2.075000 4.371000 6.446000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[31] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[31]




Set output delay: 0.226ns max, and -0.112ns min. 
53209 2 2 2
Setup check
53219 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[30]
53219 15.726000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[30]
53221 15.726000 28.601000 12.875000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[30]



Hold check
53267 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[30]
53269 1.969000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[30]
53271 1.969000 4.377000 6.346000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[30]




Set output delay: 0.088ns max, and -0.106ns min. 
53317 2 2 2
Setup check
53327 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[29]
53327 15.861000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[29]
53329 15.861000 28.739000 12.878000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[29]



Hold check
53375 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[29]
53377 2.042000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[29]
53379 2.042000 4.371000 6.413000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[29]




Set output delay: 0.089ns max, and -0.104ns min. 
53425 2 2 2
Setup check
53435 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[28]
53435 14.688000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[28]
53437 14.688000 28.738000 14.050000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[28]



Hold check
53483 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[28]
53485 2.564000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[28]
53487 2.564000 4.369000 6.933000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[28]




Set output delay: 0.089ns max, and -0.109ns min. 
53533 2 2 2
Setup check
53543 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[27]
53543 16.163000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[27]
53545 16.163000 28.738000 12.575000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[27]



Hold check
53591 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[27]
53593 1.746000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[27]
53595 1.746000 4.374000 6.120000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[27]




Set output delay: 0.247ns max, and -0.103ns min. 
53641 2 2 2
Setup check
53651 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[26]
53651 15.198000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[26]
53653 15.198000 28.580000 13.382000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[26]



Hold check
53699 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[26]
53701 2.280000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[26]
53703 2.280000 4.368000 6.648000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[26]




Set output delay: 0.237ns max, and -0.122ns min. 
53749 2 2 2
Setup check
53759 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[25]
53759 14.122000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[25]
53761 14.122000 28.590000 14.468000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[25]



Hold check
53807 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[25]
53809 2.769000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[25]
53811 2.769000 4.387000 7.156000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[25]




Set output delay: 0.328ns max, and -0.094ns min. 
53857 2 2 2
Setup check
53867 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[24]
53867 14.544000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[24]
53869 14.544000 28.499000 13.955000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[24]



Hold check
53915 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[24]
53917 2.645000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[24]
53919 2.645000 4.359000 7.004000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[24]




Set output delay: 0.25ns max, and -0.1ns min. 
53965 2 2 2
Setup check
53975 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[23]
53975 14.992000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[23]
53977 14.992000 28.577000 13.585000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[23]



Hold check
54023 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[23]
54025 2.273000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[23]
54027 2.273000 4.365000 6.638000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[23]




Set output delay: 0.241ns max, and -0.114ns min. 
54073 2 2 2
Setup check
54083 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[22]
54083 14.968000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[22]
54085 14.968000 28.586000 13.618000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[22]



Hold check
54131 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[22]
54133 2.328000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[22]
54135 2.328000 4.379000 6.707000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[22]




Set output delay: 0.252ns max, and -0.116ns min. 
54181 2 2 2
Setup check
54191 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[21]
54191 15.518000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[21]
54193 15.518000 28.575000 13.057000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[21]



Hold check
54239 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[21]
54241 2.007000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[21]
54243 2.007000 4.381000 6.388000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[21]




Set output delay: 0.225ns max, and -0.12ns min. 
54289 2 2 2
Setup check
54299 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[20]
54299 15.278000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[20]
54301 15.278000 28.602000 13.324000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[20]



Hold check
54347 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[20]
54349 2.314000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[20]
54351 2.314000 4.385000 6.699000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[20]




Set output delay: 0.092ns max, and -0.099ns min. 
54397 2 2 2
Setup check
54407 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[19]
54407 15.985000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[19]
54409 15.985000 28.735000 12.750000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[19]



Hold check
54455 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[19]
54457 1.867000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[19]
54459 1.867000 4.364000 6.231000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[19]




Set output delay: 0.224ns max, and -0.117ns min. 
54505 2 2 2
Setup check
54515 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[18]
54515 15.497000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[18]
54517 15.497000 28.603000 13.106000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[18]



Hold check
54563 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[18]
54565 2.104000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[18]
54567 2.104000 4.382000 6.486000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[18]




Set output delay: 0.115ns max, and -0.087ns min. 
54613 2 2 2
Setup check
54623 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[17]
54623 14.655000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[17]
54625 14.655000 28.712000 14.057000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[17]



Hold check
54671 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[17]
54673 2.558000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[17]
54675 2.558000 4.352000 6.910000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[17]




Set output delay: 0.37ns max, and -0.086ns min. 
54721 2 2 2
Setup check
54731 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[16]
54731 14.100000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[16]
54733 14.100000 28.457000 14.357000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[16]



Hold check
54779 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[16]
54781 2.741000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[16]
54783 2.741000 4.351000 7.092000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[16]




Set output delay: 0.274ns max, and -0.108ns min. 
54829 2 2 2
Setup check
54839 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[15]
54839 14.345000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[15]
54841 14.345000 28.553000 14.208000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[15]



Hold check
54887 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[15]
54889 2.646000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[15]
54891 2.646000 4.373000 7.019000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[15]




Set output delay: 0.38ns max, and -0.08ns min. 
54937 2 2 2
Setup check
54947 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[14]
54947 15.062000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[14]
54949 15.062000 28.447000 13.385000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[14]



Hold check
54995 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[14]
54997 2.288000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[14]
54999 2.288000 4.345000 6.633000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[14]




Set output delay: 0.313ns max, and -0.055ns min. 
55045 2 2 2
Setup check
55055 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[13]
55055 14.734000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[13]
55057 14.734000 28.514000 13.780000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[13]



Hold check
55103 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[13]
55105 2.368000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[13]
55107 2.368000 4.320000 6.688000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[13]




Set output delay: 0.352ns max, and -0.025ns min. 
55153 2 2 2
Setup check
55163 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[12]
55163 16.057000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[12]
55165 16.057000 28.475000 12.418000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[12]



Hold check
55211 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[12]
55213 1.892000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[12]
55215 1.892000 4.290000 6.182000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[12]




Set output delay: 0.339ns max, and -0.042ns min. 
55261 2 2 2
Setup check
55271 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[11]
55271 15.023000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[11]
55273 15.023000 28.488000 13.465000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[11]



Hold check
55319 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[11]
55321 2.255000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[11]
55323 2.255000 4.307000 6.562000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[11]




Set output delay: 0.333ns max, and -0.035ns min. 
55369 2 2 2
Setup check
55379 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[10]
55379 13.548000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[10]
55381 13.548000 28.494000 14.946000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[10]



Hold check
55427 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[10]
55429 3.006000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[10]
55431 3.006000 4.300000 7.306000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[10]




Set output delay: 0.322ns max, and -0.041ns min. 
55477 2 2 2
Setup check
55487 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[9]
55487 14.530000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[9]
55489 14.530000 28.505000 13.975000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[9]



Hold check
55535 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[9]
55537 2.544000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[9]
55539 2.544000 4.306000 6.850000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[9]




Set output delay: 0.27ns max, and -0.058ns min. 
55585 2 2 2
Setup check
55595 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[8]
55595 14.508000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[8]
55597 14.508000 28.557000 14.049000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[8]



Hold check
55643 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[8]
55645 2.546000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[8]
55647 2.546000 4.323000 6.869000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[8]




Set output delay: 0.305ns max, and -0.048ns min. 
55693 2 2 2
Setup check
55703 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[7]
55703 16.456000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[7]
55705 16.456000 28.522000 12.066000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[7]



Hold check
55751 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[7]
55753 1.584000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[7]
55755 1.584000 4.313000 5.897000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[7]




Set output delay: 0.355ns max, and -0.043ns min. 
55801 2 2 2
Setup check
55811 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[6]
55811 15.064000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[6]
55813 15.064000 28.472000 13.408000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[6]



Hold check
55859 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[6]
55861 2.314000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[6]
55863 2.314000 4.308000 6.622000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[6]




Set output delay: 0.312ns max, and -0.05ns min. 
55909 2 2 2
Setup check
55919 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[5]
55919 15.540000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[5]
55921 15.540000 28.515000 12.975000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[5]



Hold check
55967 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[5]
55969 2.042000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[5]
55971 2.042000 4.315000 6.357000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[5]




Set output delay: 0.296ns max, and -0.058ns min. 
56017 2 2 2
Setup check
56027 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[4]
56027 15.647000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[4]
56029 15.647000 28.531000 12.884000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[4]



Hold check
56075 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[4]
56077 2.139000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[4]
56079 2.139000 4.323000 6.462000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[4]




Set output delay: 0.315ns max, and -0.06ns min. 
56125 2 2 2
Setup check
56135 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[3]
56135 16.324000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[3]
56137 16.324000 28.512000 12.188000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[3]



Hold check
56183 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[3]
56185 1.518000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[3]
56187 1.518000 4.325000 5.843000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[3]




Set output delay: 0.296ns max, and -0.051ns min. 
56233 2 2 2
Setup check
56243 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[2]
56243 15.498000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[2]
56245 15.498000 28.531000 13.033000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[2]



Hold check
56291 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[2]
56293 2.004000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[2]
56295 2.004000 4.316000 6.320000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[2]




Set output delay: 0.321ns max, and -0.056ns min. 
56341 2 2 2
Setup check
56351 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[1]
56351 14.752000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[1]
56353 14.752000 28.506000 13.754000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[1]



Hold check
56399 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[1]
56401 2.581000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[1]
56403 2.581000 4.321000 6.902000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[1]




Set output delay: 0.371ns max, and -0.023ns min. 
56449 2 2 2
Setup check
56459 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[0]
56459 14.011000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[0]
56461 14.011000 28.456000 14.445000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[0]



Hold check
56507 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[0]
56509 2.848000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[0]
56511 2.848000 4.288000 7.136000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wdata[0]




Set output delay: 1.596ns max, and -0.017ns min. 
56557 2 2 2
Setup check
56567 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wr_rdn
56567 14.666000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wr_rdn
56569 14.666000 27.231000 12.565000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wr_rdn



Hold check
56615 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wr_rdn
56617 1.752000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wr_rdn
56619 1.752000 4.282000 6.034000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_hard_controller_0.hctrl_apb_wr_rdn




Set output delay: 0.9ns max, and -0.088ns min. 
56665 2 2 2
Setup check
56675 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[9]
56675 15.325000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[9]
56677 15.325000 27.921000 12.596000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[9]



Hold check
56723 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[9]
56725 1.729000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[9]
56727 1.729000 4.350000 6.079000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[9]




Set output delay: 0.919ns max, and -0.095ns min. 
56773 2 2 2
Setup check
56783 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[8]
56783 14.383000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[8]
56785 14.383000 27.902000 13.519000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[8]



Hold check
56831 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[8]
56833 2.335000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[8]
56835 2.335000 4.357000 6.692000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[8]




Set output delay: 0.948ns max, and -0.086ns min. 
56881 2 2 2
Setup check
56891 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[7]
56891 13.541000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[7]
56893 13.541000 27.873000 14.332000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[7]



Hold check
56939 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[7]
56941 2.809000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[7]
56943 2.809000 4.348000 7.157000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[7]




Set output delay: 0.924ns max, and -0.09ns min. 
56989 2 2 2
Setup check
56999 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[6]
56999 14.538000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[6]
57001 14.538000 27.897000 13.359000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[6]



Hold check
57047 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[6]
57049 2.106000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[6]
57051 2.106000 4.352000 6.458000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[6]




Set output delay: 0.822ns max, and -0.045ns min. 
57097 2 2 2
Setup check
57107 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[5]
57107 14.683000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[5]
57109 14.683000 27.999000 13.316000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[5]



Hold check
57155 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[5]
57157 2.167000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[5]
57159 2.167000 4.307000 6.474000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[5]




Set output delay: 1.081ns max, and -0.046ns min. 
57205 2 2 2
Setup check
57215 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[4]
57215 12.875000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[4]
57217 12.875000 27.740000 14.865000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[4]



Hold check
57263 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[4]
57265 2.947000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[4]
57267 2.947000 4.308000 7.255000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[4]




Set output delay: 1.023ns max, and -0.089ns min. 
57313 2 2 2
Setup check
57323 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[3]
57323 13.967000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[3]
57325 13.967000 27.798000 13.831000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[3]



Hold check
57371 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[3]
57373 2.399000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[3]
57375 2.399000 4.351000 6.750000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[3]




Set output delay: 1.014ns max, and -0.031ns min. 
57421 2 2 2
Setup check
57431 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[2]
57431 14.070000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[2]
57433 14.070000 27.807000 13.737000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[2]



Hold check
57479 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[2]
57481 2.394000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[2]
57483 2.394000 4.293000 6.687000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[2]




Set output delay: 1.014ns max, and -0.038ns min. 
57529 2 2 2
Setup check
57539 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[1]
57539 15.361000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[1]
57541 15.361000 27.807000 12.446000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[1]



Hold check
57587 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[1]
57589 1.664000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[1]
57591 1.664000 4.300000 5.964000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[1]




Set output delay: 1.011ns max, and -0.087ns min. 
57637 2 2 2
Setup check
57647 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[0]
57647 14.055000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[0]
57649 14.055000 27.810000 13.755000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[0]



Hold check
57695 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[0]
57697 2.323000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[0]
57699 2.323000 4.349000 6.672000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_addr[0]




Set output delay: 0.944ns max, and -0.093ns min. 
57745 2 2 2
Setup check
57755 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_enable
57755 13.151000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_enable
57757 13.151000 27.877000 14.726000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_enable



Hold check
57803 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_enable
57805 2.754000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_enable
57807 2.754000 4.355000 7.109000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_enable




Set output delay: 0.257ns max, and -0.064ns min. 
57853 2 2 2
Setup check
57863 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[30]
57863 14.459000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[30]
57865 14.459000 28.564000 14.105000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[30]



Hold check
57911 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[30]
57913 2.539000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[30]
57915 2.539000 4.326000 6.865000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[30]




Set output delay: 0.369ns max, and -0.042ns min. 
57961 2 2 2
Setup check
57971 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[29]
57971 15.556000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[29]
57973 15.556000 28.452000 12.896000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[29]



Hold check
58019 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[29]
58021 2.117000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[29]
58023 2.117000 4.304000 6.421000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[29]




Set output delay: 0.201ns max, and -0.04ns min. 
58069 2 2 2
Setup check
58079 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[28]
58079 14.532000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[28]
58081 14.532000 28.620000 14.088000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[28]



Hold check
58127 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[28]
58129 2.611000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[28]
58131 2.611000 4.302000 6.913000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[28]




Set output delay: 0.241ns max, and -0.046ns min. 
58177 2 2 2
Setup check
58187 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[27]
58187 15.772000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[27]
58189 15.772000 28.580000 12.808000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[27]



Hold check
58235 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[27]
58237 1.901000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[27]
58239 1.901000 4.308000 6.209000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[27]




Set output delay: 0.18ns max, and -0.047ns min. 
58285 2 2 2
Setup check
58295 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[26]
58295 14.584000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[26]
58297 14.584000 28.641000 14.057000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[26]



Hold check
58343 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[26]
58345 2.680000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[26]
58347 2.680000 4.309000 6.989000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[26]




Set output delay: 0.221ns max, and -0.036ns min. 
58393 2 2 2
Setup check
58403 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[25]
58403 14.230000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[25]
58405 14.230000 28.600000 14.370000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[25]



Hold check
58451 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[25]
58453 2.704000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[25]
58455 2.704000 4.298000 7.002000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[25]




Set output delay: 0.158ns max, and -0.066ns min. 
58501 2 2 2
Setup check
58511 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[24]
58511 15.127000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[24]
58513 15.127000 28.663000 13.536000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[24]



Hold check
58559 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[24]
58561 2.302000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[24]
58563 2.302000 4.328000 6.630000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[24]




Set output delay: 0.08ns max, and -0.09ns min. 
58609 2 2 2
Setup check
58619 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[23]
58619 14.744000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[23]
58621 14.744000 28.741000 13.997000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[23]



Hold check
58667 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[23]
58669 2.494000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[23]
58671 2.494000 4.352000 6.846000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[23]




Set output delay: 0.19ns max, and -0.071ns min. 
58717 2 2 2
Setup check
58727 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[22]
58727 14.522000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[22]
58729 14.522000 28.631000 14.109000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[22]



Hold check
58775 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[22]
58777 2.640000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[22]
58779 2.640000 4.333000 6.973000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[22]




Set output delay: 0.21ns max, and -0.036ns min. 
58825 2 2 2
Setup check
58835 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[21]
58835 15.277000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[21]
58837 15.277000 28.611000 13.334000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[21]



Hold check
58883 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[21]
58885 2.222000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[21]
58887 2.222000 4.298000 6.520000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[21]




Set output delay: 0.192ns max, and -0.052ns min. 
58933 2 2 2
Setup check
58943 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[20]
58943 14.555000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[20]
58945 14.555000 28.629000 14.074000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[20]



Hold check
58991 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[20]
58993 2.774000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[20]
58995 2.774000 4.314000 7.088000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[20]




Set output delay: 0.039ns max, and -0.099ns min. 
59041 2 2 2
Setup check
59051 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[19]
59051 15.654000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[19]
59053 15.654000 28.782000 13.128000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[19]



Hold check
59099 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[19]
59101 2.071000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[19]
59103 2.071000 4.361000 6.432000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[19]




Set output delay: 0.032ns max, and -0.094ns min. 
59149 2 2 2
Setup check
59159 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[18]
59159 15.325000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[18]
59161 15.325000 28.789000 13.464000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[18]



Hold check
59207 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[18]
59209 2.353000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[18]
59211 2.353000 4.356000 6.709000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[18]




Set output delay: 0.032ns max, and -0.094ns min. 
59257 2 2 2
Setup check
59267 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[17]
59267 14.728000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[17]
59269 14.728000 28.789000 14.061000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[17]



Hold check
59315 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[17]
59317 2.541000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[17]
59319 2.541000 4.356000 6.897000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[17]




Set output delay: 0.03ns max, and -0.094ns min. 
59365 2 2 2
Setup check
59375 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[16]
59375 14.797000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[16]
59377 14.797000 28.791000 13.994000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[16]



Hold check
59423 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[16]
59425 2.521000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[16]
59427 2.521000 4.356000 6.877000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[16]




Set output delay: 0.053ns max, and -0.092ns min. 
59473 2 2 2
Setup check
59483 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[15]
59483 14.812000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[15]
59485 14.812000 28.768000 13.956000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[15]



Hold check
59531 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[15]
59533 2.501000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[15]
59535 2.501000 4.354000 6.855000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[15]




Set output delay: 0.042ns max, and -0.094ns min. 
59581 2 2 2
Setup check
59591 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[14]
59591 15.463000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[14]
59593 15.463000 28.779000 13.316000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[14]



Hold check
59639 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[14]
59641 2.221000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[14]
59643 2.221000 4.356000 6.577000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[14]




Set output delay: -0.004ns max, and -0.105ns min. 
59689 2 2 2
Setup check
59699 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[13]
59699 15.335000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[13]
59701 15.335000 28.825000 13.490000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[13]



Hold check
59747 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[13]
59749 2.197000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[13]
59751 2.197000 4.367000 6.564000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[13]




Set output delay: 0.002ns max, and -0.102ns min. 
59797 2 2 2
Setup check
59807 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[12]
59807 15.226000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[12]
59809 15.226000 28.819000 13.593000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[12]



Hold check
59855 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[12]
59857 2.300000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[12]
59859 2.300000 4.364000 6.664000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[12]




Set output delay: -0.014ns max, and -0.109ns min. 
59905 2 2 2
Setup check
59915 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[11]
59915 15.077000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[11]
59917 15.077000 28.835000 13.758000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[11]



Hold check
59963 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[11]
59965 2.358000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[11]
59967 2.358000 4.371000 6.729000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[11]




Set output delay: -0.007ns max, and -0.106ns min. 
60013 2 2 2
Setup check
60023 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[10]
60023 14.093000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[10]
60025 14.093000 28.828000 14.735000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[10]



Hold check
60071 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[10]
60073 2.817000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[10]
60075 2.817000 4.368000 7.185000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[10]




Set output delay: 0.042ns max, and -0.091ns min. 
60121 2 2 2
Setup check
60131 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[9]
60131 14.779000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[9]
60133 14.779000 28.779000 14.000000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[9]



Hold check
60179 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[9]
60181 2.483000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[9]
60183 2.483000 4.353000 6.836000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[9]




Set output delay: 0.042ns max, and -0.087ns min. 
60229 2 2 2
Setup check
60239 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[8]
60239 15.693000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[8]
60241 15.693000 28.779000 13.086000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[8]



Hold check
60287 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[8]
60289 1.963000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[8]
60291 1.963000 4.349000 6.312000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[8]




Set output delay: 0.111ns max, and -0.063ns min. 
60337 2 2 2
Setup check
60347 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[7]
60347 15.643000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[7]
60349 15.643000 28.710000 13.067000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[7]



Hold check
60395 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[7]
60397 2.074000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[7]
60399 2.074000 4.325000 6.399000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[7]




Set output delay: 0.2ns max, and -0.061ns min. 
60445 2 2 2
Setup check
60455 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[6]
60455 14.808000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[6]
60457 14.808000 28.621000 13.813000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[6]



Hold check
60503 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[6]
60505 2.515000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[6]
60507 2.515000 4.323000 6.838000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[6]




Set output delay: 0.12ns max, and -0.065ns min. 
60553 2 2 2
Setup check
60563 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[5]
60563 15.385000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[5]
60565 15.385000 28.701000 13.316000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[5]



Hold check
60611 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[5]
60613 2.266000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[5]
60615 2.266000 4.327000 6.593000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[5]




Set output delay: 0.117ns max, and -0.065ns min. 
60661 2 2 2
Setup check
60671 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[4]
60671 15.591000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[4]
60673 15.591000 28.704000 13.113000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[4]



Hold check
60719 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[4]
60721 2.001000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[4]
60723 2.001000 4.327000 6.328000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[4]




Set output delay: 0.033ns max, and -0.1ns min. 
60769 2 2 2
Setup check
60779 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[3]
60779 15.795000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[3]
60781 15.795000 28.788000 12.993000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[3]



Hold check
60827 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[3]
60829 1.916000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[3]
60831 1.916000 4.362000 6.278000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[3]




Set output delay: 0.04ns max, and -0.088ns min. 
60877 2 2 2
Setup check
60887 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[2]
60887 15.998000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[2]
60889 15.998000 28.781000 12.783000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[2]



Hold check
60935 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[2]
60937 1.811000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[2]
60939 1.811000 4.350000 6.161000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[2]




Set output delay: 0.061ns max, and -0.092ns min. 
60985 2 2 2
Setup check
60995 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[1]
60995 14.861000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[1]
60997 14.861000 28.760000 13.899000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[1]



Hold check
61043 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[1]
61045 2.614000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[1]
61047 2.614000 4.354000 6.968000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[1]




Set output delay: 0.048ns max, and -0.087ns min. 
61093 2 2 2
Setup check
61103 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[0]
61103 14.023000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[0]
61105 14.023000 28.773000 14.750000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[0]



Hold check
61151 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[0]
61153 2.954000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[0]
61155 2.954000 4.349000 7.303000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wdata[0]




Set output delay: 0.989ns max, and -0.058ns min. 
61201 2 2 2
Setup check
61211 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wr_rdn
61211 14.533000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wr_rdn
61213 14.533000 27.832000 13.299000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wr_rdn



Hold check
61259 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wr_rdn
61261 2.139000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wr_rdn
61263 2.139000 4.320000 6.459000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.A_dqsgr_apb_wr_rdn




Set output delay: 0.9ns max, and -0.088ns min. 
61309 2 2 2
Setup check
61319 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[9]
61319 15.915000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[9]
61321 15.915000 27.918000 12.003000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[9]



Hold check
61367 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[9]
61369 1.411000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[9]
61371 1.411000 4.348000 5.759000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[9]




Set output delay: 0.919ns max, and -0.095ns min. 
61417 2 2 2
Setup check
61427 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[8]
61427 14.779000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[8]
61429 14.779000 27.899000 13.120000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[8]



Hold check
61475 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[8]
61477 2.113000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[8]
61479 2.113000 4.355000 6.468000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[8]




Set output delay: 0.948ns max, and -0.086ns min. 
61525 2 2 2
Setup check
61535 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[7]
61535 14.018000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[7]
61537 14.018000 27.870000 13.852000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[7]



Hold check
61583 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[7]
61585 2.542000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[7]
61587 2.542000 4.346000 6.888000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[7]




Set output delay: 0.924ns max, and -0.09ns min. 
61633 2 2 2
Setup check
61643 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[6]
61643 14.866000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[6]
61645 14.866000 27.894000 13.028000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[6]



Hold check
61691 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[6]
61693 1.926000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[6]
61695 1.926000 4.350000 6.276000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[6]




Set output delay: 0.822ns max, and -0.045ns min. 
61741 2 2 2
Setup check
61751 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[5]
61751 14.882000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[5]
61753 14.882000 27.996000 13.114000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[5]



Hold check
61799 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[5]
61801 2.042000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[5]
61803 2.042000 4.305000 6.347000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[5]




Set output delay: 1.081ns max, and -0.046ns min. 
61849 2 2 2
Setup check
61859 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[4]
61859 13.956000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[4]
61861 13.956000 27.737000 13.781000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[4]



Hold check
61907 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[4]
61909 2.395000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[4]
61911 2.395000 4.306000 6.701000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[4]




Set output delay: 1.023ns max, and -0.089ns min. 
61957 2 2 2
Setup check
61967 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[3]
61967 14.714000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[3]
61969 14.714000 27.795000 13.081000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[3]



Hold check
62015 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[3]
62017 1.983000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[3]
62019 1.983000 4.349000 6.332000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[3]




Set output delay: 1.014ns max, and -0.031ns min. 
62065 2 2 2
Setup check
62075 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[2]
62075 14.678000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[2]
62077 14.678000 27.804000 13.126000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[2]



Hold check
62123 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[2]
62125 2.074000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[2]
62127 2.074000 4.291000 6.365000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[2]




Set output delay: 1.014ns max, and -0.038ns min. 
62173 2 2 2
Setup check
62183 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[1]
62183 15.680000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[1]
62185 15.680000 27.804000 12.124000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[1]



Hold check
62231 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[1]
62233 1.485000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[1]
62235 1.485000 4.298000 5.783000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[1]




Set output delay: 1.011ns max, and -0.087ns min. 
62281 2 2 2
Setup check
62291 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[0]
62291 14.396000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[0]
62293 14.396000 27.807000 13.411000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[0]



Hold check
62339 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[0]
62341 2.144000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[0]
62343 2.144000 4.347000 6.491000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_addr[0]




Set output delay: 0.944ns max, and -0.093ns min. 
62389 2 2 2
Setup check
62399 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_enable
62399 13.737000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_enable
62401 13.737000 27.874000 14.137000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_enable



Hold check
62447 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_enable
62449 2.443000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_enable
62451 2.443000 4.353000 6.796000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_enable




Set output delay: 0.257ns max, and -0.064ns min. 
62497 2 2 2
Setup check
62507 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[30]
62507 15.073000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[30]
62509 15.073000 28.561000 13.488000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[30]



Hold check
62555 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[30]
62557 2.225000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[30]
62559 2.225000 4.324000 6.549000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[30]




Set output delay: 0.369ns max, and -0.042ns min. 
62605 2 2 2
Setup check
62615 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[29]
62615 13.945000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[29]
62617 13.945000 28.449000 14.504000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[29]



Hold check
62663 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[29]
62665 2.767000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[29]
62667 2.767000 4.302000 7.069000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[29]




Set output delay: 0.201ns max, and -0.04ns min. 
62713 2 2 2
Setup check
62723 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[28]
62723 14.532000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[28]
62725 14.532000 28.617000 14.085000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[28]



Hold check
62771 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[28]
62773 2.616000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[28]
62775 2.616000 4.300000 6.916000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[28]




Set output delay: 0.241ns max, and -0.046ns min. 
62821 2 2 2
Setup check
62831 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[27]
62831 16.259000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[27]
62833 16.259000 28.577000 12.318000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[27]



Hold check
62879 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[27]
62881 1.632000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[27]
62883 1.632000 4.306000 5.938000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[27]




Set output delay: 0.18ns max, and -0.047ns min. 
62929 2 2 2
Setup check
62939 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[26]
62939 15.563000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[26]
62941 15.563000 28.638000 13.075000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[26]



Hold check
62987 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[26]
62989 2.155000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[26]
62991 2.155000 4.307000 6.462000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[26]




Set output delay: 0.221ns max, and -0.036ns min. 
63037 2 2 2
Setup check
63047 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[25]
63047 14.555000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[25]
63049 14.555000 28.597000 14.042000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[25]



Hold check
63095 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[25]
63097 2.524000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[25]
63099 2.524000 4.296000 6.820000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[25]




Set output delay: 0.158ns max, and -0.066ns min. 
63145 2 2 2
Setup check
63155 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[24]
63155 15.621000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[24]
63157 15.621000 28.660000 13.039000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[24]



Hold check
63203 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[24]
63205 2.034000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[24]
63207 2.034000 4.326000 6.360000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[24]




Set output delay: 0.08ns max, and -0.09ns min. 
63253 2 2 2
Setup check
63263 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[23]
63263 15.575000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[23]
63265 15.575000 28.738000 13.163000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[23]



Hold check
63311 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[23]
63313 2.024000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[23]
63315 2.024000 4.350000 6.374000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[23]




Set output delay: 0.19ns max, and -0.071ns min. 
63361 2 2 2
Setup check
63371 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[22]
63371 15.174000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[22]
63373 15.174000 28.628000 13.454000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[22]



Hold check
63419 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[22]
63421 2.164000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[22]
63423 2.164000 4.331000 6.495000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[22]




Set output delay: 0.21ns max, and -0.036ns min. 
63469 2 2 2
Setup check
63479 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[21]
63479 16.367000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[21]
63481 16.367000 28.608000 12.241000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[21]



Hold check
63527 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[21]
63529 1.608000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[21]
63531 1.608000 4.296000 5.904000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[21]




Set output delay: 0.192ns max, and -0.052ns min. 
63577 2 2 2
Setup check
63587 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[20]
63587 15.066000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[20]
63589 15.066000 28.626000 13.560000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[20]



Hold check
63635 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[20]
63637 2.504000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[20]
63639 2.504000 4.312000 6.816000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[20]




Set output delay: 0.039ns max, and -0.099ns min. 
63685 2 2 2
Setup check
63695 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[19]
63695 16.169000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[19]
63697 16.169000 28.779000 12.610000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[19]



Hold check
63743 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[19]
63745 1.708000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[19]
63747 1.708000 4.359000 6.067000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[19]




Set output delay: 0.032ns max, and -0.094ns min. 
63793 2 2 2
Setup check
63803 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[18]
63803 15.919000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[18]
63805 15.919000 28.786000 12.867000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[18]



Hold check
63851 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[18]
63853 1.819000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[18]
63855 1.819000 4.354000 6.173000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[18]




Set output delay: 0.032ns max, and -0.094ns min. 
63901 2 2 2
Setup check
63911 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[17]
63911 14.723000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[17]
63913 14.723000 28.786000 14.063000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[17]



Hold check
63959 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[17]
63961 2.544000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[17]
63963 2.544000 4.354000 6.898000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[17]




Set output delay: 0.03ns max, and -0.094ns min. 
64009 2 2 2
Setup check
64019 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[16]
64019 15.414000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[16]
64021 15.414000 28.788000 13.374000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[16]



Hold check
64067 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[16]
64069 2.198000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[16]
64071 2.198000 4.354000 6.552000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[16]




Set output delay: 0.053ns max, and -0.092ns min. 
64117 2 2 2
Setup check
64127 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[15]
64127 15.337000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[15]
64129 15.337000 28.765000 13.428000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[15]



Hold check
64175 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[15]
64177 2.226000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[15]
64179 2.226000 4.352000 6.578000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[15]




Set output delay: 0.042ns max, and -0.094ns min. 
64225 2 2 2
Setup check
64235 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[14]
64235 14.984000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[14]
64237 14.984000 28.776000 13.792000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[14]



Hold check
64283 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[14]
64285 2.346000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[14]
64287 2.346000 4.354000 6.700000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[14]




Set output delay: -0.004ns max, and -0.105ns min. 
64333 2 2 2
Setup check
64343 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[13]
64343 15.410000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[13]
64345 15.410000 28.822000 13.412000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[13]



Hold check
64391 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[13]
64393 2.102000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[13]
64395 2.102000 4.365000 6.467000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[13]




Set output delay: 0.002ns max, and -0.102ns min. 
64441 2 2 2
Setup check
64451 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[12]
64451 15.550000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[12]
64453 15.550000 28.816000 13.266000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[12]



Hold check
64499 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[12]
64501 2.136000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[12]
64503 2.136000 4.362000 6.498000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[12]




Set output delay: -0.014ns max, and -0.109ns min. 
64549 2 2 2
Setup check
64559 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[11]
64559 15.202000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[11]
64561 15.202000 28.832000 13.630000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[11]



Hold check
64607 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[11]
64609 2.233000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[11]
64611 2.233000 4.369000 6.602000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[11]




Set output delay: -0.007ns max, and -0.106ns min. 
64657 2 2 2
Setup check
64667 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[10]
64667 14.830000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[10]
64669 14.830000 28.825000 13.995000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[10]



Hold check
64715 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[10]
64717 2.413000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[10]
64719 2.413000 4.366000 6.779000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[10]




Set output delay: 0.042ns max, and -0.091ns min. 
64765 2 2 2
Setup check
64775 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[9]
64775 15.259000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[9]
64777 15.259000 28.776000 13.517000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[9]



Hold check
64823 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[9]
64825 2.224000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[9]
64827 2.224000 4.351000 6.575000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[9]




Set output delay: 0.042ns max, and -0.087ns min. 
64873 2 2 2
Setup check
64883 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[8]
64883 16.178000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[8]
64885 16.178000 28.776000 12.598000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[8]



Hold check
64931 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[8]
64933 1.701000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[8]
64935 1.701000 4.347000 6.048000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[8]




Set output delay: 0.111ns max, and -0.063ns min. 
64981 2 2 2
Setup check
64991 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[7]
64991 16.149000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[7]
64993 16.149000 28.707000 12.558000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[7]



Hold check
65039 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[7]
65041 1.810000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[7]
65043 1.810000 4.323000 6.133000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[7]




Set output delay: 0.2ns max, and -0.061ns min. 
65089 2 2 2
Setup check
65099 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[6]
65099 15.874000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[6]
65101 15.874000 28.618000 12.744000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[6]



Hold check
65147 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[6]
65149 1.861000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[6]
65151 1.861000 4.321000 6.182000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[6]




Set output delay: 0.12ns max, and -0.065ns min. 
65197 2 2 2
Setup check
65207 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[5]
65207 15.375000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[5]
65209 15.375000 28.698000 13.323000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[5]



Hold check
65255 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[5]
65257 2.076000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[5]
65259 2.076000 4.325000 6.401000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[5]




Set output delay: 0.117ns max, and -0.065ns min. 
65305 2 2 2
Setup check
65315 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[4]
65315 15.918000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[4]
65317 15.918000 28.701000 12.783000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[4]



Hold check
65363 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[4]
65365 1.822000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[4]
65367 1.822000 4.325000 6.147000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[4]




Set output delay: 0.033ns max, and -0.1ns min. 
65413 2 2 2
Setup check
65423 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[3]
65423 15.489000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[3]
65425 15.489000 28.785000 13.296000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[3]



Hold check
65471 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[3]
65473 2.094000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[3]
65475 2.094000 4.360000 6.454000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[3]




Set output delay: 0.04ns max, and -0.088ns min. 
65521 2 2 2
Setup check
65531 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[2]
65531 16.457000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[2]
65533 16.457000 28.778000 12.321000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[2]



Hold check
65579 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[2]
65581 1.584000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[2]
65583 1.584000 4.348000 5.932000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[2]




Set output delay: 0.061ns max, and -0.092ns min. 
65629 2 2 2
Setup check
65639 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[1]
65639 15.784000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[1]
65641 15.784000 28.757000 12.973000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[1]



Hold check
65687 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[1]
65689 1.942000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[1]
65691 1.942000 4.352000 6.294000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[1]




Set output delay: 0.048ns max, and -0.087ns min. 
65737 2 2 2
Setup check
65747 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[0]
65747 14.217000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[0]
65749 14.217000 28.770000 14.553000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[0]



Hold check
65795 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[0]
65797 2.845000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[0]
65799 2.845000 4.347000 7.192000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wdata[0]




Set output delay: 0.989ns max, and -0.058ns min. 
65845 2 2 2
Setup check
65855 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wr_rdn
65855 14.830000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wr_rdn
65857 14.830000 27.829000 12.999000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wr_rdn



Hold check
65903 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wr_rdn
65905 1.963000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wr_rdn
65907 1.963000 4.318000 6.281000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.B_dqsgr_apb_wr_rdn




Set output delay: 0.9ns max, and -0.088ns min. 
65953 2 2 2
Setup check
65963 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[9]
65963 16.287000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[9]
65965 16.287000 27.922000 11.635000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[9]



Hold check
66011 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[9]
66013 1.213000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[9]
66015 1.213000 4.350000 5.563000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[9]




Set output delay: 0.919ns max, and -0.095ns min. 
66061 2 2 2
Setup check
66071 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[8]
66071 15.523000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[8]
66073 15.523000 27.903000 12.380000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[8]



Hold check
66119 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[8]
66121 1.694000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[8]
66123 1.694000 4.357000 6.051000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[8]




Set output delay: 0.948ns max, and -0.086ns min. 
66169 2 2 2
Setup check
66179 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[7]
66179 14.548000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[7]
66181 14.548000 27.874000 13.326000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[7]



Hold check
66227 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[7]
66229 2.253000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[7]
66231 2.253000 4.348000 6.601000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[7]




Set output delay: 0.924ns max, and -0.09ns min. 
66277 2 2 2
Setup check
66287 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[6]
66287 15.315000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[6]
66289 15.315000 27.898000 12.583000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[6]



Hold check
66335 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[6]
66337 1.691000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[6]
66339 1.691000 4.352000 6.043000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[6]




Set output delay: 0.822ns max, and -0.045ns min. 
66385 2 2 2
Setup check
66395 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[5]
66395 15.388000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[5]
66397 15.388000 28.000000 12.612000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[5]



Hold check
66443 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[5]
66445 1.802000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[5]
66447 1.802000 4.307000 6.109000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[5]




Set output delay: 1.081ns max, and -0.046ns min. 
66493 2 2 2
Setup check
66503 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[4]
66503 14.228000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[4]
66505 14.228000 27.741000 13.513000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[4]



Hold check
66551 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[4]
66553 2.231000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[4]
66555 2.231000 4.308000 6.539000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[4]




Set output delay: 1.023ns max, and -0.089ns min. 
66601 2 2 2
Setup check
66611 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[3]
66611 15.164000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[3]
66613 15.164000 27.799000 12.635000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[3]



Hold check
66659 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[3]
66661 1.744000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[3]
66663 1.744000 4.351000 6.095000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[3]




Set output delay: 1.014ns max, and -0.031ns min. 
66709 2 2 2
Setup check
66719 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[2]
66719 14.884000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[2]
66721 14.884000 27.808000 12.924000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[2]



Hold check
66767 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[2]
66769 1.963000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[2]
66771 1.963000 4.293000 6.256000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[2]




Set output delay: 1.014ns max, and -0.038ns min. 
66817 2 2 2
Setup check
66827 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[1]
66827 16.008000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[1]
66829 16.008000 27.808000 11.800000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[1]



Hold check
66875 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[1]
66877 1.307000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[1]
66879 1.307000 4.300000 5.607000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[1]




Set output delay: 1.011ns max, and -0.087ns min. 
66925 2 2 2
Setup check
66935 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[0]
66935 15.115000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[0]
66937 15.115000 27.811000 12.696000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[0]



Hold check
66983 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[0]
66985 1.770000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[0]
66987 1.770000 4.349000 6.119000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_addr[0]




Set output delay: 0.944ns max, and -0.093ns min. 
67033 2 2 2
Setup check
67043 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_enable
67043 15.042000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_enable
67045 15.042000 27.878000 12.836000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_enable



Hold check
67091 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_enable
67093 1.771000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_enable
67095 1.771000 4.355000 6.126000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_enable




Set output delay: 0.257ns max, and -0.064ns min. 
67141 2 2 2
Setup check
67151 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[30]
67151 15.515000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[30]
67153 15.515000 28.565000 13.050000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[30]



Hold check
67199 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[30]
67201 1.991000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[30]
67203 1.991000 4.326000 6.317000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[30]




Set output delay: 0.369ns max, and -0.042ns min. 
67249 2 2 2
Setup check
67259 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[29]
67259 14.612000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[29]
67261 14.612000 28.453000 13.841000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[29]



Hold check
67307 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[29]
67309 2.410000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[29]
67311 2.410000 4.304000 6.714000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[29]




Set output delay: 0.201ns max, and -0.04ns min. 
67357 2 2 2
Setup check
67367 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[28]
67367 15.184000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[28]
67369 15.184000 28.621000 13.437000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[28]



Hold check
67415 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[28]
67417 2.211000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[28]
67419 2.211000 4.302000 6.513000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[28]




Set output delay: 0.241ns max, and -0.046ns min. 
67465 2 2 2
Setup check
67475 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[27]
67475 16.845000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[27]
67477 16.845000 28.581000 11.736000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[27]



Hold check
67523 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[27]
67525 1.318000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[27]
67527 1.318000 4.308000 5.626000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[27]




Set output delay: 0.18ns max, and -0.047ns min. 
67573 2 2 2
Setup check
67583 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[26]
67583 15.924000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[26]
67585 15.924000 28.642000 12.718000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[26]



Hold check
67631 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[26]
67633 1.960000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[26]
67635 1.960000 4.309000 6.269000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[26]




Set output delay: 0.221ns max, and -0.036ns min. 
67681 2 2 2
Setup check
67691 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[25]
67691 15.252000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[25]
67693 15.252000 28.601000 13.349000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[25]



Hold check
67739 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[25]
67741 2.172000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[25]
67743 2.172000 4.298000 6.470000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[25]




Set output delay: 0.158ns max, and -0.066ns min. 
67789 2 2 2
Setup check
67799 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[24]
67799 15.878000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[24]
67801 15.878000 28.664000 12.786000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[24]



Hold check
67847 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[24]
67849 1.887000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[24]
67851 1.887000 4.328000 6.215000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[24]




Set output delay: 0.08ns max, and -0.09ns min. 
67897 2 2 2
Setup check
67907 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[23]
67907 16.116000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[23]
67909 16.116000 28.742000 12.626000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[23]



Hold check
67955 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[23]
67957 1.739000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[23]
67959 1.739000 4.352000 6.091000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[23]




Set output delay: 0.19ns max, and -0.071ns min. 
68005 2 2 2
Setup check
68015 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[22]
68015 15.889000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[22]
68017 15.889000 28.632000 12.743000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[22]



Hold check
68063 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[22]
68065 1.796000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[22]
68067 1.796000 4.333000 6.129000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[22]




Set output delay: 0.21ns max, and -0.036ns min. 
68113 2 2 2
Setup check
68123 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[21]
68123 16.728000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[21]
68125 16.728000 28.612000 11.884000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[21]



Hold check
68171 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[21]
68173 1.413000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[21]
68175 1.413000 4.298000 5.711000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[21]




Set output delay: 0.192ns max, and -0.052ns min. 
68221 2 2 2
Setup check
68231 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[20]
68231 16.552000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[20]
68233 16.552000 28.630000 12.078000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[20]



Hold check
68279 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[20]
68281 1.523000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[20]
68283 1.523000 4.314000 5.837000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[20]




Set output delay: 0.039ns max, and -0.099ns min. 
68329 2 2 2
Setup check
68339 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[19]
68339 16.855000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[19]
68341 16.855000 28.783000 11.928000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[19]



Hold check
68387 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[19]
68389 1.344000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[19]
68391 1.344000 4.361000 5.705000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[19]




Set output delay: 0.032ns max, and -0.094ns min. 
68437 2 2 2
Setup check
68447 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[18]
68447 16.282000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[18]
68449 16.282000 28.790000 12.508000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[18]



Hold check
68495 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[18]
68497 1.630000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[18]
68499 1.630000 4.356000 5.986000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[18]




Set output delay: 0.032ns max, and -0.094ns min. 
68545 2 2 2
Setup check
68555 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[17]
68555 15.369000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[17]
68557 15.369000 28.790000 13.421000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[17]



Hold check
68603 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[17]
68605 2.201000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[17]
68607 2.201000 4.356000 6.557000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[17]




Set output delay: 0.03ns max, and -0.094ns min. 
68653 2 2 2
Setup check
68663 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[16]
68663 15.873000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[16]
68665 15.873000 28.792000 12.919000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[16]



Hold check
68711 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[16]
68713 1.950000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[16]
68715 1.950000 4.356000 6.306000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[16]




Set output delay: 0.053ns max, and -0.092ns min. 
68761 2 2 2
Setup check
68771 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[15]
68771 15.598000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[15]
68773 15.598000 28.769000 13.171000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[15]



Hold check
68819 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[15]
68821 2.078000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[15]
68823 2.078000 4.354000 6.432000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[15]




Set output delay: 0.042ns max, and -0.094ns min. 
68869 2 2 2
Setup check
68879 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[14]
68879 15.517000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[14]
68881 15.517000 28.780000 13.263000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[14]



Hold check
68927 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[14]
68929 2.061000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[14]
68931 2.061000 4.356000 6.417000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[14]




Set output delay: -0.004ns max, and -0.105ns min. 
68977 2 2 2
Setup check
68987 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[13]
68987 16.219000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[13]
68989 16.219000 28.826000 12.607000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[13]



Hold check
69035 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[13]
69037 1.669000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[13]
69039 1.669000 4.367000 6.036000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[13]




Set output delay: 0.002ns max, and -0.102ns min. 
69085 2 2 2
Setup check
69095 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[12]
69095 16.472000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[12]
69097 16.472000 28.820000 12.348000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[12]



Hold check
69143 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[12]
69145 1.657000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[12]
69147 1.657000 4.364000 6.021000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[12]




Set output delay: -0.014ns max, and -0.109ns min. 
69193 2 2 2
Setup check
69203 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[11]
69203 15.735000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[11]
69205 15.735000 28.836000 13.101000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[11]



Hold check
69251 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[11]
69253 1.959000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[11]
69255 1.959000 4.371000 6.330000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[11]




Set output delay: -0.007ns max, and -0.106ns min. 
69301 2 2 2
Setup check
69311 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[10]
69311 15.268000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[10]
69313 15.268000 28.829000 13.561000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[10]



Hold check
69359 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[10]
69361 2.171000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[10]
69363 2.171000 4.368000 6.539000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[10]




Set output delay: 0.042ns max, and -0.091ns min. 
69409 2 2 2
Setup check
69419 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[9]
69419 15.844000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[9]
69421 15.844000 28.780000 12.936000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[9]



Hold check
69467 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[9]
69469 1.904000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[9]
69471 1.904000 4.353000 6.257000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[9]




Set output delay: 0.042ns max, and -0.087ns min. 
69517 2 2 2
Setup check
69527 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[8]
69527 16.435000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[8]
69529 16.435000 28.780000 12.345000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[8]



Hold check
69575 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[8]
69577 1.557000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[8]
69579 1.557000 4.349000 5.906000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[8]




Set output delay: 0.111ns max, and -0.063ns min. 
69625 2 2 2
Setup check
69635 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[7]
69635 16.848000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[7]
69637 16.848000 28.711000 11.863000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[7]



Hold check
69683 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[7]
69685 1.428000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[7]
69687 1.428000 4.325000 5.753000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[7]




Set output delay: 0.2ns max, and -0.061ns min. 
69733 2 2 2
Setup check
69743 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[6]
69743 16.234000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[6]
69745 16.234000 28.622000 12.388000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[6]



Hold check
69791 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[6]
69793 1.661000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[6]
69795 1.661000 4.323000 5.984000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[6]




Set output delay: 0.12ns max, and -0.065ns min. 
69841 2 2 2
Setup check
69851 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[5]
69851 15.731000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[5]
69853 15.731000 28.702000 12.971000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[5]



Hold check
69899 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[5]
69901 1.893000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[5]
69903 1.893000 4.327000 6.220000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[5]




Set output delay: 0.117ns max, and -0.065ns min. 
69949 2 2 2
Setup check
69959 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[4]
69959 16.288000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[4]
69961 16.288000 28.705000 12.417000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[4]



Hold check
70007 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[4]
70009 1.636000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[4]
70011 1.636000 4.327000 5.963000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[4]




Set output delay: 0.033ns max, and -0.1ns min. 
70057 2 2 2
Setup check
70067 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[3]
70067 17.100000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[3]
70069 17.100000 28.789000 11.689000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[3]



Hold check
70115 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[3]
70117 1.217000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[3]
70119 1.217000 4.362000 5.579000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[3]




Set output delay: 0.04ns max, and -0.088ns min. 
70165 2 2 2
Setup check
70175 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[2]
70175 16.340000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[2]
70177 16.340000 28.782000 12.442000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[2]



Hold check
70223 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[2]
70225 1.621000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[2]
70227 1.621000 4.350000 5.971000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[2]




Set output delay: 0.061ns max, and -0.092ns min. 
70273 2 2 2
Setup check
70283 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[1]
70283 16.217000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[1]
70285 16.217000 28.761000 12.544000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[1]



Hold check
70331 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[1]
70333 1.711000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[1]
70335 1.711000 4.354000 6.065000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[1]




Set output delay: 0.048ns max, and -0.087ns min. 
70381 2 2 2
Setup check
70391 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[0]
70391 15.565000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[0]
70393 15.565000 28.774000 13.209000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[0]



Hold check
70439 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[0]
70441 2.062000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[0]
70443 2.062000 4.349000 6.411000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wdata[0]




Set output delay: 0.989ns max, and -0.058ns min. 
70489 2 2 2
Setup check
70499 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wr_rdn
70499 15.300000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wr_rdn
70501 15.300000 27.833000 12.533000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wr_rdn



Hold check
70547 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wr_rdn
70549 1.714000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wr_rdn
70551 1.714000 4.320000 6.034000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.C_dqsgr_apb_wr_rdn




Set output delay: 0.9ns max, and -0.088ns min. 
70597 2 2 2
Setup check
70607 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[9]
70607 16.614000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[9]
70609 16.614000 27.917000 11.303000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[9]



Hold check
70655 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[9]
70657 1.033000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[9]
70659 1.033000 4.348000 5.381000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[9]




Set output delay: 0.919ns max, and -0.095ns min. 
70705 2 2 2
Setup check
70715 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[8]
70715 15.935000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[8]
70717 15.935000 27.898000 11.963000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[8]



Hold check
70763 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[8]
70765 1.419000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[8]
70767 1.419000 4.355000 5.774000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[8]




Set output delay: 0.948ns max, and -0.086ns min. 
70813 2 2 2
Setup check
70823 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[7]
70823 15.435000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[7]
70825 15.435000 27.869000 12.434000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[7]



Hold check
70871 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[7]
70873 1.729000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[7]
70875 1.729000 4.346000 6.075000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[7]




Set output delay: 0.924ns max, and -0.09ns min. 
70921 2 2 2
Setup check
70931 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[6]
70931 15.350000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[6]
70933 15.350000 27.893000 12.543000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[6]



Hold check
70979 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[6]
70981 1.684000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[6]
70983 1.684000 4.350000 6.034000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[6]




Set output delay: 0.822ns max, and -0.045ns min. 
71029 2 2 2
Setup check
71039 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[5]
71039 15.953000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[5]
71041 15.953000 27.995000 12.042000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[5]



Hold check
71087 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[5]
71089 1.484000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[5]
71091 1.484000 4.305000 5.789000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[5]




Set output delay: 1.081ns max, and -0.046ns min. 
71137 2 2 2
Setup check
71147 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[4]
71147 15.013000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[4]
71149 15.013000 27.736000 12.723000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[4]



Hold check
71195 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[4]
71197 1.834000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[4]
71199 1.834000 4.306000 6.140000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[4]




Set output delay: 1.023ns max, and -0.089ns min. 
71245 2 2 2
Setup check
71255 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[3]
71255 15.477000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[3]
71257 15.477000 27.794000 12.317000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[3]



Hold check
71303 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[3]
71305 1.570000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[3]
71307 1.570000 4.349000 5.919000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[3]




Set output delay: 1.014ns max, and -0.031ns min. 
71353 2 2 2
Setup check
71363 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[2]
71363 15.599000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[2]
71365 15.599000 27.803000 12.204000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[2]



Hold check
71411 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[2]
71413 1.568000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[2]
71415 1.568000 4.291000 5.859000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[2]




Set output delay: 1.014ns max, and -0.038ns min. 
71461 2 2 2
Setup check
71471 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[1]
71471 16.419000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[1]
71473 16.419000 27.803000 11.384000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[1]



Hold check
71519 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[1]
71521 1.080000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[1]
71523 1.080000 4.298000 5.378000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[1]




Set output delay: 1.011ns max, and -0.087ns min. 
71569 2 2 2
Setup check
71579 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[0]
71579 15.621000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[0]
71581 15.621000 27.806000 12.185000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[0]



Hold check
71627 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[0]
71629 1.491000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[0]
71631 1.491000 4.347000 5.838000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_addr[0]




Set output delay: 0.944ns max, and -0.093ns min. 
71677 2 2 2
Setup check
71687 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_enable
71687 15.836000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_enable
71689 15.836000 27.873000 12.037000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_enable



Hold check
71735 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_enable
71737 1.363000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_enable
71739 1.363000 4.353000 5.716000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_enable




Set output delay: 0.257ns max, and -0.064ns min. 
71785 2 2 2
Setup check
71795 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[30]
71795 15.908000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[30]
71797 15.908000 28.560000 12.652000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[30]



Hold check
71843 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[30]
71845 1.770000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[30]
71847 1.770000 4.324000 6.094000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[30]




Set output delay: 0.369ns max, and -0.042ns min. 
71893 2 2 2
Setup check
71903 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[29]
71903 15.147000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[29]
71905 15.147000 28.448000 13.301000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[29]



Hold check
71951 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[29]
71953 2.123000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[29]
71955 2.123000 4.302000 6.425000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[29]




Set output delay: 0.201ns max, and -0.04ns min. 
72001 2 2 2
Setup check
72011 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[28]
72011 15.719000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[28]
72013 15.719000 28.616000 12.897000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[28]



Hold check
72059 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[28]
72061 1.924000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[28]
72063 1.924000 4.300000 6.224000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[28]




Set output delay: 0.241ns max, and -0.046ns min. 
72109 2 2 2
Setup check
72119 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[27]
72119 17.234000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[27]
72121 17.234000 28.576000 11.342000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[27]



Hold check
72167 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[27]
72169 1.098000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[27]
72171 1.098000 4.306000 5.404000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[27]




Set output delay: 0.18ns max, and -0.047ns min. 
72217 2 2 2
Setup check
72227 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[26]
72227 16.763000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[26]
72229 16.763000 28.637000 11.874000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[26]



Hold check
72275 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[26]
72277 1.459000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[26]
72279 1.459000 4.307000 5.766000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[26]




Set output delay: 0.221ns max, and -0.036ns min. 
72325 2 2 2
Setup check
72335 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[25]
72335 15.768000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[25]
72337 15.768000 28.596000 12.828000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[25]



Hold check
72383 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[25]
72385 1.898000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[25]
72387 1.898000 4.296000 6.194000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[25]




Set output delay: 0.158ns max, and -0.066ns min. 
72433 2 2 2
Setup check
72443 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[24]
72443 16.224000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[24]
72445 16.224000 28.659000 12.435000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[24]



Hold check
72491 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[24]
72493 1.707000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[24]
72495 1.707000 4.326000 6.033000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[24]




Set output delay: 0.08ns max, and -0.09ns min. 
72541 2 2 2
Setup check
72551 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[23]
72551 16.652000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[23]
72553 16.652000 28.737000 12.085000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[23]



Hold check
72599 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[23]
72601 1.452000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[23]
72603 1.452000 4.350000 5.802000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[23]




Set output delay: 0.19ns max, and -0.071ns min. 
72649 2 2 2
Setup check
72659 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[22]
72659 16.411000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[22]
72661 16.411000 28.627000 12.216000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[22]



Hold check
72707 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[22]
72709 1.520000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[22]
72711 1.520000 4.331000 5.851000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[22]




Set output delay: 0.21ns max, and -0.036ns min. 
72757 2 2 2
Setup check
72767 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[21]
72767 17.068000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[21]
72769 17.068000 28.607000 11.539000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[21]



Hold check
72815 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[21]
72817 1.228000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[21]
72819 1.228000 4.296000 5.524000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[21]




Set output delay: 0.192ns max, and -0.052ns min. 
72865 2 2 2
Setup check
72875 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[20]
72875 16.866000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[20]
72877 16.866000 28.625000 11.759000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[20]



Hold check
72923 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[20]
72925 1.345000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[20]
72927 1.345000 4.312000 5.657000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[20]




Set output delay: 0.039ns max, and -0.099ns min. 
72973 2 2 2
Setup check
72983 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[19]
72983 17.356000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[19]
72985 17.356000 28.778000 11.422000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[19]



Hold check
73031 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[19]
73033 1.080000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[19]
73035 1.080000 4.359000 5.439000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[19]




Set output delay: 0.032ns max, and -0.094ns min. 
73081 2 2 2
Setup check
73091 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[18]
73091 16.788000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[18]
73093 16.788000 28.785000 11.997000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[18]



Hold check
73139 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[18]
73141 1.361000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[18]
73143 1.361000 4.354000 5.715000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[18]




Set output delay: 0.032ns max, and -0.094ns min. 
73189 2 2 2
Setup check
73199 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[17]
73199 15.693000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[17]
73201 15.693000 28.785000 13.092000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[17]



Hold check
73247 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[17]
73249 2.021000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[17]
73251 2.021000 4.354000 6.375000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[17]




Set output delay: 0.03ns max, and -0.094ns min. 
73297 2 2 2
Setup check
73307 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[16]
73307 16.368000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[16]
73309 16.368000 28.787000 12.419000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[16]



Hold check
73355 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[16]
73357 1.676000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[16]
73359 1.676000 4.354000 6.030000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[16]




Set output delay: 0.053ns max, and -0.092ns min. 
73405 2 2 2
Setup check
73415 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[15]
73415 16.093000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[15]
73417 16.093000 28.764000 12.671000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[15]



Hold check
73463 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[15]
73465 1.813000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[15]
73467 1.813000 4.352000 6.165000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[15]




Set output delay: 0.042ns max, and -0.094ns min. 
73513 2 2 2
Setup check
73523 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[14]
73523 15.910000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[14]
73525 15.910000 28.775000 12.865000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[14]



Hold check
73571 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[14]
73573 1.840000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[14]
73575 1.840000 4.354000 6.194000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[14]




Set output delay: -0.004ns max, and -0.105ns min. 
73621 2 2 2
Setup check
73631 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[13]
73631 16.786000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[13]
73633 16.786000 28.821000 12.035000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[13]



Hold check
73679 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[13]
73681 1.360000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[13]
73683 1.360000 4.365000 5.725000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[13]




Set output delay: 0.002ns max, and -0.102ns min. 
73729 2 2 2
Setup check
73739 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[12]
73739 16.989000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[12]
73741 16.989000 28.815000 11.826000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[12]



Hold check
73787 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[12]
73789 1.319000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[12]
73791 1.319000 4.362000 5.681000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[12]




Set output delay: -0.014ns max, and -0.109ns min. 
73837 2 2 2
Setup check
73847 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[11]
73847 16.176000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[11]
73849 16.176000 28.831000 12.655000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[11]



Hold check
73895 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[11]
73897 1.724000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[11]
73899 1.724000 4.369000 6.093000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[11]




Set output delay: -0.007ns max, and -0.106ns min. 
73945 2 2 2
Setup check
73955 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[10]
73955 16.002000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[10]
73957 16.002000 28.824000 12.822000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[10]



Hold check
74003 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[10]
74005 1.804000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[10]
74007 1.804000 4.366000 6.170000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[10]




Set output delay: 0.042ns max, and -0.091ns min. 
74053 2 2 2
Setup check
74063 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[9]
74063 16.173000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[9]
74065 16.173000 28.775000 12.602000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[9]



Hold check
74111 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[9]
74113 1.731000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[9]
74115 1.731000 4.351000 6.082000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[9]




Set output delay: 0.042ns max, and -0.087ns min. 
74161 2 2 2
Setup check
74171 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[8]
74171 16.760000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[8]
74173 16.760000 28.775000 12.015000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[8]



Hold check
74219 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[8]
74221 1.376000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[8]
74223 1.376000 4.347000 5.723000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[8]




Set output delay: 0.111ns max, and -0.063ns min. 
74269 2 2 2
Setup check
74279 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[7]
74279 17.239000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[7]
74281 17.239000 28.706000 11.467000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[7]



Hold check
74327 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[7]
74329 1.208000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[7]
74331 1.208000 4.323000 5.531000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[7]




Set output delay: 0.2ns max, and -0.061ns min. 
74377 2 2 2
Setup check
74387 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[6]
74387 16.844000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[6]
74389 16.844000 28.617000 11.773000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[6]



Hold check
74435 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[6]
74437 1.343000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[6]
74439 1.343000 4.321000 5.664000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[6]




Set output delay: 0.12ns max, and -0.065ns min. 
74485 2 2 2
Setup check
74495 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[5]
74495 16.458000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[5]
74497 16.458000 28.697000 12.239000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[5]



Hold check
74543 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[5]
74545 1.512000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[5]
74547 1.512000 4.325000 5.837000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[5]




Set output delay: 0.117ns max, and -0.065ns min. 
74593 2 2 2
Setup check
74603 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[4]
74603 16.682000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[4]
74605 16.682000 28.700000 12.018000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[4]



Hold check
74651 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[4]
74653 1.414000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[4]
74655 1.414000 4.325000 5.739000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[4]




Set output delay: 0.033ns max, and -0.1ns min. 
74701 2 2 2
Setup check
74711 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[3]
74711 17.415000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[3]
74713 17.415000 28.784000 11.369000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[3]



Hold check
74759 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[3]
74761 1.040000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[3]
74763 1.040000 4.360000 5.400000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[3]




Set output delay: 0.04ns max, and -0.088ns min. 
74809 2 2 2
Setup check
74819 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[2]
74819 16.824000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[2]
74821 16.824000 28.777000 11.953000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[2]



Hold check
74867 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[2]
74869 1.358000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[2]
74871 1.358000 4.348000 5.706000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[2]




Set output delay: 0.061ns max, and -0.092ns min. 
74917 2 2 2
Setup check
74927 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[1]
74927 16.610000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[1]
74929 16.610000 28.756000 12.146000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[1]



Hold check
74975 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[1]
74977 1.490000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[1]
74979 1.490000 4.352000 5.842000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[1]




Set output delay: 0.048ns max, and -0.087ns min. 
75025 2 2 2
Setup check
75035 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[0]
75035 15.955000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[0]
75037 15.955000 28.769000 12.814000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[0]



Hold check
75083 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[0]
75085 1.839000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[0]
75087 1.839000 4.347000 6.186000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wdata[0]




Set output delay: 0.989ns max, and -0.058ns min. 
75133 2 2 2
Setup check
75143 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wr_rdn
75143 15.795000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wr_rdn
75145 15.795000 27.828000 12.033000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wr_rdn



Hold check
75191 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wr_rdn
75193 1.448000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wr_rdn
75195 1.448000 4.318000 5.766000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.D_dqsgr_apb_wr_rdn




Set output delay: 1.352ns max, and 0.071ns min. 
75241 2 2 2
Setup check
75251 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[10]
75251 15.307000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[10]
75253 15.307000 27.471000 12.164000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[10]



Hold check
75299 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[10]
75301 1.757000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[10]
75303 1.757000 4.191000 5.948000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[10]




Set output delay: 1.518ns max, and 0.103ns min. 
75349 2 2 2
Setup check
75359 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[9]
75359 15.297000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[9]
75361 15.297000 27.305000 12.008000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[9]



Hold check
75407 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[9]
75409 1.617000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[9]
75411 1.617000 4.159000 5.776000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[9]




Set output delay: 1.502ns max, and 0.117ns min. 
75457 2 2 2
Setup check
75467 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[8]
75467 14.481000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[8]
75469 14.481000 27.321000 12.840000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[8]



Hold check
75515 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[8]
75517 2.169000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[8]
75519 2.169000 4.145000 6.314000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[8]




Set output delay: 1.456ns max, and 0.124ns min. 
75565 2 2 2
Setup check
75575 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[7]
75575 13.823000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[7]
75577 13.823000 27.367000 13.544000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[7]



Hold check
75623 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[7]
75625 2.581000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[7]
75627 2.581000 4.138000 6.719000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[7]




Set output delay: 1.5ns max, and 0.116ns min. 
75673 2 2 2
Setup check
75683 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[6]
75683 14.453000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[6]
75685 14.453000 27.323000 12.870000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[6]



Hold check
75731 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[6]
75733 2.045000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[6]
75735 2.045000 4.146000 6.191000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[6]




Set output delay: 1.378ns max, and 0.079ns min. 
75781 2 2 2
Setup check
75791 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[5]
75791 14.564000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[5]
75793 14.564000 27.445000 12.881000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[5]



Hold check
75839 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[5]
75841 2.071000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[5]
75843 2.071000 4.183000 6.254000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[5]




Set output delay: 1.517ns max, and 0.074ns min. 
75889 2 2 2
Setup check
75899 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[4]
75899 13.891000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[4]
75901 13.891000 27.306000 13.415000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[4]



Hold check
75947 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[4]
75949 2.318000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[4]
75951 2.318000 4.188000 6.506000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[4]




Set output delay: 1.328ns max, and 0.095ns min. 
75997 2 2 2
Setup check
76007 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[3]
76007 14.757000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[3]
76009 14.757000 27.495000 12.738000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[3]



Hold check
76055 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[3]
76057 1.974000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[3]
76059 1.974000 4.167000 6.141000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[3]




Set output delay: 1.179ns max, and -0.02ns min. 
76105 2 2 2
Setup check
76115 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[2]
76115 14.977000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[2]
76117 14.977000 27.644000 12.667000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[2]



Hold check
76163 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[2]
76165 1.839000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[2]
76167 1.839000 4.282000 6.121000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[2]




Set output delay: 1.388ns max, and 0.048ns min. 
76213 2 2 2
Setup check
76223 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[1]
76223 15.738000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[1]
76225 15.738000 27.435000 11.697000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[1]



Hold check
76271 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[1]
76273 1.337000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[1]
76275 1.337000 4.214000 5.551000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[1]




Set output delay: 1.27ns max, and 0.04ns min. 
76321 2 2 2
Setup check
76331 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[0]
76331 14.816000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[0]
76333 14.816000 27.553000 12.737000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[0]



Hold check
76379 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[0]
76381 1.927000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[0]
76383 1.927000 4.222000 6.149000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_addr[0]




Set output delay: 1.602ns max, and 0.048ns min. 
76429 2 2 2
Setup check
76439 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_enable
76439 13.880000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_enable
76441 13.880000 27.221000 13.341000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_enable



Hold check
76487 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_enable
76489 2.169000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_enable
76491 2.169000 4.214000 6.383000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_enable




Set output delay: 1.576ns max, and 0.047ns min. 
76537 32 2 2
Setup check
76547 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_sel
76547 13.200000 16 3
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_sel
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_sel
76549 13.200000 27.247000 14.047000 3 4
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[22] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg16_syn_153.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg23_syn_149.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_20.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_sel1 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_sel

Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_sel
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_sel
76601 13.240000 27.247000 14.007000 3 4
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[21] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg16_syn_153.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg23_syn_149.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_20.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_sel1 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_sel

Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_sel
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_sel
76653 13.284000 27.247000 13.963000 3 4
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[23] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg16_syn_153.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg23_syn_149.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_20.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_sel1 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_sel



Hold check
76705 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_sel
76707 1.482000 16 3
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_124.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_sel
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_124.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_sel
76709 1.482000 4.215000 5.697000 1 2
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[13] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_20.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_sel1 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_sel

Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_127.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_sel
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_127.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_sel
76757 1.613000 4.215000 5.828000 1 2
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[14] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_20.ia
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_sel1 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_sel

Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_sel
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_sel
76805 1.685000 4.215000 5.900000 2 3
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[18] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/reg0_syn_15.ie
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_6 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/resetCtrl_mainClkReset_reg_syn_20.id
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_sel1 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_sel




Set output delay: 0.386ns max, and 0.052ns min. 
76855 2 2 2
Setup check
76865 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[31]
76865 14.831000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[31]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[31]
76867 14.831000 28.437000 13.606000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[31] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[31]



Hold check
76913 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[31]
76915 2.508000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[31]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[31]
76917 2.508000 4.210000 6.718000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[31] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[31]




Set output delay: 0.246ns max, and 0.008ns min. 
76963 2 2 2
Setup check
76973 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[30]
76973 15.911000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[30]
76975 15.911000 28.577000 12.666000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[30]



Hold check
77021 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[30]
77023 1.997000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[30]
77025 1.997000 4.254000 6.251000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[30]




Set output delay: 0.409ns max, and 0.038ns min. 
77071 2 2 2
Setup check
77081 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[29]
77081 15.311000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[29]
77083 15.311000 28.414000 13.103000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[29]



Hold check
77129 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[29]
77131 2.310000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[29]
77133 2.310000 4.224000 6.534000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[29]




Set output delay: 0.386ns max, and 0.037ns min. 
77179 2 2 2
Setup check
77189 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[28]
77189 15.049000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[28]
77191 15.049000 28.437000 13.388000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[28]



Hold check
77237 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[28]
77239 2.341000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[28]
77241 2.341000 4.225000 6.566000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[28]




Set output delay: 0.243ns max, and 0.007ns min. 
77287 2 2 2
Setup check
77297 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[27]
77297 16.845000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[27]
77299 16.845000 28.580000 11.735000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[27]



Hold check
77345 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[27]
77347 1.353000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[27]
77349 1.353000 4.255000 5.608000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[27]




Set output delay: 0.427ns max, and 0.063ns min. 
77395 2 2 2
Setup check
77405 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[26]
77405 16.048000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[26]
77407 16.048000 28.396000 12.348000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[26]



Hold check
77453 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[26]
77455 1.830000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[26]
77457 1.830000 4.199000 6.029000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[26]




Set output delay: 0.413ns max, and 0.047ns min. 
77503 2 2 2
Setup check
77513 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[25]
77513 15.017000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[25]
77515 15.017000 28.410000 13.393000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[25]



Hold check
77561 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[25]
77563 2.293000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[25]
77565 2.293000 4.215000 6.508000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[25]




Set output delay: 0.555ns max, and 0.063ns min. 
77611 2 2 2
Setup check
77621 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[24]
77621 15.123000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[24]
77623 15.123000 28.268000 13.145000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[24]



Hold check
77669 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[24]
77671 2.230000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[24]
77673 2.230000 4.199000 6.429000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[24]




Set output delay: 0.265ns max, and 0.01ns min. 
77719 2 2 2
Setup check
77729 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[23]
77729 15.815000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[23]
77731 15.815000 28.558000 12.743000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[23]



Hold check
77777 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[23]
77779 1.904000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[23]
77781 1.904000 4.252000 6.156000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[23]




Set output delay: 0.689ns max, and 0.071ns min. 
77827 2 2 2
Setup check
77837 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[22]
77837 14.902000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[22]
77839 14.902000 28.134000 13.232000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[22]



Hold check
77885 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[22]
77887 2.197000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[22]
77889 2.197000 4.191000 6.388000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[22]




Set output delay: 0.427ns max, and 0.065ns min. 
77935 2 2 2
Setup check
77945 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[21]
77945 15.518000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[21]
77947 15.518000 28.396000 12.878000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[21]



Hold check
77993 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[21]
77995 2.079000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[21]
77997 2.079000 4.197000 6.276000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[21]




Set output delay: 0.453ns max, and 0.057ns min. 
78043 2 2 2
Setup check
78053 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[20]
78053 14.918000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[20]
78055 14.918000 28.370000 13.452000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[20]



Hold check
78101 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[20]
78103 2.542000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[20]
78105 2.542000 4.205000 6.747000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[20]




Set output delay: 0.546ns max, and 0.076ns min. 
78151 2 2 2
Setup check
78161 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[19]
78161 15.452000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[19]
78163 15.452000 28.277000 12.825000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[19]



Hold check
78209 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[19]
78211 2.081000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[19]
78213 2.081000 4.186000 6.267000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[19]




Set output delay: 0.508ns max, and 0.07ns min. 
78259 2 2 2
Setup check
78269 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[18]
78269 15.134000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[18]
78271 15.134000 28.315000 13.181000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[18]



Hold check
78317 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[18]
78319 2.336000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[18]
78321 2.336000 4.192000 6.528000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[18]




Set output delay: 0.47ns max, and 0.067ns min. 
78367 2 2 2
Setup check
78377 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[17]
78377 14.700000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[17]
78379 14.700000 28.353000 13.653000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[17]



Hold check
78425 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[17]
78427 2.497000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[17]
78429 2.497000 4.195000 6.692000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[17]




Set output delay: 0.217ns max, and -0.007ns min. 
78475 2 2 2
Setup check
78485 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[16]
78485 14.734000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[16]
78487 14.734000 28.606000 13.872000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[16]



Hold check
78533 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[16]
78535 2.547000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[16]
78537 2.547000 4.269000 6.816000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[16]




Set output delay: 0.228ns max, and 0.004ns min. 
78583 2 2 2
Setup check
78593 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[15]
78593 14.301000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[15]
78595 14.301000 28.595000 14.294000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[15]



Hold check
78641 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[15]
78643 2.779000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[15]
78645 2.779000 4.258000 7.037000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[15]




Set output delay: 0.458ns max, and 0.067ns min. 
78691 2 2 2
Setup check
78701 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[14]
78701 15.183000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[14]
78703 15.183000 28.365000 13.182000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[14]



Hold check
78749 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[14]
78751 2.326000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[14]
78753 2.326000 4.195000 6.521000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[14]




Set output delay: 0.179ns max, and -0.011ns min. 
78799 2 2 2
Setup check
78809 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[13]
78809 15.612000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[13]
78811 15.612000 28.644000 13.032000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[13]



Hold check
78857 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[13]
78859 2.041000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[13]
78861 2.041000 4.273000 6.314000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[13]




Set output delay: 0.227ns max, and 0.009ns min. 
78907 2 2 2
Setup check
78917 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[12]
78917 15.890000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[12]
78919 15.890000 28.596000 12.706000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[12]



Hold check
78965 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[12]
78967 2.082000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[12]
78969 2.082000 4.253000 6.335000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[12]




Set output delay: 0.19ns max, and -0.005ns min. 
79015 2 2 2
Setup check
79025 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[11]
79025 15.716000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[11]
79027 15.716000 28.633000 12.917000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[11]



Hold check
79073 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[11]
79075 2.007000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[11]
79077 2.007000 4.267000 6.274000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[11]




Set output delay: 0.191ns max, and 0.004ns min. 
79123 2 2 2
Setup check
79133 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[10]
79133 13.901000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[10]
79135 13.901000 28.632000 14.731000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[10]



Hold check
79181 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[10]
79183 2.929000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[10]
79185 2.929000 4.258000 7.187000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[10]




Set output delay: 0.252ns max, and 0.008ns min. 
79231 2 2 2
Setup check
79241 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[9]
79241 15.063000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[9]
79243 15.063000 28.571000 13.508000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[9]



Hold check
79289 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[9]
79291 2.351000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[9]
79293 2.351000 4.254000 6.605000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[9]




Set output delay: 0.299ns max, and 0.01ns min. 
79339 2 2 2
Setup check
79349 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[8]
79349 15.006000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[8]
79351 15.006000 28.524000 13.518000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[8]



Hold check
79397 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[8]
79399 2.319000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[8]
79401 2.319000 4.252000 6.571000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[8]




Set output delay: 0.269ns max, and 0.016ns min. 
79447 2 2 2
Setup check
79457 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[7]
79457 16.788000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[7]
79459 16.788000 28.554000 11.766000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[7]



Hold check
79505 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[7]
79507 1.499000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[7]
79509 1.499000 4.246000 5.745000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[7]




Set output delay: 0.398ns max, and 0.032ns min. 
79555 2 2 2
Setup check
79565 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[6]
79565 15.393000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[6]
79567 15.393000 28.425000 13.032000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[6]



Hold check
79613 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[6]
79615 2.177000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[6]
79617 2.177000 4.230000 6.407000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[6]




Set output delay: 0.293ns max, and 0.021ns min. 
79663 2 2 2
Setup check
79673 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[5]
79673 15.964000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[5]
79675 15.964000 28.530000 12.566000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[5]



Hold check
79721 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[5]
79723 1.917000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[5]
79725 1.917000 4.241000 6.158000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[5]




Set output delay: 0.207ns max, and -0.001ns min. 
79771 2 2 2
Setup check
79781 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[4]
79781 16.213000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[4]
79783 16.213000 28.616000 12.403000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[4]



Hold check
79829 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[4]
79831 1.864000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[4]
79833 1.864000 4.263000 6.127000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[4]




Set output delay: 0.39ns max, and 0.059ns min. 
79879 2 2 2
Setup check
79889 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[3]
79889 14.935000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[3]
79891 14.935000 28.433000 13.498000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[3]



Hold check
79937 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[3]
79939 2.361000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[3]
79941 2.361000 4.203000 6.564000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[3]




Set output delay: 0.307ns max, and 0.035ns min. 
79987 2 2 2
Setup check
79997 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[2]
79997 16.570000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[2]
79999 16.570000 28.516000 11.946000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[2]



Hold check
80045 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[2]
80047 1.518000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[2]
80049 1.518000 4.227000 5.745000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[2]




Set output delay: 0.43ns max, and 0.072ns min. 
80095 2 2 2
Setup check
80105 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[1]
80105 14.909000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[1]
80107 14.909000 28.393000 13.484000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[1]



Hold check
80153 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[1]
80155 2.494000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[1]
80157 2.494000 4.190000 6.684000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[1]




Set output delay: 0.211ns max, and -0.006ns min. 
80203 2 2 2
Setup check
80213 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[0]
80213 14.875000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[0]
80215 14.875000 28.612000 13.737000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[0]



Hold check
80261 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[0]
80263 2.488000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[0]
80265 2.488000 4.268000 6.756000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wdata[0]




Set output delay: 1.58ns max, and 0.053ns min. 
80311 2 2 2
Setup check
80321 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wr_rdn
80321 14.585000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wr_rdn
80323 14.585000 27.243000 12.658000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wr_rdn



Hold check
80369 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wr_rdn
80371 1.898000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wr_rdn
80373 1.898000 4.209000 6.107000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes.pzq_apb_wr_rdn




Set output delay: 0.9ns max, and -0.088ns min. 
80419 2 2 2
Setup check
80429 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[9]
80429 17.263000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[9]
80431 17.263000 28.243000 10.980000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[9]



Hold check
80477 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[9]
80479 0.758000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[9]
80481 0.758000 4.443000 5.201000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[9]




Set output delay: 0.919ns max, and -0.095ns min. 
80527 2 2 2
Setup check
80537 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[8]
80537 16.586000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[8]
80539 16.586000 28.224000 11.638000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[8]



Hold check
80585 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[8]
80587 1.134000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[8]
80589 1.134000 4.450000 5.584000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[8]




Set output delay: 0.948ns max, and -0.086ns min. 
80635 2 2 2
Setup check
80645 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[7]
80645 16.499000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[7]
80647 16.499000 28.195000 11.696000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[7]



Hold check
80693 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[7]
80695 1.217000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[7]
80697 1.217000 4.441000 5.658000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[7]




Set output delay: 0.924ns max, and -0.09ns min. 
80743 2 2 2
Setup check
80753 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[6]
80753 16.472000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[6]
80755 16.472000 28.219000 11.747000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[6]



Hold check
80801 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[6]
80803 1.139000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[6]
80805 1.139000 4.445000 5.584000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[6]




Set output delay: 0.822ns max, and -0.045ns min. 
80851 2 2 2
Setup check
80861 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[5]
80861 16.775000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[5]
80863 16.775000 28.321000 11.546000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[5]



Hold check
80909 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[5]
80911 1.113000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[5]
80913 1.113000 4.400000 5.513000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[5]




Set output delay: 1.081ns max, and -0.046ns min. 
80959 2 2 2
Setup check
80969 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[4]
80969 15.838000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[4]
80971 15.838000 28.062000 12.224000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[4]



Hold check
81017 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[4]
81019 1.455000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[4]
81021 1.455000 4.401000 5.856000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[4]




Set output delay: 1.023ns max, and -0.089ns min. 
81067 2 2 2
Setup check
81077 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[3]
81077 16.434000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[3]
81079 16.434000 28.120000 11.686000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[3]



Hold check
81125 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[3]
81127 1.136000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[3]
81129 1.136000 4.444000 5.580000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[3]




Set output delay: 1.014ns max, and -0.031ns min. 
81175 2 2 2
Setup check
81185 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[2]
81185 16.360000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[2]
81187 16.360000 28.129000 11.769000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[2]



Hold check
81233 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[2]
81235 1.235000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[2]
81237 1.235000 4.386000 5.621000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[2]




Set output delay: 1.014ns max, and -0.038ns min. 
81283 2 2 2
Setup check
81293 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[1]
81293 17.187000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[1]
81295 17.187000 28.129000 10.942000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[1]



Hold check
81341 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[1]
81343 0.745000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[1]
81345 0.745000 4.393000 5.138000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[1]




Set output delay: 1.011ns max, and -0.087ns min. 
81391 2 2 2
Setup check
81401 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[0]
81401 16.427000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[0]
81403 16.427000 28.132000 11.705000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[0]



Hold check
81449 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[0]
81451 1.125000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[0]
81453 1.125000 4.442000 5.567000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_addr[0]




Set output delay: 0.944ns max, and -0.093ns min. 
81499 2 2 2
Setup check
81509 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_enable
81509 16.764000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_enable
81511 16.764000 28.199000 11.435000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_enable



Hold check
81557 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_enable
81559 0.948000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_enable
81561 0.948000 4.448000 5.396000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_enable




Set output delay: 0.257ns max, and -0.064ns min. 
81607 2 2 2
Setup check
81617 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[30]
81617 16.736000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[30]
81619 16.736000 28.886000 12.150000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[30]



Hold check
81665 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[30]
81667 1.394000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[30]
81669 1.394000 4.419000 5.813000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[30]




Set output delay: 0.369ns max, and -0.042ns min. 
81715 2 2 2
Setup check
81725 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[29]
81725 16.331000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[29]
81727 16.331000 28.774000 12.443000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[29]



Hold check
81773 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[29]
81775 1.582000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[29]
81777 1.582000 4.397000 5.979000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[29]




Set output delay: 0.201ns max, and -0.04ns min. 
81823 2 2 2
Setup check
81833 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[28]
81833 16.775000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[28]
81835 16.775000 28.942000 12.167000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[28]



Hold check
81881 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[28]
81883 1.447000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[28]
81885 1.447000 4.395000 5.842000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[28]




Set output delay: 0.241ns max, and -0.046ns min. 
81931 2 2 2
Setup check
81941 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[27]
81941 17.946000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[27]
81943 17.946000 28.902000 10.956000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[27]



Hold check
81989 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[27]
81991 0.775000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[27]
81993 0.775000 4.401000 5.176000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[27]




Set output delay: 0.18ns max, and -0.047ns min. 
82039 2 2 2
Setup check
82049 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[26]
82049 17.523000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[26]
82051 17.523000 28.963000 11.440000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[26]



Hold check
82097 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[26]
82099 1.124000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[26]
82101 1.124000 4.402000 5.526000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[26]




Set output delay: 0.221ns max, and -0.036ns min. 
82147 2 2 2
Setup check
82157 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[25]
82157 16.746000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[25]
82159 16.746000 28.922000 12.176000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[25]



Hold check
82205 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[25]
82207 1.464000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[25]
82209 1.464000 4.391000 5.855000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[25]




Set output delay: 0.158ns max, and -0.066ns min. 
82255 2 2 2
Setup check
82265 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[24]
82265 17.043000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[24]
82267 17.043000 28.985000 11.942000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[24]



Hold check
82313 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[24]
82315 1.337000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[24]
82317 1.337000 4.421000 5.758000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[24]




Set output delay: 0.08ns max, and -0.09ns min. 
82363 2 2 2
Setup check
82373 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[23]
82373 17.592000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[23]
82375 17.592000 29.063000 11.471000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[23]



Hold check
82421 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[23]
82423 1.037000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[23]
82425 1.037000 4.445000 5.482000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[23]




Set output delay: 0.19ns max, and -0.071ns min. 
82471 2 2 2
Setup check
82481 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[22]
82481 17.300000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[22]
82483 17.300000 28.953000 11.653000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[22]



Hold check
82529 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[22]
82531 1.113000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[22]
82533 1.113000 4.426000 5.539000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[22]




Set output delay: 0.21ns max, and -0.036ns min. 
82579 2 2 2
Setup check
82589 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[21]
82589 17.780000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[21]
82591 17.780000 28.933000 11.153000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[21]



Hold check
82637 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[21]
82639 0.913000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[21]
82641 0.913000 4.391000 5.304000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[21]




Set output delay: 0.192ns max, and -0.052ns min. 
82687 2 2 2
Setup check
82697 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[20]
82697 17.634000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[20]
82699 17.634000 28.951000 11.317000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[20]



Hold check
82745 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[20]
82747 1.010000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[20]
82749 1.010000 4.407000 5.417000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[20]




Set output delay: 0.039ns max, and -0.099ns min. 
82795 2 2 2
Setup check
82805 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[19]
82805 18.192000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[19]
82807 18.192000 29.104000 10.912000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[19]



Hold check
82853 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[19]
82855 0.702000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[19]
82857 0.702000 4.454000 5.156000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[19]




Set output delay: 0.032ns max, and -0.094ns min. 
82903 2 2 2
Setup check
82913 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[18]
82913 17.559000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[18]
82915 17.559000 29.111000 11.552000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[18]



Hold check
82961 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[18]
82963 1.033000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[18]
82965 1.033000 4.449000 5.482000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[18]




Set output delay: 0.032ns max, and -0.094ns min. 
83011 2 2 2
Setup check
83021 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[17]
83021 16.664000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[17]
83023 16.664000 29.111000 12.447000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[17]



Hold check
83069 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[17]
83071 1.580000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[17]
83073 1.580000 4.449000 6.029000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[17]




Set output delay: 0.03ns max, and -0.094ns min. 
83119 2 2 2
Setup check
83129 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[16]
83129 17.474000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[16]
83131 17.474000 29.113000 11.639000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[16]



Hold check
83177 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[16]
83179 1.106000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[16]
83181 1.106000 4.449000 5.555000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[16]




Set output delay: 0.053ns max, and -0.092ns min. 
83227 2 2 2
Setup check
83237 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[15]
83237 16.746000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[15]
83239 16.746000 29.090000 12.344000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[15]



Hold check
83285 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[15]
83287 1.527000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[15]
83289 1.527000 4.447000 5.974000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[15]




Set output delay: 0.042ns max, and -0.094ns min. 
83335 2 2 2
Setup check
83345 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[14]
83345 16.891000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[14]
83347 16.891000 29.101000 12.210000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[14]



Hold check
83393 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[14]
83395 1.397000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[14]
83397 1.397000 4.449000 5.846000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[14]




Set output delay: -0.004ns max, and -0.105ns min. 
83443 2 2 2
Setup check
83453 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[13]
83453 17.278000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[13]
83455 17.278000 29.147000 11.869000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[13]



Hold check
83501 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[13]
83503 1.170000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[13]
83505 1.170000 4.460000 5.630000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[13]




Set output delay: 0.002ns max, and -0.102ns min. 
83551 2 2 2
Setup check
83561 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[12]
83561 18.043000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[12]
83563 18.043000 29.141000 11.098000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[12]



Hold check
83609 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[12]
83611 0.848000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[12]
83613 0.848000 4.457000 5.305000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[12]




Set output delay: -0.014ns max, and -0.109ns min. 
83659 2 2 2
Setup check
83669 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[11]
83669 17.285000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[11]
83671 17.285000 29.157000 11.872000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[11]



Hold check
83717 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[11]
83719 1.154000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[11]
83721 1.154000 4.464000 5.618000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[11]




Set output delay: -0.007ns max, and -0.106ns min. 
83767 2 2 2
Setup check
83777 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[10]
83777 16.832000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[10]
83779 16.832000 29.150000 12.318000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[10]



Hold check
83825 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[10]
83827 1.431000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[10]
83829 1.431000 4.461000 5.892000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[10]




Set output delay: 0.042ns max, and -0.091ns min. 
83875 2 2 2
Setup check
83885 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[9]
83885 16.993000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[9]
83887 16.993000 29.101000 12.108000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[9]



Hold check
83933 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[9]
83935 1.361000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[9]
83937 1.361000 4.446000 5.807000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[9]




Set output delay: 0.042ns max, and -0.087ns min. 
83983 2 2 2
Setup check
83993 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[8]
83993 17.368000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[8]
83995 17.368000 29.101000 11.733000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[8]



Hold check
84041 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[8]
84043 1.141000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[8]
84045 1.141000 4.442000 5.583000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[8]




Set output delay: 0.111ns max, and -0.063ns min. 
84091 2 2 2
Setup check
84101 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[7]
84101 18.005000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[7]
84103 18.005000 29.032000 11.027000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[7]



Hold check
84149 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[7]
84151 0.881000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[7]
84153 0.881000 4.418000 5.299000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[7]




Set output delay: 0.2ns max, and -0.061ns min. 
84199 2 2 2
Setup check
84209 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[6]
84209 17.879000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[6]
84211 17.879000 28.943000 11.064000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[6]



Hold check
84257 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[6]
84259 0.821000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[6]
84261 0.821000 4.416000 5.237000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[6]




Set output delay: 0.12ns max, and -0.065ns min. 
84307 2 2 2
Setup check
84317 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[5]
84317 17.229000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[5]
84319 17.229000 29.023000 11.794000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[5]



Hold check
84365 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[5]
84367 1.183000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[5]
84369 1.183000 4.420000 5.603000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[5]




Set output delay: 0.117ns max, and -0.065ns min. 
84415 2 2 2
Setup check
84425 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[4]
84425 17.901000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[4]
84427 17.901000 29.026000 11.125000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[4]



Hold check
84473 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[4]
84475 0.831000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[4]
84477 0.831000 4.420000 5.251000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[4]




Set output delay: 0.033ns max, and -0.1ns min. 
84523 2 2 2
Setup check
84533 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[3]
84533 18.183000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[3]
84535 18.183000 29.110000 10.927000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[3]



Hold check
84581 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[3]
84583 0.705000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[3]
84585 0.705000 4.455000 5.160000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[3]




Set output delay: 0.04ns max, and -0.088ns min. 
84631 2 2 2
Setup check
84641 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[2]
84641 17.655000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[2]
84643 17.655000 29.103000 11.448000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[2]



Hold check
84689 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[2]
84691 0.983000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[2]
84693 0.983000 4.443000 5.426000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[2]




Set output delay: 0.061ns max, and -0.092ns min. 
84739 2 2 2
Setup check
84749 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[1]
84749 17.451000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[1]
84751 17.451000 29.082000 11.631000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[1]



Hold check
84797 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[1]
84799 1.119000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[1]
84801 1.119000 4.447000 5.566000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[1]




Set output delay: 0.048ns max, and -0.087ns min. 
84847 2 2 2
Setup check
84857 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[0]
84857 16.935000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[0]
84859 16.935000 29.095000 12.160000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[0]



Hold check
84905 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[0]
84907 1.405000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[0]
84909 1.405000 4.442000 5.847000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wdata[0]




Set output delay: 0.989ns max, and -0.058ns min. 
84955 2 2 2
Setup check
84965 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wr_rdn
84965 16.628000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wr_rdn
84967 16.628000 28.154000 11.526000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wr_rdn



Hold check
85013 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wr_rdn
85015 1.074000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wr_rdn
85017 1.074000 4.413000 5.487000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.A_dqsgr_apb_wr_rdn




Set output delay: 0.9ns max, and -0.088ns min. 
85063 2 2 2
Setup check
85073 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[9]
85073 17.628000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[9]
85075 17.628000 28.240000 10.612000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[9]



Hold check
85121 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[9]
85123 0.569000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[9]
85125 0.569000 4.441000 5.010000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[9]




Set output delay: 0.919ns max, and -0.095ns min. 
85171 2 2 2
Setup check
85181 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[8]
85181 16.958000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[8]
85183 16.958000 28.221000 11.263000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[8]



Hold check
85229 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[8]
85231 0.923000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[8]
85233 0.923000 4.448000 5.371000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[8]




Set output delay: 0.948ns max, and -0.086ns min. 
85279 2 2 2
Setup check
85289 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[7]
85289 16.642000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[7]
85291 16.642000 28.192000 11.550000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[7]



Hold check
85337 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[7]
85339 1.132000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[7]
85341 1.132000 4.439000 5.571000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[7]




Set output delay: 0.924ns max, and -0.09ns min. 
85387 2 2 2
Setup check
85397 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[6]
85397 16.899000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[6]
85399 16.899000 28.216000 11.317000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[6]



Hold check
85445 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[6]
85447 0.921000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[6]
85449 0.921000 4.443000 5.364000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[6]




Set output delay: 0.822ns max, and -0.045ns min. 
85495 2 2 2
Setup check
85505 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[5]
85505 17.428000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[5]
85507 17.428000 28.318000 10.890000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[5]



Hold check
85553 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[5]
85555 0.760000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[5]
85557 0.760000 4.398000 5.158000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[5]




Set output delay: 1.081ns max, and -0.046ns min. 
85603 2 2 2
Setup check
85613 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[4]
85613 16.346000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[4]
85615 16.346000 28.059000 11.713000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[4]



Hold check
85661 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[4]
85663 1.187000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[4]
85665 1.187000 4.399000 5.586000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[4]




Set output delay: 1.023ns max, and -0.089ns min. 
85711 2 2 2
Setup check
85721 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[3]
85721 17.045000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[3]
85723 17.045000 28.117000 11.072000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[3]



Hold check
85769 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[3]
85771 0.805000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[3]
85773 0.805000 4.442000 5.247000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[3]




Set output delay: 1.014ns max, and -0.031ns min. 
85819 2 2 2
Setup check
85829 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[2]
85829 16.796000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[2]
85831 16.796000 28.126000 11.330000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[2]



Hold check
85877 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[2]
85879 1.008000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[2]
85881 1.008000 4.384000 5.392000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[2]




Set output delay: 1.014ns max, and -0.038ns min. 
85927 2 2 2
Setup check
85937 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[1]
85937 17.515000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[1]
85939 17.515000 28.126000 10.611000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[1]



Hold check
85985 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[1]
85987 0.565000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[1]
85989 0.565000 4.391000 4.956000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[1]




Set output delay: 1.011ns max, and -0.087ns min. 
86035 2 2 2
Setup check
86045 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[0]
86045 17.057000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[0]
86047 17.057000 28.129000 11.072000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[0]



Hold check
86093 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[0]
86095 0.804000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[0]
86097 0.804000 4.440000 5.244000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_addr[0]




Set output delay: 0.944ns max, and -0.093ns min. 
86143 2 2 2
Setup check
86153 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_enable
86153 17.090000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_enable
86155 17.090000 28.196000 11.106000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_enable



Hold check
86201 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_enable
86203 0.768000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_enable
86205 0.768000 4.446000 5.214000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_enable




Set output delay: 0.257ns max, and -0.064ns min. 
86251 2 2 2
Setup check
86261 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[30]
86261 17.578000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[30]
86263 17.578000 28.883000 11.305000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[30]



Hold check
86309 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[30]
86311 1.030000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[30]
86313 1.030000 4.417000 5.447000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[30]




Set output delay: 0.369ns max, and -0.042ns min. 
86359 2 2 2
Setup check
86369 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[29]
86369 16.667000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[29]
86371 16.667000 28.771000 12.104000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[29]



Hold check
86417 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[29]
86419 1.400000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[29]
86421 1.400000 4.395000 5.795000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[29]




Set output delay: 0.201ns max, and -0.04ns min. 
86467 2 2 2
Setup check
86477 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[28]
86477 17.279000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[28]
86479 17.279000 28.939000 11.660000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[28]



Hold check
86525 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[28]
86527 1.180000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[28]
86529 1.180000 4.393000 5.573000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[28]




Set output delay: 0.241ns max, and -0.046ns min. 
86575 2 2 2
Setup check
86585 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[27]
86585 18.372000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[27]
86587 18.372000 28.899000 10.527000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[27]



Hold check
86633 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[27]
86635 0.553000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[27]
86637 0.553000 4.399000 4.952000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[27]




Set output delay: 0.18ns max, and -0.047ns min. 
86683 2 2 2
Setup check
86693 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[26]
86693 17.917000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[26]
86695 17.917000 28.960000 11.043000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[26]



Hold check
86741 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[26]
86743 0.902000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[26]
86745 0.902000 4.400000 5.302000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[26]




Set output delay: 0.221ns max, and -0.036ns min. 
86791 2 2 2
Setup check
86801 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[25]
86801 17.250000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[25]
86803 17.250000 28.919000 11.669000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[25]



Hold check
86849 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[25]
86851 1.196000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[25]
86853 1.196000 4.389000 5.585000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[25]




Set output delay: 0.158ns max, and -0.066ns min. 
86899 2 2 2
Setup check
86909 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[24]
86909 17.553000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[24]
86911 17.553000 28.982000 11.429000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[24]



Hold check
86957 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[24]
86959 1.058000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[24]
86961 1.058000 4.419000 5.477000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[24]




Set output delay: 0.08ns max, and -0.09ns min. 
87007 2 2 2
Setup check
87017 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[23]
87017 18.090000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[23]
87019 18.090000 29.060000 10.970000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[23]



Hold check
87065 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[23]
87067 0.764000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[23]
87069 0.764000 4.443000 5.207000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[23]




Set output delay: 0.19ns max, and -0.071ns min. 
87115 2 2 2
Setup check
87125 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[22]
87125 17.756000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[22]
87127 17.756000 28.950000 11.194000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[22]



Hold check
87173 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[22]
87175 0.892000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[22]
87177 0.892000 4.424000 5.316000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[22]




Set output delay: 0.21ns max, and -0.036ns min. 
87223 2 2 2
Setup check
87233 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[21]
87233 18.127000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[21]
87235 18.127000 28.930000 10.803000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[21]



Hold check
87281 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[21]
87283 0.728000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[21]
87285 0.728000 4.389000 5.117000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[21]




Set output delay: 0.192ns max, and -0.052ns min. 
87331 2 2 2
Setup check
87341 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[20]
87341 17.966000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[20]
87343 17.966000 28.948000 10.982000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[20]



Hold check
87389 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[20]
87391 0.829000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[20]
87393 0.829000 4.405000 5.234000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[20]




Set output delay: 0.039ns max, and -0.099ns min. 
87439 2 2 2
Setup check
87449 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[19]
87449 18.315000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[19]
87451 18.315000 29.101000 10.786000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[19]



Hold check
87497 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[19]
87499 0.645000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[19]
87501 0.645000 4.452000 5.097000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[19]




Set output delay: 0.032ns max, and -0.094ns min. 
87547 2 2 2
Setup check
87557 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[18]
87557 18.063000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[18]
87559 18.063000 29.108000 11.045000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[18]



Hold check
87605 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[18]
87607 0.765000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[18]
87609 0.765000 4.447000 5.212000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[18]




Set output delay: 0.032ns max, and -0.094ns min. 
87655 2 2 2
Setup check
87665 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[17]
87665 18.040000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[17]
87667 18.040000 29.108000 11.068000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[17]



Hold check
87713 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[17]
87715 0.783000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[17]
87717 0.783000 4.447000 5.230000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[17]




Set output delay: 0.03ns max, and -0.094ns min. 
87763 2 2 2
Setup check
87773 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[16]
87773 17.809000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[16]
87775 17.809000 29.110000 11.301000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[16]



Hold check
87821 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[16]
87823 0.924000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[16]
87825 0.924000 4.447000 5.371000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[16]




Set output delay: 0.053ns max, and -0.092ns min. 
87871 2 2 2
Setup check
87881 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[15]
87881 17.605000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[15]
87883 17.605000 29.087000 11.482000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[15]



Hold check
87929 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[15]
87931 1.038000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[15]
87933 1.038000 4.445000 5.483000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[15]




Set output delay: 0.042ns max, and -0.094ns min. 
87979 2 2 2
Setup check
87989 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[14]
87989 17.294000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[14]
87991 17.294000 29.098000 11.804000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[14]



Hold check
88037 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[14]
88039 1.175000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[14]
88041 1.175000 4.447000 5.622000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[14]




Set output delay: -0.004ns max, and -0.105ns min. 
88087 2 2 2
Setup check
88097 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[13]
88097 17.907000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[13]
88099 17.907000 29.144000 11.237000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[13]



Hold check
88145 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[13]
88147 0.848000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[13]
88149 0.848000 4.458000 5.306000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[13]




Set output delay: 0.002ns max, and -0.102ns min. 
88195 2 2 2
Setup check
88205 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[12]
88205 18.272000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[12]
88207 18.272000 29.138000 10.866000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[12]



Hold check
88253 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[12]
88255 0.678000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[12]
88257 0.678000 4.455000 5.133000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[12]




Set output delay: -0.014ns max, and -0.109ns min. 
88303 2 2 2
Setup check
88313 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[11]
88313 17.711000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[11]
88315 17.711000 29.154000 11.443000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[11]



Hold check
88361 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[11]
88363 0.961000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[11]
88365 0.961000 4.462000 5.423000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[11]




Set output delay: -0.007ns max, and -0.106ns min. 
88411 2 2 2
Setup check
88421 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[10]
88421 17.902000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[10]
88423 17.902000 29.147000 11.245000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[10]



Hold check
88469 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[10]
88471 0.867000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[10]
88473 0.867000 4.459000 5.326000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[10]




Set output delay: 0.042ns max, and -0.091ns min. 
88519 2 2 2
Setup check
88529 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[9]
88529 17.511000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[9]
88531 17.511000 29.098000 11.587000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[9]



Hold check
88577 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[9]
88579 1.093000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[9]
88581 1.093000 4.444000 5.537000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[9]




Set output delay: 0.042ns max, and -0.087ns min. 
88627 2 2 2
Setup check
88637 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[8]
88637 17.725000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[8]
88639 17.725000 29.098000 11.373000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[8]



Hold check
88685 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[8]
88687 0.976000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[8]
88689 0.976000 4.440000 5.416000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[8]




Set output delay: 0.111ns max, and -0.063ns min. 
88735 2 2 2
Setup check
88745 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[7]
88745 18.502000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[7]
88747 18.502000 29.029000 10.527000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[7]



Hold check
88793 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[7]
88795 0.541000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[7]
88797 0.541000 4.416000 4.957000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[7]




Set output delay: 0.2ns max, and -0.061ns min. 
88843 2 2 2
Setup check
88853 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[6]
88853 18.536000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[6]
88855 18.536000 28.940000 10.404000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[6]



Hold check
88901 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[6]
88903 0.485000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[6]
88905 0.485000 4.414000 4.899000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[6]




Set output delay: 0.12ns max, and -0.065ns min. 
88951 2 2 2
Setup check
88961 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[5]
88961 17.556000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[5]
88963 17.556000 29.020000 11.464000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[5]



Hold check
89009 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[5]
89011 1.003000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[5]
89013 1.003000 4.418000 5.421000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[5]




Set output delay: 0.117ns max, and -0.065ns min. 
89059 2 2 2
Setup check
89069 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[4]
89069 18.046000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[4]
89071 18.046000 29.023000 10.977000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[4]



Hold check
89117 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[4]
89119 0.756000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[4]
89121 0.756000 4.418000 5.174000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[4]




Set output delay: 0.033ns max, and -0.1ns min. 
89167 2 2 2
Setup check
89177 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[3]
89177 18.518000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[3]
89179 18.518000 29.107000 10.589000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[3]



Hold check
89225 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[3]
89227 0.529000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[3]
89229 0.529000 4.453000 4.982000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[3]




Set output delay: 0.04ns max, and -0.088ns min. 
89275 2 2 2
Setup check
89285 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[2]
89285 17.981000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[2]
89287 17.981000 29.100000 11.119000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[2]



Hold check
89333 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[2]
89335 0.803000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[2]
89337 0.803000 4.441000 5.244000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[2]




Set output delay: 0.061ns max, and -0.092ns min. 
89383 2 2 2
Setup check
89393 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[1]
89393 17.996000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[1]
89395 17.996000 29.079000 11.083000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[1]



Hold check
89441 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[1]
89443 0.830000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[1]
89445 0.830000 4.445000 5.275000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[1]




Set output delay: 0.048ns max, and -0.087ns min. 
89491 2 2 2
Setup check
89501 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[0]
89501 17.376000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[0]
89503 17.376000 29.092000 11.716000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[0]



Hold check
89549 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[0]
89551 1.170000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[0]
89553 1.170000 4.440000 5.610000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wdata[0]




Set output delay: 0.989ns max, and -0.058ns min. 
89599 2 2 2
Setup check
89609 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wr_rdn
89609 16.791000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wr_rdn
89611 16.791000 28.151000 11.360000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wr_rdn



Hold check
89657 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wr_rdn
89659 0.989000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wr_rdn
89661 0.989000 4.411000 5.400000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.B_dqsgr_apb_wr_rdn




Set output delay: 0.9ns max, and -0.088ns min. 
89707 2 2 2
Setup check
89717 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[9]
89717 18.000000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[9]
89719 18.000000 28.244000 10.244000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[9]



Hold check
89765 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[9]
89767 0.371000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[9]
89769 0.371000 4.443000 4.814000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[9]




Set output delay: 0.919ns max, and -0.095ns min. 
89815 2 2 2
Setup check
89825 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[8]
89825 17.838000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[8]
89827 17.838000 28.225000 10.387000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[8]



Hold check
89873 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[8]
89875 0.454000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[8]
89877 0.454000 4.450000 4.904000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[8]




Set output delay: 0.948ns max, and -0.086ns min. 
89923 2 2 2
Setup check
89933 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[7]
89933 17.404000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[7]
89935 17.404000 28.196000 10.792000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[7]



Hold check
89981 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[7]
89983 0.716000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[7]
89985 0.716000 4.441000 5.157000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[7]




Set output delay: 0.924ns max, and -0.09ns min. 
90031 2 2 2
Setup check
90041 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[6]
90041 17.389000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[6]
90043 17.389000 28.220000 10.831000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[6]



Hold check
90089 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[6]
90091 0.671000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[6]
90093 0.671000 4.445000 5.116000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[6]




Set output delay: 0.822ns max, and -0.045ns min. 
90139 2 2 2
Setup check
90149 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[5]
90149 17.793000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[5]
90151 17.793000 28.322000 10.529000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[5]



Hold check
90197 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[5]
90199 0.567000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[5]
90201 0.567000 4.400000 4.967000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[5]




Set output delay: 1.081ns max, and -0.046ns min. 
90247 2 2 2
Setup check
90257 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[4]
90257 17.534000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[4]
90259 17.534000 28.063000 10.529000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[4]



Hold check
90305 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[4]
90307 0.548000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[4]
90309 0.548000 4.401000 4.949000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[4]




Set output delay: 1.023ns max, and -0.089ns min. 
90355 2 2 2
Setup check
90365 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[3]
90365 17.516000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[3]
90367 17.516000 28.121000 10.605000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[3]



Hold check
90413 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[3]
90415 0.560000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[3]
90417 0.560000 4.444000 5.004000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[3]




Set output delay: 1.014ns max, and -0.031ns min. 
90463 2 2 2
Setup check
90473 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[2]
90473 17.188000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[2]
90475 17.188000 28.130000 10.942000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[2]



Hold check
90521 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[2]
90523 0.808000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[2]
90525 0.808000 4.386000 5.194000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[2]




Set output delay: 1.014ns max, and -0.038ns min. 
90571 2 2 2
Setup check
90581 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[1]
90581 17.932000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[1]
90583 17.932000 28.130000 10.198000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[1]



Hold check
90629 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[1]
90631 0.371000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[1]
90633 0.371000 4.393000 4.764000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[1]




Set output delay: 1.011ns max, and -0.087ns min. 
90679 2 2 2
Setup check
90689 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[0]
90689 17.422000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[0]
90691 17.422000 28.133000 10.711000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[0]



Hold check
90737 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[0]
90739 0.604000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[0]
90741 0.604000 4.442000 5.046000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_addr[0]




Set output delay: 0.944ns max, and -0.093ns min. 
90787 2 2 2
Setup check
90797 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_enable
90797 17.734000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_enable
90799 17.734000 28.200000 10.466000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_enable



Hold check
90845 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_enable
90847 0.429000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_enable
90849 0.429000 4.448000 4.877000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_enable




Set output delay: 0.257ns max, and -0.064ns min. 
90895 2 2 2
Setup check
90905 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[30]
90905 18.220000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[30]
90907 18.220000 28.887000 10.667000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[30]



Hold check
90953 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[30]
90955 0.623000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[30]
90957 0.623000 4.419000 5.042000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[30]




Set output delay: 0.369ns max, and -0.042ns min. 
91003 2 2 2
Setup check
91013 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[29]
91013 17.164000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[29]
91015 17.164000 28.775000 11.611000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[29]



Hold check
91061 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[29]
91063 1.151000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[29]
91065 1.151000 4.397000 5.548000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[29]




Set output delay: 0.201ns max, and -0.04ns min. 
91111 2 2 2
Setup check
91121 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[28]
91121 18.348000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[28]
91123 18.348000 28.943000 10.595000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[28]



Hold check
91169 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[28]
91171 0.630000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[28]
91173 0.630000 4.395000 5.025000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[28]




Set output delay: 0.241ns max, and -0.046ns min. 
91219 2 2 2
Setup check
91229 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[27]
91229 18.743000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[27]
91231 18.743000 28.903000 10.160000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[27]



Hold check
91277 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[27]
91279 0.355000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[27]
91281 0.355000 4.401000 4.756000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[27]




Set output delay: 0.18ns max, and -0.047ns min. 
91327 2 2 2
Setup check
91337 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[26]
91337 18.346000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[26]
91339 18.346000 28.964000 10.618000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[26]



Hold check
91385 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[26]
91387 0.583000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[26]
91389 0.583000 4.402000 4.985000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[26]




Set output delay: 0.221ns max, and -0.036ns min. 
91435 2 2 2
Setup check
91445 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[25]
91445 17.975000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[25]
91447 17.975000 28.923000 10.948000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[25]



Hold check
91493 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[25]
91495 0.816000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[25]
91497 0.816000 4.391000 5.207000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[25]




Set output delay: 0.158ns max, and -0.066ns min. 
91543 2 2 2
Setup check
91553 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[24]
91553 18.251000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[24]
91555 18.251000 28.986000 10.735000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[24]



Hold check
91601 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[24]
91603 0.710000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[24]
91605 0.710000 4.421000 5.131000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[24]




Set output delay: 0.08ns max, and -0.09ns min. 
91651 2 2 2
Setup check
91661 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[23]
91661 18.473000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[23]
91663 18.473000 29.064000 10.591000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[23]



Hold check
91709 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[23]
91711 0.561000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[23]
91713 0.561000 4.445000 5.006000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[23]




Set output delay: 0.19ns max, and -0.071ns min. 
91759 2 2 2
Setup check
91769 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[22]
91769 18.142000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[22]
91771 18.142000 28.954000 10.812000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[22]



Hold check
91817 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[22]
91819 0.680000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[22]
91821 0.680000 4.426000 5.106000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[22]




Set output delay: 0.21ns max, and -0.036ns min. 
91867 2 2 2
Setup check
91877 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[21]
91877 18.554000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[21]
91879 18.554000 28.934000 10.380000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[21]



Hold check
91925 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[21]
91927 0.514000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[21]
91929 0.514000 4.391000 4.905000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[21]




Set output delay: 0.192ns max, and -0.052ns min. 
91975 2 2 2
Setup check
91985 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[20]
91985 18.420000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[20]
91987 18.420000 28.952000 10.532000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[20]



Hold check
92033 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[20]
92035 0.588000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[20]
92037 0.588000 4.407000 4.995000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[20]




Set output delay: 0.039ns max, and -0.099ns min. 
92083 2 2 2
Setup check
92093 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[19]
92093 18.834000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[19]
92095 18.834000 29.105000 10.271000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[19]



Hold check
92141 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[19]
92143 0.394000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[19]
92145 0.394000 4.454000 4.848000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[19]




Set output delay: 0.032ns max, and -0.094ns min. 
92191 2 2 2
Setup check
92201 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[18]
92201 18.975000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[18]
92203 18.975000 29.112000 10.137000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[18]



Hold check
92249 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[18]
92251 0.307000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[18]
92253 0.307000 4.449000 4.756000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[18]




Set output delay: 0.032ns max, and -0.094ns min. 
92299 2 2 2
Setup check
92309 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[17]
92309 18.697000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[17]
92311 18.697000 29.112000 10.415000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[17]



Hold check
92357 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[17]
92359 0.436000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[17]
92361 0.436000 4.449000 4.885000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[17]




Set output delay: 0.03ns max, and -0.094ns min. 
92407 2 2 2
Setup check
92417 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[16]
92417 18.717000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[16]
92419 18.717000 29.114000 10.397000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[16]



Hold check
92465 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[16]
92467 0.457000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[16]
92469 0.457000 4.449000 4.906000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[16]




Set output delay: 0.053ns max, and -0.092ns min. 
92515 2 2 2
Setup check
92525 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[15]
92525 18.455000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[15]
92527 18.455000 29.091000 10.636000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[15]



Hold check
92573 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[15]
92575 0.611000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[15]
92577 0.611000 4.447000 5.058000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[15]




Set output delay: 0.042ns max, and -0.094ns min. 
92623 2 2 2
Setup check
92633 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[14]
92633 18.289000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[14]
92635 18.289000 29.102000 10.813000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[14]



Hold check
92681 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[14]
92683 0.666000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[14]
92685 0.666000 4.449000 5.115000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[14]




Set output delay: -0.004ns max, and -0.105ns min. 
92731 2 2 2
Setup check
92741 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[13]
92741 18.542000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[13]
92743 18.542000 29.148000 10.606000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[13]



Hold check
92789 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[13]
92791 0.532000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[13]
92793 0.532000 4.460000 4.992000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[13]




Set output delay: 0.002ns max, and -0.102ns min. 
92839 2 2 2
Setup check
92849 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[12]
92849 18.455000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[12]
92851 18.455000 29.142000 10.687000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[12]



Hold check
92897 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[12]
92899 0.579000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[12]
92901 0.579000 4.457000 5.036000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[12]




Set output delay: -0.014ns max, and -0.109ns min. 
92947 2 2 2
Setup check
92957 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[11]
92957 18.640000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[11]
92959 18.640000 29.158000 10.518000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[11]



Hold check
93005 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[11]
93007 0.460000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[11]
93009 0.460000 4.464000 4.924000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[11]




Set output delay: -0.007ns max, and -0.106ns min. 
93055 2 2 2
Setup check
93065 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[10]
93065 18.503000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[10]
93067 18.503000 29.151000 10.648000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[10]



Hold check
93113 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[10]
93115 0.550000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[10]
93117 0.550000 4.461000 5.011000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[10]




Set output delay: 0.042ns max, and -0.091ns min. 
93163 2 2 2
Setup check
93173 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[9]
93173 18.454000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[9]
93175 18.454000 29.102000 10.648000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[9]



Hold check
93221 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[9]
93223 0.624000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[9]
93225 0.624000 4.446000 5.070000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[9]




Set output delay: 0.042ns max, and -0.087ns min. 
93271 2 2 2
Setup check
93281 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[8]
93281 18.572000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[8]
93283 18.572000 29.102000 10.530000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[8]



Hold check
93329 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[8]
93331 0.521000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[8]
93333 0.521000 4.442000 4.963000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[8]




Set output delay: 0.111ns max, and -0.063ns min. 
93379 2 2 2
Setup check
93389 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[7]
93389 18.706000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[7]
93391 18.706000 29.033000 10.327000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[7]



Hold check
93437 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[7]
93439 0.432000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[7]
93441 0.432000 4.418000 4.850000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[7]




Set output delay: 0.2ns max, and -0.061ns min. 
93487 2 2 2
Setup check
93497 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[6]
93497 18.737000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[6]
93499 18.737000 28.944000 10.207000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[6]



Hold check
93545 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[6]
93547 0.374000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[6]
93549 0.374000 4.416000 4.790000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[6]




Set output delay: 0.12ns max, and -0.065ns min. 
93595 2 2 2
Setup check
93605 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[5]
93605 18.712000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[5]
93607 18.712000 29.024000 10.312000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[5]



Hold check
93653 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[5]
93655 0.404000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[5]
93657 0.404000 4.420000 4.824000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[5]




Set output delay: 0.117ns max, and -0.065ns min. 
93703 2 2 2
Setup check
93713 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[4]
93713 19.022000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[4]
93715 19.022000 29.027000 10.005000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[4]



Hold check
93761 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[4]
93763 0.263000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[4]
93765 0.263000 4.420000 4.683000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[4]




Set output delay: 0.033ns max, and -0.1ns min. 
93811 2 2 2
Setup check
93821 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[3]
93821 18.955000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[3]
93823 18.955000 29.111000 10.156000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[3]



Hold check
93869 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[3]
93871 0.299000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[3]
93873 0.299000 4.455000 4.754000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[3]




Set output delay: 0.04ns max, and -0.088ns min. 
93919 2 2 2
Setup check
93929 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[2]
93929 18.493000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[2]
93931 18.493000 29.104000 10.611000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[2]



Hold check
93977 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[2]
93979 0.539000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[2]
93981 0.539000 4.443000 4.982000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[2]




Set output delay: 0.061ns max, and -0.092ns min. 
94027 2 2 2
Setup check
94037 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[1]
94037 18.591000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[1]
94039 18.591000 29.083000 10.492000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[1]



Hold check
94085 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[1]
94087 0.531000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[1]
94089 0.531000 4.447000 4.978000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[1]




Set output delay: 0.048ns max, and -0.087ns min. 
94135 2 2 2
Setup check
94145 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[0]
94145 18.208000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[0]
94147 18.208000 29.096000 10.888000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[0]



Hold check
94193 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[0]
94195 0.713000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[0]
94197 0.713000 4.442000 5.155000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wdata[0]




Set output delay: 0.989ns max, and -0.058ns min. 
94243 2 2 2
Setup check
94253 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wr_rdn
94253 17.755000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wr_rdn
94255 17.755000 28.155000 10.400000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wr_rdn



Hold check
94301 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wr_rdn
94303 0.475000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wr_rdn
94305 0.475000 4.413000 4.888000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.C_dqsgr_apb_wr_rdn




Set output delay: 0.9ns max, and -0.088ns min. 
94351 2 2 2
Setup check
94361 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[9]
94361 18.330000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[9]
94363 18.330000 28.239000 9.909000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[9]



Hold check
94409 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[9]
94411 0.189000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[9]
94413 0.189000 4.441000 4.630000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[9]




Set output delay: 0.919ns max, and -0.095ns min. 
94459 2 2 2
Setup check
94469 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[8]
94469 18.231000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[8]
94471 18.231000 28.220000 9.989000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[8]



Hold check
94517 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[8]
94519 0.232000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[8]
94521 0.232000 4.448000 4.680000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[8]




Set output delay: 0.948ns max, and -0.086ns min. 
94567 2 2 2
Setup check
94577 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[7]
94577 17.801000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[7]
94579 17.801000 28.191000 10.390000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[7]



Hold check
94625 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[7]
94627 0.480000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[7]
94629 0.480000 4.439000 4.919000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[7]




Set output delay: 0.924ns max, and -0.09ns min. 
94675 2 2 2
Setup check
94685 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[6]
94685 18.115000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[6]
94687 18.115000 28.215000 10.100000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[6]



Hold check
94733 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[6]
94735 0.295000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[6]
94737 0.295000 4.443000 4.738000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[6]




Set output delay: 0.822ns max, and -0.045ns min. 
94783 2 2 2
Setup check
94793 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[5]
94793 18.137000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[5]
94795 18.137000 28.317000 10.180000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[5]



Hold check
94841 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[5]
94843 0.381000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[5]
94845 0.381000 4.398000 4.779000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[5]




Set output delay: 1.081ns max, and -0.046ns min. 
94891 2 2 2
Setup check
94901 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[4]
94901 18.043000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[4]
94903 18.043000 28.058000 10.015000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[4]



Hold check
94949 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[4]
94951 0.279000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[4]
94953 0.279000 4.399000 4.678000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[4]




Set output delay: 1.023ns max, and -0.089ns min. 
94999 2 2 2
Setup check
95009 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[3]
95009 17.935000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[3]
95011 17.935000 28.116000 10.181000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[3]



Hold check
95057 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[3]
95059 0.332000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[3]
95061 0.332000 4.442000 4.774000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[3]




Set output delay: 1.014ns max, and -0.031ns min. 
95107 2 2 2
Setup check
95117 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[2]
95117 18.053000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[2]
95119 18.053000 28.125000 10.072000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[2]



Hold check
95165 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[2]
95167 0.356000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[2]
95169 0.356000 4.384000 4.740000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[2]




Set output delay: 1.014ns max, and -0.038ns min. 
95215 2 2 2
Setup check
95225 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[1]
95225 18.237000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[1]
95227 18.237000 28.125000 9.888000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[1]



Hold check
95273 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[1]
95275 0.193000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[1]
95277 0.193000 4.391000 4.584000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[1]




Set output delay: 1.011ns max, and -0.087ns min. 
95323 2 2 2
Setup check
95333 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[0]
95333 17.894000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[0]
95335 17.894000 28.128000 10.234000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[0]



Hold check
95381 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[0]
95383 0.371000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[0]
95385 0.371000 4.440000 4.811000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_addr[0]




Set output delay: 0.944ns max, and -0.093ns min. 
95431 2 2 2
Setup check
95441 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_enable
95441 17.839000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_enable
95443 17.839000 28.195000 10.356000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_enable



Hold check
95489 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_enable
95491 0.385000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_enable
95493 0.385000 4.446000 4.831000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_enable




Set output delay: 0.257ns max, and -0.064ns min. 
95539 2 2 2
Setup check
95549 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[30]
95549 18.471000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[30]
95551 18.471000 28.882000 10.411000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[30]



Hold check
95597 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[30]
95599 0.484000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[30]
95601 0.484000 4.417000 4.901000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[30]




Set output delay: 0.369ns max, and -0.042ns min. 
95647 2 2 2
Setup check
95657 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[29]
95657 17.415000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[29]
95659 17.415000 28.770000 11.355000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[29]



Hold check
95705 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[29]
95707 1.019000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[29]
95709 1.019000 4.395000 5.414000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[29]




Set output delay: 0.201ns max, and -0.04ns min. 
95755 2 2 2
Setup check
95765 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[28]
95765 18.607000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[28]
95767 18.607000 28.938000 10.331000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[28]



Hold check
95813 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[28]
95815 0.493000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[28]
95817 0.493000 4.393000 4.886000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[28]




Set output delay: 0.241ns max, and -0.046ns min. 
95863 2 2 2
Setup check
95873 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[27]
95873 18.499000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[27]
95875 18.499000 28.898000 10.399000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[27]



Hold check
95921 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[27]
95923 0.503000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[27]
95925 0.503000 4.399000 4.902000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[27]




Set output delay: 0.18ns max, and -0.047ns min. 
95971 2 2 2
Setup check
95981 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[26]
95981 18.392000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[26]
95983 18.392000 28.959000 10.567000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[26]



Hold check
96029 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[26]
96031 0.591000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[26]
96033 0.591000 4.400000 4.991000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[26]




Set output delay: 0.221ns max, and -0.036ns min. 
96079 2 2 2
Setup check
96089 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[25]
96089 18.178000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[25]
96091 18.178000 28.918000 10.740000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[25]



Hold check
96137 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[25]
96139 0.695000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[25]
96141 0.695000 4.389000 5.084000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[25]




Set output delay: 0.158ns max, and -0.066ns min. 
96187 2 2 2
Setup check
96197 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[24]
96197 18.774000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[24]
96199 18.774000 28.981000 10.207000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[24]



Hold check
96245 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[24]
96247 0.435000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[24]
96249 0.435000 4.419000 4.854000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[24]




Set output delay: 0.08ns max, and -0.09ns min. 
96295 2 2 2
Setup check
96305 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[23]
96305 18.869000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[23]
96307 18.869000 29.059000 10.190000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[23]



Hold check
96353 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[23]
96355 0.346000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[23]
96357 0.346000 4.443000 4.789000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[23]




Set output delay: 0.19ns max, and -0.071ns min. 
96403 2 2 2
Setup check
96413 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[22]
96413 18.373000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[22]
96415 18.373000 28.949000 10.576000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[22]



Hold check
96461 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[22]
96463 0.554000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[22]
96465 0.554000 4.424000 4.978000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[22]




Set output delay: 0.21ns max, and -0.036ns min. 
96511 2 2 2
Setup check
96521 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[21]
96521 18.631000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[21]
96523 18.631000 28.929000 10.298000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[21]



Hold check
96569 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[21]
96571 0.459000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[21]
96573 0.459000 4.389000 4.848000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[21]




Set output delay: 0.192ns max, and -0.052ns min. 
96619 2 2 2
Setup check
96629 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[20]
96629 18.447000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[20]
96631 18.447000 28.947000 10.500000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[20]



Hold check
96677 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[20]
96679 0.569000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[20]
96681 0.569000 4.405000 4.974000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[20]




Set output delay: 0.039ns max, and -0.099ns min. 
96727 2 2 2
Setup check
96737 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[19]
96737 18.641000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[19]
96739 18.641000 29.100000 10.459000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[19]



Hold check
96785 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[19]
96787 0.509000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[19]
96789 0.509000 4.452000 4.961000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[19]




Set output delay: 0.032ns max, and -0.094ns min. 
96835 2 2 2
Setup check
96845 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[18]
96845 18.595000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[18]
96847 18.595000 29.107000 10.512000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[18]



Hold check
96893 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[18]
96895 0.515000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[18]
96897 0.515000 4.447000 4.962000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[18]




Set output delay: 0.032ns max, and -0.094ns min. 
96943 2 2 2
Setup check
96953 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[17]
96953 18.626000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[17]
96955 18.626000 29.107000 10.481000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[17]



Hold check
97001 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[17]
97003 0.473000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[17]
97005 0.473000 4.447000 4.920000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[17]




Set output delay: 0.03ns max, and -0.094ns min. 
97051 2 2 2
Setup check
97061 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[16]
97061 18.875000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[16]
97063 18.875000 29.109000 10.234000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[16]



Hold check
97109 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[16]
97111 0.354000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[16]
97113 0.354000 4.447000 4.801000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[16]




Set output delay: 0.053ns max, and -0.092ns min. 
97159 2 2 2
Setup check
97169 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[15]
97169 18.855000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[15]
97171 18.855000 29.086000 10.231000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[15]



Hold check
97217 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[15]
97219 0.341000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[15]
97221 0.341000 4.445000 4.786000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[15]




Set output delay: 0.042ns max, and -0.094ns min. 
97267 2 2 2
Setup check
97277 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[14]
97277 18.905000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[14]
97279 18.905000 29.097000 10.192000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[14]



Hold check
97325 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[14]
97327 0.353000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[14]
97329 0.353000 4.447000 4.800000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[14]




Set output delay: -0.004ns max, and -0.105ns min. 
97375 2 2 2
Setup check
97385 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[13]
97385 18.005000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[13]
97387 18.005000 29.143000 11.138000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[13]



Hold check
97433 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[13]
97435 0.807000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[13]
97437 0.807000 4.458000 5.265000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[13]




Set output delay: 0.002ns max, and -0.102ns min. 
97483 2 2 2
Setup check
97493 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[12]
97493 18.892000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[12]
97495 18.892000 29.137000 10.245000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[12]



Hold check
97541 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[12]
97543 0.354000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[12]
97545 0.354000 4.455000 4.809000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[12]




Set output delay: -0.014ns max, and -0.109ns min. 
97591 2 2 2
Setup check
97601 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[11]
97601 18.913000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[11]
97603 18.913000 29.153000 10.240000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[11]



Hold check
97649 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[11]
97651 0.323000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[11]
97653 0.323000 4.462000 4.785000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[11]




Set output delay: -0.007ns max, and -0.106ns min. 
97699 2 2 2
Setup check
97709 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[10]
97709 18.776000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[10]
97711 18.776000 29.146000 10.370000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[10]



Hold check
97757 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[10]
97759 0.430000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[10]
97761 0.430000 4.459000 4.889000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[10]




Set output delay: 0.042ns max, and -0.091ns min. 
97807 2 2 2
Setup check
97817 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[9]
97817 18.812000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[9]
97819 18.812000 29.097000 10.285000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[9]



Hold check
97865 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[9]
97867 0.387000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[9]
97869 0.387000 4.444000 4.831000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[9]




Set output delay: 0.042ns max, and -0.087ns min. 
97915 2 2 2
Setup check
97925 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[8]
97925 18.672000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[8]
97927 18.672000 29.097000 10.425000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[8]



Hold check
97973 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[8]
97975 0.505000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[8]
97977 0.505000 4.440000 4.945000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[8]




Set output delay: 0.111ns max, and -0.063ns min. 
98023 2 2 2
Setup check
98033 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[7]
98033 18.374000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[7]
98035 18.374000 29.028000 10.654000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[7]



Hold check
98081 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[7]
98083 0.615000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[7]
98085 0.615000 4.416000 5.031000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[7]




Set output delay: 0.2ns max, and -0.061ns min. 
98131 2 2 2
Setup check
98141 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[6]
98141 18.412000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[6]
98143 18.412000 28.939000 10.527000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[6]



Hold check
98189 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[6]
98191 0.555000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[6]
98193 0.555000 4.414000 4.969000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[6]




Set output delay: 0.12ns max, and -0.065ns min. 
98239 2 2 2
Setup check
98249 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[5]
98249 18.581000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[5]
98251 18.581000 29.019000 10.438000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[5]



Hold check
98297 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[5]
98299 0.477000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[5]
98301 0.477000 4.418000 4.895000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[5]




Set output delay: 0.117ns max, and -0.065ns min. 
98347 2 2 2
Setup check
98357 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[4]
98357 18.444000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[4]
98359 18.444000 29.022000 10.578000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[4]



Hold check
98405 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[4]
98407 0.631000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[4]
98409 0.631000 4.418000 5.049000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[4]




Set output delay: 0.033ns max, and -0.1ns min. 
98455 2 2 2
Setup check
98465 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[3]
98465 18.243000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[3]
98467 18.243000 29.106000 10.863000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[3]



Hold check
98513 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[3]
98515 0.661000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[3]
98517 0.661000 4.453000 5.114000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[3]




Set output delay: 0.04ns max, and -0.088ns min. 
98563 2 2 2
Setup check
98573 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[2]
98573 18.166000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[2]
98575 18.166000 29.099000 10.933000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[2]



Hold check
98621 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[2]
98623 0.722000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[2]
98625 0.722000 4.441000 5.163000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[2]




Set output delay: 0.061ns max, and -0.092ns min. 
98671 2 2 2
Setup check
98681 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[1]
98681 18.831000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[1]
98683 18.831000 29.078000 10.247000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[1]



Hold check
98729 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[1]
98731 0.403000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[1]
98733 0.403000 4.445000 4.848000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[1]




Set output delay: 0.048ns max, and -0.087ns min. 
98779 2 2 2
Setup check
98789 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[0]
98789 18.614000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[0]
98791 18.614000 29.091000 10.477000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[0]



Hold check
98837 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[0]
98839 0.501000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[0]
98841 0.501000 4.440000 4.941000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wdata[0]




Set output delay: 0.989ns max, and -0.058ns min. 
98887 2 2 2
Setup check
98897 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wr_rdn
98897 17.859000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wr_rdn
98899 17.859000 28.150000 10.291000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wr_rdn



Hold check
98945 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wr_rdn
98947 0.421000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wr_rdn
98949 0.421000 4.411000 4.832000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.D_dqsgr_apb_wr_rdn




Set output delay: 1.352ns max, and 0.071ns min. 
98995 2 2 2
Setup check
99005 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[10]
99005 16.578000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[10]
99007 16.578000 27.793000 11.215000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[10]



Hold check
99053 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[10]
99055 1.008000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[10]
99057 1.008000 4.284000 5.292000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[10]




Set output delay: 1.518ns max, and 0.103ns min. 
99103 2 2 2
Setup check
99113 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[9]
99113 16.966000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[9]
99115 16.966000 27.627000 10.661000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[9]



Hold check
99161 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[9]
99163 0.789000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[9]
99165 0.789000 4.252000 5.041000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[9]




Set output delay: 1.502ns max, and 0.117ns min. 
99211 2 2 2
Setup check
99221 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[8]
99221 16.890000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[8]
99223 16.890000 27.643000 10.753000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[8]



Hold check
99269 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[8]
99271 0.871000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[8]
99273 0.871000 4.238000 5.109000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[8]




Set output delay: 1.456ns max, and 0.124ns min. 
99319 2 2 2
Setup check
99329 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[7]
99329 16.702000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[7]
99331 16.702000 27.689000 10.987000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[7]



Hold check
99377 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[7]
99379 1.035000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[7]
99381 1.035000 4.231000 5.266000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[7]




Set output delay: 1.5ns max, and 0.116ns min. 
99427 2 2 2
Setup check
99437 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[6]
99437 16.672000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[6]
99439 16.672000 27.645000 10.973000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[6]



Hold check
99485 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[6]
99487 1.035000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[6]
99489 1.035000 4.239000 5.274000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[6]




Set output delay: 1.378ns max, and 0.079ns min. 
99535 2 2 2
Setup check
99545 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[5]
99545 16.960000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[5]
99547 16.960000 27.767000 10.807000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[5]



Hold check
99593 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[5]
99595 0.851000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[5]
99597 0.851000 4.276000 5.127000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[5]




Set output delay: 1.517ns max, and 0.074ns min. 
99643 2 2 2
Setup check
99653 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[4]
99653 17.096000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[4]
99655 17.096000 27.628000 10.532000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[4]



Hold check
99701 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[4]
99703 0.681000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[4]
99705 0.681000 4.281000 4.962000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[4]




Set output delay: 1.328ns max, and 0.095ns min. 
99751 2 2 2
Setup check
99761 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[3]
99761 17.099000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[3]
99763 17.099000 27.817000 10.718000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[3]



Hold check
99809 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[3]
99811 0.794000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[3]
99813 0.794000 4.260000 5.054000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[3]




Set output delay: 1.179ns max, and -0.02ns min. 
99859 2 2 2
Setup check
99869 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[2]
99869 17.393000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[2]
99871 17.393000 27.966000 10.573000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[2]



Hold check
99917 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[2]
99919 0.632000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[2]
99921 0.632000 4.375000 5.007000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[2]




Set output delay: 1.388ns max, and 0.048ns min. 
99967 2 2 2
Setup check
99977 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[1]
99977 17.662000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[1]
99979 17.662000 27.757000 10.095000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[1]



Hold check
100025 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[1]
100027 0.401000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[1]
100029 0.401000 4.307000 4.708000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[1]




Set output delay: 1.27ns max, and 0.04ns min. 
100075 2 2 2
Setup check
100085 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[0]
100085 17.479000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[0]
100087 17.479000 27.875000 10.396000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[0]



Hold check
100133 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[0]
100135 0.589000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_133.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[0]
100137 0.589000 4.315000 4.904000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_addr[0]




Set output delay: 1.602ns max, and 0.048ns min. 
100183 2 2 2
Setup check
100193 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_enable
100193 16.811000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_enable
100195 16.811000 27.543000 10.732000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_enable



Hold check
100241 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_enable
100243 0.731000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_enable
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state_reg_syn_6.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_enable
100245 0.731000 4.307000 5.038000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/state u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_enable




Set output delay: 1.576ns max, and 0.047ns min. 
100291 32 2 2
Setup check
100301 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_sel
100301 14.737000 16 3
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_sel
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_sel
100303 14.737000 27.569000 12.832000 3 4
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[22] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg16_syn_153.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg23_syn_149.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_sel2_syn_3.ia
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_sel2 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_sel

Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_130.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_sel
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_130.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_sel
100355 14.776000 27.569000 12.793000 2 3
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[15] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/apb3Router_1/reg0_syn_15.ib
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_6 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_sel2_syn_3.ib
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_sel2 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_sel

Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_sel
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_sel
100405 14.777000 27.569000 12.792000 3 4
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[21] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg16_syn_153.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_2 u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg23_syn_149.ia
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_sel2_syn_3.ia
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_sel2 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_sel



Hold check
100457 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_sel
100459 0.826000 16 3
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_127.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_sel
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_127.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_sel
100461 0.826000 4.308000 5.134000 1 2
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[14]_dup_11 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_sel2_syn_3.imb
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_sel2 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_sel

Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_124.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_sel
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_124.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_sel
100509 0.958000 4.308000 5.266000 1 2
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[13]_dup_13 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_sel2_syn_3.ic
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_sel2 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_sel

Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_sel
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg0_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_sel
100557 1.162000 4.308000 5.470000 2 3
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_address[20] u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_cpu/reg23_syn_149.ic
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_ready_n_syn_4 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_sel2_syn_3.ia
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/pzq_apb_sel2 u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_sel




Set output delay: 0.386ns max, and 0.052ns min. 
100607 2 2 2
Setup check
100617 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[31]
100617 17.484000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[31]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[31]
100619 17.484000 28.759000 11.275000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[31] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[31]



Hold check
100665 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[31]
100667 1.028000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[31]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[31]
100669 1.028000 4.303000 5.331000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[31] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[31]




Set output delay: 0.246ns max, and 0.008ns min. 
100715 2 2 2
Setup check
100725 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[30]
100725 17.208000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[30]
100727 17.208000 28.899000 11.691000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[30]



Hold check
100773 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[30]
100775 1.242000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[30]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[30]
100777 1.242000 4.347000 5.589000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[30] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[30]




Set output delay: 0.409ns max, and 0.038ns min. 
100823 2 2 2
Setup check
100833 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[29]
100833 17.327000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[29]
100835 17.327000 28.736000 11.409000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[29]



Hold check
100881 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[29]
100883 1.103000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[29]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[29]
100885 1.103000 4.317000 5.420000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[29] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[29]




Set output delay: 0.386ns max, and 0.037ns min. 
100931 2 2 2
Setup check
100941 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[28]
100941 17.005000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[28]
100943 17.005000 28.759000 11.754000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[28]



Hold check
100989 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[28]
100991 1.305000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[28]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[28]
100993 1.305000 4.318000 5.623000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[28] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[28]




Set output delay: 0.243ns max, and 0.007ns min. 
101039 2 2 2
Setup check
101049 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[27]
101049 18.669000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[27]
101051 18.669000 28.902000 10.233000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[27]



Hold check
101097 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[27]
101099 0.445000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[27]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[27]
101101 0.445000 4.348000 4.793000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[27] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[27]




Set output delay: 0.427ns max, and 0.063ns min. 
101147 2 2 2
Setup check
101157 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[26]
101157 18.410000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[26]
101159 18.410000 28.718000 10.308000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[26]



Hold check
101205 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[26]
101207 0.549000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[26]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_164.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[26]
101209 0.549000 4.292000 4.841000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[26] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[26]




Set output delay: 0.413ns max, and 0.047ns min. 
101255 2 2 2
Setup check
101265 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[25]
101265 18.465000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[25]
101267 18.465000 28.732000 10.267000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[25]



Hold check
101313 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[25]
101315 0.528000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[25]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[25]
101317 0.528000 4.308000 4.836000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[25] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[25]




Set output delay: 0.555ns max, and 0.063ns min. 
101363 2 2 2
Setup check
101373 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[24]
101373 17.352000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[24]
101375 17.352000 28.590000 11.238000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[24]



Hold check
101421 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[24]
101423 1.112000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[24]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_167.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[24]
101425 1.112000 4.292000 5.404000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[24] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[24]




Set output delay: 0.265ns max, and 0.01ns min. 
101471 2 2 2
Setup check
101481 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[23]
101481 17.965000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[23]
101483 17.965000 28.880000 10.915000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[23]



Hold check
101529 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[23]
101531 0.839000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[23]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[23]
101533 0.839000 4.345000 5.184000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[23] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[23]




Set output delay: 0.689ns max, and 0.071ns min. 
101579 2 2 2
Setup check
101589 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[22]
101589 17.237000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[22]
101591 17.237000 28.456000 11.219000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[22]



Hold check
101637 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[22]
101639 1.048000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[22]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_170.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[22]
101641 1.048000 4.284000 5.332000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[22] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[22]




Set output delay: 0.427ns max, and 0.065ns min. 
101687 2 2 2
Setup check
101697 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[21]
101697 17.460000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[21]
101699 17.460000 28.718000 11.258000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[21]



Hold check
101745 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[21]
101747 1.085000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[21]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[21]
101749 1.085000 4.290000 5.375000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[21] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[21]




Set output delay: 0.453ns max, and 0.057ns min. 
101795 2 2 2
Setup check
101805 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[20]
101805 17.131000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[20]
101807 17.131000 28.692000 11.561000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[20]



Hold check
101853 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[20]
101855 1.239000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[20]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_173.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[20]
101857 1.239000 4.298000 5.537000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[20] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[20]




Set output delay: 0.546ns max, and 0.076ns min. 
101903 2 2 2
Setup check
101913 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[19]
101913 17.987000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[19]
101915 17.987000 28.599000 10.612000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[19]



Hold check
101961 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[19]
101963 0.713000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[19]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[19]
101965 0.713000 4.279000 4.992000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[19] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[19]




Set output delay: 0.508ns max, and 0.07ns min. 
102011 2 2 2
Setup check
102021 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[18]
102021 17.250000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[18]
102023 17.250000 28.637000 11.387000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[18]



Hold check
102069 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[18]
102071 1.127000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[18]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_176.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[18]
102073 1.127000 4.285000 5.412000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[18] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[18]




Set output delay: 0.47ns max, and 0.067ns min. 
102119 2 2 2
Setup check
102129 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[17]
102129 16.833000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[17]
102131 16.833000 28.675000 11.842000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[17]



Hold check
102177 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[17]
102179 1.352000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[17]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[17]
102181 1.352000 4.288000 5.640000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[17] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[17]




Set output delay: 0.217ns max, and -0.007ns min. 
102227 2 2 2
Setup check
102237 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[16]
102237 17.909000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[16]
102239 17.909000 28.928000 11.019000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[16]



Hold check
102285 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[16]
102287 0.862000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[16]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_135.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[16]
102289 0.862000 4.362000 5.224000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[16] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[16]




Set output delay: 0.228ns max, and 0.004ns min. 
102335 2 2 2
Setup check
102345 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[15]
102345 16.900000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[15]
102347 16.900000 28.917000 12.017000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[15]



Hold check
102393 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[15]
102395 1.485000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[15]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[15]
102397 1.485000 4.351000 5.836000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[15] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[15]




Set output delay: 0.458ns max, and 0.067ns min. 
102443 2 2 2
Setup check
102453 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[14]
102453 17.051000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[14]
102455 17.051000 28.687000 11.636000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[14]



Hold check
102501 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[14]
102503 1.256000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[14]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_138.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[14]
102505 1.256000 4.288000 5.544000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[14] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[14]




Set output delay: 0.179ns max, and -0.011ns min. 
102551 2 2 2
Setup check
102561 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[13]
102561 17.638000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[13]
102563 17.638000 28.966000 11.328000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[13]



Hold check
102609 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[13]
102611 0.995000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[13]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_141.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[13]
102613 0.995000 4.366000 5.361000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[13] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[13]




Set output delay: 0.227ns max, and 0.009ns min. 
102659 2 2 2
Setup check
102669 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[12]
102669 18.046000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[12]
102671 18.046000 28.918000 10.872000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[12]



Hold check
102717 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[12]
102719 0.859000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[12]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_144.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[12]
102721 0.859000 4.346000 5.205000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[12] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[12]




Set output delay: 0.19ns max, and -0.005ns min. 
102767 2 2 2
Setup check
102777 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[11]
102777 17.328000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[11]
102779 17.328000 28.955000 11.627000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[11]



Hold check
102825 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[11]
102827 1.149000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[11]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_147.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[11]
102829 1.149000 4.360000 5.509000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[11] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[11]




Set output delay: 0.191ns max, and 0.004ns min. 
102875 2 2 2
Setup check
102885 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[10]
102885 17.150000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[10]
102887 17.150000 28.954000 11.804000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[10]



Hold check
102933 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[10]
102935 1.297000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[10]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_150.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[10]
102937 1.297000 4.351000 5.648000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[10] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[10]




Set output delay: 0.252ns max, and 0.008ns min. 
102983 2 2 2
Setup check
102993 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[9]
102993 17.225000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[9]
102995 17.225000 28.893000 11.668000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[9]



Hold check
103041 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[9]
103043 1.250000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[9]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[9]
103045 1.250000 4.347000 5.597000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[9] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[9]




Set output delay: 0.299ns max, and 0.01ns min. 
103091 2 2 2
Setup check
103101 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[8]
103101 17.347000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[8]
103103 17.347000 28.846000 11.499000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[8]



Hold check
103149 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[8]
103151 1.137000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[8]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_153.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[8]
103153 1.137000 4.345000 5.482000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[8] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[8]




Set output delay: 0.269ns max, and 0.016ns min. 
103199 2 2 2
Setup check
103209 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[7]
103209 18.423000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[7]
103211 18.423000 28.876000 10.453000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[7]



Hold check
103257 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[7]
103259 0.567000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[7]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[7]
103261 0.567000 4.339000 4.906000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[7] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[7]




Set output delay: 0.398ns max, and 0.032ns min. 
103307 2 2 2
Setup check
103317 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[6]
103317 18.317000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[6]
103319 18.317000 28.747000 10.430000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[6]



Hold check
103365 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[6]
103367 0.580000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[6]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_156.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[6]
103369 0.580000 4.323000 4.903000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[6] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[6]




Set output delay: 0.293ns max, and 0.021ns min. 
103415 2 2 2
Setup check
103425 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[5]
103425 17.663000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[5]
103427 17.663000 28.852000 11.189000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[5]



Hold check
103473 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[5]
103475 0.955000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[5]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[5]
103477 0.955000 4.334000 5.289000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[5] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[5]




Set output delay: 0.207ns max, and -0.001ns min. 
103523 2 2 2
Setup check
103533 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[4]
103533 18.552000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[4]
103535 18.552000 28.938000 10.386000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[4]



Hold check
103581 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[4]
103583 0.518000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[4]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_158.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[4]
103585 0.518000 4.356000 4.874000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[4] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[4]




Set output delay: 0.39ns max, and 0.059ns min. 
103631 2 2 2
Setup check
103641 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[3]
103641 18.568000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[3]
103643 18.568000 28.755000 10.187000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[3]



Hold check
103689 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[3]
103691 0.463000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[3]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[3]
103693 0.463000 4.296000 4.759000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[3] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[3]




Set output delay: 0.307ns max, and 0.035ns min. 
103739 2 2 2
Setup check
103749 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[2]
103749 18.013000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[2]
103751 18.013000 28.838000 10.825000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[2]



Hold check
103797 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[2]
103799 0.761000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[2]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_161.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[2]
103801 0.761000 4.320000 5.081000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[2] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[2]




Set output delay: 0.43ns max, and 0.072ns min. 
103847 2 2 2
Setup check
103857 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[1]
103857 17.122000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[1]
103859 17.122000 28.715000 11.593000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[1]



Hold check
103905 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[1]
103907 1.265000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[1]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[1]
103909 1.265000 4.283000 5.548000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[1] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[1]




Set output delay: 0.211ns max, and -0.006ns min. 
103955 2 2 2
Setup check
103965 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[0]
103965 17.307000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[0]
103967 17.307000 28.934000 11.627000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[0]



Hold check
104013 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[0]
104015 1.198000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[0]
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/reg1_syn_132.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[0]
104017 1.198000 4.361000 5.559000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_data[0] u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wdata[0]




Set output delay: 1.58ns max, and 0.053ns min. 
104063 2 2 2
Setup check
104073 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wr_rdn
104073 16.766000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wr_rdn
104075 16.766000 27.565000 10.799000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wr_rdn



Hold check
104121 1
Endpoint: u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wr_rdn
104123 0.793000 1 1
Timing path: u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk->u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wr_rdn
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write_reg_syn_7.clk
u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wr_rdn
104125 0.793000 4.302000 5.095000 0 1
u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_apbBridge/io_pipelinedMemoryBus_cmd_halfPipe_regs_payload_write u_uifdma_axi_ddr/u_ddr_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes.pzq_apb_wr_rdn





Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  u_uifdma_axi_ddr/u_ddr_phy/hctrl_clk (133.3MHz)        7.490ns     133.511MHz        0.794ns     12159        0.000ns
	  S_hdmi_clk (150.2MHz)                          6.657ns     150.218MHz        0.665ns      4075        0.000ns
	  cpu_clk_70m (34.9MHz)                         11.852ns      84.374MHz        0.463ns      1484        0.000ns
	  u_uifdma_axi_ddr/u_ddr_phy/mcu_clk (50.0MHz)       12.621ns      79.233MHz        0.434ns       811        0.000ns
	  hs_rx_clk1 (50.0MHz)                           6.411ns     155.982MHz        0.357ns       537        0.000ns
	  S_serial_clk (751.9MHz)                        1.291ns     774.593MHz        0.171ns        30        0.000ns
	Minimum input arrival time before clock: 5.049ns
	Maximum output required time after clock: 5.660ns
	Maximum combinational path delay: no constraint path
Warning: No clock constraint on 4 clock net(s): 
	I_mcu_jtag_tck_dup_1
	I_mcu_jtag_tck_syn_3
	u_write_register/rd_state[4]_syn_127
	u_write_register/rd_state[4]_syn_18

	Exceptions:
		Check Type:	MAX
		----------------------------------------------------------------------------------------------------
		       Path Num     Constraint                                                                      
		              0     set_false_path -from [ get_nets {S_hs_rx_clk1} ] -to [ get_regs {u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg} ]
		              0     set_false_path -from [ get_nets {S_hdmi_clk} ] -to [ get_regs {u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg} ]
		              0     set_false_path -from [ get_regs {u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg} ] -to [ get_nets {S_hdmi_clk} ]
		              0     set_false_path -from [ get_regs {vtc_vs} ] -to [ get_regs {u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg} ]
		              0     set_false_path -from [ get_clocks {hctrl_clk} ] -to [ get_clocks {mcu_clk} ]    
		           2003     set_false_path -from [ get_clocks {mcu_clk} ] -to [ get_clocks {hctrl_clk} ]    
		             64     set_false_path -to [ get_pins {u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_phy_loopback_en[*]} ]

		Check Type:	MIN
		----------------------------------------------------------------------------------------------------
		       Path Num     Constraint                                                                      
		              0     set_false_path -from [ get_nets {S_hs_rx_clk1} ] -to [ get_regs {u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg} ]
		              0     set_false_path -from [ get_nets {S_hdmi_clk} ] -to [ get_regs {u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg} ]
		              0     set_false_path -from [ get_regs {u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg} ] -to [ get_nets {S_hdmi_clk} ]
		              0     set_false_path -from [ get_regs {vtc_vs} ] -to [ get_regs {u_uifdma_axi_ddr/u_ddr_phy/u_clk/hctrl_clk_bufg} ]
		              0     set_false_path -from [ get_clocks {hctrl_clk} ] -to [ get_clocks {mcu_clk} ]    
		           2003     set_false_path -from [ get_clocks {mcu_clk} ] -to [ get_clocks {hctrl_clk} ]    
		             64     set_false_path -to [ get_pins {u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_phy_loopback_en[*]} ]
		              0     set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ]
		              0     set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ]
		              0     set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ]
		              0     set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ]
		              0     set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ]
		              0     set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ]
		              0     set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ]
		              0     set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ]
		              0     set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ]
		              0     set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ]
		              0     set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ]
		              0     set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ]
		              0     set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ]
		              0     set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ]
		              0     set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ]
		              0     set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ]
		              0     set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ]
		              0     set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ]

