#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55f1f236bf60 .scope module, "I2C_tb" "I2C_tb" 2 5;
 .timescale 0 0;
v0x55f1f23dc540_0 .var "CLK", 0 0;
v0x55f1f23dc600_0 .var "I2C_ADDR", 6 0;
v0x55f1f23dc710_0 .var "I2C_data_read", 15 0;
v0x55f1f23dc7b0_0 .var "RESET_CPU", 0 0;
v0x55f1f23dc880_0 .var "RESET_TARGET", 0 0;
v0x55f1f23dc970_0 .var "RNW", 0 0;
v0x55f1f23dca40_0 .net "SCL", 0 0, v0x55f1f23d8180_0;  1 drivers
v0x55f1f23dcb30_0 .net "SDA_IN", 0 0, v0x55f1f23dae30_0;  1 drivers
v0x55f1f23dcc20_0 .net "SDA_OE", 0 0, v0x55f1f23d8300_0;  1 drivers
v0x55f1f23dccc0_0 .net "SDA_OUT", 0 0, v0x55f1f23d83c0_0;  1 drivers
v0x55f1f23dcdb0_0 .var "START_STB", 0 0;
v0x55f1f23dce50_0 .var "WR_DATA", 15 0;
v0x55f1f23dcef0_0 .net "reg_addr", 15 0, L_0x55f1f23de5b0;  1 drivers
v0x55f1f23dcf90_0 .var "transaccion", 31 0;
L_0x55f1f23de5b0 .part/pv L_0x55f1f23de2c0, 0, 5, 16;
S_0x55f1f23b1b40 .scope module, "U0" "CPU_I2C" 2 59, 3 1 0, S_0x55f1f236bf60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "SDA_OUT";
    .port_info 1 /OUTPUT 1 "SDA_OE";
    .port_info 2 /OUTPUT 1 "SCL";
    .port_info 3 /OUTPUT 16 "RD_DATA";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RESET";
    .port_info 6 /INPUT 1 "START_STB";
    .port_info 7 /INPUT 1 "SDA_IN";
    .port_info 8 /INPUT 32 "transaccion";
    .port_info 9 /INPUT 1 "RNW";
    .port_info 10 /INPUT 7 "I2C_ADDR";
    .port_info 11 /INPUT 16 "WR_DATA";
P_0x55f1f23b2d40 .param/l "DIV_FREQ" 1 3 24, +C4<00000000000000000000000000000010>;
P_0x55f1f23b2d80 .param/l "ESCRITURA" 1 3 21, C4<010>;
P_0x55f1f23b2dc0 .param/l "INICIO" 1 3 20, C4<001>;
P_0x55f1f23b2e00 .param/l "LECTURA" 1 3 22, C4<100>;
P_0x55f1f23b2e40 .param/l "STOP" 1 3 23, C4<111>;
L_0x55f1f23dd7a0 .functor AND 1, L_0x55f1f23dd700, v0x55f1f23d8180_0, C4<1>, C4<1>;
L_0x55f1f23dda10 .functor AND 1, v0x55f1f23d8480_0, L_0x55f1f23dd920, C4<1>, C4<1>;
L_0x55f1f23ddae0 .functor AND 1, v0x55f1f23d8180_0, L_0x55f1f23dda10, C4<1>, C4<1>;
v0x55f1f23b4d90_0 .var "ACK1", 0 0;
v0x55f1f23d7920_0 .var "ACK2", 0 0;
v0x55f1f23d79e0_0 .net "CLK", 0 0, v0x55f1f23dc540_0;  1 drivers
v0x55f1f23d7a80_0 .net "I2C_ADDR", 6 0, v0x55f1f23dc600_0;  1 drivers
v0x55f1f23d7b60_0 .var "NXT_ACK1", 0 0;
v0x55f1f23d7c20_0 .var "NXT_ACK2", 0 0;
v0x55f1f23d7ce0_0 .var "NXT_SDA_OE", 0 0;
v0x55f1f23d7da0_0 .var "RD_DATA", 15 0;
v0x55f1f23d7e80_0 .net "RESET", 0 0, v0x55f1f23dc7b0_0;  1 drivers
v0x55f1f23d7f40_0 .net "RNW", 0 0, v0x55f1f23dc970_0;  1 drivers
v0x55f1f23d8000_0 .net "SCL", 0 0, v0x55f1f23d8180_0;  alias, 1 drivers
v0x55f1f23d80c0_0 .var "SCL_anterior", 0 0;
v0x55f1f23d8180_0 .var "SCL_reg", 0 0;
v0x55f1f23d8240_0 .net "SDA_IN", 0 0, v0x55f1f23dae30_0;  alias, 1 drivers
v0x55f1f23d8300_0 .var "SDA_OE", 0 0;
v0x55f1f23d83c0_0 .var "SDA_OUT", 0 0;
v0x55f1f23d8480_0 .var "SDA_OUT_anterior", 0 0;
v0x55f1f23d8540_0 .net "START_CONDITION", 0 0, L_0x55f1f23ddae0;  1 drivers
v0x55f1f23d8600_0 .var "START_CONDITION_ACTIVADA", 0 0;
v0x55f1f23d86c0_0 .net "START_STB", 0 0, v0x55f1f23dcdb0_0;  1 drivers
v0x55f1f23d8780_0 .var "START_STB_d", 0 0;
v0x55f1f23d8840_0 .var "START_STB_reg", 0 0;
v0x55f1f23d8900_0 .net "WR_DATA", 15 0, v0x55f1f23dce50_0;  1 drivers
v0x55f1f23d89e0_0 .net *"_ivl_1", 1 0, L_0x55f1f23dd030;  1 drivers
v0x55f1f23d8ac0_0 .net *"_ivl_13", 1 0, L_0x55f1f23dd4d0;  1 drivers
L_0x7f3de40340a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55f1f23d8ba0_0 .net/2u *"_ivl_14", 1 0, L_0x7f3de40340a8;  1 drivers
L_0x7f3de4034018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55f1f23d8c80_0 .net/2u *"_ivl_2", 1 0, L_0x7f3de4034018;  1 drivers
v0x55f1f23d8d60_0 .net *"_ivl_21", 0 0, L_0x55f1f23dd700;  1 drivers
v0x55f1f23d8e20_0 .net *"_ivl_25", 0 0, L_0x55f1f23dd920;  1 drivers
v0x55f1f23d8ee0_0 .net *"_ivl_7", 1 0, L_0x55f1f23dd290;  1 drivers
L_0x7f3de4034060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55f1f23d8fc0_0 .net/2u *"_ivl_8", 1 0, L_0x7f3de4034060;  1 drivers
v0x55f1f23d90a0_0 .var "cuenta_bits", 4 0;
v0x55f1f23d9180_0 .var "div_freq", 1 0;
v0x55f1f23d9470_0 .net "escritura", 0 0, L_0x55f1f23dd330;  1 drivers
v0x55f1f23d9530_0 .var "estado", 2 0;
v0x55f1f23d9610_0 .net "iniciar", 0 0, L_0x55f1f23dd120;  1 drivers
v0x55f1f23d96d0_0 .net "lectura", 0 0, L_0x55f1f23dd5a0;  1 drivers
v0x55f1f23d9790_0 .net "negedge_SDA_OUT", 0 0, L_0x55f1f23dda10;  1 drivers
v0x55f1f23d9850_0 .net "posedge_SCL", 0 0, L_0x55f1f23dd7a0;  1 drivers
v0x55f1f23d9910_0 .var "prox_SDA_OUT", 0 0;
v0x55f1f23d99d0_0 .var "prox_cuenta_bits", 4 0;
v0x55f1f23d9ab0_0 .var "prox_estado", 2 0;
v0x55f1f23d9b90_0 .net "transaccion", 31 0, v0x55f1f23dcf90_0;  1 drivers
E_0x55f1f23831a0/0 .event anyedge, v0x55f1f23d8540_0, v0x55f1f23d8600_0, v0x55f1f23d9180_0, v0x55f1f23d9530_0;
E_0x55f1f23831a0/1 .event anyedge, v0x55f1f23d90a0_0, v0x55f1f23d83c0_0, v0x55f1f23d8300_0, v0x55f1f23b4d90_0;
E_0x55f1f23831a0/2 .event anyedge, v0x55f1f23d7920_0, v0x55f1f23d86c0_0, v0x55f1f23d7f40_0, v0x55f1f23d8240_0;
E_0x55f1f23831a0/3 .event anyedge, v0x55f1f23d9850_0, v0x55f1f23d7a80_0, v0x55f1f23d8900_0, v0x55f1f23d9b90_0;
E_0x55f1f23831a0 .event/or E_0x55f1f23831a0/0, E_0x55f1f23831a0/1, E_0x55f1f23831a0/2, E_0x55f1f23831a0/3;
E_0x55f1f2381f50 .event posedge, v0x55f1f23d79e0_0;
L_0x55f1f23dd030 .part v0x55f1f23dcf90_0, 30, 2;
L_0x55f1f23dd120 .cmp/eq 2, L_0x55f1f23dd030, L_0x7f3de4034018;
L_0x55f1f23dd290 .part v0x55f1f23dcf90_0, 28, 2;
L_0x55f1f23dd330 .cmp/eq 2, L_0x55f1f23dd290, L_0x7f3de4034060;
L_0x55f1f23dd4d0 .part v0x55f1f23dcf90_0, 28, 2;
L_0x55f1f23dd5a0 .cmp/eq 2, L_0x55f1f23dd4d0, L_0x7f3de40340a8;
L_0x55f1f23dd700 .reduce/nor v0x55f1f23d80c0_0;
L_0x55f1f23dd920 .reduce/nor v0x55f1f23d83c0_0;
S_0x55f1f23d9df0 .scope module, "U1" "TARGET_I2C" 2 77, 4 1 0, S_0x55f1f236bf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SDA_OUT";
    .port_info 1 /INPUT 1 "SDA_OE";
    .port_info 2 /INPUT 1 "SCL";
    .port_info 3 /INPUT 16 "RD_DATA";
    .port_info 4 /INPUT 7 "I2C_ADDR";
    .port_info 5 /INPUT 1 "CLK";
    .port_info 6 /INPUT 1 "RESET";
    .port_info 7 /OUTPUT 1 "SDA_IN";
    .port_info 8 /OUTPUT 5 "reg_addr";
    .port_info 9 /OUTPUT 16 "WR_DATA";
P_0x55f1f23d9fa0 .param/l "ENVIAR_BITS" 1 4 18, C4<100>;
P_0x55f1f23d9fe0 .param/l "INICIO" 1 4 16, C4<001>;
P_0x55f1f23da020 .param/l "RECIBIR_BITS" 1 4 17, C4<010>;
L_0x55f1f23de510 .functor AND 1, L_0x55f1f23de3f0, v0x55f1f23d8180_0, C4<1>, C4<1>;
v0x55f1f23da3a0_0 .var "ACK1", 0 0;
v0x55f1f23da480_0 .var "ACK2", 0 0;
v0x55f1f23da540_0 .net "CLK", 0 0, v0x55f1f23dc540_0;  alias, 1 drivers
v0x55f1f23da5e0_0 .net "I2C_ADDR", 6 0, v0x55f1f23dc600_0;  alias, 1 drivers
v0x55f1f23da680_0 .var "I2C_ADDR_RECIBIDO", 6 0;
v0x55f1f23da770_0 .var "NXT_ACK1", 0 0;
v0x55f1f23da830_0 .var "NXT_ACK2", 0 0;
v0x55f1f23da8f0_0 .var "NXT_I2C_ADDR_RECIBIDO", 6 0;
v0x55f1f23da9d0_0 .var "NXT_SDA_IN", 0 0;
v0x55f1f23daa90_0 .var "NXT_flag", 0 0;
v0x55f1f23dab50_0 .net "RD_DATA", 15 0, v0x55f1f23dc710_0;  1 drivers
v0x55f1f23dac30_0 .net "RESET", 0 0, v0x55f1f23dc880_0;  1 drivers
v0x55f1f23dacf0_0 .net "SCL", 0 0, v0x55f1f23d8180_0;  alias, 1 drivers
v0x55f1f23dad90_0 .var "SCL_anterior", 0 0;
v0x55f1f23dae30_0 .var "SDA_IN", 0 0;
v0x55f1f23daed0_0 .net "SDA_OE", 0 0, v0x55f1f23d8300_0;  alias, 1 drivers
v0x55f1f23dafa0_0 .net "SDA_OUT", 0 0, v0x55f1f23d83c0_0;  alias, 1 drivers
v0x55f1f23db070_0 .var "SDA_OUT_delay", 0 0;
v0x55f1f23db110_0 .var "SDA_OUT_reg", 0 0;
v0x55f1f23db1b0_0 .var "WR_DATA", 15 0;
L_0x7f3de40340f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55f1f23db270_0 .net/2u *"_ivl_0", 1 0, L_0x7f3de40340f0;  1 drivers
v0x55f1f23db350_0 .net *"_ivl_13", 3 0, L_0x55f1f23de070;  1 drivers
L_0x7f3de4034180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f1f23db430_0 .net *"_ivl_17", 0 0, L_0x7f3de4034180;  1 drivers
v0x55f1f23db510_0 .net *"_ivl_21", 0 0, L_0x55f1f23de3f0;  1 drivers
L_0x7f3de4034138 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55f1f23db5d0_0 .net/2u *"_ivl_4", 1 0, L_0x7f3de4034138;  1 drivers
v0x55f1f23db6b0_0 .var "cuenta_bits", 4 0;
v0x55f1f23db790_0 .net "escritura", 0 0, L_0x55f1f23ddbd0;  1 drivers
v0x55f1f23db850_0 .var "estado", 2 0;
v0x55f1f23db930_0 .var "flag", 0 0;
v0x55f1f23db9f0_0 .net "lectura", 0 0, L_0x55f1f23ddd70;  1 drivers
v0x55f1f23dbab0_0 .net "op", 1 0, L_0x55f1f23ddf50;  1 drivers
v0x55f1f23dbb90_0 .net "phy_addr", 4 0, L_0x55f1f23de110;  1 drivers
v0x55f1f23dbc70_0 .net "posedge_SCL", 0 0, L_0x55f1f23de510;  1 drivers
v0x55f1f23dbf40_0 .var "prox_cuenta_bits", 4 0;
v0x55f1f23dc020_0 .var "prox_estado", 2 0;
v0x55f1f23dc100_0 .net "reg_addr", 4 0, L_0x55f1f23de2c0;  1 drivers
v0x55f1f23dc1e0_0 .net "start", 1 0, L_0x55f1f23ddeb0;  1 drivers
v0x55f1f23dc2c0_0 .var "transaccion", 31 0;
E_0x55f1f2381a50/0 .event anyedge, v0x55f1f23db850_0, v0x55f1f23db6b0_0, v0x55f1f23da680_0, v0x55f1f23db930_0;
E_0x55f1f2381a50/1 .event anyedge, v0x55f1f23d8240_0, v0x55f1f23da3a0_0, v0x55f1f23da480_0, v0x55f1f23d8300_0;
E_0x55f1f2381a50/2 .event anyedge, v0x55f1f23dbc70_0, v0x55f1f23d83c0_0, v0x55f1f23d7a80_0, v0x55f1f23dab50_0;
E_0x55f1f2381a50 .event/or E_0x55f1f2381a50/0, E_0x55f1f2381a50/1, E_0x55f1f2381a50/2;
E_0x55f1f23803d0 .event posedge, v0x55f1f23d8000_0;
L_0x55f1f23ddbd0 .cmp/eq 2, L_0x55f1f23ddf50, L_0x7f3de40340f0;
L_0x55f1f23ddd70 .cmp/eq 2, L_0x55f1f23ddf50, L_0x7f3de4034138;
L_0x55f1f23ddeb0 .part v0x55f1f23dc2c0_0, 30, 2;
L_0x55f1f23ddf50 .part v0x55f1f23dc2c0_0, 28, 2;
L_0x55f1f23de070 .part v0x55f1f23dc2c0_0, 24, 4;
L_0x55f1f23de110 .concat [ 4 1 0 0], L_0x55f1f23de070, L_0x7f3de4034180;
L_0x55f1f23de2c0 .part v0x55f1f23dc2c0_0, 20, 5;
L_0x55f1f23de3f0 .reduce/nor v0x55f1f23dad90_0;
    .scope S_0x55f1f23b1b40;
T_0 ;
    %wait E_0x55f1f2381f50;
    %load/vec4 v0x55f1f23d7e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55f1f23d9530_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f1f23d90a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f1f23d9180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f1f23d80c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f1f23d8480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f1f23d83c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f1f23d8300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f1f23d8840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f1f23d8780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f1f23b4d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f1f23d7920_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55f1f23d9ab0_0;
    %assign/vec4 v0x55f1f23d9530_0, 0;
    %load/vec4 v0x55f1f23d99d0_0;
    %assign/vec4 v0x55f1f23d90a0_0, 0;
    %load/vec4 v0x55f1f23d7ce0_0;
    %assign/vec4 v0x55f1f23d8300_0, 0;
    %load/vec4 v0x55f1f23d9180_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55f1f23d9180_0, 0;
    %load/vec4 v0x55f1f23d8000_0;
    %assign/vec4 v0x55f1f23d80c0_0, 0;
    %load/vec4 v0x55f1f23d83c0_0;
    %assign/vec4 v0x55f1f23d8480_0, 0;
    %load/vec4 v0x55f1f23d9910_0;
    %assign/vec4 v0x55f1f23d83c0_0, 0;
    %load/vec4 v0x55f1f23d86c0_0;
    %assign/vec4 v0x55f1f23d8840_0, 0;
    %load/vec4 v0x55f1f23d8840_0;
    %assign/vec4 v0x55f1f23d8780_0, 0;
    %load/vec4 v0x55f1f23d7b60_0;
    %assign/vec4 v0x55f1f23b4d90_0, 0;
    %load/vec4 v0x55f1f23d7c20_0;
    %assign/vec4 v0x55f1f23d7920_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f1f23b1b40;
T_1 ;
    %wait E_0x55f1f23831a0;
    %load/vec4 v0x55f1f23d8540_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.2, 8;
    %load/vec4 v0x55f1f23d8600_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.2;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1f23d8600_0, 0, 1;
    %load/vec4 v0x55f1f23d9180_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x55f1f23d8180_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1f23d8180_0, 0, 1;
T_1.1 ;
    %load/vec4 v0x55f1f23d9530_0;
    %store/vec4 v0x55f1f23d9ab0_0, 0, 3;
    %load/vec4 v0x55f1f23d90a0_0;
    %store/vec4 v0x55f1f23d99d0_0, 0, 5;
    %load/vec4 v0x55f1f23d83c0_0;
    %store/vec4 v0x55f1f23d9910_0, 0, 1;
    %load/vec4 v0x55f1f23d8300_0;
    %store/vec4 v0x55f1f23d7ce0_0, 0, 1;
    %load/vec4 v0x55f1f23b4d90_0;
    %store/vec4 v0x55f1f23d7b60_0, 0, 1;
    %load/vec4 v0x55f1f23d7920_0;
    %store/vec4 v0x55f1f23d7c20_0, 0, 1;
    %load/vec4 v0x55f1f23d9530_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1f23d7ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1f23d83c0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f1f23d99d0_0, 0, 5;
    %load/vec4 v0x55f1f23d86c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.11, 9;
    %load/vec4 v0x55f1f23d7f40_0;
    %and;
T_1.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55f1f23d9ab0_0, 0, 3;
T_1.9 ;
    %load/vec4 v0x55f1f23d86c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v0x55f1f23d7f40_0;
    %nor/r;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f1f23d9ab0_0, 0, 3;
T_1.12 ;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1f23d7ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1f23d83c0_0, 0, 1;
    %load/vec4 v0x55f1f23d8240_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.18, 10;
    %load/vec4 v0x55f1f23b4d90_0;
    %nor/r;
    %and;
T_1.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.17, 9;
    %load/vec4 v0x55f1f23d7920_0;
    %nor/r;
    %and;
T_1.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %load/vec4 v0x55f1f23d9850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %load/vec4 v0x55f1f23d90a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55f1f23d99d0_0, 0, 5;
    %load/vec4 v0x55f1f23d7a80_0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v0x55f1f23d90a0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %store/vec4 v0x55f1f23d9910_0, 0, 1;
    %load/vec4 v0x55f1f23d90a0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.21, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1f23d9910_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f1f23d99d0_0, 0, 5;
T_1.21 ;
T_1.19 ;
T_1.15 ;
    %load/vec4 v0x55f1f23d8240_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.25, 8;
    %load/vec4 v0x55f1f23b4d90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.25;
    %jmp/0xz  T_1.23, 8;
    %load/vec4 v0x55f1f23d90a0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_1.26, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1f23d7b60_0, 0, 1;
    %load/vec4 v0x55f1f23d9850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.28, 8;
    %load/vec4 v0x55f1f23d90a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55f1f23d99d0_0, 0, 5;
    %load/vec4 v0x55f1f23d8900_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x55f1f23d90a0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %store/vec4 v0x55f1f23d9910_0, 0, 1;
T_1.28 ;
T_1.26 ;
T_1.23 ;
    %load/vec4 v0x55f1f23d8240_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.32, 8;
    %load/vec4 v0x55f1f23d7920_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.32;
    %jmp/0xz  T_1.30, 8;
    %load/vec4 v0x55f1f23d90a0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.33, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1f23d7c20_0, 0, 1;
    %load/vec4 v0x55f1f23d9850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.35, 8;
    %load/vec4 v0x55f1f23d90a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55f1f23d99d0_0, 0, 5;
    %load/vec4 v0x55f1f23d90a0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_1.37, 5;
    %load/vec4 v0x55f1f23d8900_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x55f1f23d90a0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %store/vec4 v0x55f1f23d9910_0, 0, 1;
T_1.37 ;
T_1.35 ;
T_1.33 ;
T_1.30 ;
    %load/vec4 v0x55f1f23d8240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.39, 8;
    %load/vec4 v0x55f1f23d90a0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.41, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55f1f23d9ab0_0, 0, 3;
T_1.41 ;
T_1.39 ;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1f23d8300_0, 0, 1;
    %load/vec4 v0x55f1f23d9850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.43, 8;
    %load/vec4 v0x55f1f23d9b90_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x55f1f23d90a0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %store/vec4 v0x55f1f23d9910_0, 0, 1;
T_1.43 ;
    %load/vec4 v0x55f1f23d8300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.45, 8;
    %load/vec4 v0x55f1f23d8240_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x55f1f23d90a0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %store/vec4 v0x55f1f23d7da0_0, 4, 1;
T_1.45 ;
    %load/vec4 v0x55f1f23d9850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.47, 8;
    %load/vec4 v0x55f1f23d90a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55f1f23d99d0_0, 0, 5;
T_1.47 ;
    %load/vec4 v0x55f1f23d90a0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_1.49, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55f1f23d9ab0_0, 0, 3;
T_1.49 ;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1f23d8180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1f23d7ce0_0, 0, 1;
    %load/vec4 v0x55f1f23d8300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.51, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f1f23d9ab0_0, 0, 3;
T_1.51 ;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55f1f23d9df0;
T_2 ;
    %wait E_0x55f1f23803d0;
    %load/vec4 v0x55f1f23dac30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f1f23db6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f1f23db110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f1f23db070_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55f1f23dafa0_0;
    %assign/vec4 v0x55f1f23db110_0, 0;
    %load/vec4 v0x55f1f23db110_0;
    %assign/vec4 v0x55f1f23db070_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f1f23d9df0;
T_3 ;
    %wait E_0x55f1f2381f50;
    %load/vec4 v0x55f1f23dac30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55f1f23db850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f1f23db930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f1f23da3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f1f23da480_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55f1f23dc020_0;
    %assign/vec4 v0x55f1f23db850_0, 0;
    %load/vec4 v0x55f1f23dacf0_0;
    %assign/vec4 v0x55f1f23dad90_0, 0;
    %load/vec4 v0x55f1f23dbf40_0;
    %assign/vec4 v0x55f1f23db6b0_0, 0;
    %load/vec4 v0x55f1f23da8f0_0;
    %assign/vec4 v0x55f1f23da680_0, 0;
    %load/vec4 v0x55f1f23daa90_0;
    %assign/vec4 v0x55f1f23db930_0, 0;
    %load/vec4 v0x55f1f23da9d0_0;
    %assign/vec4 v0x55f1f23dae30_0, 0;
    %load/vec4 v0x55f1f23da770_0;
    %assign/vec4 v0x55f1f23da3a0_0, 0;
    %load/vec4 v0x55f1f23da830_0;
    %assign/vec4 v0x55f1f23da480_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f1f23d9df0;
T_4 ;
    %wait E_0x55f1f2381a50;
    %load/vec4 v0x55f1f23db850_0;
    %store/vec4 v0x55f1f23dc020_0, 0, 3;
    %load/vec4 v0x55f1f23db6b0_0;
    %store/vec4 v0x55f1f23dbf40_0, 0, 5;
    %load/vec4 v0x55f1f23da680_0;
    %store/vec4 v0x55f1f23da8f0_0, 0, 7;
    %load/vec4 v0x55f1f23db930_0;
    %store/vec4 v0x55f1f23daa90_0, 0, 1;
    %load/vec4 v0x55f1f23dae30_0;
    %store/vec4 v0x55f1f23da9d0_0, 0, 1;
    %load/vec4 v0x55f1f23da3a0_0;
    %store/vec4 v0x55f1f23da770_0, 0, 1;
    %load/vec4 v0x55f1f23da480_0;
    %store/vec4 v0x55f1f23da830_0, 0, 1;
    %load/vec4 v0x55f1f23db850_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1f23da9d0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f1f23dbf40_0, 0, 5;
    %load/vec4 v0x55f1f23daed0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f1f23dc020_0, 0, 3;
T_4.5 ;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55f1f23dbc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1f23daa90_0, 0, 1;
    %load/vec4 v0x55f1f23db930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %load/vec4 v0x55f1f23dae30_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.14, 10;
    %load/vec4 v0x55f1f23da3a0_0;
    %nor/r;
    %and;
T_4.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.13, 9;
    %load/vec4 v0x55f1f23da480_0;
    %nor/r;
    %and;
T_4.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %load/vec4 v0x55f1f23db6b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55f1f23dbf40_0, 0, 5;
    %load/vec4 v0x55f1f23dafa0_0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v0x55f1f23db6b0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %store/vec4 v0x55f1f23da8f0_0, 4, 1;
    %load/vec4 v0x55f1f23da680_0;
    %load/vec4 v0x55f1f23da5e0_0;
    %cmp/e;
    %jmp/0xz  T_4.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1f23da9d0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f1f23dbf40_0, 0, 5;
T_4.15 ;
T_4.11 ;
    %load/vec4 v0x55f1f23dae30_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.19, 8;
    %load/vec4 v0x55f1f23da3a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.19;
    %jmp/0xz  T_4.17, 8;
    %load/vec4 v0x55f1f23db6b0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_4.20, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1f23da770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1f23da9d0_0, 0, 1;
    %load/vec4 v0x55f1f23db6b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55f1f23dbf40_0, 0, 5;
    %load/vec4 v0x55f1f23dafa0_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x55f1f23db6b0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %store/vec4 v0x55f1f23db1b0_0, 4, 1;
T_4.20 ;
    %load/vec4 v0x55f1f23db6b0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_4.22, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1f23da9d0_0, 0, 1;
T_4.22 ;
T_4.17 ;
    %load/vec4 v0x55f1f23dae30_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.26, 8;
    %load/vec4 v0x55f1f23da480_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.26;
    %jmp/0xz  T_4.24, 8;
    %load/vec4 v0x55f1f23db6b0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.27, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1f23da830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1f23da9d0_0, 0, 1;
    %load/vec4 v0x55f1f23db6b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55f1f23dbf40_0, 0, 5;
    %load/vec4 v0x55f1f23db6b0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_4.29, 5;
    %load/vec4 v0x55f1f23dafa0_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x55f1f23db6b0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %store/vec4 v0x55f1f23db1b0_0, 4, 1;
T_4.29 ;
    %load/vec4 v0x55f1f23db6b0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_4.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1f23da9d0_0, 0, 1;
T_4.31 ;
    %load/vec4 v0x55f1f23daed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.33, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f1f23dc020_0, 0, 3;
T_4.33 ;
T_4.27 ;
T_4.24 ;
T_4.9 ;
T_4.7 ;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x55f1f23db6b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55f1f23dbf40_0, 0, 5;
    %load/vec4 v0x55f1f23dab50_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x55f1f23db6b0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %store/vec4 v0x55f1f23dae30_0, 0, 1;
    %load/vec4 v0x55f1f23db6b0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_4.35, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f1f23dc020_0, 0, 3;
T_4.35 ;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55f1f236bf60;
T_5 ;
    %vpi_call 2 19 "$dumpfile", "I2C.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x55f1f23b1b40 {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x55f1f23d9df0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55f1f236bf60;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1f23dc540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1f23dc7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1f23dc880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1f23dcdb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1f23dc7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1f23dc880_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1f23dc7b0_0, 0, 1;
    %delay 180, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1f23dc880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1f23dcdb0_0, 0, 1;
    %pushi/vec4 61, 0, 7;
    %store/vec4 v0x55f1f23dc600_0, 0, 7;
    %pushi/vec4 1996, 0, 16;
    %store/vec4 v0x55f1f23dce50_0, 0, 16;
    %pushi/vec4 1537684809, 0, 32;
    %store/vec4 v0x55f1f23dcf90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1f23dc970_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1f23dcdb0_0, 0, 1;
    %delay 8000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55f1f236bf60;
T_7 ;
    %delay 20, 0;
    %load/vec4 v0x55f1f23dc540_0;
    %nor/r;
    %store/vec4 v0x55f1f23dc540_0, 0, 1;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench_I2C.v";
    "./CPU_I2C.v";
    "./TARGET_I2C.v";
