{"vcs1":{"timestamp_begin":1731404906.098540731, "rt":1.82, "ut":0.80, "st":0.27}}
{"vcselab":{"timestamp_begin":1731404907.990624612, "rt":1.11, "ut":0.29, "st":0.14}}
{"link":{"timestamp_begin":1731404909.170184839, "rt":0.38, "ut":0.15, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731404905.498482969}
{"VCS_COMP_START_TIME": 1731404905.498482969}
{"VCS_COMP_END_TIME": 1731404911.140918111}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334528}}
{"stitch_vcselab": {"peak_mem": 231600}}
