Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/digital_system_study/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f132173919c147cc9878d5aaf7cbbc02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fil_tb_behav xil_defaultlib.fil_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/digital_system_study/SPI/SPI.srcs/sources_1/new/filter.v" Line 1. Module mean_filter(FILTER_CNT=4,BIT_CNT=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/digital_system_study/SPI/SPI.srcs/sources_1/new/filter.v" Line 109. Module mean_ram(N=4) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mean_ram(N=4)
Compiling module xil_defaultlib.mean_filter(FILTER_CNT=4,BIT_CNT...
Compiling module xil_defaultlib.fil_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fil_tb_behav
