
---------- Begin Simulation Statistics ----------
final_tick                                57508124500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185937                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661228                       # Number of bytes of host memory used
host_op_rate                                   203473                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   537.82                       # Real time elapsed on the host
host_tick_rate                              106928879                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431273                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057508                       # Number of seconds simulated
sim_ticks                                 57508124500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431273                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.150162                       # CPI: cycles per instruction
system.cpu.discardedOps                        377903                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         4663995                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.869442                       # IPC: instructions per cycle
system.cpu.numCycles                        115016249                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954991     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645996     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534330     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431273                       # Class of committed instruction
system.cpu.tickCycles                       110352254                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7084                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         47377                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2085                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        90197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1381                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       181354                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1397                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20361155                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16298356                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53702                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737685                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8736285                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983977                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050557                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                326                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434276                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300028                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134248                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1039                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35563322                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35563322                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35566567                       # number of overall hits
system.cpu.dcache.overall_hits::total        35566567                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122786                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122786                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122902                       # number of overall misses
system.cpu.dcache.overall_misses::total        122902                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5379060000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5379060000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5379060000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5379060000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686108                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686108                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689469                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689469                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003441                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003444                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003444                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43808.414640                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43808.414640                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43767.066443                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43767.066443                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        72222                       # number of writebacks
system.cpu.dcache.writebacks::total             72222                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32534                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32534                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32534                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32534                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        90252                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        90252                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90363                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90363                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4036495500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4036495500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4038839500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4038839500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002529                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002529                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002532                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44724.720782                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44724.720782                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44695.721700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44695.721700                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89879                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21379628                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21379628                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        52225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         52225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    812437500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    812437500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002437                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002437                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15556.486357                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15556.486357                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        42776                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        42776                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    609474500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    609474500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14248.047971                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14248.047971                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14183694                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14183694                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        70561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4566622500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4566622500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254255                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254255                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64718.789416                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64718.789416                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        23085                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        23085                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        47476                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47476                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3427021000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3427021000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72184.282585                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72184.282585                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3245                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3245                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.034514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.034514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2344000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2344000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.033026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.033026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 21117.117117                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 21117.117117                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           28                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       774000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       774000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000314                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000314                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 27642.857143                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 27642.857143                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           28                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       746000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       746000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000314                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000314                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 26642.857143                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26642.857143                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57508124500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.945204                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35835115                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90391                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            396.445609                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.945204                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35958045                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35958045                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57508124500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57508124500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57508124500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49239848                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17106742                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9764211                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     28367517                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28367517                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28367517                       # number of overall hits
system.cpu.icache.overall_hits::total        28367517                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          770                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            770                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          770                       # number of overall misses
system.cpu.icache.overall_misses::total           770                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44234000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44234000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44234000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44234000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28368287                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28368287                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28368287                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28368287                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000027                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000027                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57446.753247                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57446.753247                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57446.753247                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57446.753247                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          314                       # number of writebacks
system.cpu.icache.writebacks::total               314                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          770                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          770                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43464000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43464000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43464000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43464000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56446.753247                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56446.753247                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56446.753247                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56446.753247                       # average overall mshr miss latency
system.cpu.icache.replacements                    314                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28367517                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28367517                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          770                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           770                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44234000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44234000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28368287                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28368287                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57446.753247                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57446.753247                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43464000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43464000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56446.753247                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56446.753247                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57508124500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           455.242898                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28368287                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               770                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          36841.931169                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   455.242898                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.444573                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.444573                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.445312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28369057                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28369057                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57508124500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57508124500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57508124500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  57508124500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431273                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  248                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                50598                       # number of demand (read+write) hits
system.l2.demand_hits::total                    50846                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 248                       # number of overall hits
system.l2.overall_hits::.cpu.data               50598                       # number of overall hits
system.l2.overall_hits::total                   50846                       # number of overall hits
system.l2.demand_misses::.cpu.inst                522                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39793                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40315                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               522                       # number of overall misses
system.l2.overall_misses::.cpu.data             39793                       # number of overall misses
system.l2.overall_misses::total                 40315                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39698500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3334360500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3374059000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39698500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3334360500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3374059000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90391                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                91161                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90391                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               91161                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.677922                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.440232                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.442240                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.677922                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.440232                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.442240                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76050.766284                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83792.639409                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83692.397371                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76050.766284                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83792.639409                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83692.397371                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6640                       # number of writebacks
system.l2.writebacks::total                      6640                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39788                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40309                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39788                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40309                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34175000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2936155000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2970330000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34175000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2936155000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2970330000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.676623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.440177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.442174                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.676623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.440177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.442174                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65595.009597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73794.988439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73689.002456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65595.009597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73794.988439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73689.002456                       # average overall mshr miss latency
system.l2.replacements                           8184                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        72222                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72222                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        72222                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72222                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          310                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              310                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          310                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          310                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          281                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           281                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              8663                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8663                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38813                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38813                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3248557000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3248557000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         47476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.817529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.817529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83697.652848                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83697.652848                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2860427000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2860427000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.817529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.817529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73697.652848                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73697.652848                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            248                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                248                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39698500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39698500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.677922                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.677922                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76050.766284                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76050.766284                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34175000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34175000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.676623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.676623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65595.009597                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65595.009597                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         41935                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             41935                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          980                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             980                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     85803500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     85803500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        42915                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         42915                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.022836                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.022836                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87554.591837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87554.591837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          975                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          975                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     75728000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     75728000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.022719                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.022719                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77669.743590                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77669.743590                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57508124500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26198.627184                       # Cycle average of tags in use
system.l2.tags.total_refs                      178982                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     40952                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.370531                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.275478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       254.049763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25917.301943                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.790933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.799519                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3574                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28748                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    220221                       # Number of tag accesses
system.l2.tags.data_accesses                   220221                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57508124500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.029778066500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          367                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          367                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              101961                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6255                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       40309                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6640                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40309                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6640                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.94                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40309                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6640                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   40053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     109.784741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.156550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1713.582525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          366     99.73%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           367                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.035422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.032644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.315966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3      0.82%      0.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.54%      1.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              342     93.19%     94.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      5.18%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           367                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2579776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               424960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     44.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57505808000                       # Total gap between requests
system.mem_ctrls.avgGap                    1224856.93                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2545664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       423616                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 579813.727015215089                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 44266162.774965822697                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 7366193.971427462995                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          521                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39788                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6640                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12847500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1303190750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 548961193750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24659.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32753.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  82674878.58                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2546432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2579776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       424960                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       424960                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          521                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        39788                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          40309                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6640                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6640                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       579814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     44279517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         44859331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       579814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       579814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      7389565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         7389565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      7389565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       579814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     44279517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        52248896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40297                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6619                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2535                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2525                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2535                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          465                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          453                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               560469500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             201485000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1316038250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13908.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32658.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               30312                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5533                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.22                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.59                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11070                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   271.228184                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   204.122237                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   241.435368                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1714     15.48%     15.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6676     60.31%     75.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          689      6.22%     82.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          393      3.55%     85.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          331      2.99%     88.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          288      2.60%     91.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          151      1.36%     92.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          504      4.55%     97.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          324      2.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11070                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2579008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             423616                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               44.845977                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                7.366194                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.41                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  57508124500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        40826520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        21696015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      144092340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17048520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4539116400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13656090780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  10583254080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29002124655                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   504.313519                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  27398645000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1920100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28189379500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        38220420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        20314635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      143628240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17502660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4539116400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13140228810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11017664160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   28916675325                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   502.827654                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  28531814250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1920100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  27056210250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57508124500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1496                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6640                       # Transaction distribution
system.membus.trans_dist::CleanEvict              428                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38813                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38813                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1496                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        87686                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  87686                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3004736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3004736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40309                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40309    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40309                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57508124500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            83574000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          213791750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             43685                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78862                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          314                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19201                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47476                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           770                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        42915                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1854                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       270661                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                272515                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        69376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10407232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10476608                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            8184                       # Total snoops (count)
system.tol2bus.snoopTraffic                    424960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            99345                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.035251                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.185286                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  95859     96.49%     96.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3470      3.49%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              99345                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57508124500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          163213000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1155499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         135588995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
