//DESIGN CODE
module mux4(
    input a,b,c,d,s0,s1,
    output y
    );
mux m1(.a(a),.b(b),.s(s0),.y(w1));
mux m2(.a(c),.b(d),.s(s0),.y(w2));
mux m3(.a(w1),.b(w2),.s(s1),.y(y));
endmodule



//TEST BENCH
module mux4_tb;
reg a;
reg b;
reg c;
reg d;
reg s0;
reg s1;
wire y;
mux4 uut(.a(a),.b(b),.c(c),.d(d),.s0(s0),.s1(s1),.y(y));
initial begin
a=1;b=0;c=0;d=0;s0=0;s1=0;#100;
a=0;b=1;c=0;d=0;s0=0;s1=1;#100;
a=0;b=0;c=1;d=0;s0=1;s1=0;#100;
a=0;b=0;c=0;d=1;s0=1;s1=1;#100;
end
endmodule
