strict digraph "" {
	node [label="\N"];
	"3948:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b46050>",
		fillcolor=springgreen,
		label="3948:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3950:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b46090>",
		fillcolor=springgreen,
		label="3950:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3948:IF" -> "3950:IF"	 [cond="['reset_mode', 'reset_mode_q', 'node_bus_off_q', 'reset_mode']",
		label="!((~reset_mode & reset_mode_q | node_bus_off_q & ~reset_mode))",
		lineno=3948];
	"3949:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b46610>",
		fillcolor=firebrick,
		label="3949:NS
bus_free_cnt_en <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b46610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3948:IF" -> "3949:NS"	 [cond="['reset_mode', 'reset_mode_q', 'node_bus_off_q', 'reset_mode']",
		label="(~reset_mode & reset_mode_q | node_bus_off_q & ~reset_mode)",
		lineno=3948];
	"3951:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b460d0>",
		fillcolor=firebrick,
		label="3951:NS
bus_free_cnt_en <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b460d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3950:IF" -> "3951:NS"	 [cond="['sample_point', 'sampled_bit', 'bus_free_cnt', 'node_bus_off']",
		label="(sample_point & sampled_bit & (bus_free_cnt == 4'd10) & ~node_bus_off)",
		lineno=3950];
	"Leaf_3944:AL"	 [def_var="['bus_free_cnt_en']",
		label="Leaf_3944:AL"];
	"3949:NS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"3945:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6b46ad0>",
		fillcolor=turquoise,
		label="3945:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3946:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b46b10>",
		fillcolor=springgreen,
		label="3946:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3945:BL" -> "3946:IF"	 [cond="[]",
		lineno=None];
	"3947:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b46b50>",
		fillcolor=firebrick,
		label="3947:NS
bus_free_cnt_en <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b46b50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3947:NS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"3946:IF" -> "3948:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=3946];
	"3946:IF" -> "3947:NS"	 [cond="['rst']",
		label=rst,
		lineno=3946];
	"3951:NS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"3944:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6b46d50>",
		clk_sens=True,
		fillcolor=gold,
		label="3944:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset_mode_q', 'reset_mode', 'sampled_bit', 'bus_free_cnt', 'sample_point', 'rst', 'node_bus_off_q', 'node_bus_off']"];
	"3944:AL" -> "3945:BL"	 [cond="[]",
		lineno=None];
}
