#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri May  9 19:32:40 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/hdmi_colorbar.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/iic_dri.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/iic_dri.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/iic_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctl.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctl.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctl.v(line number: 22)] Analyzing module ms7210_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v(line number: 22)] Analyzing module ms7210_ctrl_iic_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_ctrl.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_ctrl.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_ctrl.v(line number: 10)] Analyzing module vga_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_pic.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_pic.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_pic.v(line number: 10)] Analyzing module vga_pic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_pic.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 23)] Analyzing module hdmi_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v(line number: 18)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v successfully.
I: Module "hdmi_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.682s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 23)] Elaborating module hdmi_top
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 62)] Elaborating instance u_pll
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v(line number: 18)] Elaborating module PLL
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v(line number: 300)] Elaborating instance u_gpll
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 68)] Elaborating instance ms7210_ctrl_iic_top_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v(line number: 22)] Elaborating module ms7210_ctrl_iic_top
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v(line number: 65)] Elaborating instance U2_ms7210_ctl
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctl.v(line number: 22)] Elaborating module ms7210_ctl
I: Module instance {hdmi_top/ms7210_ctrl_iic_top_inst/U2_ms7210_ctl} parameter value:
    IDLE = 6'b000001
    CONECT = 6'b000010
    INIT = 6'b000100
    WAIT = 6'b001000
    SETING = 6'b010000
    STA_RD = 6'b100000
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v(line number: 99)] Elaborating instance iic_dri
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {hdmi_top/ms7210_ctrl_iic_top_inst/iic_dri} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 99)] Elaborating instance vga_ctrl_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_ctrl.v(line number: 10)] Elaborating module vga_ctrl
I: Module instance {hdmi_top/vga_ctrl_inst} parameter value:
    H_SYNC = 10'b0001100000
    H_BACK = 10'b0000101000
    H_LEFT = 10'b0000001000
    H_VALID = 10'b1010000000
    H_RIGHT = 10'b0000001000
    H_FRONT = 10'b0000001000
    H_TOTAL = 10'b1100100000
    V_SYNC = 10'b0000000010
    V_BACK = 10'b0000011001
    V_TOP = 10'b0000001000
    V_VALID = 10'b0111100000
    V_BOTTOM = 10'b0000001000
    V_FRONT = 10'b0000000010
    V_TOTAL = 10'b1000001101
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 111)] Elaborating instance vga_pic_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_pic.v(line number: 10)] Elaborating module vga_pic
I: Module instance {hdmi_top/vga_pic_inst} parameter value:
    H_VALID = 12'b001010000000
    V_VALID = 12'b000111100000
    RED = 16'b1111100000000000
    ORANGE = 16'b1111110000000000
    YELLOW = 16'b1111111111100000
    GREEN = 16'b0000011111100000
    CYAN = 16'b0000011111111111
    BLUE = 16'b0000000000011111
    PURPPLE = 16'b1111100000011111
    BLACK = 16'b0000000000000000
    WHITE = 16'b1111111111111111
    GRAY = 16'b1101011010011010
Executing : rtl-elaborate successfully. Time elapsed: 0.025s wall, 0.000s user + 0.016s system = 0.016s CPU (63.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.021s wall, 0.016s user + 0.000s system = 0.016s CPU (76.2%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.151s wall, 0.109s user + 0.016s system = 0.125s CPU (82.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.015s wall, 0.016s user + 0.000s system = 0.016s CPU (101.1%)

Start FSM inference.
I: FSM state_fsm[5:0] inferred.
FSM state_fsm[5:0] STG:
Number of reachable states: 6
Input nets: N14 N23 N36 N403 
S0(000001)-->S1(000010): xxxx
S1(000010)-->S1(000010): 0xxx
S1(000010)-->S2(000100): 1xxx
S2(000100)-->S2(000100): x0xx
S2(000100)-->S3(001000): x1xx
S3(001000)-->S3(001000): xxx0
S3(001000)-->S4(010000): xxx1
S4(010000)-->S4(010000): xx0x
S4(010000)-->S5(100000): xx1x
S5(100000)-->S5(100000): xxxx

I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N136 N208 N235 N360 dsu start w_r_2d 
S0(000)-->S0(000): xxxxx0x
S0(000)-->S1(001): xxxxx1x
S1(001)-->S1(001): xxxx0xx
S1(001)-->S2(010): xxxx1xx
S2(010)-->S2(010): x0xxxxx
S2(010)-->S3(011): x1xxxxx
S3(011)-->S1(001): xx011x0
S3(011)-->S3(011): xxxx0xx
S3(011)-->S4(100): xx001x0
S3(011)-->S6(110): 0x0x1x1
S1(001)-->S2(010): xx1x1xx
S3(011)-->S2(010): xx1x1xx
S1(001)-->S2(010): 1xxx1x1
S3(011)-->S2(010): 1xxx1x1
S4(100)-->S4(100): x0xxxxx
S4(100)-->S5(101): x1xxxxx
S5(101)-->S4(100): 1xxx1xx
S5(101)-->S5(101): xxxx0xx
S5(101)-->S6(110): 0xxx1xx
S6(110)-->S6(110): xxxx0xx
S6(110)-->S0(000): xxxx1xx

Executing : FSM inference successfully. Time elapsed: 0.027s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
I: Constant propagation done on N171 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N142 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N8[7:0] (bmsWIDEMUX).
I: Constant propagation done on N13[0] (bmsWIDEMUX).
I: Constant propagation done on N17[0] (bmsWIDEMUX).
I: Constant propagation done on N29[0] (bmsWIDEMUX).
I: Constant propagation done on N37[0] (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.030s wall, 0.016s user + 0.000s system = 0.016s CPU (51.8%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Fri May  9 19:32:43 2025
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/hdmi_colorbar.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_loop.fdc(line number: 2)] | Port b_out[7] has been placed at location T22, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_loop.fdc(line number: 9)] | Port b_out[6] has been placed at location R22, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_loop.fdc(line number: 16)] | Port b_out[5] has been placed at location N18, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_loop.fdc(line number: 51)] | Port b_out[0] has been placed at location P19, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_loop.fdc(line number: 65)] | Port g_out[6] has been placed at location N23, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_loop.fdc(line number: 72)] | Port g_out[5] has been placed at location N24, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_loop.fdc(line number: 79)] | Port g_out[4] has been placed at location P23, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_loop.fdc(line number: 86)] | Port g_out[3] has been placed at location P24, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_loop.fdc(line number: 93)] | Port g_out[2] has been placed at location R25, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_loop.fdc(line number: 100)] | Port g_out[1] has been placed at location P25, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_loop.fdc(line number: 107)] | Port g_out[0] has been placed at location T25, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_loop.fdc(line number: 114)] | Port r_out[7] has been placed at location P16, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_loop.fdc(line number: 121)] | Port r_out[6] has been placed at location K25, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_loop.fdc(line number: 128)] | Port r_out[5] has been placed at location K26, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_loop.fdc(line number: 142)] | Port r_out[3] has been placed at location L25, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_loop.fdc(line number: 170)] | Port hd_sda has been placed at location K23, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_loop.fdc(line number: 177)] | Port de_out has been placed at location N19, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_loop.fdc(line number: 184)] | Port hd_scl has been placed at location K22, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_loop.fdc(line number: 191)] | Port hs_out has been placed at location R20, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_loop.fdc(line number: 212)] | Port rstn_out has been placed at location G25, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_loop.fdc(line number: 219)] | Port vs_out has been placed at location R21, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name hdmi_top|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hdmi_top|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group hdmi_top|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group hdmi_top|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll/u_gpll:CLKOUT0
Executing : get_pins u_pll/u_gpll:CLKOUT0 successfully.
Executing : create_clock -name PLL|u_pll/u_gpll/CLKOUT0 [get_pins u_pll/u_gpll:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name PLL|u_pll/u_gpll/CLKOUT0 [get_pins u_pll/u_gpll:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|u_pll/u_gpll/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|u_pll/u_gpll/CLKOUT0 successfully.
Start pre-mapping.
I: Constant propagation done on ms7210_ctrl_iic_top_inst/iic_dri/N396 (bmsWIDEINV).
I: Constant propagation done on ms7210_ctrl_iic_top_inst/iic_dri/N397 (bmsWIDEINV).
I: Constant propagation done on ms7210_ctrl_iic_top_inst/iic_dri/N398 (bmsWIDEINV).
I: Constant propagation done on ms7210_ctrl_iic_top_inst/iic_dri/N399 (bmsWIDEINV).
I: Constant propagation done on ms7210_ctrl_iic_top_inst/iic_dri/N400 (bmsWIDEINV).
I: Constant propagation done on ms7210_ctrl_iic_top_inst/iic_dri/N401 (bmsWIDEINV).
I: Constant propagation done on ms7210_ctrl_iic_top_inst/iic_dri/N402 (bmsWIDEINV).
I: Constant propagation done on ms7210_ctrl_iic_top_inst/iic_dri/N403 (bmsWIDEINV).
I: Constant propagation done on ms7210_ctrl_iic_top_inst/iic_dri/N404 (bmsWIDEINV).
I: Constant propagation done on ms7210_ctrl_iic_top_inst/iic_dri/N405 (bmsWIDEINV).
I: Encoding type of FSM 'state_fsm[5:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[5:0]':
I: from  ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state[5] ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state[4] ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state[3] ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state[2] ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state[1] ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state[0]
I: to  ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg[5] ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg[4] ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg[3] ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg[2] ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg[1] ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg[0]
I: 000001 => 000001
I: 000010 => 000010
I: 000100 => 000100
I: 001000 => 001000
I: 010000 => 010000
I: 100000 => 100000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  ms7210_ctrl_iic_top_inst/iic_dri/state[2] ms7210_ctrl_iic_top_inst/iic_dri/state[1] ms7210_ctrl_iic_top_inst/iic_dri/state[0]
I: to  ms7210_ctrl_iic_top_inst/iic_dri/state_reg[6] ms7210_ctrl_iic_top_inst/iic_dri/state_reg[5] ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4] ms7210_ctrl_iic_top_inst/iic_dri/state_reg[3] ms7210_ctrl_iic_top_inst/iic_dri/state_reg[2] ms7210_ctrl_iic_top_inst/iic_dri/state_reg[1] ms7210_ctrl_iic_top_inst/iic_dri/state_reg[0]
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
W: Removed bmsWIDEDFFRSE inst cmd_iic[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst addr[15:0] at 12 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.072s wall, 0.031s user + 0.016s system = 0.047s CPU (65.3%)

Start mod-gen.
W: Removed bmsWIDEDFFRSE inst ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[20:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[26:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst vga_ctrl_inst/cnt_h[11:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst vga_ctrl_inst/cnt_v[11:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms7210_ctrl_iic_top_inst/iic_dri/trans_byte_max[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms7210_ctrl_iic_top_inst/iic_dri/trans_byte_max[3:0] at 1 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.121s wall, 0.094s user + 0.000s system = 0.094s CPU (77.2%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.297s wall, 0.141s user + 0.016s system = 0.156s CPU (52.7%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'vga_ctrl_inst/cnt_h[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_ctrl_inst/cnt_h[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_ctrl_inst/cnt_v[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_ctrl_inst/cnt_v[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_pic_inst/pix_data[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_pic_inst/pix_data[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_pic_inst/pix_data[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_pic_inst/pix_data[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_pic_inst/pix_data[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_pic_inst/pix_data[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_pic_inst/pix_data[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_pic_inst/pix_data[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_pic_inst/pix_data[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/trans_byte_max[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/trans_byte_max[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.024s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.292s wall, 0.156s user + 0.000s system = 0.156s CPU (53.5%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.067s wall, 0.062s user + 0.000s system = 0.062s CPU (92.7%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.015s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: prevent name conflict by renaming net ms7210_ctrl_iic_top_inst/sda_out to ms7210_ctrl_iic_top_inst/sda_out_rnmt
W: prevent name conflict by renaming net ms7210_ctrl_iic_top_inst/iic_dri/N80 to ms7210_ctrl_iic_top_inst/iic_dri/N80_rnmt

Cell Usage:
GTP_DFF                      10 uses
GTP_DFF_C                    18 uses
GTP_DFF_CE                   10 uses
GTP_DFF_E                    22 uses
GTP_DFF_R                    44 uses
GTP_DFF_RE                   47 uses
GTP_DFF_S                     2 uses
GTP_DFF_SE                    1 use
GTP_DRM18K_E1                 1 use
GTP_GPLL                      1 use
GTP_GRS                       1 use
GTP_INV                       3 uses
GTP_LUT1                      2 uses
GTP_LUT2                     10 uses
GTP_LUT3                      4 uses
GTP_LUT4                      5 uses
GTP_LUT5                     30 uses
GTP_LUT6                     64 uses
GTP_LUT6CARRY                48 uses
GTP_LUT6D                    37 uses
GTP_MUX2LUT7                  1 use

I/O ports: 34
GTP_INBUF                   2 uses
GTP_IOBUF                   1 use
GTP_OUTBUF                 31 uses

Mapping Summary:
Total LUTs: 200 of 66600 (0.30%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 200
Total Registers: 154 of 133200 (0.12%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.5 of 155 (0.32%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 34 of 300 (11.33%)


Overview of Control Sets:

Number of unique control sets : 20

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 4        | 3                 1
  [2, 4)      | 2        | 2                 0
  [4, 6)      | 4        | 4                 0
  [6, 8)      | 2        | 2                 0
  [8, 10)     | 2        | 2                 0
  [10, 12)    | 2        | 1                 1
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 4        | 3                 1
--------------------------------------------------------------
  The maximum fanout: 22
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 10
  NO              NO                YES                18
  NO              YES               NO                 46
  YES             NO                NO                 22
  YES             NO                YES                10
  YES             YES               NO                 48
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hdmi_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND18'.
Saving design to hdmi_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4086: Port 'hd_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hd_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'de_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hd_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hs_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pixclk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rstn_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vs_out' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:10s
Action synthesize: CPU time elapsed is 0h:0m:6s
Action synthesize: Process CPU time elapsed is 0h:0m:6s
Current time: Fri May  9 19:32:52 2025
Action synthesize: Peak memory pool usage is 329 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:14s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:7s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:7s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/hdmi_colorbar.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Flattening design 'hdmi_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net cfg_clk in design, driver pin CLKOUT0(instance u_pll/u_gpll) -> load pin CLKA(instance ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance vga_ctrl_inst/cnt_h[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: vga_ctrl_inst/N6_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: vga_ctrl_inst/N26_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: vga_ctrl_inst/N76_1.fsub_2/gateop, insts:9.
I: Infer CARRY group, base inst: ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N98_1_1/gateop, insts:21.
Iol "ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1" connect to FFs: iff "ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[0]/opit_0_inv", off "ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_0", tff "null".
I: For Pack FF to IOL, copy new inst from ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_0 to ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_1.
I: Adm-6003: Trying to disconnect un-connected pin 'CE' of instance 'ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_1'.
I: Flip-Flop "ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[0]/opit_0_inv" has been packed in "IFF" of IOL "ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1" success.
I: Flip-Flop "ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_1" has been packed in "OFF" of IOL "ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1" success.
W: DeviceMap-4010: There is no register can be packed in IOLHR "rstn_out_obuf/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "vs_out_obuf/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "b_out_obuf[0]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "b_out_obuf[1]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "b_out_obuf[2]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "b_out_obuf[3]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "b_out_obuf[4]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "b_out_obuf[5]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "b_out_obuf[6]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "b_out_obuf[7]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "de_out_obuf/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "g_out_obuf[0]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "g_out_obuf[1]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "g_out_obuf[2]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "g_out_obuf[3]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "g_out_obuf[4]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "g_out_obuf[5]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "g_out_obuf[6]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "g_out_obuf[7]/opit_1"(gopIOL).
Iol "hd_scl_obuf/opit_1" connect to FFs: iff "null", off "ms7210_ctrl_iic_top_inst/iic_dri/scl_out/opit_0_inv", tff "null".
I: For Pack FF to IOL, copy new inst from ms7210_ctrl_iic_top_inst/iic_dri/scl_out/opit_0_inv to ms7210_ctrl_iic_top_inst/iic_dri/scl_out/opit_0_inv_1.
I: Flip-Flop "ms7210_ctrl_iic_top_inst/iic_dri/scl_out/opit_0_inv_1" has been packed in "OFF" of IOL "hd_scl_obuf/opit_1" success.
W: DeviceMap-4010: There is no register can be packed in IOLHR "hs_out_obuf/opit_1"(gopIOL).
Iol "led_int_obuf/opit_1" connect to FFs: iff "null", off "ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv", tff "null".
I: For Pack FF to IOL, copy new inst from ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv to ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv_1.
I: Flip-Flop "ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv_1" has been packed in "OFF" of IOL "led_int_obuf/opit_1" success.
W: DeviceMap-4010: There is no register can be packed in IOLHR "pixclk_out_obuf/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "r_out_obuf[0]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "r_out_obuf[1]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "r_out_obuf[2]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "r_out_obuf[3]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "r_out_obuf[4]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "r_out_obuf[5]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "r_out_obuf[6]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "r_out_obuf[7]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "sys_clk_ibuf/opit_1"(gopIOL).
C: DeviceMap-2009: The Inst "b_out_obuf[0]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[1]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[2]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[3]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[4]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[5]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[6]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[7]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "de_out_obuf/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[0]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[1]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[2]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[3]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[4]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[5]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[6]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[7]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "hs_out_obuf/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "pixclk_out_obuf/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[0]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[1]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[2]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[3]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[4]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[5]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[6]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[7]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "rstn_out_obuf/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "sys_clk_ibuf/opit_0"(gopIBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "vs_out_obuf/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "rstn_out_obuf/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "sys_clk_ibuf/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "vs_out_obuf/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[0]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[1]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[2]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[3]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[4]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[5]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[6]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[7]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "de_out_obuf/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[0]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[1]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[2]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[3]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[4]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[5]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[6]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[7]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "hs_out_obuf/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "pixclk_out_obuf/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[0]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[1]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[2]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[3]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[4]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[5]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[6]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[7]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                  
| FF                    | 153      | 133200        | 1                  
| LUT                   | 201      | 66600         | 1                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 0.5      | 155           | 1                  
| IO                    | 34       | 300           | 12                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 2        | 32            | 7                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0        | 2             | 0                  
| GPLL                  | 1        | 6             | 17                 
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'hdmi_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:11s
Action dev_map: CPU time elapsed is 0h:0m:7s
Action dev_map: Process CPU time elapsed is 0h:0m:7s
Current time: Fri May  9 19:33:02 2025
Action dev_map: Peak memory pool usage is 341 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:25s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:14s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:14s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/hdmi_colorbar.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {hd_sda} LOC=K23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 3)] | Port hd_sda has been placed at location K23, whose type is share pin.
Executing : def_port {hd_sda} LOC=K23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[0]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 4)] | Port b_out[0] has been placed at location P19, whose type is share pin.
Executing : def_port {b_out[0]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[1]} LOC=P21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {b_out[1]} LOC=P21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[2]} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {b_out[2]} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[3]} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {b_out[3]} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[4]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {b_out[4]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[5]} LOC=N18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 9)] | Port b_out[5] has been placed at location N18, whose type is share pin.
Executing : def_port {b_out[5]} LOC=N18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[6]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 10)] | Port b_out[6] has been placed at location R22, whose type is share pin.
Executing : def_port {b_out[6]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[7]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 11)] | Port b_out[7] has been placed at location T22, whose type is share pin.
Executing : def_port {b_out[7]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {de_out} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 12)] | Port de_out has been placed at location N19, whose type is share pin.
Executing : def_port {de_out} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[0]} LOC=T25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 13)] | Port g_out[0] has been placed at location T25, whose type is share pin.
Executing : def_port {g_out[0]} LOC=T25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[1]} LOC=P25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 14)] | Port g_out[1] has been placed at location P25, whose type is share pin.
Executing : def_port {g_out[1]} LOC=P25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[2]} LOC=R25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 15)] | Port g_out[2] has been placed at location R25, whose type is share pin.
Executing : def_port {g_out[2]} LOC=R25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[3]} LOC=P24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 16)] | Port g_out[3] has been placed at location P24, whose type is share pin.
Executing : def_port {g_out[3]} LOC=P24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[4]} LOC=P23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 17)] | Port g_out[4] has been placed at location P23, whose type is share pin.
Executing : def_port {g_out[4]} LOC=P23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[5]} LOC=N24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 18)] | Port g_out[5] has been placed at location N24, whose type is share pin.
Executing : def_port {g_out[5]} LOC=N24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[6]} LOC=N23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 19)] | Port g_out[6] has been placed at location N23, whose type is share pin.
Executing : def_port {g_out[6]} LOC=N23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[7]} LOC=N22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {g_out[7]} LOC=N22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {hd_scl} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 21)] | Port hd_scl has been placed at location K22, whose type is share pin.
Executing : def_port {hd_scl} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {hs_out} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 22)] | Port hs_out has been placed at location R20, whose type is share pin.
Executing : def_port {hs_out} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led_int} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led_int} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {pixclk_out} LOC=T24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {pixclk_out} LOC=T24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[0]} LOC=N21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {r_out[0]} LOC=N21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[1]} LOC=L23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {r_out[1]} LOC=L23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[2]} LOC=L22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {r_out[2]} LOC=L22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[3]} LOC=L25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 28)] | Port r_out[3] has been placed at location L25, whose type is share pin.
Executing : def_port {r_out[3]} LOC=L25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[4]} LOC=L24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {r_out[4]} LOC=L24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[5]} LOC=K26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 30)] | Port r_out[5] has been placed at location K26, whose type is share pin.
Executing : def_port {r_out[5]} LOC=K26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[6]} LOC=K25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 31)] | Port r_out[6] has been placed at location K25, whose type is share pin.
Executing : def_port {r_out[6]} LOC=K25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[7]} LOC=P16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 32)] | Port r_out[7] has been placed at location P16, whose type is share pin.
Executing : def_port {r_out[7]} LOC=P16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {rstn_out} LOC=G25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 33)] | Port rstn_out has been placed at location G25, whose type is share pin.
Executing : def_port {rstn_out} LOC=G25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vs_out} LOC=R21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 34)] | Port vs_out has been placed at location R21, whose type is share pin.
Executing : def_port {vs_out} LOC=R21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance u_pll/u_gpll/gpll_inst to GPLL_7_1075.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.48 sec
Worst slack after clock region global placement is 986804
Wirelength after clock region global placement is 3423 and checksum is C0D35255F72EEC2D.
1st GP placement takes 2.20 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Mapping instance clkbufg_1/gopclkbufg to USCM_215_627.
Clock placement takes 0.09 sec.

Wirelength after Pre Global Placement is 3423 and checksum is C0D35255F72EEC2D.
Pre global placement takes 2.73 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst b_out_obuf[0]/opit_1 on IOLHR_16_414.
Placed fixed group with base inst b_out_obuf[1]/opit_1 on IOLHR_16_432.
Placed fixed group with base inst b_out_obuf[2]/opit_1 on IOLHR_16_438.
Placed fixed group with base inst b_out_obuf[3]/opit_1 on IOLHR_16_462.
Placed fixed group with base inst b_out_obuf[4]/opit_1 on IOLHR_16_468.
Placed fixed group with base inst b_out_obuf[5]/opit_1 on IOLHR_16_534.
Placed fixed group with base inst b_out_obuf[6]/opit_1 on IOLHR_16_324.
Placed fixed group with base inst b_out_obuf[7]/opit_1 on IOLHR_16_330.
Placed fixed group with base inst de_out_obuf/opit_1 on IOLHR_16_408.
Placed fixed group with base inst g_out_obuf[0]/opit_1 on IOLHR_16_348.
Placed fixed group with base inst g_out_obuf[1]/opit_1 on IOLHR_16_372.
Placed fixed group with base inst g_out_obuf[2]/opit_1 on IOLHR_16_378.
Placed fixed group with base inst g_out_obuf[3]/opit_1 on IOLHR_16_396.
Placed fixed group with base inst g_out_obuf[4]/opit_1 on IOLHR_16_402.
Placed fixed group with base inst g_out_obuf[5]/opit_1 on IOLHR_16_420.
Placed fixed group with base inst g_out_obuf[6]/opit_1 on IOLHR_16_426.
Placed fixed group with base inst g_out_obuf[7]/opit_1 on IOLHR_16_444.
Placed fixed group with base inst hd_scl_obuf/opit_1 on IOLHR_16_696.
Placed fixed group with base inst hs_out_obuf/opit_1 on IOLHR_16_390.
Placed fixed group with base inst led_int_obuf/opit_1 on IOLHR_16_1032.
Placed fixed group with base inst ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1 on IOLHR_16_690.
Placed fixed group with base inst pixclk_out_obuf/opit_1 on IOLHR_16_354.
Placed fixed group with base inst r_out_obuf[0]/opit_1 on IOLHR_16_450.
Placed fixed group with base inst r_out_obuf[1]/opit_1 on IOLHR_16_474.
Placed fixed group with base inst r_out_obuf[2]/opit_1 on IOLHR_16_480.
Placed fixed group with base inst r_out_obuf[3]/opit_1 on IOLHR_16_498.
Placed fixed group with base inst r_out_obuf[4]/opit_1 on IOLHR_16_504.
Placed fixed group with base inst r_out_obuf[5]/opit_1 on IOLHR_16_522.
Placed fixed group with base inst r_out_obuf[6]/opit_1 on IOLHR_16_528.
Placed fixed group with base inst r_out_obuf[7]/opit_1 on IOLHR_16_570.
Placed fixed group with base inst rstn_ibuf/opit_1 on IOLHR_16_990.
Placed fixed group with base inst rstn_out_obuf/opit_1 on IOLHR_16_636.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst vs_out_obuf/opit_1 on IOLHR_16_384.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_215_627.
Placed fixed instance u_pll/u_gpll/gpll_inst on GPLL_7_1075.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_646.
Placed fixed instance BKCL_auto_2 on BKCL_1_340.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 992693.
	7 iterations finished.
	Final slack 994778.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 992791
2nd GP placement takes 0.30 sec.

Wirelength after global placement is 1693 and checksum is 4364FE829EB28A1C.
Global placement takes 0.34 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 118 LUT6 in collection, pack success:9
Packing LUT6D takes 0.02 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 1822 and checksum is 348166753F5C5D5A.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 992568.
	7 iterations finished.
	Final slack 994746.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 993811
3rd GP placement takes 0.20 sec.

Wirelength after post global placement is 1710 and checksum is 615BF93614F08870.
Packing LUT6D started.
I: LUT6D pack result: There are 100 LUT6 in collection, pack success:0
Packing LUT6D takes 0.02 sec.
Post global placement takes 0.25 sec.

Phase 4 Legalization started.
The average distance in LP is 0.383378.
Wirelength after legalization is 2072 and checksum is D5B57A335A4E240.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 995364.
Replication placement takes 0.06 sec.

Wirelength after replication placement is 2072 and checksum is D5B57A335A4E240.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 995364, TNS before detailed placement is 0. 
Worst slack after detailed placement is 995364, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 2072 and checksum is D5B57A335A4E240.
Timing-driven detailed placement takes 0.06 sec.

I: Replicate Registers:ms7210_ctrl_iic_top_inst/iic_dri/scl_out/opit_0_inv_1 
I: Replicate Registers:ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv_1 
I: Replicate Registers:ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_1 
Worst slack is 995364, TNS after placement is 0.
Placement done.
Total placement takes 3.55 sec.
Finished placement.

Routing started.
Building routing graph takes 3.27 sec.
Worst slack is 995364, TNS before global route is 0.
Processing design graph takes 0.86 sec.
Total memory for routing:
	216.095057 M.
Total nets for routing : 439.
Global Routing step 1 processed 0 nets, it takes 0.02 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 4 processed 13 nets, it takes 0.02 sec.
Global routing takes 0.08 sec.
Total 459 subnets.
    forward max bucket size 62203 , backward 200.
        Unrouted nets 226 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.703125 sec.
    forward max bucket size 316 , backward 25.
        Unrouted nets 186 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.031250 sec.
    forward max bucket size 343 , backward 16.
        Unrouted nets 166 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 330 , backward 17.
        Unrouted nets 140 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 38 , backward 16.
        Unrouted nets 105 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 340 , backward 17.
        Unrouted nets 74 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 340 , backward 18.
        Unrouted nets 45 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 21.
        Unrouted nets 30 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 12.
        Unrouted nets 11 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 17.
        Unrouted nets 8 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 17.
        Unrouted nets 8 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 12.
        Unrouted nets 3 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 8.
        Unrouted nets 2 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 8.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 5.
        Unrouted nets 2 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 5.
        Unrouted nets 2 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 4.
        Unrouted nets 0 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
Detailed routing takes 16 iterations
I: Design net nt_sys_clk is routed by general path.
C: Route-2036: The clock path from sys_clk_ibuf/opit_1:DI_TO_CLK to clkbufg_1/gopclkbufg:CLK is routed by SRB.
I: Design net ntclkbufg_1 is routed by general path.
C: Route-2036: The clock path from clkbufg_1/gopclkbufg:CLKOUT to vga_ctrl_inst/cnt_h[4]/opit_0_AQ:CLK is routed by SRB.
Detailed routing takes 0.89 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 721.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.12 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 2677.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 6.02 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 3        | 6             | 50                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 46       | 11675         | 1                  
|   FF                        | 98       | 93400         | 1                  
|   LUT                       | 127      | 46700         | 1                  
|   LUT-FF pairs              | 72       | 46700         | 1                  
| Use of CLMS                 | 22       | 4975          | 1                  
|   FF                        | 55       | 39800         | 1                  
|   LUT                       | 65       | 19900         | 1                  
|   LUT-FF pairs              | 45       | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0.5      | 155           | 1                  
| Use of GPLL                 | 1        | 6             | 17                 
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 50       | 10550         | 1                  
| Use of HCKB                 | 4        | 96            | 5                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 34       | 300           | 12                 
|   IOBD                      | 17       | 144           | 12                 
|   IOBS                      | 17       | 156           | 11                 
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 34       | 300           | 12                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 2        | 32            | 7                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'hdmi_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:31s
Action pnr: CPU time elapsed is 0h:0m:22s
Action pnr: Process CPU time elapsed is 0h:0m:22s
Current time: Fri May  9 19:33:33 2025
Action pnr: Peak memory pool usage is 1,173 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:56s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:36s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:36s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/hdmi_colorbar.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4086: Port 'hd_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hd_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'de_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hd_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hs_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pixclk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rstn_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vs_out' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:16s
Action report_timing: CPU time elapsed is 0h:0m:12s
Action report_timing: Process CPU time elapsed is 0h:0m:12s
Current time: Fri May  9 19:33:49 2025
Action report_timing: Peak memory pool usage is 1,075 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:1m:12s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:48s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:48s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/hdmi_colorbar.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.125000 sec.
Generating architecture configuration.
The bitstream file is "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/generate_bitstream/hdmi_top.sbit"
Generate programming file takes 3.875000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:19s
Action gen_bit_stream: CPU time elapsed is 0h:0m:14s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:14s
Current time: Fri May  9 19:34:08 2025
Action gen_bit_stream: Peak memory pool usage is 1,089 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:31s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:1m:2s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:1m:2s
#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Tue May 13 20:43:36 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/hdmi_colorbar.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/iic_dri.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/iic_dri.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/iic_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctl.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctl.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctl.v(line number: 22)] Analyzing module ms7210_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v(line number: 22)] Analyzing module ms7210_ctrl_iic_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_ctrl.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_ctrl.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_ctrl.v(line number: 10)] Analyzing module vga_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_pic.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_pic.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_pic.v(line number: 10)] Analyzing module vga_pic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_pic.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 2)] Analyzing module hdmi_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v(line number: 18)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v successfully.
I: Module "hdmi_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.633s wall, 0.016s user + 0.000s system = 0.016s CPU (1.0%)

Start rtl-elaborate.
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 2)] Elaborating module hdmi_top
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 33)] Elaborating instance u_pll
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v(line number: 18)] Elaborating module PLL
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v(line number: 300)] Elaborating instance u_gpll
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 39)] Elaborating instance ms7210_ctrl_iic_top_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v(line number: 22)] Elaborating module ms7210_ctrl_iic_top
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v(line number: 65)] Elaborating instance U2_ms7210_ctl
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctl.v(line number: 22)] Elaborating module ms7210_ctl
I: Module instance {hdmi_top/ms7210_ctrl_iic_top_inst/U2_ms7210_ctl} parameter value:
    IDLE = 6'b000001
    CONECT = 6'b000010
    INIT = 6'b000100
    WAIT = 6'b001000
    SETING = 6'b010000
    STA_RD = 6'b100000
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v(line number: 99)] Elaborating instance iic_dri
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {hdmi_top/ms7210_ctrl_iic_top_inst/iic_dri} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 76)] Elaborating instance vga_ctrl_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_ctrl.v(line number: 10)] Elaborating module vga_ctrl
I: Module instance {hdmi_top/vga_ctrl_inst} parameter value:
    H_SYNC = 10'b0001100000
    H_BACK = 10'b0000101000
    H_LEFT = 10'b0000001000
    H_VALID = 10'b1010000000
    H_RIGHT = 10'b0000001000
    H_FRONT = 10'b0000001000
    H_TOTAL = 10'b1100100000
    V_SYNC = 10'b0000000010
    V_BACK = 10'b0000011001
    V_TOP = 10'b0000001000
    V_VALID = 10'b0111100000
    V_BOTTOM = 10'b0000001000
    V_FRONT = 10'b0000000010
    V_TOTAL = 10'b1000001101
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 88)] Elaborating instance vga_pic_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_pic.v(line number: 10)] Elaborating module vga_pic
I: Module instance {hdmi_top/vga_pic_inst} parameter value:
    H_VALID = 12'b001010000000
    V_VALID = 12'b000111100000
    RED = 16'b1111100000000000
    ORANGE = 16'b1111110000000000
    YELLOW = 16'b1111111111100000
    GREEN = 16'b0000011111100000
    CYAN = 16'b0000011111111111
    BLUE = 16'b0000000000011111
    PURPPLE = 16'b1111100000011111
    BLACK = 16'b0000000000000000
    WHITE = 16'b1111111111111111
    GRAY = 16'b1101011010011010
Executing : rtl-elaborate successfully. Time elapsed: 0.024s wall, 0.016s user + 0.016s system = 0.031s CPU (128.0%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.024s wall, 0.031s user + 0.000s system = 0.031s CPU (131.8%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.164s wall, 0.078s user + 0.016s system = 0.094s CPU (57.3%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.016s wall, 0.031s user + 0.000s system = 0.031s CPU (192.1%)

Start FSM inference.
I: FSM state_fsm[5:0] inferred.
FSM state_fsm[5:0] STG:
Number of reachable states: 6
Input nets: N14 N23 N36 N403 
S0(000001)-->S1(000010): xxxx
S1(000010)-->S1(000010): 0xxx
S1(000010)-->S2(000100): 1xxx
S2(000100)-->S2(000100): x0xx
S2(000100)-->S3(001000): x1xx
S3(001000)-->S3(001000): xxx0
S3(001000)-->S4(010000): xxx1
S4(010000)-->S4(010000): xx0x
S4(010000)-->S5(100000): xx1x
S5(100000)-->S5(100000): xxxx

I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N136 N208 N235 N360 dsu start w_r_2d 
S0(000)-->S0(000): xxxxx0x
S0(000)-->S1(001): xxxxx1x
S1(001)-->S1(001): xxxx0xx
S1(001)-->S2(010): xxxx1xx
S2(010)-->S2(010): x0xxxxx
S2(010)-->S3(011): x1xxxxx
S3(011)-->S1(001): xx011x0
S3(011)-->S3(011): xxxx0xx
S3(011)-->S4(100): xx001x0
S3(011)-->S6(110): 0x0x1x1
S1(001)-->S2(010): xx1x1xx
S3(011)-->S2(010): xx1x1xx
S1(001)-->S2(010): 1xxx1x1
S3(011)-->S2(010): 1xxx1x1
S4(100)-->S4(100): x0xxxxx
S4(100)-->S5(101): x1xxxxx
S5(101)-->S4(100): 1xxx1xx
S5(101)-->S5(101): xxxx0xx
S5(101)-->S6(110): 0xxx1xx
S6(110)-->S6(110): xxxx0xx
S6(110)-->S0(000): xxxx1xx

Executing : FSM inference successfully. Time elapsed: 0.028s wall, 0.000s user + 0.016s system = 0.016s CPU (56.1%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N171 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N142 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N8[7:0] (bmsWIDEMUX).
I: Constant propagation done on N13[0] (bmsWIDEMUX).
I: Constant propagation done on N17[0] (bmsWIDEMUX).
I: Constant propagation done on N29[0] (bmsWIDEMUX).
I: Constant propagation done on N37[0] (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.051s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Tue May 13 20:43:39 2025
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/hdmi_colorbar.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
E: ConstraintEditor-0046: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 269)] Object 'p:rstn' can not be found in current view.
E: ConstraintEditor-0046: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 270)] Object 'p:rstn' can not be found in current view.
E: ConstraintEditor-0046: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 271)] Object 'p:rstn' can not be found in current view.
E: ConstraintEditor-0046: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 272)] Object 'p:rstn' can not be found in current view.
E: ConstraintEditor-0046: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 273)] Object 'p:rstn' can not be found in current view.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 2)] | Port b_out[7] has been placed at location T22, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 9)] | Port b_out[6] has been placed at location R22, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 16)] | Port b_out[5] has been placed at location N18, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 51)] | Port b_out[0] has been placed at location P19, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 65)] | Port g_out[6] has been placed at location N23, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 72)] | Port g_out[5] has been placed at location N24, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 79)] | Port g_out[4] has been placed at location P23, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 86)] | Port g_out[3] has been placed at location P24, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 93)] | Port g_out[2] has been placed at location R25, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 100)] | Port g_out[1] has been placed at location P25, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 107)] | Port g_out[0] has been placed at location T25, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 114)] | Port r_out[7] has been placed at location P16, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 121)] | Port r_out[6] has been placed at location K25, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 128)] | Port r_out[5] has been placed at location K26, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 142)] | Port r_out[3] has been placed at location L25, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 170)] | Port hd_sda has been placed at location K23, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 177)] | Port de_out has been placed at location N19, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 184)] | Port hd_scl has been placed at location K22, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 191)] | Port hs_out has been placed at location R20, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 212)] | Port rstn_out has been placed at location G25, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 219)] | Port vs_out has been placed at location R21, whose type is share pin.
W: ConstraintEditor-4019: Port 'rstn_in' unspecified I/O constraint.
Constraint check end.

Action synthesize: Real time elapsed is 0h:0m:9s
Action synthesize: CPU time elapsed is 0h:0m:6s
Action synthesize: Process CPU time elapsed is 0h:0m:6s
Current time: Tue May 13 20:43:47 2025
Action synthesize: Peak memory pool usage is 267 MB
#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Tue May 13 20:44:27 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/hdmi_colorbar.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/iic_dri.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/iic_dri.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/iic_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctl.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctl.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctl.v(line number: 22)] Analyzing module ms7210_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v(line number: 22)] Analyzing module ms7210_ctrl_iic_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_ctrl.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_ctrl.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_ctrl.v(line number: 10)] Analyzing module vga_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_pic.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_pic.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_pic.v(line number: 10)] Analyzing module vga_pic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_pic.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 2)] Analyzing module hdmi_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v(line number: 18)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v successfully.
I: Module "hdmi_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.582s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 2)] Elaborating module hdmi_top
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 33)] Elaborating instance u_pll
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v(line number: 18)] Elaborating module PLL
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v(line number: 300)] Elaborating instance u_gpll
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 39)] Elaborating instance ms7210_ctrl_iic_top_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v(line number: 22)] Elaborating module ms7210_ctrl_iic_top
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v(line number: 65)] Elaborating instance U2_ms7210_ctl
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctl.v(line number: 22)] Elaborating module ms7210_ctl
I: Module instance {hdmi_top/ms7210_ctrl_iic_top_inst/U2_ms7210_ctl} parameter value:
    IDLE = 6'b000001
    CONECT = 6'b000010
    INIT = 6'b000100
    WAIT = 6'b001000
    SETING = 6'b010000
    STA_RD = 6'b100000
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v(line number: 99)] Elaborating instance iic_dri
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {hdmi_top/ms7210_ctrl_iic_top_inst/iic_dri} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 76)] Elaborating instance vga_ctrl_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_ctrl.v(line number: 10)] Elaborating module vga_ctrl
I: Module instance {hdmi_top/vga_ctrl_inst} parameter value:
    H_SYNC = 10'b0001100000
    H_BACK = 10'b0000101000
    H_LEFT = 10'b0000001000
    H_VALID = 10'b1010000000
    H_RIGHT = 10'b0000001000
    H_FRONT = 10'b0000001000
    H_TOTAL = 10'b1100100000
    V_SYNC = 10'b0000000010
    V_BACK = 10'b0000011001
    V_TOP = 10'b0000001000
    V_VALID = 10'b0111100000
    V_BOTTOM = 10'b0000001000
    V_FRONT = 10'b0000000010
    V_TOTAL = 10'b1000001101
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 88)] Elaborating instance vga_pic_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_pic.v(line number: 10)] Elaborating module vga_pic
I: Module instance {hdmi_top/vga_pic_inst} parameter value:
    H_VALID = 12'b001010000000
    V_VALID = 12'b000111100000
    RED = 16'b1111100000000000
    ORANGE = 16'b1111110000000000
    YELLOW = 16'b1111111111100000
    GREEN = 16'b0000011111100000
    CYAN = 16'b0000011111111111
    BLUE = 16'b0000000000011111
    PURPPLE = 16'b1111100000011111
    BLACK = 16'b0000000000000000
    WHITE = 16'b1111111111111111
    GRAY = 16'b1101011010011010
Executing : rtl-elaborate successfully. Time elapsed: 0.024s wall, 0.016s user + 0.016s system = 0.031s CPU (131.2%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.025s wall, 0.016s user + 0.000s system = 0.016s CPU (63.6%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.168s wall, 0.031s user + 0.078s system = 0.109s CPU (65.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.003s wall, 0.016s user + 0.000s system = 0.016s CPU (533.6%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (94.8%)

Start FSM inference.
I: FSM state_fsm[5:0] inferred.
FSM state_fsm[5:0] STG:
Number of reachable states: 6
Input nets: N14 N23 N36 N403 
S0(000001)-->S1(000010): xxxx
S1(000010)-->S1(000010): 0xxx
S1(000010)-->S2(000100): 1xxx
S2(000100)-->S2(000100): x0xx
S2(000100)-->S3(001000): x1xx
S3(001000)-->S3(001000): xxx0
S3(001000)-->S4(010000): xxx1
S4(010000)-->S4(010000): xx0x
S4(010000)-->S5(100000): xx1x
S5(100000)-->S5(100000): xxxx

I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N136 N208 N235 N360 dsu start w_r_2d 
S0(000)-->S0(000): xxxxx0x
S0(000)-->S1(001): xxxxx1x
S1(001)-->S1(001): xxxx0xx
S1(001)-->S2(010): xxxx1xx
S2(010)-->S2(010): x0xxxxx
S2(010)-->S3(011): x1xxxxx
S3(011)-->S1(001): xx011x0
S3(011)-->S3(011): xxxx0xx
S3(011)-->S4(100): xx001x0
S3(011)-->S6(110): 0x0x1x1
S1(001)-->S2(010): xx1x1xx
S3(011)-->S2(010): xx1x1xx
S1(001)-->S2(010): 1xxx1x1
S3(011)-->S2(010): 1xxx1x1
S4(100)-->S4(100): x0xxxxx
S4(100)-->S5(101): x1xxxxx
S5(101)-->S4(100): 1xxx1xx
S5(101)-->S5(101): xxxx0xx
S5(101)-->S6(110): 0xxx1xx
S6(110)-->S6(110): xxxx0xx
S6(110)-->S0(000): xxxx1xx

Executing : FSM inference successfully. Time elapsed: 0.030s wall, 0.031s user + 0.000s system = 0.031s CPU (105.7%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N171 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N142 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N8[7:0] (bmsWIDEMUX).
I: Constant propagation done on N13[0] (bmsWIDEMUX).
I: Constant propagation done on N17[0] (bmsWIDEMUX).
I: Constant propagation done on N29[0] (bmsWIDEMUX).
I: Constant propagation done on N37[0] (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.031s wall, 0.016s user + 0.000s system = 0.016s CPU (49.9%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Tue May 13 20:44:30 2025
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/hdmi_colorbar.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 2)] | Port b_out[7] has been placed at location T22, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 9)] | Port b_out[6] has been placed at location R22, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 16)] | Port b_out[5] has been placed at location N18, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 51)] | Port b_out[0] has been placed at location P19, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 65)] | Port g_out[6] has been placed at location N23, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 72)] | Port g_out[5] has been placed at location N24, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 79)] | Port g_out[4] has been placed at location P23, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 86)] | Port g_out[3] has been placed at location P24, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 93)] | Port g_out[2] has been placed at location R25, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 100)] | Port g_out[1] has been placed at location P25, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 107)] | Port g_out[0] has been placed at location T25, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 114)] | Port r_out[7] has been placed at location P16, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 121)] | Port r_out[6] has been placed at location K25, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 128)] | Port r_out[5] has been placed at location K26, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 142)] | Port r_out[3] has been placed at location L25, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 170)] | Port hd_sda has been placed at location K23, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 177)] | Port de_out has been placed at location N19, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 184)] | Port hd_scl has been placed at location K22, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 191)] | Port hs_out has been placed at location R20, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 212)] | Port rstn_out has been placed at location G25, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc(line number: 219)] | Port vs_out has been placed at location R21, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name hdmi_top|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hdmi_top|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group hdmi_top|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group hdmi_top|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll/u_gpll:CLKOUT0
Executing : get_pins u_pll/u_gpll:CLKOUT0 successfully.
Executing : create_clock -name PLL|u_pll/u_gpll/CLKOUT0 [get_pins u_pll/u_gpll:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name PLL|u_pll/u_gpll/CLKOUT0 [get_pins u_pll/u_gpll:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|u_pll/u_gpll/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|u_pll/u_gpll/CLKOUT0 successfully.
Start pre-mapping.
I: Constant propagation done on ms7210_ctrl_iic_top_inst/iic_dri/N396 (bmsWIDEINV).
I: Constant propagation done on ms7210_ctrl_iic_top_inst/iic_dri/N397 (bmsWIDEINV).
I: Constant propagation done on ms7210_ctrl_iic_top_inst/iic_dri/N398 (bmsWIDEINV).
I: Constant propagation done on ms7210_ctrl_iic_top_inst/iic_dri/N399 (bmsWIDEINV).
I: Constant propagation done on ms7210_ctrl_iic_top_inst/iic_dri/N400 (bmsWIDEINV).
I: Constant propagation done on ms7210_ctrl_iic_top_inst/iic_dri/N401 (bmsWIDEINV).
I: Constant propagation done on ms7210_ctrl_iic_top_inst/iic_dri/N402 (bmsWIDEINV).
I: Constant propagation done on ms7210_ctrl_iic_top_inst/iic_dri/N403 (bmsWIDEINV).
I: Constant propagation done on ms7210_ctrl_iic_top_inst/iic_dri/N404 (bmsWIDEINV).
I: Constant propagation done on ms7210_ctrl_iic_top_inst/iic_dri/N405 (bmsWIDEINV).
I: Encoding type of FSM 'state_fsm[5:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[5:0]':
I: from  ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state[5] ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state[4] ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state[3] ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state[2] ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state[1] ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state[0]
I: to  ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg[5] ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg[4] ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg[3] ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg[2] ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg[1] ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg[0]
I: 000001 => 000001
I: 000010 => 000010
I: 000100 => 000100
I: 001000 => 001000
I: 010000 => 010000
I: 100000 => 100000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  ms7210_ctrl_iic_top_inst/iic_dri/state[2] ms7210_ctrl_iic_top_inst/iic_dri/state[1] ms7210_ctrl_iic_top_inst/iic_dri/state[0]
I: to  ms7210_ctrl_iic_top_inst/iic_dri/state_reg[6] ms7210_ctrl_iic_top_inst/iic_dri/state_reg[5] ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4] ms7210_ctrl_iic_top_inst/iic_dri/state_reg[3] ms7210_ctrl_iic_top_inst/iic_dri/state_reg[2] ms7210_ctrl_iic_top_inst/iic_dri/state_reg[1] ms7210_ctrl_iic_top_inst/iic_dri/state_reg[0]
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
W: Removed bmsWIDEDFFRSE inst cmd_iic[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst addr[15:0] at 12 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.073s wall, 0.031s user + 0.000s system = 0.031s CPU (43.1%)

Start mod-gen.
W: Removed bmsWIDEDFFRSE inst rstn_1ms[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[20:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[26:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst vga_ctrl_inst/cnt_h[11:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst vga_ctrl_inst/cnt_v[11:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms7210_ctrl_iic_top_inst/iic_dri/trans_byte_max[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst ms7210_ctrl_iic_top_inst/iic_dri/trans_byte_max[3:0] at 1 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.132s wall, 0.109s user + 0.016s system = 0.125s CPU (94.4%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.378s wall, 0.203s user + 0.062s system = 0.266s CPU (70.2%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'vga_ctrl_inst/cnt_h[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_ctrl_inst/cnt_h[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_ctrl_inst/cnt_v[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_ctrl_inst/cnt_v[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rstn_1ms[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rstn_1ms[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/fre_cnt[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/trans_byte_max[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/trans_byte_max[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_pic_inst/pix_data[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_pic_inst/pix_data[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_pic_inst/pix_data[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_pic_inst/pix_data[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_pic_inst/pix_data[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_pic_inst/pix_data[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_pic_inst/pix_data[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_pic_inst/pix_data[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'vga_pic_inst/pix_data[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.029s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.325s wall, 0.250s user + 0.000s system = 0.250s CPU (77.0%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.075s wall, 0.031s user + 0.000s system = 0.031s CPU (41.4%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.019s wall, 0.016s user + 0.000s system = 0.016s CPU (83.4%)

W: prevent name conflict by renaming net ms7210_ctrl_iic_top_inst/sda_out to ms7210_ctrl_iic_top_inst/sda_out_rnmt
W: prevent name conflict by renaming net ms7210_ctrl_iic_top_inst/iic_dri/N80 to ms7210_ctrl_iic_top_inst/iic_dri/N80_rnmt

Cell Usage:
GTP_DFF                      10 uses
GTP_DFF_C                    18 uses
GTP_DFF_CE                   10 uses
GTP_DFF_E                    22 uses
GTP_DFF_R                    58 uses
GTP_DFF_RE                   47 uses
GTP_DFF_S                     2 uses
GTP_DFF_SE                    1 use
GTP_DRM18K_E1                 1 use
GTP_GPLL                      1 use
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                      2 uses
GTP_LUT2                      8 uses
GTP_LUT3                      3 uses
GTP_LUT4                      8 uses
GTP_LUT5                     31 uses
GTP_LUT6                     67 uses
GTP_LUT6CARRY                61 uses
GTP_LUT6D                    37 uses
GTP_MUX2LUT7                  1 use

I/O ports: 34
GTP_INBUF                   2 uses
GTP_IOBUF                   1 use
GTP_OUTBUF                 31 uses

Mapping Summary:
Total LUTs: 217 of 66600 (0.33%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 217
Total Registers: 168 of 133200 (0.13%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.5 of 155 (0.32%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 34 of 300 (11.33%)


Overview of Control Sets:

Number of unique control sets : 21

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 4        | 3                 1
  [2, 4)      | 2        | 2                 0
  [4, 6)      | 4        | 4                 0
  [6, 8)      | 2        | 2                 0
  [8, 10)     | 2        | 2                 0
  [10, 12)    | 2        | 1                 1
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 4        | 3                 1
--------------------------------------------------------------
  The maximum fanout: 22
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 10
  NO              NO                YES                18
  NO              YES               NO                 60
  YES             NO                NO                 22
  YES             NO                YES                10
  YES             YES               NO                 48
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hdmi_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND18'.
Saving design to hdmi_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4086: Port 'hd_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hd_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'de_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hd_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hs_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pixclk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rstn_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vs_out' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rstn_in' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:10s
Action synthesize: CPU time elapsed is 0h:0m:7s
Action synthesize: Process CPU time elapsed is 0h:0m:7s
Current time: Tue May 13 20:44:40 2025
Action synthesize: Peak memory pool usage is 329 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:14s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:8s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:8s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/hdmi_colorbar.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Flattening design 'hdmi_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net cfg_clk in design, driver pin CLKOUT0(instance u_pll/u_gpll) -> load pin CLKA(instance ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance vga_ctrl_inst/cnt_h[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N11_0_1/gateop, insts:13.
I: Infer CARRY group, base inst: vga_ctrl_inst/N6_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: vga_ctrl_inst/N26_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: vga_ctrl_inst/N76_1.fsub_2/gateop, insts:9.
I: Infer CARRY group, base inst: ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N98_1_1/gateop, insts:21.
Iol "ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1" connect to FFs: iff "ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[0]/opit_0_inv", off "ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_0", tff "null".
I: For Pack FF to IOL, copy new inst from ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_0 to ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_1.
I: Adm-6003: Trying to disconnect un-connected pin 'CE' of instance 'ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_1'.
I: Flip-Flop "ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[0]/opit_0_inv" has been packed in "IFF" of IOL "ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1" success.
I: Flip-Flop "ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_1" has been packed in "OFF" of IOL "ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1" success.
W: DeviceMap-4010: There is no register can be packed in IOLHR "rstn_out_obuf/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "vs_out_obuf/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "b_out_obuf[0]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "b_out_obuf[1]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "b_out_obuf[2]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "b_out_obuf[3]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "b_out_obuf[4]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "b_out_obuf[5]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "b_out_obuf[6]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "b_out_obuf[7]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "de_out_obuf/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "g_out_obuf[0]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "g_out_obuf[1]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "g_out_obuf[2]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "g_out_obuf[3]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "g_out_obuf[4]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "g_out_obuf[5]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "g_out_obuf[6]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "g_out_obuf[7]/opit_1"(gopIOL).
Iol "hd_scl_obuf/opit_1" connect to FFs: iff "null", off "ms7210_ctrl_iic_top_inst/iic_dri/scl_out/opit_0_inv", tff "null".
I: For Pack FF to IOL, copy new inst from ms7210_ctrl_iic_top_inst/iic_dri/scl_out/opit_0_inv to ms7210_ctrl_iic_top_inst/iic_dri/scl_out/opit_0_inv_1.
I: Flip-Flop "ms7210_ctrl_iic_top_inst/iic_dri/scl_out/opit_0_inv_1" has been packed in "OFF" of IOL "hd_scl_obuf/opit_1" success.
W: DeviceMap-4010: There is no register can be packed in IOLHR "hs_out_obuf/opit_1"(gopIOL).
Iol "led_int_obuf/opit_1" connect to FFs: iff "null", off "ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv", tff "null".
I: For Pack FF to IOL, copy new inst from ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv to ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv_1.
I: Flip-Flop "ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv_1" has been packed in "OFF" of IOL "led_int_obuf/opit_1" success.
W: DeviceMap-4010: There is no register can be packed in IOLHR "pixclk_out_obuf/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "r_out_obuf[0]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "r_out_obuf[1]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "r_out_obuf[2]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "r_out_obuf[3]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "r_out_obuf[4]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "r_out_obuf[5]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "r_out_obuf[6]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "r_out_obuf[7]/opit_1"(gopIOL).
W: DeviceMap-4010: There is no register can be packed in IOLHR "sys_clk_ibuf/opit_1"(gopIOL).
C: DeviceMap-2009: The Inst "b_out_obuf[0]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[1]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[2]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[3]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[4]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[5]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[6]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[7]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "de_out_obuf/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[0]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[1]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[2]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[3]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[4]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[5]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[6]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[7]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "hs_out_obuf/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "pixclk_out_obuf/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[0]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[1]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[2]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[3]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[4]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[5]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[6]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[7]/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "rstn_out_obuf/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "sys_clk_ibuf/opit_0"(gopIBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "vs_out_obuf/opit_0"(gopOBUF) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "rstn_out_obuf/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[7]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "sys_clk_ibuf/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "vs_out_obuf/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[0]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[1]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[2]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[3]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[4]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[5]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[6]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "b_out_obuf[7]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "de_out_obuf/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[0]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[1]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[2]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[3]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[4]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[5]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[6]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "g_out_obuf[7]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "hs_out_obuf/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "pixclk_out_obuf/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[0]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[1]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[2]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[3]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[4]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[5]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
C: DeviceMap-2009: The Inst "r_out_obuf[6]/opit_1"(gopIOL) has Attribute "PAP_IO_REGISTER" and has been ignored.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                  
| FF                    | 167      | 133200        | 1                  
| LUT                   | 218      | 66600         | 1                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 0.5      | 155           | 1                  
| IO                    | 34       | 300           | 12                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 2        | 32            | 7                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0        | 2             | 0                  
| GPLL                  | 1        | 6             | 17                 
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.03 sec.

Design 'hdmi_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:19s
Action dev_map: CPU time elapsed is 0h:0m:5s
Action dev_map: Process CPU time elapsed is 0h:0m:5s
Current time: Tue May 13 20:44:58 2025
Action dev_map: Peak memory pool usage is 342 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:33s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:13s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:13s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/hdmi_colorbar.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {hd_sda} LOC=K23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 3)] | Port hd_sda has been placed at location K23, whose type is share pin.
Executing : def_port {hd_sda} LOC=K23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[0]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 4)] | Port b_out[0] has been placed at location P19, whose type is share pin.
Executing : def_port {b_out[0]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[1]} LOC=P21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {b_out[1]} LOC=P21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[2]} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {b_out[2]} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[3]} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {b_out[3]} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[4]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {b_out[4]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[5]} LOC=N18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 9)] | Port b_out[5] has been placed at location N18, whose type is share pin.
Executing : def_port {b_out[5]} LOC=N18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[6]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 10)] | Port b_out[6] has been placed at location R22, whose type is share pin.
Executing : def_port {b_out[6]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[7]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 11)] | Port b_out[7] has been placed at location T22, whose type is share pin.
Executing : def_port {b_out[7]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {de_out} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 12)] | Port de_out has been placed at location N19, whose type is share pin.
Executing : def_port {de_out} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[0]} LOC=T25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 13)] | Port g_out[0] has been placed at location T25, whose type is share pin.
Executing : def_port {g_out[0]} LOC=T25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[1]} LOC=P25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 14)] | Port g_out[1] has been placed at location P25, whose type is share pin.
Executing : def_port {g_out[1]} LOC=P25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[2]} LOC=R25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 15)] | Port g_out[2] has been placed at location R25, whose type is share pin.
Executing : def_port {g_out[2]} LOC=R25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[3]} LOC=P24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 16)] | Port g_out[3] has been placed at location P24, whose type is share pin.
Executing : def_port {g_out[3]} LOC=P24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[4]} LOC=P23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 17)] | Port g_out[4] has been placed at location P23, whose type is share pin.
Executing : def_port {g_out[4]} LOC=P23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[5]} LOC=N24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 18)] | Port g_out[5] has been placed at location N24, whose type is share pin.
Executing : def_port {g_out[5]} LOC=N24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[6]} LOC=N23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 19)] | Port g_out[6] has been placed at location N23, whose type is share pin.
Executing : def_port {g_out[6]} LOC=N23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[7]} LOC=N22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {g_out[7]} LOC=N22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {hd_scl} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 21)] | Port hd_scl has been placed at location K22, whose type is share pin.
Executing : def_port {hd_scl} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {hs_out} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 22)] | Port hs_out has been placed at location R20, whose type is share pin.
Executing : def_port {hs_out} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led_int} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led_int} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {pixclk_out} LOC=T24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {pixclk_out} LOC=T24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[0]} LOC=N21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {r_out[0]} LOC=N21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[1]} LOC=L23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {r_out[1]} LOC=L23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[2]} LOC=L22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {r_out[2]} LOC=L22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[3]} LOC=L25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 28)] | Port r_out[3] has been placed at location L25, whose type is share pin.
Executing : def_port {r_out[3]} LOC=L25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[4]} LOC=L24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {r_out[4]} LOC=L24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[5]} LOC=K26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 30)] | Port r_out[5] has been placed at location K26, whose type is share pin.
Executing : def_port {r_out[5]} LOC=K26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[6]} LOC=K25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 31)] | Port r_out[6] has been placed at location K25, whose type is share pin.
Executing : def_port {r_out[6]} LOC=K25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[7]} LOC=P16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 32)] | Port r_out[7] has been placed at location P16, whose type is share pin.
Executing : def_port {r_out[7]} LOC=P16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {rstn_out} LOC=G25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 33)] | Port rstn_out has been placed at location G25, whose type is share pin.
Executing : def_port {rstn_out} LOC=G25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vs_out} LOC=R21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 34)] | Port vs_out has been placed at location R21, whose type is share pin.
Executing : def_port {vs_out} LOC=R21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {rstn_in} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rstn_in} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance u_pll/u_gpll/gpll_inst to GPLL_7_1075.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.66 sec
Worst slack after clock region global placement is 988896
Wirelength after clock region global placement is 3473 and checksum is 5468F8C6D45FDDE2.
1st GP placement takes 2.50 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Mapping instance clkbufg_1/gopclkbufg to USCM_215_627.
Clock placement takes 0.11 sec.

Wirelength after Pre Global Placement is 3473 and checksum is 5468F8C6D45FDDE2.
Pre global placement takes 3.14 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst b_out_obuf[0]/opit_1 on IOLHR_16_414.
Placed fixed group with base inst b_out_obuf[1]/opit_1 on IOLHR_16_432.
Placed fixed group with base inst b_out_obuf[2]/opit_1 on IOLHR_16_438.
Placed fixed group with base inst b_out_obuf[3]/opit_1 on IOLHR_16_462.
Placed fixed group with base inst b_out_obuf[4]/opit_1 on IOLHR_16_468.
Placed fixed group with base inst b_out_obuf[5]/opit_1 on IOLHR_16_534.
Placed fixed group with base inst b_out_obuf[6]/opit_1 on IOLHR_16_324.
Placed fixed group with base inst b_out_obuf[7]/opit_1 on IOLHR_16_330.
Placed fixed group with base inst de_out_obuf/opit_1 on IOLHR_16_408.
Placed fixed group with base inst g_out_obuf[0]/opit_1 on IOLHR_16_348.
Placed fixed group with base inst g_out_obuf[1]/opit_1 on IOLHR_16_372.
Placed fixed group with base inst g_out_obuf[2]/opit_1 on IOLHR_16_378.
Placed fixed group with base inst g_out_obuf[3]/opit_1 on IOLHR_16_396.
Placed fixed group with base inst g_out_obuf[4]/opit_1 on IOLHR_16_402.
Placed fixed group with base inst g_out_obuf[5]/opit_1 on IOLHR_16_420.
Placed fixed group with base inst g_out_obuf[6]/opit_1 on IOLHR_16_426.
Placed fixed group with base inst g_out_obuf[7]/opit_1 on IOLHR_16_444.
Placed fixed group with base inst hd_scl_obuf/opit_1 on IOLHR_16_696.
Placed fixed group with base inst hs_out_obuf/opit_1 on IOLHR_16_390.
Placed fixed group with base inst led_int_obuf/opit_1 on IOLHR_16_1032.
Placed fixed group with base inst ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1 on IOLHR_16_690.
Placed fixed group with base inst pixclk_out_obuf/opit_1 on IOLHR_16_354.
Placed fixed group with base inst r_out_obuf[0]/opit_1 on IOLHR_16_450.
Placed fixed group with base inst r_out_obuf[1]/opit_1 on IOLHR_16_474.
Placed fixed group with base inst r_out_obuf[2]/opit_1 on IOLHR_16_480.
Placed fixed group with base inst r_out_obuf[3]/opit_1 on IOLHR_16_498.
Placed fixed group with base inst r_out_obuf[4]/opit_1 on IOLHR_16_504.
Placed fixed group with base inst r_out_obuf[5]/opit_1 on IOLHR_16_522.
Placed fixed group with base inst r_out_obuf[6]/opit_1 on IOLHR_16_528.
Placed fixed group with base inst r_out_obuf[7]/opit_1 on IOLHR_16_570.
Placed fixed group with base inst rstn_in_ibuf/opit_1 on IOLHR_16_990.
Placed fixed group with base inst rstn_out_obuf/opit_1 on IOLHR_16_636.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst vs_out_obuf/opit_1 on IOLHR_16_384.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_215_627.
Placed fixed instance u_pll/u_gpll/gpll_inst on GPLL_7_1075.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_646.
Placed fixed instance BKCL_auto_2 on BKCL_1_340.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 990956.
	8 iterations finished.
	Final slack 994848.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 992300
2nd GP placement takes 0.28 sec.

Wirelength after global placement is 1883 and checksum is BC186730F483D9ED.
Global placement takes 0.28 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 122 LUT6 in collection, pack success:9
Packing LUT6D takes 0.02 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 1892 and checksum is 3DDF45E62FEB2018.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 990956.
	9 iterations finished.
	Final slack 994848.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 993413
3rd GP placement takes 0.44 sec.

Wirelength after post global placement is 1819 and checksum is 518967B6191B9E21.
Packing LUT6D started.
I: LUT6D pack result: There are 104 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Post global placement takes 0.45 sec.

Phase 4 Legalization started.
The average distance in LP is 0.414815.
Wirelength after legalization is 2183 and checksum is F7FCF1584A47FB69.
Legalization takes 0.06 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 995254.
Replication placement takes 0.06 sec.

Wirelength after replication placement is 2183 and checksum is F7FCF1584A47FB69.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 995254, TNS before detailed placement is 0. 
Worst slack after detailed placement is 995254, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 2183 and checksum is F7FCF1584A47FB69.
Timing-driven detailed placement takes 0.06 sec.

I: Replicate Registers:ms7210_ctrl_iic_top_inst/iic_dri/scl_out/opit_0_inv_1 
I: Replicate Registers:ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv_1 
I: Replicate Registers:ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_1 
Worst slack is 995254, TNS after placement is 0.
Placement done.
Total placement takes 4.09 sec.
Finished placement.

Routing started.
Building routing graph takes 3.48 sec.
Worst slack is 995254, TNS before global route is 0.
Processing design graph takes 0.77 sec.
Total memory for routing:
	216.114783 M.
Total nets for routing : 466.
Global Routing step 1 processed 0 nets, it takes 0.02 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 4 processed 16 nets, it takes 0.03 sec.
Global routing takes 0.09 sec.
Total 487 subnets.
    forward max bucket size 62203 , backward 130.
        Unrouted nets 231 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.453125 sec.
    forward max bucket size 265 , backward 15.
        Unrouted nets 205 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 38 , backward 22.
        Unrouted nets 175 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 26 , backward 18.
        Unrouted nets 139 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 25 , backward 13.
        Unrouted nets 100 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 25 , backward 17.
        Unrouted nets 83 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 22.
        Unrouted nets 49 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 31 , backward 12.
        Unrouted nets 39 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 13.
        Unrouted nets 40 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 14.
        Unrouted nets 25 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 18.
        Unrouted nets 23 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 15.
        Unrouted nets 18 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 11.
        Unrouted nets 14 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 12.
        Unrouted nets 7 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 15.
        Unrouted nets 0 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
Detailed routing takes 14 iterations
I: Design net nt_sys_clk is routed by general path.
C: Route-2036: The clock path from sys_clk_ibuf/opit_1:DI_TO_CLK to clkbufg_1/gopclkbufg:CLK is routed by SRB.
Detailed routing takes 0.62 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 244.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.19 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 2732.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 6.02 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 3        | 6             | 50                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 44       | 11675         | 1                  
|   FF                        | 97       | 93400         | 1                  
|   LUT                       | 124      | 46700         | 1                  
|   LUT-FF pairs              | 72       | 46700         | 1                  
| Use of CLMS                 | 27       | 4975          | 1                  
|   FF                        | 70       | 39800         | 1                  
|   LUT                       | 85       | 19900         | 1                  
|   LUT-FF pairs              | 61       | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0.5      | 155           | 1                  
| Use of GPLL                 | 1        | 6             | 17                 
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 53       | 10550         | 1                  
| Use of HCKB                 | 4        | 96            | 5                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 34       | 300           | 12                 
|   IOBD                      | 17       | 144           | 12                 
|   IOBS                      | 17       | 156           | 11                 
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 34       | 300           | 12                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 2        | 32            | 7                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'hdmi_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:32s
Action pnr: CPU time elapsed is 0h:0m:22s
Action pnr: Process CPU time elapsed is 0h:0m:22s
Current time: Tue May 13 20:45:30 2025
Action pnr: Peak memory pool usage is 1,174 MB
Action from compile to pnr: Total Real Time elapsed is 0h:1m:5s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:35s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:35s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/hdmi_colorbar.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4086: Port 'hd_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hd_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'de_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hd_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hs_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pixclk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rstn_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vs_out' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rstn_in' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:17s
Action report_timing: CPU time elapsed is 0h:0m:12s
Action report_timing: Process CPU time elapsed is 0h:0m:12s
Current time: Tue May 13 20:45:48 2025
Action report_timing: Peak memory pool usage is 1,075 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:1m:22s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:47s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:47s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/hdmi_colorbar.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.046875 sec.
Generating architecture configuration.
The bitstream file is "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/generate_bitstream/hdmi_top.sbit"
Generate programming file takes 3.562500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:20s
Action gen_bit_stream: CPU time elapsed is 0h:0m:13s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:13s
Current time: Tue May 13 20:46:07 2025
Action gen_bit_stream: Peak memory pool usage is 1,090 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:42s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:1m:0s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:1m:0s
