#set the working dir, where all compiled verilog goes
vlib work

#compile all veriolog modules in mux.v to working dir 
#could also have multiple veriolog files
vlog datapath.v

#load simulation using mux as the top level simulation module
vsim datapath

#log all signals and add some signals to waveform window
log {/*}

# add wave {/*} would add all items in top level simulation module
add wave -r /*

force {CLOCK_50} 0 0ns, 1 {10ns} -r 20ns

force {enableShift} 1
force {drawS} 1
force {reset} 1
run 30ns


#reset


force {enableShift} 1
force {drawS} 1
force {reset} 0
force {enableX} 1

run 9000000000ns