{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1471948455566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1471948455566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 23 12:34:15 2016 " "Processing started: Tue Aug 23 12:34:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1471948455566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471948455566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pyramic_Array -c Pyramic_Array " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pyramic_Array -c Pyramic_Array" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471948455567 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Pyramic_Array/synthesis/Pyramic_Array.qip " "Tcl Script File Pyramic_Array/synthesis/Pyramic_Array.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE Pyramic_Array/synthesis/Pyramic_Array.qip " "set_global_assignment -name QIP_FILE Pyramic_Array/synthesis/Pyramic_Array.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1471948455671 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1471948455671 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Mic_Array_GPA/synthesis/Mic_Array_GPA.qip " "Tcl Script File Mic_Array_GPA/synthesis/Mic_Array_GPA.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE Mic_Array_GPA/synthesis/Mic_Array_GPA.qip " "set_global_assignment -name QIP_FILE Mic_Array_GPA/synthesis/Mic_Array_GPA.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1471948455671 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1471948455671 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1471948455942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1471948455942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/Beamformer_Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/Beamformer_Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Beamformer_Adder-rtl " "Found design unit 1: Beamformer_Adder-rtl" {  } { { "../hdl/Beamformer_Adder.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/Beamformer_Adder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471948468310 ""} { "Info" "ISGN_ENTITY_NAME" "1 Beamformer_Adder " "Found entity 1: Beamformer_Adder" {  } { { "../hdl/Beamformer_Adder.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/Beamformer_Adder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471948468310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471948468310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_top_level-rtl " "Found design unit 1: DE1_SoC_top_level-rtl" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 165 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471948468312 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_top_level " "Found entity 1: DE1_SoC_top_level" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471948468312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471948468312 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/DMA_Audio_Read.vhd " "Can't analyze file -- file ../hdl/DMA_Audio_Read.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1471948468313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Mic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Mic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_mic-SYN " "Found design unit 1: fifo_mic-SYN" {  } { { "../hdl/FIFO_Mic.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Mic.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471948468313 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Mic " "Found entity 1: FIFO_Mic" {  } { { "../hdl/FIFO_Mic.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Mic.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471948468313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471948468313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Streaming.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Streaming.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_streaming-SYN " "Found design unit 1: fifo_streaming-SYN" {  } { { "../hdl/FIFO_Streaming.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Streaming.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471948468314 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Streaming " "Found entity 1: FIFO_Streaming" {  } { { "../hdl/FIFO_Streaming.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Streaming.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471948468314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471948468314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Controller-comp " "Found design unit 1: SPI_Controller-comp" {  } { { "../hdl/SPI_Controller.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471948468315 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Controller " "Found entity 1: SPI_Controller" {  } { { "../hdl/SPI_Controller.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471948468315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471948468315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_DMA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_DMA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_DMA-master " "Found design unit 1: SPI_DMA-master" {  } { { "../hdl/SPI_DMA.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_DMA.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471948468316 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_DMA " "Found entity 1: SPI_DMA" {  } { { "../hdl/SPI_DMA.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_DMA.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471948468316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471948468316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Slave-slave " "Found design unit 1: SPI_Slave-slave" {  } { { "../hdl/SPI_Slave.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Slave.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471948468317 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Slave " "Found entity 1: SPI_Slave" {  } { { "../hdl/SPI_Slave.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Slave.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471948468317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471948468317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Streaming.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Streaming.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Streaming-streaming " "Found design unit 1: SPI_Streaming-streaming" {  } { { "../hdl/SPI_Streaming.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Streaming.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471948468317 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Streaming " "Found entity 1: SPI_Streaming" {  } { { "../hdl/SPI_Streaming.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Streaming.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471948468317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471948468317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_System.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_System.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_System-project " "Found design unit 1: SPI_System-project" {  } { { "../hdl/SPI_System.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_System.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471948468318 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_System " "Found entity 1: SPI_System" {  } { { "../hdl/SPI_System.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_System.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471948468318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471948468318 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_top_level " "Elaborating entity \"DE1_SoC_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1471948468385 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_CS_n DE1_SoC_top_level.vhd(23) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(23): used implicit default value for signal \"ADC_CS_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1471948468387 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_DIN DE1_SoC_top_level.vhd(24) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(24): used implicit default value for signal \"ADC_DIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1471948468387 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SCLK DE1_SoC_top_level.vhd(26) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(26): used implicit default value for signal \"ADC_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1471948468387 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR DE1_SoC_top_level.vhd(75) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(75): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1471948468388 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_FLASH_DCLK DE1_SoC_top_level.vhd(137) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(137): used implicit default value for signal \"HPS_FLASH_DCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 137 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1471948468388 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_FLASH_NCSO DE1_SoC_top_level.vhd(138) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(138): used implicit default value for signal \"HPS_FLASH_NCSO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 138 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1471948468388 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_SPIM_CLK DE1_SoC_top_level.vhd(151) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(151): used implicit default value for signal \"HPS_SPIM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 151 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1471948468389 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_SPIM_MOSI DE1_SoC_top_level.vhd(153) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(153): used implicit default value for signal \"HPS_SPIM_MOSI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1471948468389 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_USB_STP DE1_SoC_top_level.vhd(161) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(161): used implicit default value for signal \"HPS_USB_STP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 161 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1471948468389 "|DE1_SoC_top_level"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u0 Pyramic_Array " "Node instance \"u0\" instantiates undefined entity \"Pyramic_Array\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../hdl/DE1_SoC_top_level.vhd" "u0" { Text "/home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1471948468404 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1311 " "Peak virtual memory: 1311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1471948468540 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 23 12:34:28 2016 " "Processing ended: Tue Aug 23 12:34:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1471948468540 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1471948468540 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1471948468540 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1471948468540 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1471948471708 ""}
