Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Sep 27 21:42:43 2025
| Host         : T480 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_nexys_a7_rtc_vga_bounce_timing_summary_routed.rpt -pb top_nexys_a7_rtc_vga_bounce_timing_summary_routed.pb -rpx top_nexys_a7_rtc_vga_bounce_timing_summary_routed.rpx -warn_on_violation
| Design       : top_nexys_a7_rtc_vga_bounce
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                               Violations  
------  --------  ----------------------------------------  ----------  
XDCH-2  Warning   Same min and max delay values on IO port  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.376        0.000                      0                  454        0.042        0.000                      0                  454        4.500        0.000                       0                   258  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  pclk       {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.376        0.000                      0                  378        0.042        0.000                      0                  378        4.500        0.000                       0                   212  
  pclk             28.358        0.000                      0                   76        0.187        0.000                      0                   76       19.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   pclk                0.963        0.000                      0                    4        0.714        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        pclk                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 pos_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.836ns  (logic 3.390ns (38.366%)  route 5.446ns (61.634%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.719     5.322    clk100mhz_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  pos_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  pos_y_reg[4]/Q
                         net (fo=5, routed)           0.686     6.464    pos_y_reg_n_0_[4]
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.124     6.588 r  pos_y[3]_i_4/O
                         net (fo=1, routed)           0.000     6.588    pos_y[3]_i_4_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.138 r  pos_y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.138    pos_y_reg[3]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.451 f  pos_y_reg[9]_i_7/O[3]
                         net (fo=6, routed)           0.827     8.277    ny2__0[10]
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     8.583 r  vy[10]_i_8/O
                         net (fo=1, routed)           0.000     8.583    vy[10]_i_8_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.959 r  vy_reg[10]_i_3/CO[3]
                         net (fo=15, routed)          1.321    10.280    vy_reg[10]_i_3_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.152    10.432 f  pos_y[4]_i_1/O
                         net (fo=3, routed)           0.330    10.763    pos_y[4]_i_1_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.326    11.089 r  pos_y[9]_i_14/O
                         net (fo=1, routed)           0.585    11.674    pos_y[9]_i_14_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    12.311 r  pos_y_reg[9]_i_4/CO[3]
                         net (fo=4, routed)           0.913    13.224    tg/pos_y_reg[3]_0[0]
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.150    13.374 r  tg/pos_y[9]_i_1/O
                         net (fo=4, routed)           0.784    14.158    pos_y0_in[9]
    SLICE_X6Y86          FDRE                                         r  pos_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.598    15.021    clk100mhz_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  pos_y_reg[6]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y86          FDRE (Setup_fdre_C_R)       -0.728    14.533    pos_y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -14.158    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 pos_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 3.390ns (38.747%)  route 5.359ns (61.253%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.719     5.322    clk100mhz_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  pos_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  pos_y_reg[4]/Q
                         net (fo=5, routed)           0.686     6.464    pos_y_reg_n_0_[4]
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.124     6.588 r  pos_y[3]_i_4/O
                         net (fo=1, routed)           0.000     6.588    pos_y[3]_i_4_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.138 r  pos_y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.138    pos_y_reg[3]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.451 f  pos_y_reg[9]_i_7/O[3]
                         net (fo=6, routed)           0.827     8.277    ny2__0[10]
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     8.583 r  vy[10]_i_8/O
                         net (fo=1, routed)           0.000     8.583    vy[10]_i_8_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.959 r  vy_reg[10]_i_3/CO[3]
                         net (fo=15, routed)          1.321    10.280    vy_reg[10]_i_3_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.152    10.432 f  pos_y[4]_i_1/O
                         net (fo=3, routed)           0.330    10.763    pos_y[4]_i_1_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.326    11.089 r  pos_y[9]_i_14/O
                         net (fo=1, routed)           0.585    11.674    pos_y[9]_i_14_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    12.311 r  pos_y_reg[9]_i_4/CO[3]
                         net (fo=4, routed)           0.913    13.224    tg/pos_y_reg[3]_0[0]
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.150    13.374 r  tg/pos_y[9]_i_1/O
                         net (fo=4, routed)           0.697    14.071    pos_y0_in[9]
    SLICE_X4Y86          FDRE                                         r  pos_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.598    15.021    clk100mhz_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  pos_y_reg[3]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X4Y86          FDRE (Setup_fdre_C_R)       -0.633    14.653    pos_y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 pos_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 3.390ns (38.747%)  route 5.359ns (61.253%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.719     5.322    clk100mhz_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  pos_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  pos_y_reg[4]/Q
                         net (fo=5, routed)           0.686     6.464    pos_y_reg_n_0_[4]
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.124     6.588 r  pos_y[3]_i_4/O
                         net (fo=1, routed)           0.000     6.588    pos_y[3]_i_4_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.138 r  pos_y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.138    pos_y_reg[3]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.451 f  pos_y_reg[9]_i_7/O[3]
                         net (fo=6, routed)           0.827     8.277    ny2__0[10]
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     8.583 r  vy[10]_i_8/O
                         net (fo=1, routed)           0.000     8.583    vy[10]_i_8_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.959 r  vy_reg[10]_i_3/CO[3]
                         net (fo=15, routed)          1.321    10.280    vy_reg[10]_i_3_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.152    10.432 f  pos_y[4]_i_1/O
                         net (fo=3, routed)           0.330    10.763    pos_y[4]_i_1_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.326    11.089 r  pos_y[9]_i_14/O
                         net (fo=1, routed)           0.585    11.674    pos_y[9]_i_14_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    12.311 r  pos_y_reg[9]_i_4/CO[3]
                         net (fo=4, routed)           0.913    13.224    tg/pos_y_reg[3]_0[0]
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.150    13.374 r  tg/pos_y[9]_i_1/O
                         net (fo=4, routed)           0.697    14.071    pos_y0_in[9]
    SLICE_X4Y86          FDRE                                         r  pos_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.598    15.021    clk100mhz_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  pos_y_reg[4]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X4Y86          FDRE (Setup_fdre_C_R)       -0.633    14.653    pos_y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 pos_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 3.390ns (39.585%)  route 5.174ns (60.415%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.719     5.322    clk100mhz_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  pos_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  pos_y_reg[4]/Q
                         net (fo=5, routed)           0.686     6.464    pos_y_reg_n_0_[4]
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.124     6.588 r  pos_y[3]_i_4/O
                         net (fo=1, routed)           0.000     6.588    pos_y[3]_i_4_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.138 r  pos_y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.138    pos_y_reg[3]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.451 f  pos_y_reg[9]_i_7/O[3]
                         net (fo=6, routed)           0.827     8.277    ny2__0[10]
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     8.583 r  vy[10]_i_8/O
                         net (fo=1, routed)           0.000     8.583    vy[10]_i_8_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.959 r  vy_reg[10]_i_3/CO[3]
                         net (fo=15, routed)          1.321    10.280    vy_reg[10]_i_3_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.152    10.432 f  pos_y[4]_i_1/O
                         net (fo=3, routed)           0.330    10.763    pos_y[4]_i_1_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.326    11.089 r  pos_y[9]_i_14/O
                         net (fo=1, routed)           0.585    11.674    pos_y[9]_i_14_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    12.311 r  pos_y_reg[9]_i_4/CO[3]
                         net (fo=4, routed)           0.913    13.224    tg/pos_y_reg[3]_0[0]
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.150    13.374 r  tg/pos_y[9]_i_1/O
                         net (fo=4, routed)           0.512    13.886    pos_y0_in[9]
    SLICE_X6Y87          FDRE                                         r  pos_y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.599    15.022    clk100mhz_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  pos_y_reg[9]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X6Y87          FDRE (Setup_fdre_C_R)       -0.728    14.534    pos_y_reg[9]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -13.886    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 pos_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.640ns  (logic 3.382ns (39.144%)  route 5.258ns (60.856%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.644     5.247    clk100mhz_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.765 r  pos_x_reg[4]/Q
                         net (fo=5, routed)           0.678     6.442    pos_x_reg_n_0_[4]
    SLICE_X8Y89          LUT2 (Prop_lut2_I0_O)        0.124     6.566 r  pos_x[3]_i_4/O
                         net (fo=1, routed)           0.000     6.566    pos_x[3]_i_4_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.209 f  pos_x_reg[3]_i_1/O[3]
                         net (fo=5, routed)           0.848     8.057    nx2__0[6]
    SLICE_X10Y90         LUT2 (Prop_lut2_I1_O)        0.307     8.364 r  vx[10]_i_10/O
                         net (fo=1, routed)           0.000     8.364    vx[10]_i_10_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.897 r  vx_reg[10]_i_3/CO[3]
                         net (fo=15, routed)          1.174    10.072    vx_reg[10]_i_3_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I3_O)        0.146    10.218 r  pos_x[4]_i_1/O
                         net (fo=3, routed)           0.576    10.793    pos_x[4]_i_1_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.328    11.121 r  pos_x[9]_i_10/O
                         net (fo=1, routed)           0.574    11.695    pos_x[9]_i_10_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    12.328 r  pos_x_reg[9]_i_4/CO[3]
                         net (fo=3, routed)           0.917    13.245    tg/pos_x_reg[3]_0[0]
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.150    13.395 r  tg/pos_x[9]_i_1/O
                         net (fo=5, routed)           0.491    13.887    pos_x0_in[9]
    SLICE_X9Y90          FDRE                                         r  pos_x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.522    14.945    clk100mhz_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  pos_x_reg[5]/C
                         clock pessimism              0.277    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X9Y90          FDRE (Setup_fdre_C_R)       -0.633    14.553    pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -13.887    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 pos_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 3.382ns (39.781%)  route 5.120ns (60.219%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.644     5.247    clk100mhz_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.765 r  pos_x_reg[4]/Q
                         net (fo=5, routed)           0.678     6.442    pos_x_reg_n_0_[4]
    SLICE_X8Y89          LUT2 (Prop_lut2_I0_O)        0.124     6.566 r  pos_x[3]_i_4/O
                         net (fo=1, routed)           0.000     6.566    pos_x[3]_i_4_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.209 f  pos_x_reg[3]_i_1/O[3]
                         net (fo=5, routed)           0.848     8.057    nx2__0[6]
    SLICE_X10Y90         LUT2 (Prop_lut2_I1_O)        0.307     8.364 r  vx[10]_i_10/O
                         net (fo=1, routed)           0.000     8.364    vx[10]_i_10_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.897 r  vx_reg[10]_i_3/CO[3]
                         net (fo=15, routed)          1.174    10.072    vx_reg[10]_i_3_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I3_O)        0.146    10.218 r  pos_x[4]_i_1/O
                         net (fo=3, routed)           0.576    10.793    pos_x[4]_i_1_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.328    11.121 r  pos_x[9]_i_10/O
                         net (fo=1, routed)           0.574    11.695    pos_x[9]_i_10_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    12.328 r  pos_x_reg[9]_i_4/CO[3]
                         net (fo=3, routed)           0.917    13.245    tg/pos_x_reg[3]_0[0]
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.150    13.395 r  tg/pos_x[9]_i_1/O
                         net (fo=5, routed)           0.353    13.748    pos_x0_in[9]
    SLICE_X8Y89          FDRE                                         r  pos_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.522    14.945    clk100mhz_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  pos_x_reg[3]/C
                         clock pessimism              0.302    15.247    
                         clock uncertainty           -0.035    15.211    
    SLICE_X8Y89          FDRE (Setup_fdre_C_R)       -0.728    14.483    pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 pos_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 3.382ns (39.781%)  route 5.120ns (60.219%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.644     5.247    clk100mhz_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.765 r  pos_x_reg[4]/Q
                         net (fo=5, routed)           0.678     6.442    pos_x_reg_n_0_[4]
    SLICE_X8Y89          LUT2 (Prop_lut2_I0_O)        0.124     6.566 r  pos_x[3]_i_4/O
                         net (fo=1, routed)           0.000     6.566    pos_x[3]_i_4_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.209 f  pos_x_reg[3]_i_1/O[3]
                         net (fo=5, routed)           0.848     8.057    nx2__0[6]
    SLICE_X10Y90         LUT2 (Prop_lut2_I1_O)        0.307     8.364 r  vx[10]_i_10/O
                         net (fo=1, routed)           0.000     8.364    vx[10]_i_10_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.897 r  vx_reg[10]_i_3/CO[3]
                         net (fo=15, routed)          1.174    10.072    vx_reg[10]_i_3_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I3_O)        0.146    10.218 r  pos_x[4]_i_1/O
                         net (fo=3, routed)           0.576    10.793    pos_x[4]_i_1_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.328    11.121 r  pos_x[9]_i_10/O
                         net (fo=1, routed)           0.574    11.695    pos_x[9]_i_10_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    12.328 r  pos_x_reg[9]_i_4/CO[3]
                         net (fo=3, routed)           0.917    13.245    tg/pos_x_reg[3]_0[0]
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.150    13.395 r  tg/pos_x[9]_i_1/O
                         net (fo=5, routed)           0.353    13.748    pos_x0_in[9]
    SLICE_X8Y89          FDRE                                         r  pos_x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.522    14.945    clk100mhz_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  pos_x_reg[4]/C
                         clock pessimism              0.302    15.247    
                         clock uncertainty           -0.035    15.211    
    SLICE_X8Y89          FDRE (Setup_fdre_C_R)       -0.728    14.483    pos_x_reg[4]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 pos_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_x_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 3.382ns (39.781%)  route 5.120ns (60.219%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.644     5.247    clk100mhz_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.765 r  pos_x_reg[4]/Q
                         net (fo=5, routed)           0.678     6.442    pos_x_reg_n_0_[4]
    SLICE_X8Y89          LUT2 (Prop_lut2_I0_O)        0.124     6.566 r  pos_x[3]_i_4/O
                         net (fo=1, routed)           0.000     6.566    pos_x[3]_i_4_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.209 f  pos_x_reg[3]_i_1/O[3]
                         net (fo=5, routed)           0.848     8.057    nx2__0[6]
    SLICE_X10Y90         LUT2 (Prop_lut2_I1_O)        0.307     8.364 r  vx[10]_i_10/O
                         net (fo=1, routed)           0.000     8.364    vx[10]_i_10_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.897 r  vx_reg[10]_i_3/CO[3]
                         net (fo=15, routed)          1.174    10.072    vx_reg[10]_i_3_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I3_O)        0.146    10.218 r  pos_x[4]_i_1/O
                         net (fo=3, routed)           0.576    10.793    pos_x[4]_i_1_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.328    11.121 r  pos_x[9]_i_10/O
                         net (fo=1, routed)           0.574    11.695    pos_x[9]_i_10_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    12.328 r  pos_x_reg[9]_i_4/CO[3]
                         net (fo=3, routed)           0.917    13.245    tg/pos_x_reg[3]_0[0]
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.150    13.395 r  tg/pos_x[9]_i_1/O
                         net (fo=5, routed)           0.353    13.748    pos_x0_in[9]
    SLICE_X8Y89          FDRE                                         r  pos_x_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.522    14.945    clk100mhz_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  pos_x_reg[6]/C
                         clock pessimism              0.302    15.247    
                         clock uncertainty           -0.035    15.211    
    SLICE_X8Y89          FDRE (Setup_fdre_C_R)       -0.728    14.483    pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 pos_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_x_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 3.382ns (39.781%)  route 5.120ns (60.219%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.644     5.247    clk100mhz_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.765 r  pos_x_reg[4]/Q
                         net (fo=5, routed)           0.678     6.442    pos_x_reg_n_0_[4]
    SLICE_X8Y89          LUT2 (Prop_lut2_I0_O)        0.124     6.566 r  pos_x[3]_i_4/O
                         net (fo=1, routed)           0.000     6.566    pos_x[3]_i_4_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.209 f  pos_x_reg[3]_i_1/O[3]
                         net (fo=5, routed)           0.848     8.057    nx2__0[6]
    SLICE_X10Y90         LUT2 (Prop_lut2_I1_O)        0.307     8.364 r  vx[10]_i_10/O
                         net (fo=1, routed)           0.000     8.364    vx[10]_i_10_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.897 r  vx_reg[10]_i_3/CO[3]
                         net (fo=15, routed)          1.174    10.072    vx_reg[10]_i_3_n_0
    SLICE_X10Y89         LUT5 (Prop_lut5_I3_O)        0.146    10.218 r  pos_x[4]_i_1/O
                         net (fo=3, routed)           0.576    10.793    pos_x[4]_i_1_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.328    11.121 r  pos_x[9]_i_10/O
                         net (fo=1, routed)           0.574    11.695    pos_x[9]_i_10_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    12.328 r  pos_x_reg[9]_i_4/CO[3]
                         net (fo=3, routed)           0.917    13.245    tg/pos_x_reg[3]_0[0]
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.150    13.395 r  tg/pos_x[9]_i_1/O
                         net (fo=5, routed)           0.353    13.748    pos_x0_in[9]
    SLICE_X8Y89          FDRE                                         r  pos_x_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.522    14.945    clk100mhz_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  pos_x_reg[9]/C
                         clock pessimism              0.302    15.247    
                         clock uncertainty           -0.035    15.211    
    SLICE_X8Y89          FDRE (Setup_fdre_C_R)       -0.728    14.483    pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 pos_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 3.364ns (40.258%)  route 4.992ns (59.742%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.719     5.322    clk100mhz_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  pos_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  pos_y_reg[4]/Q
                         net (fo=5, routed)           0.686     6.464    pos_y_reg_n_0_[4]
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.124     6.588 r  pos_y[3]_i_4/O
                         net (fo=1, routed)           0.000     6.588    pos_y[3]_i_4_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.138 r  pos_y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.138    pos_y_reg[3]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.451 f  pos_y_reg[9]_i_7/O[3]
                         net (fo=6, routed)           0.827     8.277    ny2__0[10]
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     8.583 r  vy[10]_i_8/O
                         net (fo=1, routed)           0.000     8.583    vy[10]_i_8_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.959 r  vy_reg[10]_i_3/CO[3]
                         net (fo=15, routed)          1.321    10.280    vy_reg[10]_i_3_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.152    10.432 f  pos_y[4]_i_1/O
                         net (fo=3, routed)           0.330    10.763    pos_y[4]_i_1_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.326    11.089 r  pos_y[9]_i_14/O
                         net (fo=1, routed)           0.585    11.674    pos_y[9]_i_14_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    12.311 r  pos_y_reg[9]_i_4/CO[3]
                         net (fo=4, routed)           0.913    13.224    tg/pos_y_reg[3]_0[0]
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    13.348 r  tg/pos_y[7]_i_1/O
                         net (fo=1, routed)           0.330    13.678    tg_n_8
    SLICE_X4Y84          FDRE                                         r  pos_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.597    15.020    clk100mhz_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  pos_y_reg[7]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)       -0.067    15.193    pos_y_reg[7]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -13.678    
  -------------------------------------------------------------------
                         slack                                  1.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 btnD
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbD/s0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.409ns (25.322%)  route 4.157ns (74.678%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    P18                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    P18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           4.157     5.566    dbD/in0
    SLICE_X1Y83          FDRE                                         r  dbD/s0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.717     5.320    dbD/clk100mhz_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  dbD/s0_reg/C
                         clock pessimism              0.000     5.320    
                         clock uncertainty            0.035     5.355    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.169     5.524    dbD/s0_reg
  -------------------------------------------------------------------
                         required time                         -5.524    
                         arrival time                           5.566    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbC/s0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbC/s1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.599     1.518    dbC/clk100mhz_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  dbC/s0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dbC/s0_reg/Q
                         net (fo=1, routed)           0.056     1.715    dbC/s0
    SLICE_X3Y83          FDRE                                         r  dbC/s1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.870     2.035    dbC/clk100mhz_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  dbC/s1_reg/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.075     1.593    dbC/s1_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbD/s0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbD/s1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.599     1.518    dbD/clk100mhz_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  dbD/s0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dbD/s0_reg/Q
                         net (fo=1, routed)           0.056     1.715    dbD/s0
    SLICE_X1Y83          FDRE                                         r  dbD/s1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.870     2.035    dbD/clk100mhz_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  dbD/s1_reg/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.075     1.593    dbD/s1_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbL/s0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/s1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.594     1.513    dbL/clk100mhz_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  dbL/s0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  dbL/s0_reg/Q
                         net (fo=1, routed)           0.056     1.710    dbL/s0
    SLICE_X5Y79          FDRE                                         r  dbL/s1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.863     2.028    dbL/clk100mhz_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  dbL/s1_reg/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.075     1.588    dbL/s1_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbR/s0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbR/s1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.595     1.514    dbR/clk100mhz_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  dbR/s0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  dbR/s0_reg/Q
                         net (fo=1, routed)           0.065     1.721    dbR/s0
    SLICE_X0Y79          FDRE                                         r  dbR/s1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.866     2.031    dbR/clk100mhz_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  dbR/s1_reg/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.075     1.589    dbR/s1_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dbU/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbU/btn_state_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (60.959%)  route 0.090ns (39.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.603     1.522    dbU/clk100mhz_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  dbU/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  dbU/stable_reg/Q
                         net (fo=7, routed)           0.090     1.754    dbU/stable_reg_0
    SLICE_X5Y94          FDRE                                         r  dbU/btn_state_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.874     2.039    dbU/clk100mhz_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  dbU/btn_state_d_reg/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.075     1.597    dbU/btn_state_d_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 core/set_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dS_units_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.061%)  route 0.146ns (43.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.604     1.523    core/clk100mhz_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  core/set_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  core/set_mode_reg/Q
                         net (fo=20, routed)          0.146     1.810    core/set_mode
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.045     1.855 r  core/dS_units[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    core/nS_units[0]
    SLICE_X6Y97          FDRE                                         r  core/dS_units_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.875     2.040    core/clk100mhz_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  core/dS_units_reg[0]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.120     1.656    core/dS_units_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 core/set_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dS_units_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.604     1.523    core/clk100mhz_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  core/set_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  core/set_mode_reg/Q
                         net (fo=20, routed)          0.150     1.814    core/set_mode
    SLICE_X6Y97          LUT6 (Prop_lut6_I5_O)        0.045     1.859 r  core/dS_units[1]_i_1/O
                         net (fo=1, routed)           0.000     1.859    core/nS_units[1]
    SLICE_X6Y97          FDRE                                         r  core/dS_units_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.875     2.040    core/clk100mhz_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  core/dS_units_reg[1]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.121     1.657    core/dS_units_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dbC/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbC/stable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.599     1.518    dbC/clk100mhz_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  dbC/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  dbC/s1_reg/Q
                         net (fo=2, routed)           0.068     1.714    dbC/s1
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.099     1.813 r  dbC/stable_i_1/O
                         net (fo=1, routed)           0.000     1.813    dbC/stable_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  dbC/stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.870     2.035    dbC/clk100mhz_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  dbC/stable_reg/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.092     1.610    dbC/stable_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dbL/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/stable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.594     1.513    dbL/clk100mhz_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  dbL/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  dbL/s1_reg/Q
                         net (fo=2, routed)           0.068     1.709    dbL/s1
    SLICE_X5Y79          LUT3 (Prop_lut3_I1_O)        0.099     1.808 r  dbL/stable_i_1__2/O
                         net (fo=1, routed)           0.000     1.808    dbL/stable_i_1__2_n_0
    SLICE_X5Y79          FDRE                                         r  dbL/stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.863     2.028    dbL/clk100mhz_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  dbL/stable_reg/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.092     1.605    dbL/stable_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y92     blink_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y89     pos_x_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y89     pos_x_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y90     pos_x_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y89     pos_x_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y88     pos_x_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y88     pos_x_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y89     pos_x_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     pos_y_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     blink_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     blink_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89     pos_x_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89     pos_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89     pos_x_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89     pos_x_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y90     pos_x_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y90     pos_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89     pos_x_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89     pos_x_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     blink_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     blink_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89     pos_x_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89     pos_x_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89     pos_x_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89     pos_x_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y90     pos_x_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y90     pos_x_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89     pos_x_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89     pos_x_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack       28.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.358ns  (required time - arrival time)
  Source:                 sync/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            text/G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@40.000ns - pclk rise@0.000ns)
  Data Path Delay:        11.516ns  (logic 2.394ns (20.788%)  route 9.122ns (79.212%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.496ns = ( 47.496 - 40.000 ) 
    Source Clock Delay      (SCD):    8.068ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.228    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.568     6.252    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.348 r  bufg_pclk/O
                         net (fo=46, routed)          1.720     8.068    sync/CLK
    SLICE_X7Y90          FDRE                                         r  sync/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     8.524 r  sync/x_reg[3]/Q
                         net (fo=4, routed)           1.429     9.953    sync/Q[3]
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.124    10.077 r  sync/relx1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.077    text/relx1_carry__0_0[1]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.627 r  text/relx1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.627    text/relx1_carry_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.898 f  text/relx1_carry__0/CO[0]
                         net (fo=19, routed)          1.360    12.259    text/CO[0]
    SLICE_X7Y94          LUT5 (Prop_lut5_I3_O)        0.373    12.632 f  text/G[0]_i_62/O
                         net (fo=1, routed)           0.829    13.461    text/G[0]_i_62_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.124    13.585 r  text/G[0]_i_27/O
                         net (fo=24, routed)          1.128    14.713    text/G[0]_i_27_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124    14.837 f  text/G[0]_i_29/O
                         net (fo=1, routed)           1.059    15.896    text/G[0]_i_29_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124    16.020 f  text/G[0]_i_8/O
                         net (fo=1, routed)           0.996    17.017    text/G[0]_i_8_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124    17.141 r  text/G[0]_i_2/O
                         net (fo=1, routed)           0.746    17.887    text/G[0]_i_2_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124    18.011 r  text/G[0]_i_1/O
                         net (fo=4, routed)           1.574    19.584    text/G0
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.504    44.927    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    45.294 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.512    45.806    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.897 r  bufg_pclk/O
                         net (fo=46, routed)          1.599    47.496    text/CLK
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]/C
                         clock pessimism              0.548    48.044    
                         clock uncertainty           -0.035    48.009    
    SLICE_X5Y92          FDRE (Setup_fdre_C_D)       -0.067    47.942    text/G_reg[0]
  -------------------------------------------------------------------
                         required time                         47.942    
                         arrival time                         -19.584    
  -------------------------------------------------------------------
                         slack                                 28.358    

Slack (MET) :             28.572ns  (required time - arrival time)
  Source:                 sync/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            text/G_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@40.000ns - pclk rise@0.000ns)
  Data Path Delay:        11.308ns  (logic 2.394ns (21.171%)  route 8.914ns (78.829%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.496ns = ( 47.496 - 40.000 ) 
    Source Clock Delay      (SCD):    8.068ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.228    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.568     6.252    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.348 r  bufg_pclk/O
                         net (fo=46, routed)          1.720     8.068    sync/CLK
    SLICE_X7Y90          FDRE                                         r  sync/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     8.524 r  sync/x_reg[3]/Q
                         net (fo=4, routed)           1.429     9.953    sync/Q[3]
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.124    10.077 r  sync/relx1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.077    text/relx1_carry__0_0[1]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.627 r  text/relx1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.627    text/relx1_carry_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.898 f  text/relx1_carry__0/CO[0]
                         net (fo=19, routed)          1.360    12.259    text/CO[0]
    SLICE_X7Y94          LUT5 (Prop_lut5_I3_O)        0.373    12.632 f  text/G[0]_i_62/O
                         net (fo=1, routed)           0.829    13.461    text/G[0]_i_62_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.124    13.585 r  text/G[0]_i_27/O
                         net (fo=24, routed)          1.128    14.713    text/G[0]_i_27_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124    14.837 f  text/G[0]_i_29/O
                         net (fo=1, routed)           1.059    15.896    text/G[0]_i_29_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124    16.020 f  text/G[0]_i_8/O
                         net (fo=1, routed)           0.996    17.017    text/G[0]_i_8_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124    17.141 r  text/G[0]_i_2/O
                         net (fo=1, routed)           0.746    17.887    text/G[0]_i_2_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124    18.011 r  text/G[0]_i_1/O
                         net (fo=4, routed)           1.366    19.376    text/G0
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.504    44.927    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    45.294 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.512    45.806    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.897 r  bufg_pclk/O
                         net (fo=46, routed)          1.599    47.496    text/CLK
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica_2/C
                         clock pessimism              0.548    48.044    
                         clock uncertainty           -0.035    48.009    
    SLICE_X5Y92          FDRE (Setup_fdre_C_D)       -0.061    47.948    text/G_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         47.948    
                         arrival time                         -19.376    
  -------------------------------------------------------------------
                         slack                                 28.572    

Slack (MET) :             28.795ns  (required time - arrival time)
  Source:                 sync/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            text/G_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@40.000ns - pclk rise@0.000ns)
  Data Path Delay:        11.088ns  (logic 2.394ns (21.591%)  route 8.694ns (78.409%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.496ns = ( 47.496 - 40.000 ) 
    Source Clock Delay      (SCD):    8.068ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.228    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.568     6.252    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.348 r  bufg_pclk/O
                         net (fo=46, routed)          1.720     8.068    sync/CLK
    SLICE_X7Y90          FDRE                                         r  sync/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     8.524 r  sync/x_reg[3]/Q
                         net (fo=4, routed)           1.429     9.953    sync/Q[3]
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.124    10.077 r  sync/relx1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.077    text/relx1_carry__0_0[1]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.627 r  text/relx1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.627    text/relx1_carry_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.898 f  text/relx1_carry__0/CO[0]
                         net (fo=19, routed)          1.360    12.259    text/CO[0]
    SLICE_X7Y94          LUT5 (Prop_lut5_I3_O)        0.373    12.632 f  text/G[0]_i_62/O
                         net (fo=1, routed)           0.829    13.461    text/G[0]_i_62_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.124    13.585 r  text/G[0]_i_27/O
                         net (fo=24, routed)          1.128    14.713    text/G[0]_i_27_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124    14.837 f  text/G[0]_i_29/O
                         net (fo=1, routed)           1.059    15.896    text/G[0]_i_29_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124    16.020 f  text/G[0]_i_8/O
                         net (fo=1, routed)           0.996    17.017    text/G[0]_i_8_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124    17.141 r  text/G[0]_i_2/O
                         net (fo=1, routed)           0.746    17.887    text/G[0]_i_2_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124    18.011 r  text/G[0]_i_1/O
                         net (fo=4, routed)           1.146    19.156    text/G0
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.504    44.927    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    45.294 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.512    45.806    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.897 r  bufg_pclk/O
                         net (fo=46, routed)          1.599    47.496    text/CLK
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica_3/C
                         clock pessimism              0.548    48.044    
                         clock uncertainty           -0.035    48.009    
    SLICE_X5Y92          FDRE (Setup_fdre_C_D)       -0.058    47.951    text/G_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         47.951    
                         arrival time                         -19.156    
  -------------------------------------------------------------------
                         slack                                 28.795    

Slack (MET) :             28.826ns  (required time - arrival time)
  Source:                 sync/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            text/G_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@40.000ns - pclk rise@0.000ns)
  Data Path Delay:        11.033ns  (logic 2.394ns (21.698%)  route 8.639ns (78.302%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.496ns = ( 47.496 - 40.000 ) 
    Source Clock Delay      (SCD):    8.068ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.228    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.568     6.252    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.348 r  bufg_pclk/O
                         net (fo=46, routed)          1.720     8.068    sync/CLK
    SLICE_X7Y90          FDRE                                         r  sync/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     8.524 r  sync/x_reg[3]/Q
                         net (fo=4, routed)           1.429     9.953    sync/Q[3]
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.124    10.077 r  sync/relx1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.077    text/relx1_carry__0_0[1]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.627 r  text/relx1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.627    text/relx1_carry_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.898 f  text/relx1_carry__0/CO[0]
                         net (fo=19, routed)          1.360    12.259    text/CO[0]
    SLICE_X7Y94          LUT5 (Prop_lut5_I3_O)        0.373    12.632 f  text/G[0]_i_62/O
                         net (fo=1, routed)           0.829    13.461    text/G[0]_i_62_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.124    13.585 r  text/G[0]_i_27/O
                         net (fo=24, routed)          1.128    14.713    text/G[0]_i_27_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124    14.837 f  text/G[0]_i_29/O
                         net (fo=1, routed)           1.059    15.896    text/G[0]_i_29_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124    16.020 f  text/G[0]_i_8/O
                         net (fo=1, routed)           0.996    17.017    text/G[0]_i_8_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124    17.141 r  text/G[0]_i_2/O
                         net (fo=1, routed)           0.746    17.887    text/G[0]_i_2_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124    18.011 r  text/G[0]_i_1/O
                         net (fo=4, routed)           1.091    19.102    text/G0
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.504    44.927    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    45.294 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.512    45.806    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.897 r  bufg_pclk/O
                         net (fo=46, routed)          1.599    47.496    text/CLK
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica/C
                         clock pessimism              0.548    48.044    
                         clock uncertainty           -0.035    48.009    
    SLICE_X5Y92          FDRE (Setup_fdre_C_D)       -0.081    47.928    text/G_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         47.928    
                         arrival time                         -19.102    
  -------------------------------------------------------------------
                         slack                                 28.826    

Slack (MET) :             35.180ns  (required time - arrival time)
  Source:                 sync/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vc_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@40.000ns - pclk rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.937ns (20.656%)  route 3.599ns (79.344%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.494ns = ( 47.494 - 40.000 ) 
    Source Clock Delay      (SCD):    8.069ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.228    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.568     6.252    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.348 r  bufg_pclk/O
                         net (fo=46, routed)          1.721     8.069    sync/CLK
    SLICE_X7Y92          FDRE                                         r  sync/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     8.525 r  sync/hc_reg[4]/Q
                         net (fo=10, routed)          1.306     9.831    sync/hc[4]
    SLICE_X7Y92          LUT5 (Prop_lut5_I0_O)        0.154     9.985 r  sync/vc[9]_i_3/O
                         net (fo=1, routed)           0.852    10.837    sync/vc[9]_i_3_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I5_O)        0.327    11.164 r  sync/vc[9]_i_1/O
                         net (fo=11, routed)          1.441    12.606    sync/vc_1
    SLICE_X0Y85          FDRE                                         r  sync/vc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.504    44.927    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    45.294 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.512    45.806    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.897 r  bufg_pclk/O
                         net (fo=46, routed)          1.597    47.494    sync/CLK
    SLICE_X0Y85          FDRE                                         r  sync/vc_reg[1]/C
                         clock pessimism              0.531    48.025    
                         clock uncertainty           -0.035    47.990    
    SLICE_X0Y85          FDRE (Setup_fdre_C_CE)      -0.205    47.785    sync/vc_reg[1]
  -------------------------------------------------------------------
                         required time                         47.785    
                         arrival time                         -12.606    
  -------------------------------------------------------------------
                         slack                                 35.180    

Slack (MET) :             35.180ns  (required time - arrival time)
  Source:                 sync/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@40.000ns - pclk rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.937ns (20.656%)  route 3.599ns (79.344%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.494ns = ( 47.494 - 40.000 ) 
    Source Clock Delay      (SCD):    8.069ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.228    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.568     6.252    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.348 r  bufg_pclk/O
                         net (fo=46, routed)          1.721     8.069    sync/CLK
    SLICE_X7Y92          FDRE                                         r  sync/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     8.525 r  sync/hc_reg[4]/Q
                         net (fo=10, routed)          1.306     9.831    sync/hc[4]
    SLICE_X7Y92          LUT5 (Prop_lut5_I0_O)        0.154     9.985 r  sync/vc[9]_i_3/O
                         net (fo=1, routed)           0.852    10.837    sync/vc[9]_i_3_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I5_O)        0.327    11.164 r  sync/vc[9]_i_1/O
                         net (fo=11, routed)          1.441    12.606    sync/vc_1
    SLICE_X0Y85          FDRE                                         r  sync/vc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.504    44.927    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    45.294 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.512    45.806    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.897 r  bufg_pclk/O
                         net (fo=46, routed)          1.597    47.494    sync/CLK
    SLICE_X0Y85          FDRE                                         r  sync/vc_reg[3]/C
                         clock pessimism              0.531    48.025    
                         clock uncertainty           -0.035    47.990    
    SLICE_X0Y85          FDRE (Setup_fdre_C_CE)      -0.205    47.785    sync/vc_reg[3]
  -------------------------------------------------------------------
                         required time                         47.785    
                         arrival time                         -12.606    
  -------------------------------------------------------------------
                         slack                                 35.180    

Slack (MET) :             35.180ns  (required time - arrival time)
  Source:                 sync/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vc_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@40.000ns - pclk rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.937ns (20.656%)  route 3.599ns (79.344%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.494ns = ( 47.494 - 40.000 ) 
    Source Clock Delay      (SCD):    8.069ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.228    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.568     6.252    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.348 r  bufg_pclk/O
                         net (fo=46, routed)          1.721     8.069    sync/CLK
    SLICE_X7Y92          FDRE                                         r  sync/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     8.525 r  sync/hc_reg[4]/Q
                         net (fo=10, routed)          1.306     9.831    sync/hc[4]
    SLICE_X7Y92          LUT5 (Prop_lut5_I0_O)        0.154     9.985 r  sync/vc[9]_i_3/O
                         net (fo=1, routed)           0.852    10.837    sync/vc[9]_i_3_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I5_O)        0.327    11.164 r  sync/vc[9]_i_1/O
                         net (fo=11, routed)          1.441    12.606    sync/vc_1
    SLICE_X0Y85          FDRE                                         r  sync/vc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.504    44.927    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    45.294 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.512    45.806    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.897 r  bufg_pclk/O
                         net (fo=46, routed)          1.597    47.494    sync/CLK
    SLICE_X0Y85          FDRE                                         r  sync/vc_reg[4]/C
                         clock pessimism              0.531    48.025    
                         clock uncertainty           -0.035    47.990    
    SLICE_X0Y85          FDRE (Setup_fdre_C_CE)      -0.205    47.785    sync/vc_reg[4]
  -------------------------------------------------------------------
                         required time                         47.785    
                         arrival time                         -12.606    
  -------------------------------------------------------------------
                         slack                                 35.180    

Slack (MET) :             35.180ns  (required time - arrival time)
  Source:                 sync/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vc_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@40.000ns - pclk rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.937ns (20.656%)  route 3.599ns (79.344%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.494ns = ( 47.494 - 40.000 ) 
    Source Clock Delay      (SCD):    8.069ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.228    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.568     6.252    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.348 r  bufg_pclk/O
                         net (fo=46, routed)          1.721     8.069    sync/CLK
    SLICE_X7Y92          FDRE                                         r  sync/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     8.525 r  sync/hc_reg[4]/Q
                         net (fo=10, routed)          1.306     9.831    sync/hc[4]
    SLICE_X7Y92          LUT5 (Prop_lut5_I0_O)        0.154     9.985 r  sync/vc[9]_i_3/O
                         net (fo=1, routed)           0.852    10.837    sync/vc[9]_i_3_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I5_O)        0.327    11.164 r  sync/vc[9]_i_1/O
                         net (fo=11, routed)          1.441    12.606    sync/vc_1
    SLICE_X0Y85          FDRE                                         r  sync/vc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.504    44.927    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    45.294 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.512    45.806    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.897 r  bufg_pclk/O
                         net (fo=46, routed)          1.597    47.494    sync/CLK
    SLICE_X0Y85          FDRE                                         r  sync/vc_reg[5]/C
                         clock pessimism              0.531    48.025    
                         clock uncertainty           -0.035    47.990    
    SLICE_X0Y85          FDRE (Setup_fdre_C_CE)      -0.205    47.785    sync/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         47.785    
                         arrival time                         -12.606    
  -------------------------------------------------------------------
                         slack                                 35.180    

Slack (MET) :             35.214ns  (required time - arrival time)
  Source:                 sync/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@40.000ns - pclk rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 1.087ns (25.007%)  route 3.260ns (74.993%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.417ns = ( 47.417 - 40.000 ) 
    Source Clock Delay      (SCD):    8.069ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.228    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.568     6.252    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.348 r  bufg_pclk/O
                         net (fo=46, routed)          1.721     8.069    sync/CLK
    SLICE_X7Y92          FDRE                                         r  sync/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     8.525 f  sync/hc_reg[4]/Q
                         net (fo=10, routed)          1.306     9.831    sync/hc[4]
    SLICE_X7Y92          LUT5 (Prop_lut5_I0_O)        0.154     9.985 f  sync/vc[9]_i_3/O
                         net (fo=1, routed)           0.852    10.837    sync/vc[9]_i_3_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I5_O)        0.327    11.164 f  sync/vc[9]_i_1/O
                         net (fo=11, routed)          0.720    11.884    sync/vc_1
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.150    12.034 r  sync/hc[8]_i_1/O
                         net (fo=1, routed)           0.382    12.416    sync/hc_0[8]
    SLICE_X9Y92          FDRE                                         r  sync/hc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.504    44.927    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    45.294 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.512    45.806    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.897 r  bufg_pclk/O
                         net (fo=46, routed)          1.520    47.417    sync/CLK
    SLICE_X9Y92          FDRE                                         r  sync/hc_reg[8]/C
                         clock pessimism              0.531    47.948    
                         clock uncertainty           -0.035    47.913    
    SLICE_X9Y92          FDRE (Setup_fdre_C_D)       -0.283    47.630    sync/hc_reg[8]
  -------------------------------------------------------------------
                         required time                         47.630    
                         arrival time                         -12.416    
  -------------------------------------------------------------------
                         slack                                 35.214    

Slack (MET) :             35.319ns  (required time - arrival time)
  Source:                 sync/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@40.000ns - pclk rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.937ns (21.314%)  route 3.459ns (78.686%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.494ns = ( 47.494 - 40.000 ) 
    Source Clock Delay      (SCD):    8.069ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.228    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.568     6.252    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.348 r  bufg_pclk/O
                         net (fo=46, routed)          1.721     8.069    sync/CLK
    SLICE_X7Y92          FDRE                                         r  sync/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     8.525 r  sync/hc_reg[4]/Q
                         net (fo=10, routed)          1.306     9.831    sync/hc[4]
    SLICE_X7Y92          LUT5 (Prop_lut5_I0_O)        0.154     9.985 r  sync/vc[9]_i_3/O
                         net (fo=1, routed)           0.852    10.837    sync/vc[9]_i_3_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I5_O)        0.327    11.164 r  sync/vc[9]_i_1/O
                         net (fo=11, routed)          1.302    12.466    sync/vc_1
    SLICE_X0Y86          FDRE                                         r  sync/vc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.504    44.927    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    45.294 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.512    45.806    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.897 r  bufg_pclk/O
                         net (fo=46, routed)          1.597    47.494    sync/CLK
    SLICE_X0Y86          FDRE                                         r  sync/vc_reg[0]/C
                         clock pessimism              0.531    48.025    
                         clock uncertainty           -0.035    47.990    
    SLICE_X0Y86          FDRE (Setup_fdre_C_CE)      -0.205    47.785    sync/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         47.785    
                         arrival time                         -12.466    
  -------------------------------------------------------------------
                         slack                                 35.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sync/hc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.995%)  route 0.135ns (42.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.564     1.483    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.216     1.841    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.867 r  bufg_pclk/O
                         net (fo=46, routed)          0.572     2.438    sync/CLK
    SLICE_X9Y92          FDRE                                         r  sync/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141     2.579 r  sync/hc_reg[5]/Q
                         net (fo=9, routed)           0.135     2.714    sync/hc[5]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.045     2.759 r  sync/hsync_i_1/O
                         net (fo=1, routed)           0.000     2.759    sync/hsync_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  sync/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.834     1.999    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.240     2.414    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.443 r  bufg_pclk/O
                         net (fo=46, routed)          0.843     3.286    sync/CLK
    SLICE_X8Y92          FDRE                                         r  sync/hsync_reg/C
                         clock pessimism             -0.834     2.451    
    SLICE_X8Y92          FDRE (Hold_fdre_C_D)         0.121     2.572    sync/hsync_reg
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sync/hc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.635%)  route 0.137ns (42.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.564     1.483    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.216     1.841    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.867 r  bufg_pclk/O
                         net (fo=46, routed)          0.572     2.438    sync/CLK
    SLICE_X9Y92          FDRE                                         r  sync/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141     2.579 r  sync/hc_reg[5]/Q
                         net (fo=9, routed)           0.137     2.716    sync/hc[5]
    SLICE_X8Y92          LUT4 (Prop_lut4_I2_O)        0.045     2.761 r  sync/hc[6]_i_1/O
                         net (fo=1, routed)           0.000     2.761    sync/hc_0[6]
    SLICE_X8Y92          FDRE                                         r  sync/hc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.834     1.999    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.240     2.414    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.443 r  bufg_pclk/O
                         net (fo=46, routed)          0.843     3.286    sync/CLK
    SLICE_X8Y92          FDRE                                         r  sync/hc_reg[6]/C
                         clock pessimism             -0.834     2.451    
    SLICE_X8Y92          FDRE (Hold_fdre_C_D)         0.120     2.571    sync/hc_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 sync/vc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.313%)  route 0.156ns (45.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.564     1.483    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.216     1.841    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.867 r  bufg_pclk/O
                         net (fo=46, routed)          0.598     2.464    sync/CLK
    SLICE_X0Y85          FDRE                                         r  sync/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     2.605 r  sync/vc_reg[5]/Q
                         net (fo=10, routed)          0.156     2.762    sync/vc[5]
    SLICE_X0Y86          LUT6 (Prop_lut6_I3_O)        0.045     2.807 r  sync/vc[0]_i_1/O
                         net (fo=1, routed)           0.000     2.807    sync/vc[0]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  sync/vc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.834     1.999    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.240     2.414    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.443 r  bufg_pclk/O
                         net (fo=46, routed)          0.870     3.313    sync/CLK
    SLICE_X0Y86          FDRE                                         r  sync/vc_reg[0]/C
                         clock pessimism             -0.833     2.479    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.091     2.570    sync/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sync/vc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.555%)  route 0.175ns (55.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.316ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.564     1.483    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.216     1.841    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.867 r  bufg_pclk/O
                         net (fo=46, routed)          0.600     2.466    sync/CLK
    SLICE_X0Y88          FDRE                                         r  sync/vc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     2.607 r  sync/vc_reg[9]/Q
                         net (fo=5, routed)           0.175     2.783    sync/vc[9]
    SLICE_X1Y89          FDRE                                         r  sync/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.834     1.999    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.240     2.414    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.443 r  bufg_pclk/O
                         net (fo=46, routed)          0.873     3.316    sync/CLK
    SLICE_X1Y89          FDRE                                         r  sync/y_reg[9]/C
                         clock pessimism             -0.833     2.482    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.055     2.537    sync/y_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sync/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.564     1.483    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.216     1.841    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.867 r  bufg_pclk/O
                         net (fo=46, routed)          0.572     2.438    sync/CLK
    SLICE_X10Y92         FDRE                                         r  sync/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164     2.602 r  sync/hc_reg[9]/Q
                         net (fo=6, routed)           0.175     2.777    sync/hc[9]
    SLICE_X10Y92         LUT3 (Prop_lut3_I0_O)        0.045     2.822 r  sync/hc[9]_i_1/O
                         net (fo=1, routed)           0.000     2.822    sync/hc_0[9]
    SLICE_X10Y92         FDRE                                         r  sync/hc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.834     1.999    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.240     2.414    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.443 r  bufg_pclk/O
                         net (fo=46, routed)          0.843     3.286    sync/CLK
    SLICE_X10Y92         FDRE                                         r  sync/hc_reg[9]/C
                         clock pessimism             -0.847     2.438    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.120     2.558    sync/hc_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 sync/vc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.147%)  route 0.185ns (49.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.564     1.483    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.216     1.841    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.867 r  bufg_pclk/O
                         net (fo=46, routed)          0.600     2.466    sync/CLK
    SLICE_X0Y88          FDRE                                         r  sync/vc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     2.607 r  sync/vc_reg[9]/Q
                         net (fo=5, routed)           0.185     2.792    sync/vc[9]
    SLICE_X0Y87          LUT6 (Prop_lut6_I1_O)        0.045     2.837 r  sync/vsync_i_1/O
                         net (fo=1, routed)           0.000     2.837    sync/vsync_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  sync/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.834     1.999    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.240     2.414    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.443 r  bufg_pclk/O
                         net (fo=46, routed)          0.871     3.314    sync/CLK
    SLICE_X0Y87          FDRE                                         r  sync/vsync_reg/C
                         clock pessimism             -0.833     2.480    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.091     2.571    sync/vsync_reg
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sync/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.564     1.483    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.216     1.841    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.867 r  bufg_pclk/O
                         net (fo=46, routed)          0.600     2.466    sync/CLK
    SLICE_X7Y92          FDRE                                         r  sync/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     2.607 r  sync/hc_reg[1]/Q
                         net (fo=7, routed)           0.191     2.799    sync/hc[1]
    SLICE_X7Y92          LUT3 (Prop_lut3_I2_O)        0.042     2.841 r  sync/hc[2]_i_1/O
                         net (fo=1, routed)           0.000     2.841    sync/hc_0[2]
    SLICE_X7Y92          FDRE                                         r  sync/hc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.834     1.999    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.240     2.414    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.443 r  bufg_pclk/O
                         net (fo=46, routed)          0.871     3.314    sync/CLK
    SLICE_X7Y92          FDRE                                         r  sync/hc_reg[2]/C
                         clock pessimism             -0.847     2.466    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.107     2.573    sync/hc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 sync/vc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.316ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.564     1.483    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.216     1.841    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.867 r  bufg_pclk/O
                         net (fo=46, routed)          0.600     2.466    sync/CLK
    SLICE_X0Y88          FDRE                                         r  sync/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     2.607 r  sync/vc_reg[6]/Q
                         net (fo=7, routed)           0.196     2.803    sync/vc[6]
    SLICE_X0Y88          LUT4 (Prop_lut4_I3_O)        0.042     2.845 r  sync/vc[7]_i_1/O
                         net (fo=1, routed)           0.000     2.845    sync/vc[7]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  sync/vc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.834     1.999    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.240     2.414    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.443 r  bufg_pclk/O
                         net (fo=46, routed)          0.873     3.316    sync/CLK
    SLICE_X0Y88          FDRE                                         r  sync/vc_reg[7]/C
                         clock pessimism             -0.849     2.466    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.107     2.573    sync/vc_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 sync/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.189ns (47.736%)  route 0.207ns (52.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.564     1.483    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.216     1.841    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.867 r  bufg_pclk/O
                         net (fo=46, routed)          0.598     2.464    sync/CLK
    SLICE_X0Y86          FDRE                                         r  sync/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     2.605 r  sync/vc_reg[0]/Q
                         net (fo=9, routed)           0.207     2.812    sync/vc[0]
    SLICE_X0Y85          LUT5 (Prop_lut5_I1_O)        0.048     2.860 r  sync/vc[3]_i_1/O
                         net (fo=1, routed)           0.000     2.860    sync/vc[3]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  sync/vc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.834     1.999    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.240     2.414    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.443 r  bufg_pclk/O
                         net (fo=46, routed)          0.870     3.313    sync/CLK
    SLICE_X0Y85          FDRE                                         r  sync/vc_reg[3]/C
                         clock pessimism             -0.833     2.479    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.107     2.586    sync/vc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 sync/vc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.941%)  route 0.202ns (52.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.564     1.483    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.216     1.841    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.867 r  bufg_pclk/O
                         net (fo=46, routed)          0.598     2.464    sync/CLK
    SLICE_X0Y85          FDRE                                         r  sync/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     2.605 r  sync/vc_reg[1]/Q
                         net (fo=9, routed)           0.202     2.807    sync/vc[1]
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.045     2.852 r  sync/vc[2]_i_1/O
                         net (fo=1, routed)           0.000     2.852    sync/vc[2]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  sync/vc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.834     1.999    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.240     2.414    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.443 r  bufg_pclk/O
                         net (fo=46, routed)          0.870     3.313    sync/CLK
    SLICE_X0Y86          FDRE                                         r  sync/vc_reg[2]/C
                         clock pessimism             -0.833     2.479    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.092     2.571    sync/vc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { bufg_pclk/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X7Y92   sync/hc_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X7Y92   sync/hc_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X7Y92   sync/hc_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X6Y92   sync/hc_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X7Y92   sync/hc_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X9Y92   sync/hc_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X8Y92   sync/hc_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X9Y92   sync/hc_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X9Y92   sync/hc_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X10Y92  sync/hc_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y92   sync/hc_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y92   sync/hc_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y92   sync/hc_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y92   sync/hc_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y92   sync/hc_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y92   sync/hc_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X6Y92   sync/hc_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X6Y92   sync/hc_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y92   sync/hc_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y92   sync/hc_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y92   sync/hc_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y92   sync/hc_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y92   sync/hc_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y92   sync/hc_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y92   sync/hc_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y92   sync/hc_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X6Y92   sync/hc_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X6Y92   sync/hc_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y92   sync/hc_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y92   sync/hc_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        0.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.714ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 pos_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text/G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pclk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        11.365ns  (logic 2.307ns (20.299%)  route 9.058ns (79.701%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.496ns = ( 47.496 - 40.000 ) 
    Source Clock Delay      (SCD):    5.246ns = ( 35.246 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.643    35.246    clk100mhz_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  pos_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.518    35.764 r  pos_x_reg[7]/Q
                         net (fo=6, routed)           1.365    37.129    sync/relx0_carry__0
    SLICE_X7Y90          LUT4 (Prop_lut4_I1_O)        0.124    37.253 r  sync/relx1_carry_i_5/O
                         net (fo=1, routed)           0.000    37.253    text/relx1_carry__0_0[3]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.654 r  text/relx1_carry/CO[3]
                         net (fo=1, routed)           0.000    37.654    text/relx1_carry_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.925 f  text/relx1_carry__0/CO[0]
                         net (fo=19, routed)          1.360    39.285    text/CO[0]
    SLICE_X7Y94          LUT5 (Prop_lut5_I3_O)        0.373    39.658 f  text/G[0]_i_62/O
                         net (fo=1, routed)           0.829    40.487    text/G[0]_i_62_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.124    40.611 r  text/G[0]_i_27/O
                         net (fo=24, routed)          1.128    41.739    text/G[0]_i_27_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124    41.863 f  text/G[0]_i_29/O
                         net (fo=1, routed)           1.059    42.923    text/G[0]_i_29_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124    43.047 f  text/G[0]_i_8/O
                         net (fo=1, routed)           0.996    44.043    text/G[0]_i_8_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124    44.167 r  text/G[0]_i_2/O
                         net (fo=1, routed)           0.746    44.913    text/G[0]_i_2_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124    45.037 r  text/G[0]_i_1/O
                         net (fo=4, routed)           1.574    46.611    text/G0
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.504    44.927    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    45.294 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.512    45.806    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.897 r  bufg_pclk/O
                         net (fo=46, routed)          1.599    47.496    text/CLK
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]/C
                         clock pessimism              0.180    47.676    
                         clock uncertainty           -0.035    47.641    
    SLICE_X5Y92          FDRE (Setup_fdre_C_D)       -0.067    47.574    text/G_reg[0]
  -------------------------------------------------------------------
                         required time                         47.574    
                         arrival time                         -46.611    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 pos_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text/G_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pclk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        11.157ns  (logic 2.307ns (20.677%)  route 8.850ns (79.323%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.496ns = ( 47.496 - 40.000 ) 
    Source Clock Delay      (SCD):    5.246ns = ( 35.246 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.643    35.246    clk100mhz_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  pos_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.518    35.764 r  pos_x_reg[7]/Q
                         net (fo=6, routed)           1.365    37.129    sync/relx0_carry__0
    SLICE_X7Y90          LUT4 (Prop_lut4_I1_O)        0.124    37.253 r  sync/relx1_carry_i_5/O
                         net (fo=1, routed)           0.000    37.253    text/relx1_carry__0_0[3]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.654 r  text/relx1_carry/CO[3]
                         net (fo=1, routed)           0.000    37.654    text/relx1_carry_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.925 f  text/relx1_carry__0/CO[0]
                         net (fo=19, routed)          1.360    39.285    text/CO[0]
    SLICE_X7Y94          LUT5 (Prop_lut5_I3_O)        0.373    39.658 f  text/G[0]_i_62/O
                         net (fo=1, routed)           0.829    40.487    text/G[0]_i_62_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.124    40.611 r  text/G[0]_i_27/O
                         net (fo=24, routed)          1.128    41.739    text/G[0]_i_27_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124    41.863 f  text/G[0]_i_29/O
                         net (fo=1, routed)           1.059    42.923    text/G[0]_i_29_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124    43.047 f  text/G[0]_i_8/O
                         net (fo=1, routed)           0.996    44.043    text/G[0]_i_8_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124    44.167 r  text/G[0]_i_2/O
                         net (fo=1, routed)           0.746    44.913    text/G[0]_i_2_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124    45.037 r  text/G[0]_i_1/O
                         net (fo=4, routed)           1.366    46.403    text/G0
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.504    44.927    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    45.294 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.512    45.806    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.897 r  bufg_pclk/O
                         net (fo=46, routed)          1.599    47.496    text/CLK
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica_2/C
                         clock pessimism              0.180    47.676    
                         clock uncertainty           -0.035    47.641    
    SLICE_X5Y92          FDRE (Setup_fdre_C_D)       -0.061    47.580    text/G_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         47.580    
                         arrival time                         -46.403    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 pos_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text/G_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pclk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.937ns  (logic 2.307ns (21.093%)  route 8.630ns (78.907%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.496ns = ( 47.496 - 40.000 ) 
    Source Clock Delay      (SCD):    5.246ns = ( 35.246 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.643    35.246    clk100mhz_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  pos_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.518    35.764 r  pos_x_reg[7]/Q
                         net (fo=6, routed)           1.365    37.129    sync/relx0_carry__0
    SLICE_X7Y90          LUT4 (Prop_lut4_I1_O)        0.124    37.253 r  sync/relx1_carry_i_5/O
                         net (fo=1, routed)           0.000    37.253    text/relx1_carry__0_0[3]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.654 r  text/relx1_carry/CO[3]
                         net (fo=1, routed)           0.000    37.654    text/relx1_carry_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.925 f  text/relx1_carry__0/CO[0]
                         net (fo=19, routed)          1.360    39.285    text/CO[0]
    SLICE_X7Y94          LUT5 (Prop_lut5_I3_O)        0.373    39.658 f  text/G[0]_i_62/O
                         net (fo=1, routed)           0.829    40.487    text/G[0]_i_62_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.124    40.611 r  text/G[0]_i_27/O
                         net (fo=24, routed)          1.128    41.739    text/G[0]_i_27_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124    41.863 f  text/G[0]_i_29/O
                         net (fo=1, routed)           1.059    42.923    text/G[0]_i_29_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124    43.047 f  text/G[0]_i_8/O
                         net (fo=1, routed)           0.996    44.043    text/G[0]_i_8_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124    44.167 r  text/G[0]_i_2/O
                         net (fo=1, routed)           0.746    44.913    text/G[0]_i_2_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124    45.037 r  text/G[0]_i_1/O
                         net (fo=4, routed)           1.146    46.183    text/G0
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.504    44.927    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    45.294 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.512    45.806    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.897 r  bufg_pclk/O
                         net (fo=46, routed)          1.599    47.496    text/CLK
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica_3/C
                         clock pessimism              0.180    47.676    
                         clock uncertainty           -0.035    47.641    
    SLICE_X5Y92          FDRE (Setup_fdre_C_D)       -0.058    47.583    text/G_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         47.583    
                         arrival time                         -46.183    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 pos_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text/G_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pclk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.883ns  (logic 2.307ns (21.199%)  route 8.576ns (78.801%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.496ns = ( 47.496 - 40.000 ) 
    Source Clock Delay      (SCD):    5.246ns = ( 35.246 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.643    35.246    clk100mhz_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  pos_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.518    35.764 r  pos_x_reg[7]/Q
                         net (fo=6, routed)           1.365    37.129    sync/relx0_carry__0
    SLICE_X7Y90          LUT4 (Prop_lut4_I1_O)        0.124    37.253 r  sync/relx1_carry_i_5/O
                         net (fo=1, routed)           0.000    37.253    text/relx1_carry__0_0[3]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.654 r  text/relx1_carry/CO[3]
                         net (fo=1, routed)           0.000    37.654    text/relx1_carry_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.925 f  text/relx1_carry__0/CO[0]
                         net (fo=19, routed)          1.360    39.285    text/CO[0]
    SLICE_X7Y94          LUT5 (Prop_lut5_I3_O)        0.373    39.658 f  text/G[0]_i_62/O
                         net (fo=1, routed)           0.829    40.487    text/G[0]_i_62_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.124    40.611 r  text/G[0]_i_27/O
                         net (fo=24, routed)          1.128    41.739    text/G[0]_i_27_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124    41.863 f  text/G[0]_i_29/O
                         net (fo=1, routed)           1.059    42.923    text/G[0]_i_29_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124    43.047 f  text/G[0]_i_8/O
                         net (fo=1, routed)           0.996    44.043    text/G[0]_i_8_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124    44.167 r  text/G[0]_i_2/O
                         net (fo=1, routed)           0.746    44.913    text/G[0]_i_2_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124    45.037 r  text/G[0]_i_1/O
                         net (fo=4, routed)           1.091    46.128    text/G0
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      40.000    40.000 r  
    E3                                                0.000    40.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    40.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.504    44.927    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.367    45.294 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.512    45.806    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.897 r  bufg_pclk/O
                         net (fo=46, routed)          1.599    47.496    text/CLK
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica/C
                         clock pessimism              0.180    47.676    
                         clock uncertainty           -0.035    47.641    
    SLICE_X5Y92          FDRE (Setup_fdre_C_D)       -0.081    47.560    text/G_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         47.560    
                         arrival time                         -46.128    
  -------------------------------------------------------------------
                         slack                                  1.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 pos_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text/G_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.490ns (20.742%)  route 1.872ns (79.258%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.573     1.492    clk100mhz_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  pos_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  pos_x_reg[3]/Q
                         net (fo=5, routed)           0.584     2.240    sync/relx1_carry__0[0]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.045     2.285 r  sync/relx0_carry_i_1/O
                         net (fo=1, routed)           0.000     2.285    text/S[3]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.349 r  text/relx0_carry/O[3]
                         net (fo=2, routed)           0.381     2.730    text/relx0[3]
    SLICE_X5Y91          LUT3 (Prop_lut3_I1_O)        0.110     2.840 r  text/G[0]_i_3/O
                         net (fo=1, routed)           0.344     3.184    text/G[0]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I1_O)        0.107     3.291 r  text/G[0]_i_1/O
                         net (fo=4, routed)           0.564     3.855    text/G0
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.834     1.999    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.240     2.414    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.443 r  bufg_pclk/O
                         net (fo=46, routed)          0.871     3.314    text/CLK
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica_3/C
                         clock pessimism             -0.245     3.068    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.072     3.140    text/G_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         -3.140    
                         arrival time                           3.855    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 pos_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text/G_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.490ns (20.756%)  route 1.871ns (79.244%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.573     1.492    clk100mhz_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  pos_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  pos_x_reg[3]/Q
                         net (fo=5, routed)           0.584     2.240    sync/relx1_carry__0[0]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.045     2.285 r  sync/relx0_carry_i_1/O
                         net (fo=1, routed)           0.000     2.285    text/S[3]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.349 r  text/relx0_carry/O[3]
                         net (fo=2, routed)           0.381     2.730    text/relx0[3]
    SLICE_X5Y91          LUT3 (Prop_lut3_I1_O)        0.110     2.840 r  text/G[0]_i_3/O
                         net (fo=1, routed)           0.344     3.184    text/G[0]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I1_O)        0.107     3.291 r  text/G[0]_i_1/O
                         net (fo=4, routed)           0.562     3.853    text/G0
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.834     1.999    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.240     2.414    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.443 r  bufg_pclk/O
                         net (fo=46, routed)          0.871     3.314    text/CLK
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica/C
                         clock pessimism             -0.245     3.068    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.066     3.134    text/G_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.853    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 pos_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text/G_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.490ns (20.046%)  route 1.954ns (79.954%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.573     1.492    clk100mhz_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  pos_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  pos_x_reg[3]/Q
                         net (fo=5, routed)           0.584     2.240    sync/relx1_carry__0[0]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.045     2.285 r  sync/relx0_carry_i_1/O
                         net (fo=1, routed)           0.000     2.285    text/S[3]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.349 r  text/relx0_carry/O[3]
                         net (fo=2, routed)           0.381     2.730    text/relx0[3]
    SLICE_X5Y91          LUT3 (Prop_lut3_I1_O)        0.110     2.840 r  text/G[0]_i_3/O
                         net (fo=1, routed)           0.344     3.184    text/G[0]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I1_O)        0.107     3.291 r  text/G[0]_i_1/O
                         net (fo=4, routed)           0.646     3.937    text/G0
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.834     1.999    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.240     2.414    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.443 r  bufg_pclk/O
                         net (fo=46, routed)          0.871     3.314    text/CLK
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica_2/C
                         clock pessimism             -0.245     3.068    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.070     3.138    text/G_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.937    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 pos_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text/G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.490ns (19.636%)  route 2.005ns (80.364%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.573     1.492    clk100mhz_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  pos_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  pos_x_reg[3]/Q
                         net (fo=5, routed)           0.584     2.240    sync/relx1_carry__0[0]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.045     2.285 r  sync/relx0_carry_i_1/O
                         net (fo=1, routed)           0.000     2.285    text/S[3]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.349 r  text/relx0_carry/O[3]
                         net (fo=2, routed)           0.381     2.730    text/relx0[3]
    SLICE_X5Y91          LUT3 (Prop_lut3_I1_O)        0.110     2.840 r  text/G[0]_i_3/O
                         net (fo=1, routed)           0.344     3.184    text/G[0]_i_3_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I1_O)        0.107     3.291 r  text/G[0]_i_1/O
                         net (fo=4, routed)           0.697     3.988    text/G0
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.834     1.999    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.175     2.174 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.240     2.414    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.443 r  bufg_pclk/O
                         net (fo=46, routed)          0.871     3.314    text/CLK
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]/C
                         clock pessimism             -0.245     3.068    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.070     3.138    text/G_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.988    
  -------------------------------------------------------------------
                         slack                                  0.849    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pclk
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 text/G_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.131ns  (logic 3.462ns (37.915%)  route 5.669ns (62.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.228    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.568     6.252    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.348 r  bufg_pclk/O
                         net (fo=46, routed)          1.721     8.069    text/CLK
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     8.525 r  text/G_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           5.669    14.195    lopt
    C6                   OBUF (Prop_obuf_I_O)         3.006    17.201 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.201    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text/G_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.122ns  (logic 3.469ns (38.025%)  route 5.653ns (61.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.228    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.568     6.252    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.348 r  bufg_pclk/O
                         net (fo=46, routed)          1.721     8.069    text/CLK
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     8.525 r  text/G_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           5.653    14.179    lopt_1
    A5                   OBUF (Prop_obuf_I_O)         3.013    17.191 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.191    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text/G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.968ns  (logic 3.470ns (38.700%)  route 5.497ns (61.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.228    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.568     6.252    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.348 r  bufg_pclk/O
                         net (fo=46, routed)          1.721     8.069    text/CLK
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     8.525 r  text/G_reg[0]/Q
                         net (fo=1, routed)           5.497    14.023    VGA_G_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.014    17.037 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.037    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text/G_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.850ns  (logic 3.470ns (39.212%)  route 5.380ns (60.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.228    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.568     6.252    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.348 r  bufg_pclk/O
                         net (fo=46, routed)          1.721     8.069    text/CLK
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     8.525 r  text/G_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           5.380    13.905    lopt_2
    B6                   OBUF (Prop_obuf_I_O)         3.014    16.919 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.919    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.627ns  (logic 4.083ns (53.526%)  route 3.545ns (46.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.228    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.568     6.252    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.348 r  bufg_pclk/O
                         net (fo=46, routed)          1.643     7.991    sync/CLK
    SLICE_X8Y92          FDRE                                         r  sync/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     8.509 r  sync/hsync_reg/Q
                         net (fo=1, routed)           3.545    12.054    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    15.619 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000    15.619    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.177ns  (logic 4.021ns (56.026%)  route 3.156ns (43.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.228    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.568     6.252    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.348 r  bufg_pclk/O
                         net (fo=46, routed)          1.719     8.067    sync/CLK
    SLICE_X0Y87          FDRE                                         r  sync/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     8.523 r  sync/vsync_reg/Q
                         net (fo=1, routed)           3.156    11.680    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    15.245 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000    15.245    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.407ns (60.848%)  route 0.905ns (39.152%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.564     1.483    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.216     1.841    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.867 r  bufg_pclk/O
                         net (fo=46, routed)          0.599     2.465    sync/CLK
    SLICE_X0Y87          FDRE                                         r  sync/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     2.606 r  sync/vsync_reg/Q
                         net (fo=1, routed)           0.905     3.511    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.777 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     4.777    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.429ns (54.384%)  route 1.199ns (45.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.564     1.483    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.216     1.841    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.867 r  bufg_pclk/O
                         net (fo=46, routed)          0.572     2.438    sync/CLK
    SLICE_X8Y92          FDRE                                         r  sync/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164     2.602 r  sync/hsync_reg/Q
                         net (fo=1, routed)           1.199     3.801    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     5.066 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     5.066    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text/G_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.481ns  (logic 1.311ns (37.665%)  route 2.170ns (62.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.564     1.483    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.216     1.841    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.867 r  bufg_pclk/O
                         net (fo=46, routed)          0.600     2.466    text/CLK
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     2.607 r  text/G_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           2.170     4.777    lopt_2
    B6                   OBUF (Prop_obuf_I_O)         1.170     5.947 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.947    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text/G_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.524ns  (logic 1.303ns (36.973%)  route 2.221ns (63.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.564     1.483    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.216     1.841    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.867 r  bufg_pclk/O
                         net (fo=46, routed)          0.600     2.466    text/CLK
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     2.607 r  text/G_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.221     4.828    lopt
    C6                   OBUF (Prop_obuf_I_O)         1.162     5.990 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.990    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text/G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.541ns  (logic 1.311ns (37.025%)  route 2.230ns (62.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.564     1.483    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.216     1.841    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.867 r  bufg_pclk/O
                         net (fo=46, routed)          0.600     2.466    text/CLK
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     2.607 r  text/G_reg[0]/Q
                         net (fo=1, routed)           2.230     4.837    VGA_G_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         1.170     6.008 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.008    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text/G_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.606ns  (logic 1.309ns (36.313%)  route 2.296ns (63.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.564     1.483    d/clk100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  d/pclk_reg/Q
                         net (fo=1, routed)           0.216     1.841    pclk_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.867 r  bufg_pclk/O
                         net (fo=46, routed)          0.600     2.466    text/CLK
    SLICE_X5Y92          FDRE                                         r  text/G_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     2.607 r  text/G_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           2.296     4.904    lopt_1
    A5                   OBUF (Prop_obuf_I_O)         1.168     6.072 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.072    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------





