Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Oct 23 09:54:11 2019
| Host              : compute.eees.dei.unibo.it running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.085        0.000                      0               110020        0.010        0.000                      0               110020        3.498        0.000                       0                 46285  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.085        0.000                      0               109828        0.010        0.000                      0               109828        3.498        0.000                       0                 46285  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.614        0.000                      0                  192        0.195        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 2.065ns (31.076%)  route 4.580ns (68.924%))
  Logic Levels:           25  (CARRY8=20 LUT2=2 LUT3=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 11.868 - 10.000 ) 
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.504ns, distribution 1.440ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.454ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.944     2.107    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/ap_clk
    SLICE_X32Y183        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y183        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.186 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/din1_buf1_reg[1]/Q
                         net (fo=48, routed)          1.591     3.777    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[1]
    SLICE_X14Y205        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     3.926 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.016     3.942    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4_n_2
    SLICE_X14Y205        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.132 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.158    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X14Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.173 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.199    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X14Y207        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.214 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.240    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X14Y208        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.296 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=30, routed)          0.390     4.686    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X11Y205        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     4.786 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     4.802    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[24][1]
    SLICE_X11Y205        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.992 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.018    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X11Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.033 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.059    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X11Y207        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.074 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.100    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X11Y208        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.156 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.284     5.440    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X12Y205        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.589 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.009     5.598    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[23][0]
    SLICE_X12Y205        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     5.788 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.814    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X12Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.829 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.855    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X12Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.870 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.896    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X12Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.952 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.468     6.420    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X13Y203        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     6.508 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.021     6.529    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[22][2]
    SLICE_X13Y203        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     6.690 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.716    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X13Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.731 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.757    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X13Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.772 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.798    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X13Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.854 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.362     7.216    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X11Y201        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     7.365 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.016     7.381    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/A[1]
    SLICE_X11Y201        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     7.571 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.597    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X11Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.612 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.638    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X11Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.653 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.679    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X11Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.735 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          1.017     8.752    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21][0]
    SLICE_X29Y198        SRL16E                                       r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.738    11.868    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/aclk
    SLICE_X29Y198        SRL16E                                       r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]_srl4/CLK
                         clock pessimism              0.159    12.027    
                         clock uncertainty           -0.130    11.897    
    SLICE_X29Y198        SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.060    11.837    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4868/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]_srl4
  -------------------------------------------------------------------
                         required time                         11.837    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 2.257ns (34.532%)  route 4.279ns (65.468%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_OUTPUT=1 LUT3=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.504ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.454ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.918     2.081    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_clk
    SLICE_X48Y299        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y299        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.160 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/Q
                         net (fo=19, routed)          0.514     2.674    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg_n_2_[0]
    SLICE_X52Y335        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.799 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/i_reg_924[6]_i_2/O
                         net (fo=96, routed)          0.756     3.555    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_phi_mux_i_phi_fu_928_p41
    SLICE_X50Y296        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     3.607 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_23/O
                         net (fo=100, routed)         0.715     4.322    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_23_n_2
    SLICE_X66Y290        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     4.372 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_81/O
                         net (fo=1, routed)           0.338     4.710    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_81_n_2
    SLICE_X63Y289        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.860 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_33/O
                         net (fo=1, routed)           0.010     4.870    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/mux_4_2__0[3]
    SLICE_X63Y289        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     4.934 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621_reg[4]_i_13/O
                         net (fo=1, routed)           0.383     5.317    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/mux_5_1__0[3]
    SLICE_X56Y288        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.356 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_3/O
                         net (fo=3, routed)           0.312     5.668    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_50_cast_fu_1297_p1[3]
    SLICE_X53Y293        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     5.736 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[6]_i_4/O
                         net (fo=3, routed)           0.284     6.020    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[6]_i_4_n_2
    SLICE_X54Y296        LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.133     6.153 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_5/O
                         net (fo=2, routed)           0.168     6.321    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_5_n_2
    SLICE_X54Y299        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     6.418 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_2/O
                         net (fo=43, routed)          0.761     7.179    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/A[28]
    DSP48E2_X10Y141      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[28]_A_ALU[28])
                                                      0.194     7.373 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_A_B_DATA_INST/A_ALU[28]
                         net (fo=1, routed)           0.000     7.373    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_A_B_DATA.A_ALU<28>
    DSP48E2_X10Y141      DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[28]_ALU_OUT[47])
                                                      0.538     7.911 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.911    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y141      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.033 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     8.071    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/PCIN[47]
    DSP48E2_X10Y142      DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     8.617 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     8.617    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_ALU.ALU_OUT<0>
    DSP48E2_X10Y142      DSP_OUTPUT                                   r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.733    11.863    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/CLK
    DSP48E2_X10Y142      DSP_OUTPUT                                   r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.091    11.954    
                         clock uncertainty           -0.130    11.824    
    DSP48E2_X10Y142      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.015    11.839    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.839    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 2.257ns (34.532%)  route 4.279ns (65.468%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_OUTPUT=1 LUT3=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.504ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.454ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.918     2.081    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_clk
    SLICE_X48Y299        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y299        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.160 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/Q
                         net (fo=19, routed)          0.514     2.674    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg_n_2_[0]
    SLICE_X52Y335        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.799 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/i_reg_924[6]_i_2/O
                         net (fo=96, routed)          0.756     3.555    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_phi_mux_i_phi_fu_928_p41
    SLICE_X50Y296        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     3.607 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_23/O
                         net (fo=100, routed)         0.715     4.322    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_23_n_2
    SLICE_X66Y290        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     4.372 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_81/O
                         net (fo=1, routed)           0.338     4.710    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_81_n_2
    SLICE_X63Y289        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.860 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_33/O
                         net (fo=1, routed)           0.010     4.870    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/mux_4_2__0[3]
    SLICE_X63Y289        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     4.934 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621_reg[4]_i_13/O
                         net (fo=1, routed)           0.383     5.317    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/mux_5_1__0[3]
    SLICE_X56Y288        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.356 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_3/O
                         net (fo=3, routed)           0.312     5.668    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_50_cast_fu_1297_p1[3]
    SLICE_X53Y293        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     5.736 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[6]_i_4/O
                         net (fo=3, routed)           0.284     6.020    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[6]_i_4_n_2
    SLICE_X54Y296        LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.133     6.153 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_5/O
                         net (fo=2, routed)           0.168     6.321    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_5_n_2
    SLICE_X54Y299        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     6.418 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_2/O
                         net (fo=43, routed)          0.761     7.179    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/A[28]
    DSP48E2_X10Y141      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[28]_A_ALU[28])
                                                      0.194     7.373 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_A_B_DATA_INST/A_ALU[28]
                         net (fo=1, routed)           0.000     7.373    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_A_B_DATA.A_ALU<28>
    DSP48E2_X10Y141      DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[28]_ALU_OUT[47])
                                                      0.538     7.911 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.911    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y141      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.033 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     8.071    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/PCIN[47]
    DSP48E2_X10Y142      DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.546     8.617 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     8.617    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_ALU.ALU_OUT<10>
    DSP48E2_X10Y142      DSP_OUTPUT                                   r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.733    11.863    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/CLK
    DSP48E2_X10Y142      DSP_OUTPUT                                   r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.091    11.954    
                         clock uncertainty           -0.130    11.824    
    DSP48E2_X10Y142      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.015    11.839    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.839    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 2.257ns (34.532%)  route 4.279ns (65.468%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_OUTPUT=1 LUT3=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.504ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.454ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.918     2.081    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_clk
    SLICE_X48Y299        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y299        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.160 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/Q
                         net (fo=19, routed)          0.514     2.674    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg_n_2_[0]
    SLICE_X52Y335        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.799 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/i_reg_924[6]_i_2/O
                         net (fo=96, routed)          0.756     3.555    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_phi_mux_i_phi_fu_928_p41
    SLICE_X50Y296        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     3.607 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_23/O
                         net (fo=100, routed)         0.715     4.322    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_23_n_2
    SLICE_X66Y290        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     4.372 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_81/O
                         net (fo=1, routed)           0.338     4.710    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_81_n_2
    SLICE_X63Y289        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.860 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_33/O
                         net (fo=1, routed)           0.010     4.870    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/mux_4_2__0[3]
    SLICE_X63Y289        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     4.934 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621_reg[4]_i_13/O
                         net (fo=1, routed)           0.383     5.317    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/mux_5_1__0[3]
    SLICE_X56Y288        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.356 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_3/O
                         net (fo=3, routed)           0.312     5.668    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_50_cast_fu_1297_p1[3]
    SLICE_X53Y293        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     5.736 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[6]_i_4/O
                         net (fo=3, routed)           0.284     6.020    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[6]_i_4_n_2
    SLICE_X54Y296        LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.133     6.153 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_5/O
                         net (fo=2, routed)           0.168     6.321    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_5_n_2
    SLICE_X54Y299        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     6.418 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_2/O
                         net (fo=43, routed)          0.761     7.179    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/A[28]
    DSP48E2_X10Y141      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[28]_A_ALU[28])
                                                      0.194     7.373 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_A_B_DATA_INST/A_ALU[28]
                         net (fo=1, routed)           0.000     7.373    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_A_B_DATA.A_ALU<28>
    DSP48E2_X10Y141      DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[28]_ALU_OUT[47])
                                                      0.538     7.911 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.911    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y141      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.033 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     8.071    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/PCIN[47]
    DSP48E2_X10Y142      DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.546     8.617 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     8.617    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_ALU.ALU_OUT<11>
    DSP48E2_X10Y142      DSP_OUTPUT                                   r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.733    11.863    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/CLK
    DSP48E2_X10Y142      DSP_OUTPUT                                   r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.091    11.954    
                         clock uncertainty           -0.130    11.824    
    DSP48E2_X10Y142      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.015    11.839    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.839    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 2.257ns (34.532%)  route 4.279ns (65.468%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_OUTPUT=1 LUT3=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.504ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.454ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.918     2.081    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_clk
    SLICE_X48Y299        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y299        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.160 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/Q
                         net (fo=19, routed)          0.514     2.674    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg_n_2_[0]
    SLICE_X52Y335        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.799 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/i_reg_924[6]_i_2/O
                         net (fo=96, routed)          0.756     3.555    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_phi_mux_i_phi_fu_928_p41
    SLICE_X50Y296        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     3.607 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_23/O
                         net (fo=100, routed)         0.715     4.322    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_23_n_2
    SLICE_X66Y290        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     4.372 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_81/O
                         net (fo=1, routed)           0.338     4.710    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_81_n_2
    SLICE_X63Y289        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.860 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_33/O
                         net (fo=1, routed)           0.010     4.870    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/mux_4_2__0[3]
    SLICE_X63Y289        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     4.934 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621_reg[4]_i_13/O
                         net (fo=1, routed)           0.383     5.317    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/mux_5_1__0[3]
    SLICE_X56Y288        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.356 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_3/O
                         net (fo=3, routed)           0.312     5.668    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_50_cast_fu_1297_p1[3]
    SLICE_X53Y293        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     5.736 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[6]_i_4/O
                         net (fo=3, routed)           0.284     6.020    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[6]_i_4_n_2
    SLICE_X54Y296        LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.133     6.153 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_5/O
                         net (fo=2, routed)           0.168     6.321    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_5_n_2
    SLICE_X54Y299        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     6.418 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_2/O
                         net (fo=43, routed)          0.761     7.179    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/A[28]
    DSP48E2_X10Y141      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[28]_A_ALU[28])
                                                      0.194     7.373 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_A_B_DATA_INST/A_ALU[28]
                         net (fo=1, routed)           0.000     7.373    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_A_B_DATA.A_ALU<28>
    DSP48E2_X10Y141      DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[28]_ALU_OUT[47])
                                                      0.538     7.911 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.911    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y141      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.033 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     8.071    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/PCIN[47]
    DSP48E2_X10Y142      DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.546     8.617 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     8.617    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_ALU.ALU_OUT<12>
    DSP48E2_X10Y142      DSP_OUTPUT                                   r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.733    11.863    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/CLK
    DSP48E2_X10Y142      DSP_OUTPUT                                   r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.091    11.954    
                         clock uncertainty           -0.130    11.824    
    DSP48E2_X10Y142      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.015    11.839    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.839    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 2.257ns (34.532%)  route 4.279ns (65.468%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_OUTPUT=1 LUT3=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.504ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.454ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.918     2.081    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_clk
    SLICE_X48Y299        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y299        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.160 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/Q
                         net (fo=19, routed)          0.514     2.674    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg_n_2_[0]
    SLICE_X52Y335        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.799 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/i_reg_924[6]_i_2/O
                         net (fo=96, routed)          0.756     3.555    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_phi_mux_i_phi_fu_928_p41
    SLICE_X50Y296        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     3.607 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_23/O
                         net (fo=100, routed)         0.715     4.322    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_23_n_2
    SLICE_X66Y290        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     4.372 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_81/O
                         net (fo=1, routed)           0.338     4.710    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_81_n_2
    SLICE_X63Y289        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.860 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_33/O
                         net (fo=1, routed)           0.010     4.870    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/mux_4_2__0[3]
    SLICE_X63Y289        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     4.934 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621_reg[4]_i_13/O
                         net (fo=1, routed)           0.383     5.317    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/mux_5_1__0[3]
    SLICE_X56Y288        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.356 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_3/O
                         net (fo=3, routed)           0.312     5.668    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_50_cast_fu_1297_p1[3]
    SLICE_X53Y293        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     5.736 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[6]_i_4/O
                         net (fo=3, routed)           0.284     6.020    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[6]_i_4_n_2
    SLICE_X54Y296        LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.133     6.153 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_5/O
                         net (fo=2, routed)           0.168     6.321    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_5_n_2
    SLICE_X54Y299        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     6.418 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_2/O
                         net (fo=43, routed)          0.761     7.179    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/A[28]
    DSP48E2_X10Y141      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[28]_A_ALU[28])
                                                      0.194     7.373 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_A_B_DATA_INST/A_ALU[28]
                         net (fo=1, routed)           0.000     7.373    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_A_B_DATA.A_ALU<28>
    DSP48E2_X10Y141      DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[28]_ALU_OUT[47])
                                                      0.538     7.911 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.911    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y141      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.033 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     8.071    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/PCIN[47]
    DSP48E2_X10Y142      DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.546     8.617 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     8.617    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_ALU.ALU_OUT<13>
    DSP48E2_X10Y142      DSP_OUTPUT                                   r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.733    11.863    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/CLK
    DSP48E2_X10Y142      DSP_OUTPUT                                   r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.091    11.954    
                         clock uncertainty           -0.130    11.824    
    DSP48E2_X10Y142      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.015    11.839    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.839    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 2.257ns (34.532%)  route 4.279ns (65.468%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_OUTPUT=1 LUT3=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.504ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.454ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.918     2.081    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_clk
    SLICE_X48Y299        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y299        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.160 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/Q
                         net (fo=19, routed)          0.514     2.674    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg_n_2_[0]
    SLICE_X52Y335        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.799 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/i_reg_924[6]_i_2/O
                         net (fo=96, routed)          0.756     3.555    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_phi_mux_i_phi_fu_928_p41
    SLICE_X50Y296        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     3.607 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_23/O
                         net (fo=100, routed)         0.715     4.322    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_23_n_2
    SLICE_X66Y290        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     4.372 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_81/O
                         net (fo=1, routed)           0.338     4.710    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_81_n_2
    SLICE_X63Y289        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.860 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_33/O
                         net (fo=1, routed)           0.010     4.870    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/mux_4_2__0[3]
    SLICE_X63Y289        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     4.934 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621_reg[4]_i_13/O
                         net (fo=1, routed)           0.383     5.317    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/mux_5_1__0[3]
    SLICE_X56Y288        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.356 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_3/O
                         net (fo=3, routed)           0.312     5.668    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_50_cast_fu_1297_p1[3]
    SLICE_X53Y293        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     5.736 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[6]_i_4/O
                         net (fo=3, routed)           0.284     6.020    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[6]_i_4_n_2
    SLICE_X54Y296        LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.133     6.153 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_5/O
                         net (fo=2, routed)           0.168     6.321    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_5_n_2
    SLICE_X54Y299        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     6.418 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_2/O
                         net (fo=43, routed)          0.761     7.179    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/A[28]
    DSP48E2_X10Y141      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[28]_A_ALU[28])
                                                      0.194     7.373 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_A_B_DATA_INST/A_ALU[28]
                         net (fo=1, routed)           0.000     7.373    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_A_B_DATA.A_ALU<28>
    DSP48E2_X10Y141      DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[28]_ALU_OUT[47])
                                                      0.538     7.911 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.911    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y141      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.033 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     8.071    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/PCIN[47]
    DSP48E2_X10Y142      DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.546     8.617 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     8.617    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_ALU.ALU_OUT<14>
    DSP48E2_X10Y142      DSP_OUTPUT                                   r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.733    11.863    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/CLK
    DSP48E2_X10Y142      DSP_OUTPUT                                   r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.091    11.954    
                         clock uncertainty           -0.130    11.824    
    DSP48E2_X10Y142      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.015    11.839    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.839    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 2.257ns (34.532%)  route 4.279ns (65.468%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_OUTPUT=1 LUT3=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.504ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.454ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.918     2.081    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_clk
    SLICE_X48Y299        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y299        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.160 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/Q
                         net (fo=19, routed)          0.514     2.674    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg_n_2_[0]
    SLICE_X52Y335        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.799 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/i_reg_924[6]_i_2/O
                         net (fo=96, routed)          0.756     3.555    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_phi_mux_i_phi_fu_928_p41
    SLICE_X50Y296        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     3.607 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_23/O
                         net (fo=100, routed)         0.715     4.322    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_23_n_2
    SLICE_X66Y290        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     4.372 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_81/O
                         net (fo=1, routed)           0.338     4.710    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_81_n_2
    SLICE_X63Y289        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.860 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_33/O
                         net (fo=1, routed)           0.010     4.870    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/mux_4_2__0[3]
    SLICE_X63Y289        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     4.934 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621_reg[4]_i_13/O
                         net (fo=1, routed)           0.383     5.317    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/mux_5_1__0[3]
    SLICE_X56Y288        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.356 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_3/O
                         net (fo=3, routed)           0.312     5.668    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_50_cast_fu_1297_p1[3]
    SLICE_X53Y293        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     5.736 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[6]_i_4/O
                         net (fo=3, routed)           0.284     6.020    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[6]_i_4_n_2
    SLICE_X54Y296        LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.133     6.153 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_5/O
                         net (fo=2, routed)           0.168     6.321    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_5_n_2
    SLICE_X54Y299        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     6.418 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_2/O
                         net (fo=43, routed)          0.761     7.179    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/A[28]
    DSP48E2_X10Y141      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[28]_A_ALU[28])
                                                      0.194     7.373 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_A_B_DATA_INST/A_ALU[28]
                         net (fo=1, routed)           0.000     7.373    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_A_B_DATA.A_ALU<28>
    DSP48E2_X10Y141      DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[28]_ALU_OUT[47])
                                                      0.538     7.911 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.911    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y141      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.033 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     8.071    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/PCIN[47]
    DSP48E2_X10Y142      DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.546     8.617 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     8.617    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_ALU.ALU_OUT<15>
    DSP48E2_X10Y142      DSP_OUTPUT                                   r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.733    11.863    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/CLK
    DSP48E2_X10Y142      DSP_OUTPUT                                   r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.091    11.954    
                         clock uncertainty           -0.130    11.824    
    DSP48E2_X10Y142      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.015    11.839    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.839    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 2.257ns (34.532%)  route 4.279ns (65.468%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_OUTPUT=1 LUT3=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.504ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.454ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.918     2.081    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_clk
    SLICE_X48Y299        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y299        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.160 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/Q
                         net (fo=19, routed)          0.514     2.674    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg_n_2_[0]
    SLICE_X52Y335        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.799 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/i_reg_924[6]_i_2/O
                         net (fo=96, routed)          0.756     3.555    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_phi_mux_i_phi_fu_928_p41
    SLICE_X50Y296        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     3.607 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_23/O
                         net (fo=100, routed)         0.715     4.322    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_23_n_2
    SLICE_X66Y290        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     4.372 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_81/O
                         net (fo=1, routed)           0.338     4.710    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_81_n_2
    SLICE_X63Y289        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.860 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_33/O
                         net (fo=1, routed)           0.010     4.870    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/mux_4_2__0[3]
    SLICE_X63Y289        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     4.934 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621_reg[4]_i_13/O
                         net (fo=1, routed)           0.383     5.317    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/mux_5_1__0[3]
    SLICE_X56Y288        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.356 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_3/O
                         net (fo=3, routed)           0.312     5.668    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_50_cast_fu_1297_p1[3]
    SLICE_X53Y293        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     5.736 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[6]_i_4/O
                         net (fo=3, routed)           0.284     6.020    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[6]_i_4_n_2
    SLICE_X54Y296        LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.133     6.153 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_5/O
                         net (fo=2, routed)           0.168     6.321    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_5_n_2
    SLICE_X54Y299        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     6.418 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_2/O
                         net (fo=43, routed)          0.761     7.179    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/A[28]
    DSP48E2_X10Y141      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[28]_A_ALU[28])
                                                      0.194     7.373 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_A_B_DATA_INST/A_ALU[28]
                         net (fo=1, routed)           0.000     7.373    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_A_B_DATA.A_ALU<28>
    DSP48E2_X10Y141      DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[28]_ALU_OUT[47])
                                                      0.538     7.911 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.911    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y141      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.033 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     8.071    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/PCIN[47]
    DSP48E2_X10Y142      DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[16])
                                                      0.546     8.617 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     8.617    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_ALU.ALU_OUT<16>
    DSP48E2_X10Y142      DSP_OUTPUT                                   r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.733    11.863    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/CLK
    DSP48E2_X10Y142      DSP_OUTPUT                                   r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.091    11.954    
                         clock uncertainty           -0.130    11.824    
    DSP48E2_X10Y142      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.015    11.839    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.839    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 2.257ns (34.532%)  route 4.279ns (65.468%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_OUTPUT=1 LUT3=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 11.863 - 10.000 ) 
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.504ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.454ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.918     2.081    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_clk
    SLICE_X48Y299        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y299        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.160 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg[0]/Q
                         net (fo=19, routed)          0.514     2.674    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/exitcond_reg_2612_reg_n_2_[0]
    SLICE_X52Y335        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.799 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/i_reg_924[6]_i_2/O
                         net (fo=96, routed)          0.756     3.555    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/ap_phi_mux_i_phi_fu_928_p41
    SLICE_X50Y296        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     3.607 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_23/O
                         net (fo=100, routed)         0.715     4.322    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_23_n_2
    SLICE_X66Y290        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     4.372 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_81/O
                         net (fo=1, routed)           0.338     4.710    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_81_n_2
    SLICE_X63Y289        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.860 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_33/O
                         net (fo=1, routed)           0.010     4.870    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/mux_4_2__0[3]
    SLICE_X63Y289        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     4.934 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621_reg[4]_i_13/O
                         net (fo=1, routed)           0.383     5.317    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/mux_5_1__0[3]
    SLICE_X56Y288        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.356 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[4]_i_3/O
                         net (fo=3, routed)           0.312     5.668    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_50_cast_fu_1297_p1[3]
    SLICE_X53Y293        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     5.736 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[6]_i_4/O
                         net (fo=3, routed)           0.284     6.020    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[6]_i_4_n_2
    SLICE_X54Y296        LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.133     6.153 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_5/O
                         net (fo=2, routed)           0.168     6.321    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_5_n_2
    SLICE_X54Y299        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     6.418 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_46_reg_2621[8]_i_2/O
                         net (fo=43, routed)          0.761     7.179    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/A[28]
    DSP48E2_X10Y141      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[28]_A_ALU[28])
                                                      0.194     7.373 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_A_B_DATA_INST/A_ALU[28]
                         net (fo=1, routed)           0.000     7.373    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_A_B_DATA.A_ALU<28>
    DSP48E2_X10Y141      DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[28]_ALU_OUT[47])
                                                      0.538     7.911 f  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.911    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y141      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.033 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_53_reg_2637_reg/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     8.071    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/PCIN[47]
    DSP48E2_X10Y142      DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.546     8.617 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     8.617    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y142      DSP_OUTPUT                                   r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.733    11.863    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/CLK
    DSP48E2_X10Y142      DSP_OUTPUT                                   r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.091    11.954    
                         clock uncertainty           -0.130    11.824    
    DSP48E2_X10Y142      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.015    11.839    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4660/tmp_61_reg_2668_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.839    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  3.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/ap_return_8_preg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.059ns (33.908%)  route 0.115ns (66.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.762ns (routing 0.454ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.504ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.762     1.892    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X30Y241        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y241        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.951 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/Q
                         net (fo=2, routed)           0.115     2.066    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/grp_fu_1011_p2[11]
    SLICE_X31Y240        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/ap_return_8_preg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.994     2.157    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/ap_clk
    SLICE_X31Y240        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/ap_return_8_preg_reg[11]/C
                         clock pessimism             -0.163     1.994    
    SLICE_X31Y240        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.056    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/ap_return_8_preg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.715ns (routing 0.454ns, distribution 1.261ns)
  Clock Net Delay (Destination): 1.944ns (routing 0.504ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.715     1.845    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/ap_clk
    SLICE_X29Y230        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y230        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.903 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/din1_buf1_reg[24]/Q
                         net (fo=7, routed)           0.117     2.020    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/s_axis_b_tdata[1]
    SLICE_X31Y230        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.944     2.107    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X31Y230        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.159     1.948    
    SLICE_X31Y230        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.010    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_wreq/mem_reg[4][31]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.059ns (30.256%)  route 0.136ns (69.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.680ns (routing 0.454ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.973ns (routing 0.504ns, distribution 1.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.680     1.810    design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.869 r  design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/data_p1_reg[31]/Q
                         net (fo=1, routed)           0.136     2.005    design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[31]
    SLICE_X44Y81         SRL16E                                       r  design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_wreq/mem_reg[4][31]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.973     2.136    design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X44Y81         SRL16E                                       r  design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_wreq/mem_reg[4][31]_srl5/CLK
                         clock pessimism             -0.220     1.916    
    SLICE_X44Y81         SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.079     1.995    design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_wreq/mem_reg[4][31]_srl5
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/data_p1_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.058ns (29.592%)  route 0.138ns (70.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.733ns (routing 0.454ns, distribution 1.279ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.504ns, distribution 1.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.733     1.863    design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X61Y87         FDRE                                         r  design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/data_p1_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.921 r  design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/data_p1_reg[49]/Q
                         net (fo=1, routed)           0.138     2.059    design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rreq/q_reg[63]_0[49]
    SLICE_X62Y87         SRL16E                                       r  design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       2.032     2.195    design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X62Y87         SRL16E                                       r  design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5/CLK
                         clock pessimism             -0.175     2.020    
    SLICE_X62Y87         SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     2.049    design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1090]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.058ns (35.366%)  route 0.106ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.714ns (routing 0.454ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.997ns (routing 0.504ns, distribution 1.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.714     1.844    design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X46Y51         FDRE                                         r  design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1090]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.902 r  design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1090]/Q
                         net (fo=1, routed)           0.106     2.008    design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIG1
    SLICE_X46Y50         RAMD32                                       r  design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.997     2.160    design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X46Y50         RAMD32                                       r  design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG_D1/CLK
                         clock pessimism             -0.222     1.938    
    SLICE_X46Y50         RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.060     1.998    design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/tmp_62_reg_2703_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.059ns (26.941%)  route 0.160ns (73.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.710ns (routing 0.454ns, distribution 1.256ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.504ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.710     1.840    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X30Y236        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y236        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.899 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/Q
                         net (fo=3, routed)           0.160     2.059    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/grp_fu_1015_p1[22]
    SLICE_X28Y235        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/tmp_62_reg_2703_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.987     2.150    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/ap_clk
    SLICE_X28Y235        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/tmp_62_reg_2703_reg[22]/C
                         clock pessimism             -0.162     1.988    
    SLICE_X28Y235        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     2.048    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/tmp_62_reg_2703_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/ap_return_8_preg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.059ns (33.714%)  route 0.116ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.762ns (routing 0.454ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.504ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.762     1.892    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X30Y241        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y241        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.951 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[9]/Q
                         net (fo=2, routed)           0.116     2.067    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/grp_fu_1011_p2[9]
    SLICE_X31Y240        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/ap_return_8_preg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.994     2.157    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/ap_clk
    SLICE_X31Y240        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/ap_return_8_preg_reg[9]/C
                         clock pessimism             -0.163     1.994    
    SLICE_X31Y240        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.056    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/ap_return_8_preg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U11/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/ap_return_0_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.059ns (44.030%)  route 0.075ns (55.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Net Delay (Source):      1.687ns (routing 0.454ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.504ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.687     1.817    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U11/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X42Y225        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U11/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y225        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.876 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U11/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]/Q
                         net (fo=2, routed)           0.075     1.951    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/grp_fu_991_p2[1]
    SLICE_X42Y224        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/ap_return_0_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.924     2.087    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/ap_clk
    SLICE_X42Y224        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/ap_return_0_preg_reg[1]/C
                         clock pessimism             -0.209     1.878    
    SLICE_X42Y224        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.940    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/ap_return_0_preg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/reg_1065_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U6/din1_buf1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.111%)  route 0.097ns (53.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.728ns (routing 0.454ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.504ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.728     1.858    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/ap_clk
    SLICE_X36Y267        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/reg_1065_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y267        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.918 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/reg_1065_reg[30]/Q
                         net (fo=6, routed)           0.072     1.990    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U6/din1_buf1_reg[31]_0[30]
    SLICE_X37Y267        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.023     2.013 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U6/din1_buf1[30]_i_1__7/O
                         net (fo=1, routed)           0.025     2.038    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U6/grp_fu_962_p1[30]
    SLICE_X37Y267        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U6/din1_buf1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.967     2.130    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U6/ap_clk
    SLICE_X37Y267        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U6/din1_buf1_reg[30]/C
                         clock pessimism             -0.163     1.967    
    SLICE_X37Y267        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.027    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4764/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U6/din1_buf1_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.058ns (35.583%)  route 0.105ns (64.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.798ns (routing 0.454ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.024ns (routing 0.504ns, distribution 1.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.798     1.928    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/aclk
    SLICE_X15Y214        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y214        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.986 r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=7, routed)           0.105     2.091    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL/i_pipe/ma[6]_26[17]
    SLICE_X16Y213        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       2.024     2.187    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL/i_pipe/aclk
    SLICE_X16Y213        FDRE                                         r  design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism             -0.169     2.018    
    SLICE_X16Y213        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.080    design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_4972/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         10.000      6.997      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         10.000      6.997      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X7Y19  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_29/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X7Y20  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_30/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X7Y21  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_31/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X7Y22  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_32/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X7Y23  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_33/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X7Y24  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_34/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y15  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_39/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X8Y9   design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_45/CLKARDCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y19  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_29/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y21  design_1_i/batch_align2D_0/inst/pyr_data_U/batch_align2D_pyr_data_ram_U/ram_reg_bram_31/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.169ns (14.903%)  route 0.965ns (85.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 11.810 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.504ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.454ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.922     2.085    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.164 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.252     2.416    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X46Y97         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     2.506 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.713     3.219    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X46Y98         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.680    11.810    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X46Y98         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.218    12.028    
                         clock uncertainty           -0.130    11.899    
    SLICE_X46Y98         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.833    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  8.614    

Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.169ns (14.903%)  route 0.965ns (85.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 11.810 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.504ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.454ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.922     2.085    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.164 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.252     2.416    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X46Y97         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     2.506 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.713     3.219    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y98         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.680    11.810    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y98         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.218    12.028    
                         clock uncertainty           -0.130    11.899    
    SLICE_X46Y98         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.833    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  8.614    

Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.169ns (14.903%)  route 0.965ns (85.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 11.810 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.504ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.454ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.922     2.085    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.164 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.252     2.416    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X46Y97         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     2.506 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.713     3.219    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y98         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.680    11.810    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y98         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.218    12.028    
                         clock uncertainty           -0.130    11.899    
    SLICE_X46Y98         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.833    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  8.614    

Slack (MET) :             8.616ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.169ns (14.943%)  route 0.962ns (85.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.809ns = ( 11.809 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.504ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.454ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.922     2.085    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.164 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.252     2.416    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X46Y97         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     2.506 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.710     3.216    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X46Y98         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.679    11.809    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X46Y98         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.218    12.027    
                         clock uncertainty           -0.130    11.898    
    SLICE_X46Y98         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.832    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.832    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  8.616    

Slack (MET) :             8.616ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.169ns (14.943%)  route 0.962ns (85.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.809ns = ( 11.809 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.504ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.454ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.922     2.085    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.164 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.252     2.416    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X46Y97         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     2.506 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.710     3.216    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X46Y98         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.679    11.809    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X46Y98         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.218    12.027    
                         clock uncertainty           -0.130    11.898    
    SLICE_X46Y98         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    11.832    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.832    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  8.616    

Slack (MET) :             8.616ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.169ns (14.943%)  route 0.962ns (85.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.809ns = ( 11.809 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.504ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.454ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.922     2.085    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.164 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.252     2.416    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X46Y97         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     2.506 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.710     3.216    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X46Y98         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.679    11.809    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X46Y98         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.218    12.027    
                         clock uncertainty           -0.130    11.898    
    SLICE_X46Y98         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    11.832    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.832    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  8.616    

Slack (MET) :             8.616ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.169ns (14.943%)  route 0.962ns (85.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.809ns = ( 11.809 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.504ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.454ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.922     2.085    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.164 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.252     2.416    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X46Y97         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     2.506 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.710     3.216    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X46Y98         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.679    11.809    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X46Y98         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.218    12.027    
                         clock uncertainty           -0.130    11.898    
    SLICE_X46Y98         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.832    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.832    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  8.616    

Slack (MET) :             8.616ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.169ns (14.943%)  route 0.962ns (85.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.809ns = ( 11.809 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.504ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.454ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.922     2.085    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.164 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.252     2.416    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X46Y97         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     2.506 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.710     3.216    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y98         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.679    11.809    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y98         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.218    12.027    
                         clock uncertainty           -0.130    11.898    
    SLICE_X46Y98         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    11.832    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.832    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  8.616    

Slack (MET) :             8.616ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.169ns (14.943%)  route 0.962ns (85.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.809ns = ( 11.809 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.504ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.454ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.922     2.085    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.164 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.252     2.416    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X46Y97         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     2.506 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.710     3.216    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y98         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.679    11.809    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y98         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.218    12.027    
                         clock uncertainty           -0.130    11.898    
    SLICE_X46Y98         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    11.832    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.832    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  8.616    

Slack (MET) :             8.616ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.169ns (14.943%)  route 0.962ns (85.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.809ns = ( 11.809 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.504ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.454ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.922     2.085    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.164 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.252     2.416    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X46Y97         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     2.506 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.710     3.216    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y98         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.679    11.809    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y98         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.218    12.027    
                         clock uncertainty           -0.130    11.898    
    SLICE_X46Y98         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    11.832    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.832    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  8.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.061ns (27.354%)  route 0.162ns (72.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.051ns (routing 0.274ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.185ns (routing 0.308ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.051     1.144    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.183 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.032     1.215    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X46Y97         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.237 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.367    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X45Y97         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.185     1.301    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X45Y97         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.109     1.192    
    SLICE_X45Y97         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.172    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.061ns (27.354%)  route 0.162ns (72.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.051ns (routing 0.274ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.185ns (routing 0.308ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.051     1.144    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.183 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.032     1.215    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X46Y97         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.237 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.367    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X45Y97         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.185     1.301    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X45Y97         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.109     1.192    
    SLICE_X45Y97         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.172    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.061ns (27.354%)  route 0.162ns (72.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.051ns (routing 0.274ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.185ns (routing 0.308ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.051     1.144    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.183 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.032     1.215    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X46Y97         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.237 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.367    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X45Y97         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.185     1.301    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X45Y97         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.109     1.192    
    SLICE_X45Y97         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.172    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.061ns (27.354%)  route 0.162ns (72.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.051ns (routing 0.274ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.185ns (routing 0.308ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.051     1.144    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.183 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.032     1.215    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X46Y97         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.237 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.367    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X45Y97         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.185     1.301    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X45Y97         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.109     1.192    
    SLICE_X45Y97         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.172    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.061ns (27.354%)  route 0.162ns (72.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.051ns (routing 0.274ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.308ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.051     1.144    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.183 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.032     1.215    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X46Y97         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.237 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.367    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X45Y97         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.181     1.297    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X45Y97         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.109     1.188    
    SLICE_X45Y97         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     1.168    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.061ns (27.354%)  route 0.162ns (72.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.051ns (routing 0.274ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.308ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.051     1.144    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.183 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.032     1.215    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X46Y97         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.237 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.367    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X45Y97         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.181     1.297    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X45Y97         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.109     1.188    
    SLICE_X45Y97         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.168    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.061ns (27.354%)  route 0.162ns (72.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.051ns (routing 0.274ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.308ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.051     1.144    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.183 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.032     1.215    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X46Y97         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.237 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.367    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X45Y97         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.181     1.297    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X45Y97         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.109     1.188    
    SLICE_X45Y97         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.168    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.061ns (27.354%)  route 0.162ns (72.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.051ns (routing 0.274ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.308ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.051     1.144    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.183 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.032     1.215    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X46Y97         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.237 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.367    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X45Y97         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.181     1.297    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X45Y97         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.109     1.188    
    SLICE_X45Y97         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.168    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.061ns (27.354%)  route 0.162ns (72.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.051ns (routing 0.274ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.308ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.051     1.144    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.183 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.032     1.215    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X46Y97         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.237 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.367    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X45Y97         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.181     1.297    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X45Y97         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.109     1.188    
    SLICE_X45Y97         FDPE (Remov_CFF_SLICEL_C_PRE)
                                                     -0.020     1.168    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.061ns (27.354%)  route 0.162ns (72.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.051ns (routing 0.274ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.308ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.051     1.144    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.183 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.032     1.215    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X46Y97         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.237 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.367    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X45Y97         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=46549, routed)       1.181     1.297    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X45Y97         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.109     1.188    
    SLICE_X45Y97         FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     1.168    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.199    





