#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Apr 19 23:32:27 2024
# Process ID: 33844
# Current directory: C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36656 C:\Users\anura\Downloads\project_bram_new\project_bram\project_bram\project_bram.xpr
# Log file: C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/vivado.log
# Journal file: C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/anura/Downloads/project_bram_new/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store', nor could it be found using path 'C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1037.785 ; gain = 388.914
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {409200}] [get_ips bram_1]
generate_target all [get_files  C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/bram_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bram_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'bram_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bram_1'...
catch { config_ip_cache -export [get_ips -all bram_1] }
export_ip_user_files -of_objects [get_files C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/bram_1.xci] -no_script -sync -force -quiet
reset_run bram_1_synth_1
launch_runs -jobs 6 bram_1_synth_1
[Fri Apr 19 23:40:28 2024] Launched bram_1_synth_1...
Run output will be captured here: C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/bram_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/bram_1.xci] -directory C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.ip_user_files -ipstatic_source_dir C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.cache/compile_simlib/modelsim} {questa=C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.cache/compile_simlib/questa} {riviera=C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.cache/compile_simlib/riviera} {activehdl=C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {520} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_ips bram_2]
generate_target all [get_files  C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/bram_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bram_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'bram_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bram_2'...
catch { config_ip_cache -export [get_ips -all bram_2] }
export_ip_user_files -of_objects [get_files C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/bram_2.xci] -no_script -sync -force -quiet
reset_run bram_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/bram_2_synth_1

launch_runs -jobs 6 bram_2_synth_1
[Fri Apr 19 23:41:02 2024] Launched bram_2_synth_1...
Run output will be captured here: C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/bram_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/bram_2.xci] -directory C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.ip_user_files -ipstatic_source_dir C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.cache/compile_simlib/modelsim} {questa=C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.cache/compile_simlib/questa} {riviera=C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.cache/compile_simlib/riviera} {activehdl=C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/new/Transmitter.v w ]
add_files C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/new/Transmitter.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
[Fri Apr 19 23:47:43 2024] Launched synth_1...
Run output will be captured here: C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Fri Apr 19 23:48:47 2024] Launched impl_1...
Run output will be captured here: C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1396.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.382 . Memory (MB): peak = 1501.336 ; gain = 5.262
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.383 . Memory (MB): peak = 1501.336 ; gain = 5.262
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1501.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1650.195 ; gain = 513.160
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/bram_1.dcp' for cell 'l1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/bram_2.dcp' for cell 'l2'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 2194.891 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2194.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property IOSTANDARD LVCMOS33 [get_ports [list writeA]]
set_property IOSTANDARD LVCMOS33 [get_ports [list writeC]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Final_out[7]} {Final_out[6]} {Final_out[5]} {Final_out[4]} {Final_out[3]} {Final_out[2]} {Final_out[1]} {Final_out[0]}]]
file mkdir C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1
file mkdir C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new
close [ open C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc w ]
add_files -fileset constrs_1 C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc
set_property target_constrs_file C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Apr 19 23:57:18 2024] Launched synth_1...
Run output will be captured here: C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Apr 19 23:58:09 2024] Launched impl_1...
Run output will be captured here: C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Apr 19 23:59:52 2024] Launched impl_1...
Run output will be captured here: C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/bram_1.dcp' for cell 'l1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/bram_2.dcp' for cell 'l2'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2531.852 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc]
Finished Parsing XDC File [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2908.258 ; gain = 376.406
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Apr 20 00:00:47 2024] Launched impl_1...
Run output will be captured here: C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list D0_TRANSMIT]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Apr 20 00:02:43 2024] Launched synth_1...
Run output will be captured here: C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/synth_1/runme.log
close_design
launch_runs impl_1 -jobs 6
[Sat Apr 20 00:03:36 2024] Launched impl_1...
Run output will be captured here: C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Apr 20 00:07:08 2024] Launched impl_1...
Run output will be captured here: C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/bram_1.dcp' for cell 'l1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/bram_2.dcp' for cell 'l2'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 3638.770 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc]
Finished Parsing XDC File [C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3638.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

export_ip_user_files -of_objects  [get_files C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc
file delete -force C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc
set_property IOSTANDARD LVCMOS33 [get_ports [list done1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list done2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list is_received]]
set_property IOSTANDARD LVCMOS33 [get_ports [list is_transmitted]]
set_property IOSTANDARD LVCMOS33 [get_ports [list multiplied1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list multiplied2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Rx_data]]
set_property IOSTANDARD LVCMOS33 [get_ports [list tx_out]]
set_property IOSTANDARD LVCMOS33 [get_ports [list writeD]]
set_property package_pin "" [get_ports [list  D0_TRANSMIT]]
set_property is_loc_fixed true [get_ports [list  writeA]]
set_property is_loc_fixed true [get_ports [list  writeC]]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3638.770 ; gain = 0.000
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Apr 20 00:11:12 2024] Launched synth_1...
Run output will be captured here: C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/bram_1.dcp' for cell 'l1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/bram_2.dcp' for cell 'l2'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 3638.770 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3638.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property IOSTANDARD LVCMOS33 [get_ports [list writeA]]
set_property IOSTANDARD LVCMOS33 [get_ports [list writeC]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Final_out[7]} {Final_out[6]} {Final_out[5]} {Final_out[4]} {Final_out[3]} {Final_out[2]} {Final_out[1]} {Final_out[0]}]]
set_property is_loc_fixed true [get_ports [list  writeA]]
set_property is_loc_fixed true [get_ports [list  writeC]]
set_property IOSTANDARD LVCMOS33 [get_ports [list D0_TRANSMIT]]
set_property IOSTANDARD LVCMOS33 [get_ports [list done1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list done2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list is_received]]
set_property IOSTANDARD LVCMOS33 [get_ports [list is_transmitted]]
set_property IOSTANDARD LVCMOS33 [get_ports [list multiplied1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list multiplied2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Rx_data]]
set_property IOSTANDARD LVCMOS33 [get_ports [list tx_out]]
set_property IOSTANDARD LVCMOS33 [get_ports [list writeD]]
place_ports multiplied1 V11
set_property package_pin "" [get_ports [list  multiplied2]]
set_property package_pin "" [get_ports [list  D0_TRANSMIT]]
place_ports done1 V12
place_ports multiplied2 V14
place_ports done2 V15
place_ports D0_TRANSMIT V16
place_ports writeA N16
place_ports writeC R11
place_ports writeD G14
place_ports clk E3
set_property package_pin "" [get_ports [list  is_received]]
place_ports Rx_data C4
place_ports tx_out D4
set_property package_pin "" [get_ports [list  reset]]
place_ports is_transmitted M16
place_ports is_received R12
place_ports reset V10
place_ports {Final_out[0]} U1
place_ports {Final_out[7]} U16
place_ports {Final_out[6]} U17
place_ports {Final_out[5]} V17
place_ports {Final_out[4]} R18
place_ports {Final_out[3]} N14
place_ports {Final_out[2]} J13
place_ports {Final_out[1]} K15
place_ports {Final_out[0]} H17
close [ open C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc w ]
add_files -fileset constrs_1 C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc
set_property target_constrs_file C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.srcs/constrs_1/new/const_1.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Apr 20 00:18:31 2024] Launched synth_1...
Run output will be captured here: C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Apr 20 00:19:28 2024] Launched impl_1...
Run output will be captured here: C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Apr 20 00:21:32 2024] Launched impl_1...
Run output will be captured here: C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-10:58:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3638.770 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8AE72A
set_property PROGRAM.FILE {C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/impl_1/bram_.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/impl_1/bram_.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8AE72A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8AE72A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/impl_1/bram_.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/impl_1/bram_.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/impl_1/bram_.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/anura/Downloads/project_bram_new/project_bram/project_bram/project_bram.runs/impl_1/bram_.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8AE72A
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 22:47:25 2024...
