#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 13 06:42:34 2021
# Process ID: 16284
# Current directory: F:/CSUN Classes/520/Ian_ODonnell_MP1/Block_Diagram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4324 F:\CSUN Classes\520\Ian_ODonnell_MP1\Block_Diagram\Mini_Project.xpr
# Log file: F:/CSUN Classes/520/Ian_ODonnell_MP1/Block_Diagram/vivado.log
# Journal file: F:/CSUN Classes/520/Ian_ODonnell_MP1/Block_Diagram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/CSUN Classes/520/Ian_ODonnell_MP1/Block_Diagram/Mini_Project.xpr}
INFO: [Project 1-313] Project file moved from 'F:/CSUN Classes/520/Homework/code/Ian_ODonnell_MP1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'mini_Prog_Design_processing_system7_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'mini_Prog_Design_axi_bram_ctrl_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'mini_Prog_Design_axi_bram_ctrl_0_bram_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'mini_Prog_Design_rst_ps7_0_50M_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2019.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1835] Failed to recreate IP instance 'mini_Prog_Design_processing_system7_0_0'. Error reading project file(s).
CRITICAL WARNING: [IP_Flow 19-1835] Failed to recreate IP instance 'mini_Prog_Design_axi_bram_ctrl_0_0'. Error reading project file(s).
CRITICAL WARNING: [IP_Flow 19-1835] Failed to recreate IP instance 'mini_Prog_Design_axi_bram_ctrl_0_bram_0'. Error reading project file(s).
CRITICAL WARNING: [IP_Flow 19-1835] Failed to recreate IP instance 'mini_Prog_Design_axi_smc_0'. Error reading project file(s).
CRITICAL WARNING: [IP_Flow 19-1835] Failed to recreate IP instance 'mini_Prog_Design_rst_ps7_0_50M_0'. Error reading project file(s).
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 902.598 ; gain = 225.715
update_compile_order -fileset sources_1
open_bd_design {F:/../Xilinx/Projects/Mini_Project/Mini_Project.srcs/sources_1/bd/mini_Prog_Design/mini_Prog_Design.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: mini_Prog_Design_processing_system7_0_0 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: mini_Prog_Design_axi_bram_ctrl_0_0 
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] mini_Prog_Design_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] mini_Prog_Design_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
INFO: [BD 41-434] Could not find an IP with XCI file by name: mini_Prog_Design_axi_bram_ctrl_0_bram_0 
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
INFO: [BD 41-434] Could not find an IP with XCI file by name: mini_Prog_Design_axi_smc_0 
WARNING: [IP_Flow 19-3664] IP 'mini_Prog_Design_axi_smc_0' generated file not found 'f:/CSUN Classes/520/Ian_ODonnell_MP1/Block_Diagram/Xilinx/Projects/Mini_Project/Mini_Project.srcs/sources_1/bd/mini_Prog_Design/ip/mini_Prog_Design_axi_smc_0_1/bd_0/bd_9fb0.bd'. Please regenerate to continue.
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
INFO: [BD 41-434] Could not find an IP with XCI file by name: mini_Prog_Design_rst_ps7_0_50M_0 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Successfully read diagram <mini_Prog_Design> from BD file <F:/../Xilinx/Projects/Mini_Project/Mini_Project.srcs/sources_1/bd/mini_Prog_Design/mini_Prog_Design.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
open_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1184.367 ; gain = 238.410
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 13 13:47:16 2021...
