strict digraph "compose( ,  )" {
	node [label="\N"];
	"22:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f72b4a7d6d0>",
		clk_sens=False,
		fillcolor=gold,
		label="22:AL",
		sens="['in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f72b4a7dd10>",
		fillcolor=turquoise,
		label="23:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:AL" -> "23:BL"	[cond="[]",
		lineno=None];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f72b4a63790>",
		fillcolor=turquoise,
		label="15:BL
present_state <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f72b4a63610>]",
		style=filled,
		typ=Block];
	"Leaf_12:AL"	[def_var="['present_state']",
		label="Leaf_12:AL"];
	"15:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f72b47cecd0>",
		fillcolor=turquoise,
		label="17:BL
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f72b47cebd0>]",
		style=filled,
		typ=Block];
	"17:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"21:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f72b4a71650>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="21:AS
out = present_state;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"24:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f72b4e81610>",
		fillcolor=linen,
		label="24:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"25:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f72b4a66950>",
		fillcolor=lightcyan,
		label="25:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:CS" -> "25:CA"	[cond="['present_state']",
		label=present_state,
		lineno=24];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f72b4b9ee50>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:CS" -> "28:CA"	[cond="['present_state']",
		label=present_state,
		lineno=24];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f72b47d6810>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f72b47d6750>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "22:AL";
	"Leaf_12:AL" -> "21:AS";
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f72b4a66550>",
		fillcolor=turquoise,
		label="25:BL
next_state = (in)? 1'b0 : 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f72b4a66f50>]",
		style=filled,
		typ=Block];
	"25:CA" -> "25:BL"	[cond="[]",
		lineno=None];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f72b4a63890>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "15:BL"	[cond="['reset']",
		label=reset,
		lineno=14];
	"14:IF" -> "17:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=14];
	"Leaf_22:AL"	[def_var="['next_state']",
		label="Leaf_22:AL"];
	"25:BL" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"Leaf_22:AL" -> "12:AL";
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f72b4aead90>",
		fillcolor=turquoise,
		label="28:BL
next_state = (in)? 1'b1 : 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f72b4aeaf90>]",
		style=filled,
		typ=Block];
	"28:CA" -> "28:BL"	[cond="[]",
		lineno=None];
	"23:BL" -> "24:CS"	[cond="[]",
		lineno=None];
	"28:BL" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
}
