HelpInfo,/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd'.||my_design.srr(53);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd'.||my_design.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs.vhd'.||my_design.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params.vhd'.||my_design.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd'.||my_design.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'.||my_design.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'.||my_design.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'.||my_design.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'.||my_design.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'.||my_design.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'.||my_design.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'.||my_design.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'.||my_design.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'.||my_design.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd'.||my_design.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'.||my_design.srr(68);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd'.||my_design.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/69||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||my_design.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/71||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(106);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/106||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/108||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/110||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/112||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/114||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/116||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/118||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/120||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/122||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/124||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/126||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/128||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/130||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/132||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/134||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/136||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/138||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/140||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/142||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(144);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/144||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/146||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(148);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/148||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(150);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/150||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/152||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/154||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/156||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/158||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/160||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/162||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/164||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/166||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/168||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/170||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/172||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/174||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/176||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/178||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/180||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/182||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/184||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/186||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/188||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/190||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/192||polarfire_syn_comps.v(4067);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/194||polarfire_syn_comps.v(4098);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4098
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/196||polarfire_syn_comps.v(4144);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4144
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/198||polarfire_syn_comps.v(4255);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4255
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(200);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/200||polarfire_syn_comps.v(4439);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4439
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/202||polarfire_syn_comps.v(4480);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4480
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/204||polarfire_syn_comps.v(4506);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4506
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/206||polarfire_syn_comps.v(4523);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4523
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/208||polarfire_syn_comps.v(4600);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4600
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/210||polarfire_syn_comps.v(5364);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/5364
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/212||polarfire_syn_comps.v(6174);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6174
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/214||polarfire_syn_comps.v(6283);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/216||polarfire_syn_comps.v(6321);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6321
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/218||polarfire_syn_comps.v(6394);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6394
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/220||polarfire_syn_comps.v(7283);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/7283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(222);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/222||polarfire_syn_comps.v(8340);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/8340
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/224||polarfire_syn_comps.v(9299);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/9299
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/226||polarfire_syn_comps.v(10035);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10035
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/228||polarfire_syn_comps.v(10750);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10750
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(230);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/230||polarfire_syn_comps.v(10784);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/232||polarfire_syn_comps.v(10820);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(234);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/234||polarfire_syn_comps.v(10867);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10867
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/236||polarfire_syn_comps.v(10901);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10901
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/238||polarfire_syn_comps.v(11767);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/11767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/240||polarfire_syn_comps.v(12810);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12810
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(242);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/242||polarfire_syn_comps.v(12822);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12822
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/244||polarfire_syn_comps.v(12833);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12833
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/246||polarfire_syn_comps.v(12846);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12846
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/261||MSS_syn_comps.v(798);liberoaction://cross_probe/hdl/file/'<project>/component/MSS_syn_comps.v'/linenumber/798
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/279||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(281);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/281||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/283||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/285||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(287);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/287||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(289);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/289||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/291||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/293||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(295);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/295||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(297);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/297||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(299);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/299||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(301);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/301||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/303||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/305||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/307||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/309||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/311||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(313);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/313||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/315||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/317||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/319||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/321||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/323||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/325||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/327||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/329||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/331||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/333||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/335||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/337||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/339||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/341||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/343||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/345||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/347||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/349||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/351||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/353||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/355||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/357||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/359||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/361||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/363||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/365||polarfire_syn_comps.v(4067);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/367||polarfire_syn_comps.v(4098);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4098
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/369||polarfire_syn_comps.v(4144);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4144
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/371||polarfire_syn_comps.v(4255);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4255
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/373||polarfire_syn_comps.v(4439);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4439
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/375||polarfire_syn_comps.v(4480);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4480
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/377||polarfire_syn_comps.v(4506);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4506
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/379||polarfire_syn_comps.v(4523);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4523
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/381||polarfire_syn_comps.v(4600);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4600
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/383||polarfire_syn_comps.v(5364);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/5364
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/385||polarfire_syn_comps.v(6174);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6174
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/387||polarfire_syn_comps.v(6283);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/389||polarfire_syn_comps.v(6321);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6321
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/391||polarfire_syn_comps.v(6394);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6394
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/393||polarfire_syn_comps.v(7283);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/7283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/395||polarfire_syn_comps.v(8340);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/8340
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(397);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/397||polarfire_syn_comps.v(9299);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/9299
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/399||polarfire_syn_comps.v(10035);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10035
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(401);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/401||polarfire_syn_comps.v(10750);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10750
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(403);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/403||polarfire_syn_comps.v(10784);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(405);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/405||polarfire_syn_comps.v(10820);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/407||polarfire_syn_comps.v(10867);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10867
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/409||polarfire_syn_comps.v(10901);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10901
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/411||polarfire_syn_comps.v(11767);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/11767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(413);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/413||polarfire_syn_comps.v(12810);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12810
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(415);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/415||polarfire_syn_comps.v(12822);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12822
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(417);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/417||polarfire_syn_comps.v(12833);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12833
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/419||polarfire_syn_comps.v(12846);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12846
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||my_design.srr(434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/434||MSS_syn_comps.v(798);liberoaction://cross_probe/hdl/file/'<project>/component/MSS_syn_comps.v'/linenumber/798
Implementation;Synthesis||CG775||@N: Component CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC not found in library "work" or "__hyper__lib__", but found in library CORECORDIC_LIB||my_design.srr(443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/443||CORECORDIC.v(66);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v'/linenumber/66
Implementation;Synthesis||CG360||@W:Removing wire outp_w, as there is no assignment to it.||my_design.srr(850);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/850||cordic_kit.v(378);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/378
Implementation;Synthesis||CL318||@W:*Output valido has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||my_design.srr(861);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/861||cordic_kit.v(375);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/375
Implementation;Synthesis||CG360||@W:Removing wire coarse_flag_w, as there is no assignment to it.||my_design.srr(869);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/869||cordic_kit.v(725);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/725
Implementation;Synthesis||CG781||@W:Input validi on instance roundy_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||my_design.srr(890);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/890||cordic_par.v(189);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/189
Implementation;Synthesis||CG781||@W:Input validi on instance rounda_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||my_design.srr(891);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/891||cordic_par.v(194);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/194
Implementation;Synthesis||CG360||@W:Removing wire iter_count, as there is no assignment to it.||my_design.srr(892);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/892||cordic_par.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/128
Implementation;Synthesis||CG360||@W:Removing wire romAngle, as there is no assignment to it.||my_design.srr(893);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/893||cordic_par.v(129);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/129
Implementation;Synthesis||CG360||@W:Removing wire ld_data2calc, as there is no assignment to it.||my_design.srr(894);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/894||cordic_par.v(132);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/132
Implementation;Synthesis||CG794||@N: Using module COREFIR_PF_C0 from library work||my_design.srr(918);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/918||my_design.v(121);liberoaction://cross_probe/hdl/file/'<project>/component/work/my_design/my_design.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input au is unused.||my_design.srr(938);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/938||cordic_kit.v(718);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/718
Implementation;Synthesis||CL159||@N: Input validi is unused.||my_design.srr(941);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/941||cordic_kit.v(373);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/373
Implementation;Synthesis||CL159||@N: Input DIN_X is unused.||my_design.srr(1034);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1034||CORECORDIC.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input DIN_Y is unused.||my_design.srr(1035);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1035||CORECORDIC.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v'/linenumber/116
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd'.||my_design.srr(1077);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1077||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd'.||my_design.srr(1078);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1078||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs.vhd'.||my_design.srr(1079);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1079||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params.vhd'.||my_design.srr(1080);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1080||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd'.||my_design.srr(1081);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1081||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'.||my_design.srr(1082);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1082||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'.||my_design.srr(1083);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1083||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'.||my_design.srr(1084);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1084||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'.||my_design.srr(1085);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1085||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'.||my_design.srr(1086);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1086||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'.||my_design.srr(1087);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1087||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'.||my_design.srr(1088);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1088||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'.||my_design.srr(1089);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1089||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'.||my_design.srr(1090);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1090||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd'.||my_design.srr(1091);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1091||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'.||my_design.srr(1092);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1092||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd'.||my_design.srr(1093);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1093||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||my_design.srr(1095);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1095||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.corefir_pf_c0.rtl.||my_design.srr(1096);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1096||COREFIR_PF_C0.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd'/linenumber/87
Implementation;Synthesis||CD276||@W:Map for port coef_on_slot of component corefir_pf_c0_corefir_pf_c0_0_corefir_pf not found||my_design.srr(1097);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1097||COREFIR.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/68
Implementation;Synthesis||CD730||@W:Component declaration has 30 ports but entity declares 31 ports||my_design.srr(1098);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1098||COREFIR_PF_C0.vhd(209);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd'/linenumber/209
Implementation;Synthesis||CD326||@W:Port coef_on_slot of entity corefir_pf_lib.corefir_pf_c0_corefir_pf_c0_0_corefir_pf is unconnected. If a port needs to remain unconnected, use the keyword open.||my_design.srr(1099);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1099||COREFIR_PF_C0.vhd(209);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd'/linenumber/209
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.corefir_pf_c0_corefir_pf_c0_0_corefir_pf.rtl.||my_design.srr(1100);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1100||COREFIR.vhd(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/20
Implementation;Synthesis||CD638||@W:Signal readyi is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1101);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1101||COREFIR.vhd(142);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/142
Implementation;Synthesis||CD638||@W:Signal datai_act is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1102);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1102||COREFIR.vhd(145);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/145
Implementation;Synthesis||CD638||@W:Signal coefi_act is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1103||COREFIR.vhd(146);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/146
Implementation;Synthesis||CD638||@W:Signal coef_sel_act is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1104||COREFIR.vhd(147);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/147
Implementation;Synthesis||CD638||@W:Signal datai_valid_act is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1105);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1105||COREFIR.vhd(148);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/148
Implementation;Synthesis||CD638||@W:Signal coefi_valid_act is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1106);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1106||COREFIR.vhd(149);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/149
Implementation;Synthesis||CD638||@W:Signal coef_ref_act is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1107);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1107||COREFIR.vhd(149);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/149
Implementation;Synthesis||CD638||@W:Signal coef_on_act is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1108||COREFIR.vhd(150);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/150
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.corefir_pf_c0_corefir_pf_c0_0_enum_fir_g5.rtl.||my_design.srr(1109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1109||enum_fir_g5.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd'/linenumber/33
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_fir_adv_g5.rtl.||my_design.srr(1110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1110||enum_fir_adv_g5.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/55
Implementation;Synthesis||CD638||@W:Signal row_taps_array_dbg is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1111||enum_fir_adv_g5.vhd(231);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/231
Implementation;Synthesis||CD638||@W:Signal cin_w_dbg is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1112||enum_fir_adv_g5.vhd(232);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/232
Implementation;Synthesis||CD638||@W:Signal p_w_1 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1113||enum_fir_adv_g5.vhd(235);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/235
Implementation;Synthesis||CD638||@W:Signal ddly_symm_0 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1114||enum_fir_adv_g5.vhd(237);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/237
Implementation;Synthesis||CD638||@W:Signal ddly_forw_test is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1115||enum_fir_adv_g5.vhd(238);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/238
Implementation;Synthesis||CD638||@W:Signal ddly_symm_test is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1116||enum_fir_adv_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/239
Implementation;Synthesis||CD638||@W:Signal coef_on_tick_minus is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1117||enum_fir_adv_g5.vhd(244);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/244
Implementation;Synthesis||CD638||@W:Signal coefi_valid_tick_minus is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1118||enum_fir_adv_g5.vhd(245);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/245
Implementation;Synthesis||CD638||@W:Signal coefi_dly is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1119||enum_fir_adv_g5.vhd(247);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/247
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_g5_latency_adv.rtl.||my_design.srr(1120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1120||enum_fir_adv_g5.vhd(471);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/471
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitcounts.rtl.||my_design.srr(1121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1121||enum_kit.vhd(297);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/297
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.||my_design.srr(1125);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1125||enum_kit.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/42
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitedge.rtl.||my_design.srr(1129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1129||enum_kit.vhd(386);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/386
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.||my_design.srr(1133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1133||enum_kit.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/42
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_dly_line_18x192.rtl.||my_design.srr(1140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1140||adv_dly_line.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/35
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1141||adv_dly_line.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/78
Implementation;Synthesis||CD638||@W:Signal uram_dout is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1142||adv_dly_line.vhd(79);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/79
Implementation;Synthesis||CL252||@W:Bit 0 of signal dout is floating -- simulation mismatch possible.||my_design.srr(1145);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1145||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 1 of signal dout is floating -- simulation mismatch possible.||my_design.srr(1146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1146||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 2 of signal dout is floating -- simulation mismatch possible.||my_design.srr(1147);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1147||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 3 of signal dout is floating -- simulation mismatch possible.||my_design.srr(1148);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1148||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_dly_line_18x192.rtl.||my_design.srr(1150);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1150||adv_dly_line.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/35
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1151);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1151||adv_dly_line.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/78
Implementation;Synthesis||CD638||@W:Signal uram_dout is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1152||adv_dly_line.vhd(79);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/79
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.||my_design.srr(1153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1153||enum_kit.vhd(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_row_g5.rtl.||my_design.srr(1160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1160||enum_row_g5.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/39
Implementation;Synthesis||CD638||@W:Signal symm_datai_syst is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1161);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1161||enum_row_g5.vhd(166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.||my_design.srr(1162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1162||enum_kit.vhd(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl.||my_design.srr(1166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1166||enum_kit.vhd(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/153
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl.||my_design.srr(1170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1170||enum_kit.vhd(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/153
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_nibble.rtl.||my_design.srr(1174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1174||enum_nibble_g5.vhd(37);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/37
Implementation;Synthesis||CD638||@W:Signal turnback is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1175||enum_nibble_g5.vhd(246);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/246
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_undernibble_3.rtl.||my_design.srr(1176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1176||enum_undernibble_g5.vhd(367);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/367
Implementation;Synthesis||CD638||@W:Signal data_w_5 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1177||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CD638||@W:Signal coef_w_5 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1178||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1179);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1179||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1180||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1181||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1182||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1183||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1184||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1185);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1185||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.debug_init.rtl.||my_design.srr(1191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1191||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CD286||@W:Creating black box for empty architecture debug_INIT ||my_design.srr(1192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1192||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CL252||@W:Bit 0 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1198||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 1 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1199);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1199||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 2 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1200);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1200||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 3 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1201);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1201||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 4 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1202||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 5 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1203);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1203||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 6 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1204||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 7 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1205||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 8 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1206||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 9 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1207||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 10 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1208||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 11 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1209||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL245||@W:Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1210||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1211);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1211||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1212||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1213);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1213||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1214||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1215);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1215||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1216||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1217);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1217||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1218||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1219);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1219||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1220||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1221);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1221||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1222);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1222||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1223||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1224||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1225);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1225||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1226||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1227);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1227||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1228||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1229);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1229||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1230);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1230||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1231);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1231||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1232||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1233);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1233||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1234);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1234||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1235);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1235||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1236||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1237);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1237||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 10 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1238||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 11 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1239);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1239||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 12 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1240||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 13 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1241||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 14 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1242);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1242||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 15 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1243);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1243||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 16 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1244||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 17 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1245);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1245||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1247||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1248);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1248||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1249||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1250||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1251||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1252);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1252||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1253);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1253||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CL252||@W:Bit 0 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1259);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1259||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 1 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1260);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1260||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 2 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1261||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 3 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1262||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 4 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1263||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 5 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1264||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 6 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1265||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 7 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1266||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 8 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1267||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 9 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1268||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 10 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1269||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 11 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1270||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL245||@W:Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1271||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1272||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1273);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1273||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1274||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1275||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1276);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1276||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1277||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1278||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1279||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1280||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1281);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1281||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1282||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1283||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1284||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1285||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1286||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1287);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1287||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1288||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1289);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1289||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1290||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1291||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1292||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1293||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1294||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1295);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1295||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1296||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1297);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1297||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1298||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 10 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1299);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1299||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 11 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1300||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 12 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1301);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1301||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 13 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1302||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 14 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1303||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 15 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1304||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 16 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1305||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 17 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1306||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1308||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1309||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1310||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1311||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1312||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1313);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1313||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1314||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CL252||@W:Bit 0 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1320||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 1 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1321||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 2 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1322||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 3 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1323||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 4 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1324||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 5 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1325||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 6 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1326||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 7 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1327||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 8 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1328||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 9 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1329||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 10 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1330||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 11 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1331||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL245||@W:Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1332||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1333||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1334||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1335||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1336||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1337||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1338||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1339||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1340||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1341||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1342||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1343||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1344||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1345||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1346||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1347||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1348||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1349||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1350||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1351||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1352||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1353||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1354||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1355||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1356||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1357||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1358||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||my_design.srr(1359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1359||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1363||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1364||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1365||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1366||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1367||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1368||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1369||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CL252||@W:Bit 0 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1375||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 1 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1376||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 2 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1377||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 3 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1378||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 4 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1379||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 5 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1380||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 6 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1381||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 7 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1382||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 8 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1383||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 9 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1384||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 10 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1385||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 11 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1386||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1388||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1389||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1390||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1391||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1392||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1393||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1394||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CL252||@W:Bit 0 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1400||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 1 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1401);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1401||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 2 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1402||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 3 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1403);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1403||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 4 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1404||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 5 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1405);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1405||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 6 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1406||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 7 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1407||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 8 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1408||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 9 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1409||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 10 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1410);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1410||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CL252||@W:Bit 11 of signal coefo_w is floating -- simulation mismatch possible.||my_design.srr(1411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1411||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.debug_init.rtl.||my_design.srr(1413);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1413||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CD286||@W:Creating black box for empty architecture debug_INIT ||my_design.srr(1414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1414||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CL252||@W:Bit 0 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1420||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 1 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1421||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 2 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1422||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 3 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1423||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 4 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1424||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 5 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1425||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 6 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1426||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 7 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1427||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 8 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1428||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 9 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1429||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 10 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1430);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1430||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 11 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1431||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 12 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1432);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1432||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 13 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1433||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 14 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1434||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 15 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1435);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1435||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 16 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1436||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 17 of signal data_w_5 is floating -- simulation mismatch possible.||my_design.srr(1437);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1437||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 0 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1438||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 1 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1439||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 2 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1440||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 3 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1441||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 4 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1442||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 5 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1443||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 6 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1444||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 7 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1445||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 8 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1446||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 9 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1447||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 10 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1448||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 11 of signal coef_w_5 is floating -- simulation mismatch possible.||my_design.srr(1449);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1449||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 0 of signal turnback is floating -- simulation mismatch possible.||my_design.srr(1453);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1453||enum_nibble_g5.vhd(246);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/246
Implementation;Synthesis||CL252||@W:Bit 1 of signal turnback is floating -- simulation mismatch possible.||my_design.srr(1454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1454||enum_nibble_g5.vhd(246);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/246
Implementation;Synthesis||CL252||@W:Bit 2 of signal turnback is floating -- simulation mismatch possible.||my_design.srr(1455);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1455||enum_nibble_g5.vhd(246);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/246
Implementation;Synthesis||CL252||@W:Bit 3 of signal turnback is floating -- simulation mismatch possible.||my_design.srr(1456);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1456||enum_nibble_g5.vhd(246);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/246
Implementation;Synthesis||CL252||@W:Bit 0 of signal symm_datai_syst is floating -- simulation mismatch possible.||my_design.srr(1460);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1460||enum_row_g5.vhd(166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/166
Implementation;Synthesis||CL252||@W:Bit 1 of signal symm_datai_syst is floating -- simulation mismatch possible.||my_design.srr(1461);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1461||enum_row_g5.vhd(166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_row_g5.rtl.||my_design.srr(1465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1465||enum_row_g5.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/39
Implementation;Synthesis||CD638||@W:Signal symm_datai_syst is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1466);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1466||enum_row_g5.vhd(166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_nibble.rtl.||my_design.srr(1467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1467||enum_nibble_g5.vhd(37);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/37
Implementation;Synthesis||CD638||@W:Signal turnback is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1468||enum_nibble_g5.vhd(246);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/246
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_undernibble_3.rtl.||my_design.srr(1469);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1469||enum_undernibble_g5.vhd(367);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/367
Implementation;Synthesis||CD638||@W:Signal data_w_6 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1470||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CD638||@W:Signal coef_w_6 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1471||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1472||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1473||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1474||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1475||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1476);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1476||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1477||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1478||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1485||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1486||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1487||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1488||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1489||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1490||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1491||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1498||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1499||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1500||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1501||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1502||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1503||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1504||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1511||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1512||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1513||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1514||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1515||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1516||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1517||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1524||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1525||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1526||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1527||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1528||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1529||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1530||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||my_design.srr(1537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1537||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1538||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1539||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1540||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1541||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||my_design.srr(1542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1542||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||my_design.srr(1543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1543||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.debug_init.rtl.||my_design.srr(1550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1550||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CD286||@W:Creating black box for empty architecture debug_INIT ||my_design.srr(1551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1551||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_pad_g5.rtl.||my_design.srr(1564);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1564||enum_pad_g5.vhd(46);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.||my_design.srr(1565);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1565||enum_kit.vhd(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.||my_design.srr(1569);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1569||enum_kit.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/42
Implementation;Synthesis||CL240||@W:Signal coefi_valid_minus_row is floating; a simulation mismatch is possible.||my_design.srr(1575);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1575||enum_pad_g5.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/73
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.||my_design.srr(1577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1577||enum_kit.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/42
Implementation;Synthesis||CL240||@W:Signal AXI4_M_CONFIGO_TVALID is floating; a simulation mismatch is possible.||my_design.srr(1589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1589||COREFIR.vhd(86);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/86
Implementation;Synthesis||CL240||@W:Signal AXI4_S_CONFIGI_TREADY is floating; a simulation mismatch is possible.||my_design.srr(1590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1590||COREFIR.vhd(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/83
Implementation;Synthesis||CL240||@W:Signal AXI4_S_COEFI_TREADY is floating; a simulation mismatch is possible.||my_design.srr(1591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1591||COREFIR.vhd(79);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal AXI4_M_DATAO_TVALID is floating; a simulation mismatch is possible.||my_design.srr(1592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1592||COREFIR.vhd(74);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/74
Implementation;Synthesis||CL240||@W:Signal AXI4_S_DATAI_TREADY is floating; a simulation mismatch is possible.||my_design.srr(1593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1593||COREFIR.vhd(71);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/71
Implementation;Synthesis||CL135||@N: Found sequential shift delayLine with address depth of 7 words and data bit width of 4.||my_design.srr(1603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1603||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1606||enum_pad_g5.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/66
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1607||enum_pad_g5.vhd(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/72
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1612||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1615||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1616||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1617||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1618||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1621||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1624||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1625||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1626||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1627||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1630||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1633||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1634||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1635||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1636||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1639||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1642||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1643);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1643||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1644||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1645||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1648||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1651||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1652||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1653||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1654||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1657||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1660||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1661||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1662||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1663||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input symm_datai_minus_nibble is unused.||my_design.srr(1668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1668||enum_nibble_g5.vhd(75);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input symm_data_minus_row is unused.||my_design.srr(1671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1671||enum_row_g5.vhd(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1676||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1679);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1679||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1680);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1680||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1681||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1682||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1685||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1688);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1688||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1689);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1689||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1690);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1690||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1691);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1691||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1694||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1697||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1698);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1698||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1699);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1699||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1700||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1703);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1703||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1706);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1706||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1707);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1707||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1708);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1708||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1709);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1709||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||my_design.srr(1716);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1716||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||my_design.srr(1719);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1719||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||my_design.srr(1720);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1720||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||my_design.srr(1721);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1721||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||my_design.srr(1722);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1722||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input symm_datai_minus_nibble is unused.||my_design.srr(1727);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1727||enum_nibble_g5.vhd(75);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input symm_data_minus_row is unused.||my_design.srr(1736);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1736||enum_row_g5.vhd(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/76
Implementation;Synthesis||CL135||@N: Found sequential shift delayLine with address depth of 11 words and data bit width of 4.||my_design.srr(1739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1739||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input nGrst is unused.||my_design.srr(1744);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1744||adv_dly_line.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/42
Implementation;Synthesis||CL159||@N: Input rst is unused.||my_design.srr(1745);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1745||adv_dly_line.vhd(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/43
Implementation;Synthesis||CL159||@N: Input clk is unused.||my_design.srr(1746);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1746||adv_dly_line.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/44
Implementation;Synthesis||CL159||@N: Input din_valid is unused.||my_design.srr(1747);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1747||adv_dly_line.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/45
Implementation;Synthesis||CL159||@N: Input din is unused.||my_design.srr(1748);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1748||adv_dly_line.vhd(46);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/46
Implementation;Synthesis||CL159||@N: Input COEF_REF is unused.||my_design.srr(1765);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1765||COREFIR.vhd(64);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/64
Implementation;Synthesis||CL159||@N: Input RCLK is unused.||my_design.srr(1766);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1766||COREFIR.vhd(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/67
Implementation;Synthesis||CL159||@N: Input AXI4_S_DATAI_TVALID is unused.||my_design.srr(1767);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1767||COREFIR.vhd(70);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/70
Implementation;Synthesis||CL159||@N: Input AXI4_S_TDATAI is unused.||my_design.srr(1768);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1768||COREFIR.vhd(72);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/72
Implementation;Synthesis||CL159||@N: Input AXI4_M_DATAO_TREADY is unused.||my_design.srr(1769);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1769||COREFIR.vhd(75);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input AXI4_S_COEFI_TVALID is unused.||my_design.srr(1770);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1770||COREFIR.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/78
Implementation;Synthesis||CL159||@N: Input AXI4_S_COEFI is unused.||my_design.srr(1771);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1771||COREFIR.vhd(80);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/80
Implementation;Synthesis||CL159||@N: Input AXI4_S_CONFIGI_TVALID is unused.||my_design.srr(1772);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1772||COREFIR.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input AXI4_S_CONFIGI is unused.||my_design.srr(1773);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1773||COREFIR.vhd(84);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/84
Implementation;Synthesis||CL159||@N: Input AXI4_M_CONFIGO_TREADY is unused.||my_design.srr(1774);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1774||COREFIR.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/87
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_96 of instance debug_init_0 ||my_design.srr(1815);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1815||enum_nibble_g5.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/260
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_96 of instance debug_init_0 ||my_design.srr(1816);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1816||enum_undernibble_g5.vhd(493);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/493
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1817);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1817||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1818);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1818||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1819);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1819||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1820);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1820||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1821);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1821||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1822);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1822||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1823);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1823||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1824);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1824||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1825);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1825||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1826);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1826||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1827);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1827||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1828);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1828||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_80 of instance debug_init_0 ||my_design.srr(1829);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1829||enum_nibble_g5.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/260
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_80 of instance debug_init_0 ||my_design.srr(1830);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1830||enum_undernibble_g5.vhd(493);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/493
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1831);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1831||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1832);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1832||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1833);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1833||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1834);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1834||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1835);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1835||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1836);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1836||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1837);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1837||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1838);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1838||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||my_design.srr(1839);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1839||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||my_design.srr(1840);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1840||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||my_design.srr(1934);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1934||null;null
Implementation;Synthesis||MF474||@N: No compile point is identified in Automatic Compile Point mode||my_design.srr(1935);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1935||null;null
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_5layer1(rtl)) because it does not drive other instances.||my_design.srr(1953);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1953||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_9layer1(rtl)) because it does not drive other instances.||my_design.srr(1954);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1954||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_6layer1(rtl)) because it does not drive other instances.||my_design.srr(1955);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1955||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_8layer1(rtl)) because it does not drive other instances.||my_design.srr(1956);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1956||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_7layer1(rtl)) because it does not drive other instances.||my_design.srr(1957);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1957||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_10layer1(rtl)) because it does not drive other instances.||my_design.srr(1958);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1958||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_undernibble_3_work_corefir_pf_c0_rtl_1layer1(rtl)) because it does not drive other instances.||my_design.srr(1959);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1959||enum_undernibble_g5.vhd(493);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/493
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_1layer1(rtl)) because it does not drive other instances.||my_design.srr(1960);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1960||enum_nibble_g5.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/260
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_0layer1(rtl)) because it does not drive other instances.||my_design.srr(1961);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1961||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_2layer1(rtl)) because it does not drive other instances.||my_design.srr(1962);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1962||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_1layer1(rtl)) because it does not drive other instances.||my_design.srr(1963);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1963||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_3layer1(rtl)) because it does not drive other instances.||my_design.srr(1964);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1964||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_4layer1(rtl)) because it does not drive other instances.||my_design.srr(1965);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1965||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_undernibble_3_work_corefir_pf_c0_rtl_0layer1(rtl)) because it does not drive other instances.||my_design.srr(1966);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1966||enum_undernibble_g5.vhd(493);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/493
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_0layer1(rtl)) because it does not drive other instances.||my_design.srr(1967);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1967||enum_nibble_g5.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/260
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance CORECORDIC_C0_0.CORECORDIC_C0_0.kickstart_0.rstoi is being ignored due to limitations in architecture. ||my_design.srr(1969);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1969||cordic_kit.v(467);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/467
Implementation;Synthesis||FX1171||@N: Found instance four_pr_0.q[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||my_design.srr(1970);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1970||four_pr.v(9);liberoaction://cross_probe/hdl/file/'<project>/hdl/four_pr.v'/linenumber/9
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance upsampler_0.count[3:0] is being ignored due to limitations in architecture. ||my_design.srr(1971);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1971||upsampler.v(11);liberoaction://cross_probe/hdl/file/'<project>/hdl/upsampler.v'/linenumber/11
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[0:4] is being ignored due to limitations in architecture. ||my_design.srr(1972);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1972||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_1.delayLine[0:1] is being ignored due to limitations in architecture. ||my_design.srr(1973);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1973||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine[3:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||my_design.srr(1974);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1974||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.left_nibble_0.valid_pipe_0.delayLine[0:2] is being ignored due to limitations in architecture. ||my_design.srr(1975);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1975||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.valid_pipe_0.delayLine[0:1] is being ignored due to limitations in architecture. ||my_design.srr(1976);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1976||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.inter_advanced.end_dly_0.delayLine_1[47:0] is being ignored due to limitations in architecture. ||my_design.srr(1977);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1977||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.inter_advanced.end_dly_0.delayLine_0[47:0] is being ignored due to limitations in architecture. ||my_design.srr(1978);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1978||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.non_symm_bus.1.dly_link_22.fabric_shift_reg.fabric_dly_0.delayLine[3:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||my_design.srr(1979);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1979||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[0:2] is being ignored due to limitations in architecture. ||my_design.srr(1980);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1980||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.shift_reg_1.delayLine[0:6] is being ignored due to limitations in architecture. ||my_design.srr(1981);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1981||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||MO111||@N: Tristate driver valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_1(verilog)) on net valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_1(verilog)) has its enable tied to GND.||my_design.srr(1988);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1988||cordic_kit.v(375);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/375
Implementation;Synthesis||MO111||@N: Tristate driver valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_0(verilog)) on net valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_0(verilog)) has its enable tied to GND.||my_design.srr(1989);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1989||cordic_kit.v(375);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/375
Implementation;Synthesis||MO129||@W:Sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.kickstart_0.rstoi is reduced to a combinational gate by constant propagation.||my_design.srr(1990);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1990||cordic_kit.v(467);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/467
Implementation;Synthesis||MO129||@W:Sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.pre_rotat_0.coarse_regs.dly_0.genblk1.delayLine[0] is reduced to a combinational gate by constant propagation.||my_design.srr(1991);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1991||cordic_kit.v(50);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/50
Implementation;Synthesis||BN115||@N: Removing instance counter_0 (in view: CORECORDIC_LIB.cordic_init_kickstart(verilog)) because it does not drive other instances.||my_design.srr(1998);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1998||cordic_kit.v(460);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/460
Implementation;Synthesis||BN115||@N: Removing instance coarse_regs\.preCoarseReg_y (in view: CORECORDIC_LIB.cordic_coarse_pre_rotator_16s_0_1s(verilog)) because it does not drive other instances.||my_design.srr(1999);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/1999||cordic_kit.v(653);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/653
Implementation;Synthesis||BN115||@N: Removing instance coarse_regs\.preCoarseReg_x (in view: CORECORDIC_LIB.cordic_coarse_pre_rotator_16s_0_1s(verilog)) because it does not drive other instances.||my_design.srr(2000);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2000||cordic_kit.v(649);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/649
Implementation;Synthesis||BN115||@N: Removing instance coarse_regs\.dly_0 (in view: CORECORDIC_LIB.cordic_coarse_pre_rotator_16s_0_1s(verilog)) because it does not drive other instances.||my_design.srr(2001);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2001||cordic_kit.v(662);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/662
Implementation;Synthesis||BN115||@N: Removing instance sign_ext_x_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_16s_18(verilog)) because it does not drive other instances.||my_design.srr(2002);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2002||cordic_kit.v(525);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/525
Implementation;Synthesis||BN115||@N: Removing instance sign_ext_y_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_16s_18(verilog)) because it does not drive other instances.||my_design.srr(2003);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2003||cordic_kit.v(530);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/530
Implementation;Synthesis||BN115||@N: Removing instance sign_ext_a_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_16s_18(verilog)) because it does not drive other instances.||my_design.srr(2004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2004||cordic_kit.v(535);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/535
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[3\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2005);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2005||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[15\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2006);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2006||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[13\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2007);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2007||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[11\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2008);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2008||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[1\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2009);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2009||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[9\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2010);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2010||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[10\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2011);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2011||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[8\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2012);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2012||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[6\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2013);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2013||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[12\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2014||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[4\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2015||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[5\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2016);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2016||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[2\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2017);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2017||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[14\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2018);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2018||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[7\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2019);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2019||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[0\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2020);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2020||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance dly_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.||my_design.srr(2021);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2021||cordic_par.v(89);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/89
Implementation;Synthesis||BN115||@N: Removing instance create_valid_bit\.valid_pipe_0 (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_1s(verilog)) because it does not drive other instances.||my_design.srr(2022);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2022||cordic_kit.v(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/434
Implementation;Synthesis||BN115||@N: Removing instance coarse_regs\.preCoarseReg_a (in view: CORECORDIC_LIB.cordic_coarse_post_rotator_16_0_1s(verilog)) because it does not drive other instances.||my_design.srr(2023);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2023||cordic_kit.v(751);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/751
Implementation;Synthesis||BN115||@N: Removing instance coarse_regs\.dly_0 (in view: CORECORDIC_LIB.cordic_coarse_post_rotator_16_0_1s(verilog)) because it does not drive other instances.||my_design.srr(2024);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2024||cordic_kit.v(756);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/756
Implementation;Synthesis||BN115||@N: Removing instance rounda_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.||my_design.srr(2025);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2025||cordic_par.v(191);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/191
Implementation;Synthesis||BN115||@N: Removing instance trans_inp2dp_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.||my_design.srr(2026);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2026||cordic_par.v(154);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/154
Implementation;Synthesis||BN115||@N: Removing instance kickstart_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0(verilog)) because it does not drive other instances.||my_design.srr(2027);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2027||CORECORDIC.v(126);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v'/linenumber/126
Implementation;Synthesis||BN115||@N: Removing instance reload_sel_pad\.symm_data_pipe_0 (in view: COREFIR_PF_LIB.enum_pad_g5_3_2_2_0_0_12_0_4_0(rtl)) because it does not drive other instances.||my_design.srr(2028);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2028||enum_pad_g5.vhd(144);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/144
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_1layer1_0(rtl)) because it does not drive other instances.||my_design.srr(2029);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2029||enum_nibble_g5.vhd(420);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/420
Implementation;Synthesis||BN115||@N: Removing instance dvalid_pipe_1 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.||my_design.srr(2030);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2030||enum_row_g5.vhd(357);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/357
Implementation;Synthesis||BN115||@N: Removing instance inter_advanced\.end_dly_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.||my_design.srr(2031);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2031||enum_row_g5.vhd(455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/455
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.||my_design.srr(2032);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2032||enum_nibble_g5.vhd(420);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/420
Implementation;Synthesis||BN115||@N: Removing instance dly_link_33 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.||my_design.srr(2033);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2033||enum_fir_adv_g5.vhd(404);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/404
Implementation;Synthesis||BN115||@N: Removing instance symm_bus\.1\.dly_link_44 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.||my_design.srr(2034);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2034||enum_fir_adv_g5.vhd(421);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/421
Implementation;Synthesis||BN115||@N: Removing instance reload_sel_pad\.symm_data_pipe_0 (in view: COREFIR_PF_LIB.enum_pad_g5_3_2_2_0_0_12_0_4_1(rtl)) because it does not drive other instances.||my_design.srr(2035);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2035||enum_pad_g5.vhd(144);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/144
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_1layer1_1(rtl)) because it does not drive other instances.||my_design.srr(2036);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2036||enum_nibble_g5.vhd(420);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/420
Implementation;Synthesis||BN115||@N: Removing instance dvalid_pipe_1 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.||my_design.srr(2037);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2037||enum_row_g5.vhd(357);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/357
Implementation;Synthesis||BN115||@N: Removing instance inter_advanced\.end_dly_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.||my_design.srr(2038);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2038||enum_row_g5.vhd(455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/455
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.||my_design.srr(2039);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2039||enum_nibble_g5.vhd(420);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/420
Implementation;Synthesis||BN115||@N: Removing instance dly_link_33 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.||my_design.srr(2040);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2040||enum_fir_adv_g5.vhd(404);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/404
Implementation;Synthesis||BN115||@N: Removing instance symm_bus\.1\.dly_link_44 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.||my_design.srr(2041);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2041||enum_fir_adv_g5.vhd(421);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/421
Implementation;Synthesis||BN115||@N: Removing instance converg_round\.kitRndEven_0 (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_0(verilog)) because it does not drive other instances.||my_design.srr(2042);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2042||cordic_kit.v(426);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/426
Implementation;Synthesis||BN115||@N: Removing instance result_pipe_0 (in view: CORECORDIC_LIB.cordic_kitRndEven_18_16_1_1(verilog)) because it does not drive other instances.||my_design.srr(2043);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2043||cordic_kit.v(346);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/346
Implementation;Synthesis||BN362||@N: Removing sequential instance an[17:0] (in view: CORECORDIC_LIB.cordic_par_calc_0_18_4_15s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2044);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2044||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.||my_design.srr(2045);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2045||enum_row_g5.vhd(395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/395
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_1layer1_0(rtl)) because it does not drive other instances.||my_design.srr(2046);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2046||enum_row_g5.vhd(395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/395
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.||my_design.srr(2047);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2047||enum_row_g5.vhd(395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/395
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_1layer1_1(rtl)) because it does not drive other instances.||my_design.srr(2048);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2048||enum_row_g5.vhd(395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/395
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.delayLine\[0\][15:0] (in view: CORECORDIC_LIB.cordic_kitDelay_reg_16_1s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2049);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2049||cordic_kit.v(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/91
Implementation;Synthesis||BN115||@N: Removing instance roundBit_pipe_0 (in view: CORECORDIC_LIB.cordic_kitRndEven_18_16_1_1(verilog)) because it does not drive other instances.||my_design.srr(2050);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2050||cordic_kit.v(332);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/332
Implementation;Synthesis||BN115||@N: Removing instance inp_pipe_0 (in view: CORECORDIC_LIB.cordic_kitRndEven_18_16_1_1(verilog)) because it does not drive other instances.||my_design.srr(2051);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2051||cordic_kit.v(339);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/339
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.delayLine\[0\] (in view: CORECORDIC_LIB.cordic_kitDelay_bit_reg_1s_1_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||my_design.srr(2052);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2052||cordic_kit.v(50);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/50
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.delayLine\[0\][15:0] (in view: CORECORDIC_LIB.cordic_kitDelay_reg_16_1s_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2053);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2053||cordic_kit.v(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_1_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2054);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2054||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||BN362||@N: Removing sequential instance delayLine[0:1] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_2_1_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2055);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2055||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||BN362||@N: Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_3_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2056);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2056||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||BN362||@N: Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_5_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2057);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2057||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||BN362||@N: Removing sequential instance delayLine[0:1] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_2_4_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2058);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2058||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||BN362||@N: Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2059);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2059||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||BN362||@N: Removing sequential instance delayLine[0:1] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_2_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2060);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2060||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||BN362||@N: Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_3_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2061);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2061||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||BN362||@N: Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_5_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2062);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2062||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||BN362||@N: Removing sequential instance delayLine[0:1] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_2_4_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||my_design.srr(2063);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2063||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||FP130||@N: Promoting Net clk on CLKINT  I_1 ||my_design.srr(2064);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2064||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=84,dsps=68 on top level netlist my_design ||my_design.srr(2065);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2065||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock my_design|clk which controls 1607 sequential elements including combiner_0.combined_output[64:0]. This clock has no specified timing constraint which may adversely impact design performance. ||my_design.srr(2095);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2095||combiner.v(9);liberoaction://cross_probe/hdl/file/'<project>/hdl/combiner.v'/linenumber/9
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||my_design.srr(2097);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2097||null;null
Implementation;Synthesis||MO111||@N: Tristate driver valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_1(verilog)) on net valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_1(verilog)) has its enable tied to GND.||my_design.srr(2164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2164||cordic_kit.v(375);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/375
Implementation;Synthesis||BN132||@W:Removing sequential instance phase_counter_0.phase_angle_0[15:0] because it is equivalent to instance phase_counter_0.phase_angle[15:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2169||counter.v(8);liberoaction://cross_probe/hdl/file/'<project>/hdl/counter.v'/linenumber/8
Implementation;Synthesis||MO231||@N: Found counter in view:work.my_design(verilog) instance phase_counter_0.phase_angle[15:0] ||my_design.srr(2173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2173||counter.v(8);liberoaction://cross_probe/hdl/file/'<project>/hdl/counter.v'/linenumber/8
Implementation;Synthesis||BN132||@W:Removing instance upsampler_0.qup_mod[0] because it is equivalent to instance upsampler_0.iup_mod[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2174||upsampler.v(11);liberoaction://cross_probe/hdl/file/'<project>/hdl/upsampler.v'/linenumber/11
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[9] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2175||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[6] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2176||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[17] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2177||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[16] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2178||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[15] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2179);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2179||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[13] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2180||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[12] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2181||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[8] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2182||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[7] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2183||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[5] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2184||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[4] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2185);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2185||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[14] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2186||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[11] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2187||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[10] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[0].par_calc_0.yn[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2188||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||MF135||@N: RAM COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[3:0] is 16 words by 4 bits.||my_design.srr(2189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2189||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX107||@W:RAM non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[3:0] (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||my_design.srr(2190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2190||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO231||@N: Found counter in view:COREFIR_PF_LIB.enum_g5_latency_adv_11_2_3_2_2_2_6(rtl) instance syst_counter_0.count[4:0] ||my_design.srr(2191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2191||enum_kit.vhd(314);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/314
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[0] because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_0.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2195);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2195||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_0.delayLine[1] because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2196||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[2] because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2197||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.end_of_ngrst_0.d_flop1 because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2198||enum_kit.vhd(400);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/400
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.end_of_ngrst_0.d_flop2 because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2199);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2199||enum_kit.vhd(400);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/400
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_0.delayLine[0] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_0.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2204||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[1] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2205||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[0] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2206||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[1] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2207||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_0_0[3] because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_0_0[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2208||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_0_0[0] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_0_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2209||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_0_0[3] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_0_0[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2210||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[2] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2211);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2211||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_1_1[3] because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_1_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2212||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_1_1[0] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_1_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2213);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2213||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_1_1[3] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_1_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2214||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[3] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2215);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2215||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_2_2[3] because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_2_2[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2216||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_2_2[0] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_2_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2217);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2217||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_2_2[3] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_2_2[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2218||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[4] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2219);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2219||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.init_rst because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.init_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2220||enum_fir_adv_g5.vhd(536);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/536
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_3_3[3] because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_3_3[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2221);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2221||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_3_3[0] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_3_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2222);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2222||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_3_3[3] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_3_3[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2223||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_4_4[3] because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_4_4[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2224||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_4_4[0] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_4_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2225);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2225||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_4_4[3] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_4_4[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2226||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_5_5[3] because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_5_5[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2227);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2227||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_5_5[0] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_5_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2228||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_5_5[3] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_5_5[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2229);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2229||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_6_6[3] because it is equivalent to instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_6_6[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2230);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2230||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_6_6[0] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_6_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2231);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2231||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_6_6[3] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_6_6[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2232||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FF150||@N: Multiplier modulator_0.modulated_q_2[63:0] implemented with multiple MACC_PA blocks using cascade/shift feature.||my_design.srr(2233);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2233||modulator.v(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/modulator.v'/linenumber/23
Implementation;Synthesis||FF150||@N: Multiplier modulator_0.modulated_i_2[63:0] implemented with multiple MACC_PA blocks using cascade/shift feature.||my_design.srr(2234);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2234||modulator.v(22);liberoaction://cross_probe/hdl/file/'<project>/hdl/modulator.v'/linenumber/22
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[1].par_calc_0.an[1] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[1].par_calc_0.an[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2235);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2235||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[4\]\.par_calc_0.an[0] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2236||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[5\]\.par_calc_0.an[0] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2237);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2237||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[3\]\.par_calc_0.an[0] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2238||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[1\]\.par_calc_0.an[0] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2239);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2239||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[2\]\.par_calc_0.an[0] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2240||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[6\]\.par_calc_0.an[0] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2241||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[1\]\.par_calc_0.xn[17] (in view: work.my_design(verilog)) because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[1\]\.par_calc_0.xn[16] (in view: work.my_design(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2245);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2245||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[1\]\.par_calc_0.yn[17] (in view: work.my_design(verilog)) because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[1\]\.par_calc_0.yn[16] (in view: work.my_design(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2246||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[2].par_calc_0.an[1] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[1].par_calc_0.yn[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2253);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2253||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[1].par_calc_0.yn[0] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[1].par_calc_0.xn[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2254);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2254||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[7].par_calc_0.an[0] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[1].par_calc_0.xn[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2255||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[8].par_calc_0.an[0] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[3].par_calc_0.an[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2256||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[9].par_calc_0.an[0] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[4].par_calc_0.an[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2257);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2257||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN132||@W:Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[5].par_calc_0.an[1] because it is equivalent to instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.uRotator_par_0.cLayer[10].par_calc_0.an[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||my_design.srr(2258);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2258||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[1\]\.par_calc_0.xn[0] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2262||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[3\]\.par_calc_0.an[1] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2263||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[4\]\.par_calc_0.an[1] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2264||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[11\]\.par_calc_0.an[0] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2265||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[10\]\.par_calc_0.an[0] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2266||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[12\]\.par_calc_0.an[0] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2267||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[6\]\.par_calc_0.an[1] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2268||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0.uRotator_par_0.cLayer\[13\]\.par_calc_0.an[0] (in view: work.my_design(verilog)) because it does not drive other instances.||my_design.srr(2272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2272||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||my_design.srr(2306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2306||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock my_design|clk with period 10.00ns. Please declare a user-defined clock on port clk.||my_design.srr(2316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/my_design.srr'/linenumber/2316||null;null
Implementation;Place and Route;RootName:my_design
Implementation;Place and Route||(null)||Please refer to the log file for details about 5 Info(s)||my_design_layout_log.log;liberoaction://open_report/file/my_design_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:my_design
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 2 Info(s)||my_design_generateBitstream.log;liberoaction://open_report/file/my_design_generateBitstream.log||(null);(null)
