[2025-09-18 00:33:03] START suite=cs trace=cassandra_phase3_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase3_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 5848109 heartbeat IPC: 1.71 cumulative IPC: 1.71 (Simulation time: 00 hr 00 min 58 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 9575135 cumulative IPC: 2.089 (Simulation time: 00 hr 01 min 40 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 9575135 cumulative IPC: 2.089 (Simulation time: 00 hr 01 min 40 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 9575136 heartbeat IPC: 2.683 cumulative IPC: 5 (Simulation time: 00 hr 01 min 40 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 21121977 heartbeat IPC: 0.866 cumulative IPC: 0.866 (Simulation time: 00 hr 03 min 09 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 36420098 heartbeat IPC: 0.6537 cumulative IPC: 0.745 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 55149949 heartbeat IPC: 0.5339 cumulative IPC: 0.6583 (Simulation time: 00 hr 06 min 10 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 69868279 heartbeat IPC: 0.6794 cumulative IPC: 0.6634 (Simulation time: 00 hr 07 min 42 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 84286320 heartbeat IPC: 0.6936 cumulative IPC: 0.6692 (Simulation time: 00 hr 09 min 13 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 99165374 heartbeat IPC: 0.6721 cumulative IPC: 0.6697 (Simulation time: 00 hr 10 min 49 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 115917741 heartbeat IPC: 0.5969 cumulative IPC: 0.6582 (Simulation time: 00 hr 12 min 31 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase3_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000015 cycles: 132000733 heartbeat IPC: 0.6218 cumulative IPC: 0.6535 (Simulation time: 00 hr 14 min 08 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 148057898 heartbeat IPC: 0.6228 cumulative IPC: 0.6499 (Simulation time: 00 hr 15 min 43 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 154702971 cumulative IPC: 0.6464 (Simulation time: 00 hr 17 min 22 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 154702971 cumulative IPC: 0.6464 (Simulation time: 00 hr 17 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase3_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6464 instructions: 100000001 cycles: 154702971
CPU 0 Branch Prediction Accuracy: 99.24% MPKI: 0.04096 Average ROB Occupancy at Mispredict: 9.281e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00998
BRANCH_INDIRECT: 0.02618
BRANCH_CONDITIONAL: 0.0048
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 6646766
LQ_STALL: 197245
SQ_STALL: 335819


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 162.71548
REPLAY_LOAD: 90.79949
NON_REPLAY_LOAD: 39.201458

== Total ==
ADDR_TRANS: 2466604
REPLAY_LOAD: 2690389
NON_REPLAY_LOAD: 1489773

== Counts ==
ADDR_TRANS: 15159
REPLAY_LOAD: 29630
NON_REPLAY_LOAD: 38003

cpu0->cpu0_STLB TOTAL        ACCESS:     583493 HIT:     388181 MISS:     195312 MSHR_MERGE:          7
cpu0->cpu0_STLB LOAD         ACCESS:     583493 HIT:     388181 MISS:     195312 MSHR_MERGE:          7
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 279.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1985966 HIT:     735092 MISS:    1250874 MSHR_MERGE:     124218
cpu0->cpu0_L2C LOAD         ACCESS:     774435 HIT:     211225 MISS:     563210 MSHR_MERGE:      23837
cpu0->cpu0_L2C RFO          ACCESS:     100250 HIT:      34054 MISS:      66196 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     450241 HIT:     160198 MISS:     290043 MSHR_MERGE:     100381
cpu0->cpu0_L2C WRITE        ACCESS:     279617 HIT:     279309 MISS:        308 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     381423 HIT:      50306 MISS:     331117 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     269687 ISSUED:     269621 USEFUL:      89514 USELESS:      11780
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 106.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3775302 HIT:    3468722 MISS:     306580 MSHR_MERGE:      97339
cpu0->cpu0_L1I LOAD         ACCESS:    3775302 HIT:    3468722 MISS:     306580 MSHR_MERGE:      97339
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 57.54 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   16218321 HIT:   14413782 MISS:    1804539 MSHR_MERGE:     576953
cpu0->cpu0_L1D LOAD         ACCESS:   10665488 HIT:    9919458 MISS:     746030 MSHR_MERGE:     180835
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     972083 HIT:     705531 MISS:     266552 MSHR_MERGE:      85837
cpu0->cpu0_L1D WRITE        ACCESS:    4132260 HIT:    3725392 MISS:     406868 MSHR_MERGE:     306615
cpu0->cpu0_L1D TRANSLATION  ACCESS:     448490 HIT:      63401 MISS:     385089 MSHR_MERGE:       3666
cpu0->cpu0_L1D PREFETCH REQUESTED:    1036068 ISSUED:     972083 USEFUL:     146951 USELESS:      10340
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 98.17 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3017242 HIT:    2929439 MISS:      87803 MSHR_MERGE:      47847
cpu0->cpu0_ITLB LOAD         ACCESS:    3017242 HIT:    2929439 MISS:      87803 MSHR_MERGE:      47847
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 76.63 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14545061 HIT:   13862283 MISS:     682778 MSHR_MERGE:     139241
cpu0->cpu0_DTLB LOAD         ACCESS:   14545061 HIT:   13862283 MISS:     682778 MSHR_MERGE:     139241
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 99.13 cycles
cpu0->LLC TOTAL        ACCESS:    1361607 HIT:     389623 MISS:     971984 MSHR_MERGE:       5212
cpu0->LLC LOAD         ACCESS:     539373 HIT:      89159 MISS:     450214 MSHR_MERGE:        171
cpu0->LLC RFO          ACCESS:      66196 HIT:      14966 MISS:      51230 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     189662 HIT:       4520 MISS:     185142 MSHR_MERGE:       5041
cpu0->LLC WRITE        ACCESS:     235259 HIT:     234868 MISS:        391 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     331117 HIT:      46110 MISS:     285007 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.74 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      20136
  ROW_BUFFER_MISS:     946195
  AVG DBUS CONGESTED CYCLE: 8.246
Channel 0 WQ ROW_BUFFER_HIT:      69689
  ROW_BUFFER_MISS:     145744
  FULL:          0
Channel 0 REFRESHES ISSUED:      12892

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       230997        47095        21006        75385
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1110         8489         6072       114212
  STLB miss resolved @ L2C                0         1194         6429        10128        71685
  STLB miss resolved @ LLC                0          790         9632        14122        36690
  STLB miss resolved @ MEM                0         1561        20014        19992       260247

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              21513         1146        22277         6422         7781
---------------------------------------------------------------
  STLB miss resolved @ L1D              133           70          422         1609         2316
  STLB miss resolved @ L2C              289           58          517         1099         1124
  STLB miss resolved @ LLC              491           82          744         4862         2097
  STLB miss resolved @ MEM              274          110          707         4652        11662
[2025-09-18 00:50:25] END   suite=cs trace=cassandra_phase3_core3 (rc=0)
