Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Oct  4 14:10:10 2023
| Host         : gs21-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/mire_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 69 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.964        0.000                      0                 1082        0.144        0.000                      0                 1082        4.500        0.000                       0                   356  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.964        0.000                      0                 1082        0.144        0.000                      0                 1082        4.500        0.000                       0                   356  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 3.561ns (42.253%)  route 4.867ns (57.747%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/P[0]
                         net (fo=2, routed)           0.810     2.217    bd_0_i/hls_inst/U0/bound_reg_392_reg__0_n_105
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     2.341 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93/O
                         net (fo=1, routed)           0.000     2.341    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.874 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74/CO[3]
                         net (fo=1, routed)           0.000     2.874    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.991 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000     2.991    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.108 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.108    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.225 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.225    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.342    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.459 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.459    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.576 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.576    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.693 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.693    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.810 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.927 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.001     3.928    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.045 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.045    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.264 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_16/O[0]
                         net (fo=1, routed)           0.967     5.231    bd_0_i/hls_inst/U0/bound_reg_392_reg__1[60]
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.295     5.526 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10/O
                         net (fo=1, routed)           0.000     5.526    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.983 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_5/CO[1]
                         net (fo=8, routed)           1.232     7.215    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.329     7.544 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_1_reg_145[30]_i_1/O
                         net (fo=95, routed)          1.856     9.401    bd_0_i/hls_inst/U0/indvar_flatten_reg_123
    SLICE_X34Y38         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y38         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[10]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  0.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ap_clk
    SLICE_X43Y71         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/Q
                         net (fo=2, routed)           0.099     0.650    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[0]_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I0_O)        0.045     0.695 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[0]_i_1/O
                         net (fo=1, routed)           0.000     0.695    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[0]_i_1_n_0
    SLICE_X42Y71         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/ap_clk
    SLICE_X42Y71         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y71         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y27   bd_0_i/hls_inst/U0/mul_ln28_reg_444_reg/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X34Y64  bd_0_i/hls_inst/U0/add_ln22_reg_372_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X34Y64  bd_0_i/hls_inst/U0/add_ln22_reg_372_reg[0]/C



