ARM GAS  /tmp/ccPSUZrt.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_DMA_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_DMA_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_DMA_Init:
  27              	.LFB132:
  28              		.file 1 "Core/Src/dma.c"
   1:Core/Src/dma.c **** /* USER CODE BEGIN Header */
   2:Core/Src/dma.c **** /**
   3:Core/Src/dma.c ****   ******************************************************************************
   4:Core/Src/dma.c ****   * @file    dma.c
   5:Core/Src/dma.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/dma.c ****   *          of all the requested memory to memory DMA transfers.
   7:Core/Src/dma.c ****   ******************************************************************************
   8:Core/Src/dma.c ****   * @attention
   9:Core/Src/dma.c ****   *
  10:Core/Src/dma.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/dma.c ****   * All rights reserved.
  12:Core/Src/dma.c ****   *
  13:Core/Src/dma.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/dma.c ****   * in the root directory of this software component.
  15:Core/Src/dma.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/dma.c ****   *
  17:Core/Src/dma.c ****   ******************************************************************************
  18:Core/Src/dma.c ****   */
  19:Core/Src/dma.c **** /* USER CODE END Header */
  20:Core/Src/dma.c **** 
  21:Core/Src/dma.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/dma.c **** #include "dma.h"
  23:Core/Src/dma.c **** 
  24:Core/Src/dma.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/dma.c **** 
  26:Core/Src/dma.c **** /* USER CODE END 0 */
  27:Core/Src/dma.c **** 
  28:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/dma.c **** /* Configure DMA                                                              */
  30:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/ccPSUZrt.s 			page 2


  31:Core/Src/dma.c **** 
  32:Core/Src/dma.c **** /* USER CODE BEGIN 1 */
  33:Core/Src/dma.c **** 
  34:Core/Src/dma.c **** /* USER CODE END 1 */
  35:Core/Src/dma.c **** 
  36:Core/Src/dma.c **** /**
  37:Core/Src/dma.c ****   * Enable DMA controller clock
  38:Core/Src/dma.c ****   */
  39:Core/Src/dma.c **** void MX_DMA_Init(void)
  40:Core/Src/dma.c **** {
  29              		.loc 1 40 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  41:Core/Src/dma.c **** 
  42:Core/Src/dma.c ****   /* DMA controller clock enable */
  43:Core/Src/dma.c ****   __HAL_RCC_DMAMUX1_CLK_ENABLE();
  40              		.loc 1 43 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 43 3 view .LVU2
  43              		.loc 1 43 3 view .LVU3
  44 0004 1A4B     		ldr	r3, .L3
  45 0006 9A6C     		ldr	r2, [r3, #72]
  46 0008 42F00402 		orr	r2, r2, #4
  47 000c 9A64     		str	r2, [r3, #72]
  48              		.loc 1 43 3 view .LVU4
  49 000e 9A6C     		ldr	r2, [r3, #72]
  50 0010 02F00402 		and	r2, r2, #4
  51 0014 0092     		str	r2, [sp]
  52              		.loc 1 43 3 view .LVU5
  53 0016 009A     		ldr	r2, [sp]
  54              	.LBE2:
  55              		.loc 1 43 3 view .LVU6
  44:Core/Src/dma.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  56              		.loc 1 44 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 44 3 view .LVU8
  59              		.loc 1 44 3 view .LVU9
  60 0018 9A6C     		ldr	r2, [r3, #72]
  61 001a 42F00102 		orr	r2, r2, #1
  62 001e 9A64     		str	r2, [r3, #72]
  63              		.loc 1 44 3 view .LVU10
  64 0020 9B6C     		ldr	r3, [r3, #72]
  65 0022 03F00103 		and	r3, r3, #1
  66 0026 0193     		str	r3, [sp, #4]
  67              		.loc 1 44 3 view .LVU11
  68 0028 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 44 3 view .LVU12
  45:Core/Src/dma.c **** 
ARM GAS  /tmp/ccPSUZrt.s 			page 3


  46:Core/Src/dma.c ****   /* DMA interrupt init */
  47:Core/Src/dma.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
  48:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
  71              		.loc 1 48 3 view .LVU13
  72 002a 0022     		movs	r2, #0
  73 002c 1146     		mov	r1, r2
  74 002e 0B20     		movs	r0, #11
  75 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  76              	.LVL0:
  49:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
  77              		.loc 1 49 3 view .LVU14
  78 0034 0B20     		movs	r0, #11
  79 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  80              	.LVL1:
  50:Core/Src/dma.c ****   /* DMA1_Channel2_IRQn interrupt configuration */
  51:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
  81              		.loc 1 51 3 view .LVU15
  82 003a 0022     		movs	r2, #0
  83 003c 1146     		mov	r1, r2
  84 003e 0C20     		movs	r0, #12
  85 0040 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  86              	.LVL2:
  52:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
  87              		.loc 1 52 3 view .LVU16
  88 0044 0C20     		movs	r0, #12
  89 0046 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  90              	.LVL3:
  53:Core/Src/dma.c ****   /* DMA1_Channel3_IRQn interrupt configuration */
  54:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
  91              		.loc 1 54 3 view .LVU17
  92 004a 0022     		movs	r2, #0
  93 004c 1146     		mov	r1, r2
  94 004e 0D20     		movs	r0, #13
  95 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  96              	.LVL4:
  55:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
  97              		.loc 1 55 3 view .LVU18
  98 0054 0D20     		movs	r0, #13
  99 0056 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 100              	.LVL5:
  56:Core/Src/dma.c ****   /* DMA1_Channel4_IRQn interrupt configuration */
  57:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 101              		.loc 1 57 3 view .LVU19
 102 005a 0022     		movs	r2, #0
 103 005c 1146     		mov	r1, r2
 104 005e 0E20     		movs	r0, #14
 105 0060 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 106              	.LVL6:
  58:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 107              		.loc 1 58 3 view .LVU20
 108 0064 0E20     		movs	r0, #14
 109 0066 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 110              	.LVL7:
  59:Core/Src/dma.c **** 
  60:Core/Src/dma.c **** }
 111              		.loc 1 60 1 is_stmt 0 view .LVU21
 112 006a 03B0     		add	sp, sp, #12
ARM GAS  /tmp/ccPSUZrt.s 			page 4


 113              	.LCFI2:
 114              		.cfi_def_cfa_offset 4
 115              		@ sp needed
 116 006c 5DF804FB 		ldr	pc, [sp], #4
 117              	.L4:
 118              		.align	2
 119              	.L3:
 120 0070 00100240 		.word	1073876992
 121              		.cfi_endproc
 122              	.LFE132:
 124              		.text
 125              	.Letext0:
 126              		.file 2 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 127              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 128              		.file 4 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
ARM GAS  /tmp/ccPSUZrt.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 dma.c
     /tmp/ccPSUZrt.s:18     .text.MX_DMA_Init:0000000000000000 $t
     /tmp/ccPSUZrt.s:26     .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/ccPSUZrt.s:120    .text.MX_DMA_Init:0000000000000070 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
