<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/Peripheral/digseg_driver.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/Peripheral/flash.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/Peripheral/flash_driver.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/Peripheral/ram.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/Peripheral/ram_driver.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/Peripheral/uart.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/Peripheral/uart_async.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/bus.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/bus.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/defines.v&apos; in file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/bus.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/cp0_reg.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/cp0_reg.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/defines.v&apos; in file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/cp0_reg.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/ctrl.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/defines.v&apos; in file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/ctrl.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/data_ram.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/data_ram.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/defines.v&apos; in file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/data_ram.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/ex.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/ex.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/defines.v&apos; in file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/ex.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/ex_mem.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/ex_mem.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/defines.v&apos; in file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/ex_mem.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/hilo_reg.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/hilo_reg.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/defines.v&apos; in file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/hilo_reg.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/id.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/id.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/defines.v&apos; in file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/id.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/id_ex.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/id_ex.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/defines.v&apos; in file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/id_ex.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/if_id.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/if_id.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/defines.v&apos; in file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/if_id.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/inst_rom.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/inst_rom.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/defines.v&apos; in file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/inst_rom.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/mem.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/mem.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/defines.v&apos; in file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/mem.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/mem_wb.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/mem_wb.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/defines.v&apos; in file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/mem_wb.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/mmu.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/mmu.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/defines.v&apos; in file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/mmu.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/openmips.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/openmips.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/defines.v&apos; in file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/openmips.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/openmips_min_sopc.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/openmips_min_sopc.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/defines.v&apos; in file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/openmips_min_sopc.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/pc_reg.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/pc_reg.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/defines.v&apos; in file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/pc_reg.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/regfile.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/regfile.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/defines.v&apos; in file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/regfile.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/tlb.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/tlb.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/defines.v&apos; in file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/tlb.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/wishbone_bus.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/wishbone_bus.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/defines.v&apos; in file &quot;C:/Users/Administrator-/Documents/git/proj8/fpga/OpenMIPS/wishbone_bus.v&quot; line 1
</arg>
</msg>

</messages>

