{"vcs1":{"timestamp_begin":1769498138.963904069, "rt":6.69, "ut":6.43, "st":0.16}}
{"vcselab":{"timestamp_begin":1769498145.707532897, "rt":0.32, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769498146.067107933, "rt":0.23, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769498138.707468406}
{"VCS_COMP_START_TIME": 1769498138.707468406}
{"VCS_COMP_END_TIME": 1769498146.351248033}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 351104}}
{"vcselab": {"peak_mem": 173712}}
