Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Sun Feb 24 19:26:11 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: SD_SPI/EnableDataRead_reg/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: SD_SPI/spi/DataClk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SD_SPI/spiInitClock/OutputCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 133 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.667        0.000                      0                   49        0.122        0.000                      0                   49        3.000        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
clk100                         {0.000 5.000}      10.000          100.000         
  SD_Clock_reloj1_clk_wiz_0_0  {0.000 40.000}     80.000          12.500          
  clkfbout_reloj1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                           3.000        0.000                       0                     1  
  SD_Clock_reloj1_clk_wiz_0_0       36.667        0.000                      0                   49        0.122        0.000                      0                   49       39.500        0.000                       0                    38  
  clkfbout_reloj1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  SD_Clock_reloj1_clk_wiz_0_0
  To Clock:  SD_Clock_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.667ns  (required time - arrival time)
  Source:                 SD_SPI/spi/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/spi/Data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.368ns  (logic 0.580ns (24.497%)  route 1.788ns (75.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.730ns = ( 79.270 - 80.000 ) 
    Source Clock Delay      (SCD):    0.438ns = ( 40.438 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    42.691    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    35.731 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.392    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.488 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.045    39.533    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.124    39.657 r  SD_SPI/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.781    40.438    SD_SPI/spi/CLK
    SLICE_X33Y47         FDRE                                         r  SD_SPI/spi/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456    40.894 f  SD_SPI/spi/count_reg[0]/Q
                         net (fo=15, routed)          1.192    42.085    SD_SPI/spi/count[0]
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.124    42.209 r  SD_SPI/spi/Data[7]_i_1/O
                         net (fo=1, routed)           0.596    42.805    SD_SPI/spi/Data[7]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  SD_SPI/spi/Data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.550    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    75.332 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    76.914    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.005 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.583    78.588    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.100    78.688 r  SD_SPI/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.582    79.270    SD_SPI/spi/seq_reg2_reg[7]
    SLICE_X34Y48         FDRE                                         r  SD_SPI/spi/Data_reg[7]/C
                         clock pessimism              0.484    79.753    
                         clock uncertainty           -0.112    79.642    
    SLICE_X34Y48         FDRE (Setup_fdre_C_CE)      -0.169    79.473    SD_SPI/spi/Data_reg[7]
  -------------------------------------------------------------------
                         required time                         79.473    
                         arrival time                         -42.805    
  -------------------------------------------------------------------
                         slack                                 36.667    

Slack (MET) :             36.814ns  (required time - arrival time)
  Source:                 SD_SPI/spi/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/spi/Data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.119ns  (logic 0.580ns (27.376%)  route 1.539ns (72.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 79.204 - 80.000 ) 
    Source Clock Delay      (SCD):    0.438ns = ( 40.438 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    42.691    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    35.731 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.392    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.488 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.045    39.533    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.124    39.657 r  SD_SPI/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.781    40.438    SD_SPI/spi/CLK
    SLICE_X33Y47         FDRE                                         r  SD_SPI/spi/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456    40.894 r  SD_SPI/spi/count_reg[0]/Q
                         net (fo=15, routed)          1.194    42.087    SD_SPI/spi/count[0]
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.124    42.211 r  SD_SPI/spi/Data[0]_i_1/O
                         net (fo=9, routed)           0.345    42.556    SD_SPI/spi/p_1_in
    SLICE_X35Y47         FDRE                                         r  SD_SPI/spi/Data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.550    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    75.332 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    76.914    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.005 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.583    78.588    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.100    78.688 r  SD_SPI/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.516    79.204    SD_SPI/spi/seq_reg2_reg[7]
    SLICE_X35Y47         FDRE                                         r  SD_SPI/spi/Data_reg[0]/C
                         clock pessimism              0.484    79.687    
                         clock uncertainty           -0.112    79.575    
    SLICE_X35Y47         FDRE (Setup_fdre_C_CE)      -0.205    79.370    SD_SPI/spi/Data_reg[0]
  -------------------------------------------------------------------
                         required time                         79.370    
                         arrival time                         -42.556    
  -------------------------------------------------------------------
                         slack                                 36.814    

Slack (MET) :             36.853ns  (required time - arrival time)
  Source:                 SD_SPI/spi/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/spi/Data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.116ns  (logic 0.715ns (33.797%)  route 1.401ns (66.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 79.204 - 80.000 ) 
    Source Clock Delay      (SCD):    0.438ns = ( 40.438 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    42.691    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    35.731 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.392    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.488 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.045    39.533    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.124    39.657 r  SD_SPI/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.781    40.438    SD_SPI/spi/CLK
    SLICE_X33Y47         FDRE                                         r  SD_SPI/spi/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.419    40.857 f  SD_SPI/spi/count_reg[1]/Q
                         net (fo=14, routed)          1.002    41.858    SD_SPI/spi/count[1]
    SLICE_X34Y47         LUT3 (Prop_lut3_I0_O)        0.296    42.154 r  SD_SPI/spi/Data[6]_i_1/O
                         net (fo=1, routed)           0.399    42.553    SD_SPI/spi/Data[6]_i_1_n_0
    SLICE_X34Y47         FDRE                                         r  SD_SPI/spi/Data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.550    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    75.332 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    76.914    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.005 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.583    78.588    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.100    78.688 r  SD_SPI/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.516    79.204    SD_SPI/spi/seq_reg2_reg[7]
    SLICE_X34Y47         FDRE                                         r  SD_SPI/spi/Data_reg[6]/C
                         clock pessimism              0.484    79.687    
                         clock uncertainty           -0.112    79.575    
    SLICE_X34Y47         FDRE (Setup_fdre_C_CE)      -0.169    79.406    SD_SPI/spi/Data_reg[6]
  -------------------------------------------------------------------
                         required time                         79.406    
                         arrival time                         -42.553    
  -------------------------------------------------------------------
                         slack                                 36.853    

Slack (MET) :             36.890ns  (required time - arrival time)
  Source:                 SD_SPI/spi/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/spi/Data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.228ns  (logic 0.715ns (32.088%)  route 1.513ns (67.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.611ns = ( 79.389 - 80.000 ) 
    Source Clock Delay      (SCD):    0.438ns = ( 40.438 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    42.691    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    35.731 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.392    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.488 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.045    39.533    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.124    39.657 r  SD_SPI/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.781    40.438    SD_SPI/spi/CLK
    SLICE_X33Y47         FDRE                                         r  SD_SPI/spi/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.419    40.857 f  SD_SPI/spi/count_reg[1]/Q
                         net (fo=14, routed)          0.993    41.849    SD_SPI/spi/count[1]
    SLICE_X34Y49         LUT3 (Prop_lut3_I0_O)        0.296    42.145 r  SD_SPI/spi/Data[3]_i_1/O
                         net (fo=1, routed)           0.521    42.666    SD_SPI/spi/Data[3]_i_1_n_0
    SLICE_X35Y49         FDRE                                         r  SD_SPI/spi/Data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.550    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    75.332 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    76.914    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.005 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.583    78.588    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.100    78.688 r  SD_SPI/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.701    79.389    SD_SPI/spi/seq_reg2_reg[7]
    SLICE_X35Y49         FDRE                                         r  SD_SPI/spi/Data_reg[3]/C
                         clock pessimism              0.484    79.872    
                         clock uncertainty           -0.112    79.760    
    SLICE_X35Y49         FDRE (Setup_fdre_C_CE)      -0.205    79.555    SD_SPI/spi/Data_reg[3]
  -------------------------------------------------------------------
                         required time                         79.555    
                         arrival time                         -42.666    
  -------------------------------------------------------------------
                         slack                                 36.890    

Slack (MET) :             36.970ns  (required time - arrival time)
  Source:                 SD_SPI/spi/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/spi/Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        1.892ns  (logic 0.718ns (37.956%)  route 1.174ns (62.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 79.133 - 80.000 ) 
    Source Clock Delay      (SCD):    0.438ns = ( 40.438 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    42.691    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    35.731 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.392    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.488 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.045    39.533    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.124    39.657 r  SD_SPI/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.781    40.438    SD_SPI/spi/CLK
    SLICE_X33Y47         FDRE                                         r  SD_SPI/spi/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.419    40.857 f  SD_SPI/spi/count_reg[2]/Q
                         net (fo=13, routed)          0.772    41.628    SD_SPI/spi/count[2]
    SLICE_X32Y48         LUT3 (Prop_lut3_I2_O)        0.299    41.927 r  SD_SPI/spi/Data[4]_i_1/O
                         net (fo=1, routed)           0.402    42.329    SD_SPI/spi/Data[4]_i_1_n_0
    SLICE_X32Y48         FDRE                                         r  SD_SPI/spi/Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.550    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    75.332 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    76.914    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.005 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.583    78.588    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.100    78.688 r  SD_SPI/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.445    79.133    SD_SPI/spi/seq_reg2_reg[7]
    SLICE_X32Y48         FDRE                                         r  SD_SPI/spi/Data_reg[4]/C
                         clock pessimism              0.484    79.617    
                         clock uncertainty           -0.112    79.505    
    SLICE_X32Y48         FDRE (Setup_fdre_C_CE)      -0.205    79.300    SD_SPI/spi/Data_reg[4]
  -------------------------------------------------------------------
                         required time                         79.300    
                         arrival time                         -42.329    
  -------------------------------------------------------------------
                         slack                                 36.970    

Slack (MET) :             36.982ns  (required time - arrival time)
  Source:                 SD_SPI/spi/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/spi/Data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        1.962ns  (logic 0.718ns (36.596%)  route 1.244ns (63.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 79.215 - 80.000 ) 
    Source Clock Delay      (SCD):    0.438ns = ( 40.438 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    42.691    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    35.731 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.392    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.488 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.045    39.533    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.124    39.657 r  SD_SPI/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.781    40.438    SD_SPI/spi/CLK
    SLICE_X33Y47         FDRE                                         r  SD_SPI/spi/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.419    40.857 r  SD_SPI/spi/count_reg[2]/Q
                         net (fo=13, routed)          0.723    41.579    SD_SPI/spi/count[2]
    SLICE_X32Y47         LUT3 (Prop_lut3_I2_O)        0.299    41.878 r  SD_SPI/spi/Data[2]_i_1/O
                         net (fo=1, routed)           0.521    42.400    SD_SPI/spi/Data[2]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  SD_SPI/spi/Data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.550    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    75.332 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    76.914    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.005 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.583    78.588    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.100    78.688 r  SD_SPI/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.527    79.215    SD_SPI/spi/seq_reg2_reg[7]
    SLICE_X32Y47         FDRE                                         r  SD_SPI/spi/Data_reg[2]/C
                         clock pessimism              0.484    79.699    
                         clock uncertainty           -0.112    79.587    
    SLICE_X32Y47         FDRE (Setup_fdre_C_CE)      -0.205    79.382    SD_SPI/spi/Data_reg[2]
  -------------------------------------------------------------------
                         required time                         79.382    
                         arrival time                         -42.400    
  -------------------------------------------------------------------
                         slack                                 36.982    

Slack (MET) :             37.040ns  (required time - arrival time)
  Source:                 SD_SPI/spi/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/spi/Data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        1.995ns  (logic 0.715ns (35.833%)  route 1.280ns (64.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 79.307 - 80.000 ) 
    Source Clock Delay      (SCD):    0.438ns = ( 40.438 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    42.691    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    35.731 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.392    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.488 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.045    39.533    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.124    39.657 r  SD_SPI/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.781    40.438    SD_SPI/spi/CLK
    SLICE_X33Y47         FDRE                                         r  SD_SPI/spi/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.419    40.857 r  SD_SPI/spi/count_reg[1]/Q
                         net (fo=14, routed)          0.878    41.735    SD_SPI/spi/count[1]
    SLICE_X32Y49         LUT3 (Prop_lut3_I1_O)        0.296    42.031 r  SD_SPI/spi/Data[5]_i_1/O
                         net (fo=1, routed)           0.402    42.433    SD_SPI/spi/Data[5]_i_1_n_0
    SLICE_X32Y49         FDRE                                         r  SD_SPI/spi/Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.550    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    75.332 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    76.914    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.005 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.583    78.588    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.100    78.688 r  SD_SPI/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.619    79.307    SD_SPI/spi/seq_reg2_reg[7]
    SLICE_X32Y49         FDRE                                         r  SD_SPI/spi/Data_reg[5]/C
                         clock pessimism              0.484    79.790    
                         clock uncertainty           -0.112    79.678    
    SLICE_X32Y49         FDRE (Setup_fdre_C_CE)      -0.205    79.473    SD_SPI/spi/Data_reg[5]
  -------------------------------------------------------------------
                         required time                         79.473    
                         arrival time                         -42.433    
  -------------------------------------------------------------------
                         slack                                 37.040    

Slack (MET) :             37.089ns  (required time - arrival time)
  Source:                 SD_SPI/spi/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/spi/Data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        1.947ns  (logic 0.718ns (36.874%)  route 1.229ns (63.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 79.307 - 80.000 ) 
    Source Clock Delay      (SCD):    0.438ns = ( 40.438 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    42.691    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    35.731 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.392    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.488 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.045    39.533    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.124    39.657 r  SD_SPI/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.781    40.438    SD_SPI/spi/CLK
    SLICE_X33Y47         FDRE                                         r  SD_SPI/spi/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.419    40.857 r  SD_SPI/spi/count_reg[2]/Q
                         net (fo=13, routed)          0.710    41.566    SD_SPI/spi/count[2]
    SLICE_X33Y49         LUT3 (Prop_lut3_I2_O)        0.299    41.865 r  SD_SPI/spi/Data[1]_i_1/O
                         net (fo=1, routed)           0.519    42.385    SD_SPI/spi/Data[1]_i_1_n_0
    SLICE_X33Y49         FDRE                                         r  SD_SPI/spi/Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.550    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    75.332 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    76.914    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.005 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.583    78.588    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.100    78.688 r  SD_SPI/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.619    79.307    SD_SPI/spi/seq_reg2_reg[7]
    SLICE_X33Y49         FDRE                                         r  SD_SPI/spi/Data_reg[1]/C
                         clock pessimism              0.484    79.790    
                         clock uncertainty           -0.112    79.678    
    SLICE_X33Y49         FDRE (Setup_fdre_C_CE)      -0.205    79.473    SD_SPI/spi/Data_reg[1]
  -------------------------------------------------------------------
                         required time                         79.473    
                         arrival time                         -42.385    
  -------------------------------------------------------------------
                         slack                                 37.089    

Slack (MET) :             38.426ns  (required time - arrival time)
  Source:                 SD_SPI/spi/Data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/spi/InputData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.456ns (29.692%)  route 1.080ns (70.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 39.653 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.042ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.734    -0.778    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.124    -0.654 r  SD_SPI/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.611    -0.042    SD_SPI/spi/seq_reg2_reg[7]
    SLICE_X32Y47         FDRE                                         r  SD_SPI/spi/Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     0.414 r  SD_SPI/spi/Data_reg[2]/Q
                         net (fo=1, routed)           1.080     1.493    SD_SPI/spi/Data[2]
    SLICE_X33Y48         FDRE                                         r  SD_SPI/spi/InputData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.550    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.840    38.844    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.100    38.944 r  SD_SPI/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.708    39.653    SD_SPI/spi/CLK
    SLICE_X33Y48         FDRE                                         r  SD_SPI/spi/InputData_reg[2]/C
                         clock pessimism              0.484    40.136    
                         clock uncertainty           -0.112    40.024    
    SLICE_X33Y48         FDRE (Setup_fdre_C_D)       -0.105    39.919    SD_SPI/spi/InputData_reg[2]
  -------------------------------------------------------------------
                         required time                         39.919    
                         arrival time                          -1.493    
  -------------------------------------------------------------------
                         slack                                 38.426    

Slack (MET) :             38.758ns  (required time - arrival time)
  Source:                 SD_SPI/spi/Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/spi/InputData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.868%)  route 0.332ns (42.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.585ns = ( 39.415 - 40.000 ) 
    Source Clock Delay      (SCD):    0.160ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.734    -0.778    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.124    -0.654 r  SD_SPI/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.814     0.160    SD_SPI/spi/seq_reg2_reg[7]
    SLICE_X35Y49         FDRE                                         r  SD_SPI/spi/Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     0.616 r  SD_SPI/spi/Data_reg[3]/Q
                         net (fo=1, routed)           0.332     0.948    SD_SPI/spi/Data[3]
    SLICE_X35Y48         FDRE                                         r  SD_SPI/spi/InputData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.550    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.840    38.844    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.100    38.944 r  SD_SPI/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.471    39.415    SD_SPI/spi/CLK
    SLICE_X35Y48         FDRE                                         r  SD_SPI/spi/InputData_reg[3]/C
                         clock pessimism              0.484    39.899    
                         clock uncertainty           -0.112    39.787    
    SLICE_X35Y48         FDRE (Setup_fdre_C_D)       -0.081    39.706    SD_SPI/spi/InputData_reg[3]
  -------------------------------------------------------------------
                         required time                         39.706    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                 38.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.271    -1.036    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.895 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.839    AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2[0]
    SLICE_X35Y42         FDRE                                         r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.496    -1.302    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.036    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.075    -0.961    AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.961    
                         arrival time                          -0.839    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SD_SPI/spiInitClock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/spiInitClock/OutputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.743%)  route 0.081ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.563    -0.618    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X37Y46         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  SD_SPI/spiInitClock/counter_reg[5]/Q
                         net (fo=3, routed)           0.081    -0.397    SD_SPI/spiInitClock/counter_reg__0[5]
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.045    -0.352 r  SD_SPI/spiInitClock/OutputCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.352    SD_SPI/spiInitClock/OutputCLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  SD_SPI/spiInitClock/OutputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.832    -0.858    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X36Y46         FDRE                                         r  SD_SPI/spiInitClock/OutputCLK_reg/C
                         clock pessimism              0.252    -0.605    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    -0.514    SD_SPI/spiInitClock/OutputCLK_reg
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.271    -1.036    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.128    -0.908 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.853    AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2[6]
    SLICE_X35Y42         FDRE                                         r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.496    -1.302    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.036    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)        -0.006    -1.042    AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.042    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.271    -1.036    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.128    -0.908 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.788    AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2[1]
    SLICE_X35Y42         FDRE                                         r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.496    -1.302    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.266    -1.036    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.017    -1.019    AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.019    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 SD_SPI/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/spiInitClock/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.652%)  route 0.154ns (45.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.563    -0.618    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X37Y46         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  SD_SPI/spiInitClock/counter_reg[1]/Q
                         net (fo=7, routed)           0.154    -0.323    SD_SPI/spiInitClock/counter_reg__0[1]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.278 r  SD_SPI/spiInitClock/counter[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.278    SD_SPI/spiInitClock/p_0_in[5]
    SLICE_X37Y46         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.832    -0.858    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X37Y46         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[5]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092    -0.526    SD_SPI/spiInitClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 SD_SPI/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/spiInitClock/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.563    -0.618    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X37Y46         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  SD_SPI/spiInitClock/counter_reg[1]/Q
                         net (fo=7, routed)           0.180    -0.297    SD_SPI/spiInitClock/counter_reg__0[1]
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.043    -0.254 r  SD_SPI/spiInitClock/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    SD_SPI/spiInitClock/p_0_in[4]
    SLICE_X37Y46         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.832    -0.858    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X37Y46         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[4]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107    -0.511    SD_SPI/spiInitClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SD_SPI/spi/DataClk_reg/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/spi/DataClk_reg/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns = ( 39.747 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.101ns = ( 39.899 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440    40.667    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    38.307 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    38.793    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    38.819 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.737    39.556    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.045    39.601 r  SD_SPI/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.298    39.899    SD_SPI/spi/CLK
    SLICE_X33Y47         FDRE                                         r  SD_SPI/spi/DataClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141    40.040 r  SD_SPI/spi/DataClk_reg/Q
                         net (fo=2, routed)           0.168    40.208    SD_SPI/spi/DataClk_reg_0
    SLICE_X33Y47         LUT4 (Prop_lut4_I0_O)        0.045    40.253 r  SD_SPI/spi/DataClk_i_1/O
                         net (fo=1, routed)           0.000    40.253    SD_SPI/spi/DataClk_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  SD_SPI/spi/DataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480    40.894    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    37.752 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    38.282    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    38.311 f  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.034    39.345    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.056    39.401 r  SD_SPI/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.347    39.747    SD_SPI/spi/CLK
    SLICE_X33Y47         FDRE                                         r  SD_SPI/spi/DataClk_reg/C
                         clock pessimism              0.151    39.899    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.091    39.990    SD_SPI/spi/DataClk_reg
  -------------------------------------------------------------------
                         required time                        -39.990    
                         arrival time                          40.253    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SD_SPI/spiInitClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/spiInitClock/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.563    -0.618    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X38Y46         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.454 f  SD_SPI/spiInitClock/counter_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.279    SD_SPI/spiInitClock/counter_reg__0[0]
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.234 r  SD_SPI/spiInitClock/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    SD_SPI/spiInitClock/p_0_in[0]
    SLICE_X38Y46         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.832    -0.858    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X38Y46         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[0]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120    -0.498    SD_SPI/spiInitClock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 SD_SPI/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/spiInitClock/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.563    -0.618    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X37Y46         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  SD_SPI/spiInitClock/counter_reg[1]/Q
                         net (fo=7, routed)           0.180    -0.297    SD_SPI/spiInitClock/counter_reg__0[1]
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.045    -0.252 r  SD_SPI/spiInitClock/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    SD_SPI/spiInitClock/p_0_in[3]
    SLICE_X37Y46         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.832    -0.858    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X37Y46         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[3]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092    -0.526    SD_SPI/spiInitClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.271    -1.036    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.895 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.663    AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2[5]
    SLICE_X35Y42         FDRE                                         r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.496    -1.302    AudVid_ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y42         FDRE                                         r  AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.266    -1.036    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.078    -0.958    AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.958    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SD_Clock_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y1    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         80.000      77.845     BUFHCE_X0Y0      AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y42     AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y42     AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y42     AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y42     AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y42     AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y42     AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y42     AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y0  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     SD_SPI/spi/Data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y49     SD_SPI/spi/Data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y47     SD_SPI/spi/Data_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     SD_SPI/spi/Data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X33Y49     SD_SPI/spi/Data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X33Y49     SD_SPI/spi/Data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X32Y47     SD_SPI/spi/Data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y49     SD_SPI/spi/Data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X32Y48     SD_SPI/spi/Data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X32Y49     SD_SPI/spi/Data_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y42     AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y42     AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y42     AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y42     AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y42     AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y42     AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y42     AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y42     AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y42     AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y42     AudVid_ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj1_clk_wiz_0_0
  To Clock:  clkfbout_reloj1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    AudVid_ClockManager/Reloj1/MainClockWizard/inst/clkf_buf1/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  AudVid_ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBOUT



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+
Reference | Input       | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal                    |
Clock     | Port        | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                       |
----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+
clk100    | SD_SPI_MISO | FDRE    | -     |     5.097 (r) | SLOW    |    -1.613 (r) | FAST    | SD_Clock_reloj1_clk_wiz_0_0 |
----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+


Output Ports Clock-to-out

----------+-------------+------------+-------+----------------+---------+----------------+---------+-----------------------------+
Reference | Output      | IO Reg     | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                    |
Clock     | Port        | Type       | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                       |
----------+-------------+------------+-------+----------------+---------+----------------+---------+-----------------------------+
clk100    | SD_SPI_CLK  | FDRE       | -     |      8.763 (r) | SLOW    |      1.574 (r) | FAST    | SD_Clock_reloj1_clk_wiz_0_0 |
clk100    | SD_SPI_CLK  | MMCME2_ADV | -     |      6.171 (f) | SLOW    |      1.574 (f) | FAST    | SD_Clock_reloj1_clk_wiz_0_0 |
clk100    | SD_SPI_MOSI | FDRE       | -     |     10.225 (f) | SLOW    |      2.504 (f) | FAST    | SD_Clock_reloj1_clk_wiz_0_0 |
----------+-------------+------------+-------+----------------+---------+----------------+---------+-----------------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         2.689 | SLOW    |         1.574 | SLOW    |         3.333 | SLOW    |         2.933 | SLOW    |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



