(S (PP (IN In) (NP (DT this) (NN paper))) (NP (NP (JJ C-Slow) (NNP Retiming)) (PRN (-LRB- -LRB-) (NP (NNP CSR)) (-RRB- -RRB-)) (PP (IN on) (NP (NNP RTL)))) (VP (VBZ is) (VP (VBN discussed))) (. .))
(S (NP (NNP CSR)) (VP (VBZ multiplies) (NP (NP (DT the) (NN functionality)) (PP (IN of) (NP (NNS cores)))) (PP (IN by) (S (VP (VBG adding) (NP (NP (DT the) (JJ same) (NN number)) (PP (IN of) (NP (NNS registers)))) (PP (IN into) (NP (DT each) (NN path))))))) (. .))
(S (NP (DT The) (NN technique)) (VP (VBZ is) (ADJP (JJ ideal) (PP (IN for) (NP (NP (NNP FPGAs)) (PP (IN with) (NP (PRP$ their) (ADJP (RB already) (VBG existing)) (NNS registers))))))) (. .))
(S (ADVP (RB Previously)) (NP (NNS publications)) (VP (VBP are) (VP (VBN limited) (PP (TO to) (NP (S (VP (VBG adding) (NP (NNS registers)) (PP (IN on) (NP (JJ netlist) (NN level))))) (, ,) (SBAR (SBAR (WHNP (WDT which)) (S (VP (VBZ generates) (NP (NP (DT a) (NN lot)) (PP (IN of) (NP (NN system) (NN verification) (NNS problems))))))) (CC and) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (VP (VBN assumed) (S (VP (TO to) (VP (VB be) (NP (NP (DT the) (JJ major) (NN drawback)) (SBAR (S (VP (TO to) (VP (VB use) (NP (DT this) (NN technology)) (PP (IN in) (NP (DT the) (JJ modern) (NN multicore) (NNS times)))))))))))))))))))) (. .))
(S (NP (DT The) (NN paper)) (VP (VBZ shows) (SBAR (WHADVP (WRB how)) (S (NP (NNP CSR)) (VP (MD can) (ADVP (RB efficiently)) (VP (VB be) (VP (VBN done) (PP (IN with) (NP (ADJP (VBG timing) (VBN driven)) (JJ automatic) (NNP RTL) (NN modification))))))))) (. .))
(S (NP (NP (DT The) (NN methodology)) (VP (VBD provided) (PP (IN with) (NP (DT this) (NN paper))))) (VP (MD can) (VP (VB be) (VP (VBN used) (PP (IN as) (NP (NP (NN guidance)) (PP (IN for) (S (VP (VBG using) (NP (NNP CSR)) (PP (IN in) (NP (NP (JJ high) (NN level) (NN synthesis)) (PRN (-LRB- -LRB-) (NP (NNP HLS)) (-RRB- -RRB-)))))))))))) (. .))
(S (NP (DT The) (NN paper)) (VP (VBZ shows) (NP (NP (DT the) (NNS results)) (PP (IN of) (NP (DT a) (NNP CSR-ed) (JJ complex) (NNP RISC) (NN core))) (PP (IN on) (NP (NP (NNP RTL)) (VP (VBD implemented) (PP (IN on) (NP (NNP FPGAs)))))))) (. .))
