INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 06:26:06 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.538ns  (required time - arrival time)
  Source:                 buffer14/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        8.383ns  (logic 1.882ns (22.450%)  route 6.501ns (77.550%))
  Logic Levels:           17  (CARRY4=4 LUT3=2 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2881, unset)         0.508     0.508    buffer14/clk
                         FDSE                                         r  buffer14/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer14/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.621     1.355    cmpi0/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.257     1.612 r  cmpi0/result0/CO[2]
                         net (fo=14, unplaced)        0.295     1.907    buffer14/control/transmitValue_reg_7[0]
                         LUT6 (Prop_lut6_I0_O)        0.122     2.029 r  buffer14/control/dataReg[0]_i_2__1/O
                         net (fo=4, unplaced)         0.268     2.297    control_merge0/tehb/control/outputValid_reg_6
                         LUT5 (Prop_lut5_I3_O)        0.043     2.340 f  control_merge0/tehb/control/fullReg_i_3__18/O
                         net (fo=4, unplaced)         0.268     2.608    control_merge0/tehb/control/transmitValue_reg_8
                         LUT3 (Prop_lut3_I0_O)        0.043     2.651 r  control_merge0/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_3/O
                         net (fo=1, unplaced)         0.244     2.895    control_merge0/tehb/control/fork14_outs_2_valid
                         LUT6 (Prop_lut6_I1_O)        0.043     2.938 r  control_merge0/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2/O
                         net (fo=62, unplaced)        0.332     3.270    control_merge0/tehb/control/outputValid_reg
                         LUT6 (Prop_lut6_I2_O)        0.043     3.313 f  control_merge0/tehb/control/level4_c1[15]_i_2/O
                         net (fo=9, unplaced)         0.746     4.059    control_merge0/tehb/control/dataReg_reg[12]
                         LUT6 (Prop_lut6_I1_O)        0.043     4.102 f  control_merge0/tehb/control/level4_c1[25]_i_16/O
                         net (fo=1, unplaced)         0.705     4.807    control_merge0/tehb/control/level4_c1[25]_i_16_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.850 r  control_merge0/tehb/control/level4_c1[25]_i_13/O
                         net (fo=1, unplaced)         0.244     5.094    buffer10/control/eqOp__21
                         LUT6 (Prop_lut6_I5_O)        0.043     5.137 r  buffer10/control/level4_c1[25]_i_7/O
                         net (fo=8, unplaced)         0.415     5.552    buffer10/control/addf0/ieee2nfloat_0/infinity__0
                         LUT3 (Prop_lut3_I0_O)        0.043     5.595 r  buffer10/control/ltOp_carry__2_i_21/O
                         net (fo=1, unplaced)         0.244     5.839    mulf0/operator/RoundingAdder/ltOp_carry__2
                         LUT6 (Prop_lut6_I5_O)        0.043     5.882 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_5/O
                         net (fo=1, unplaced)         0.000     5.882    addf0/operator/ltOp_carry__3_1[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     6.055 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     6.055    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     6.190 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=94, unplaced)        0.270     6.460    buffer10/control/CO[0]
                         LUT4 (Prop_lut4_I3_O)        0.127     6.587 r  buffer10/control/i__carry_i_3__0/O
                         net (fo=1, unplaced)         0.459     7.046    addf0/operator/p_1_in[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.292     7.338 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, unplaced)         0.515     7.853    addf0/operator/RightShifterComponent/O[3]
                         LUT6 (Prop_lut6_I0_O)        0.120     7.973 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_3/O
                         net (fo=6, unplaced)         0.276     8.249    mulf0/operator/RoundingAdder/ps_c1_reg[4]
                         LUT4 (Prop_lut4_I0_O)        0.043     8.292 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_1/O
                         net (fo=16, unplaced)        0.599     8.891    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=2881, unset)         0.483     6.683    addf0/operator/RightShifterComponent/clk
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
                         FDRE (Setup_fdre_C_R)       -0.294     6.353    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          6.353    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                 -2.538    




