INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab5/lab5.srcs/sources_1/new/stopwatch_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab5/lab5.srcs/sources_1/new/stopwatch_output_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_output_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab5/lab5.srcs/sources_1/new/stopwatch_state_transition_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_state_transition_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab5/lab5.srcs/sim_1/new/testbench_stopwatch_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_stopwatch_control_unit
