package docExamples.ugdemos.demo2

class LeftShiftBasicSpec extends util.FullCompileSpec:
  def dut = LeftShiftBasic()
  def expectedVHDLCS = ""
