ISim log file
Running: C:\Users\Flavio\OneDrive - Politecnico di Milano\06_Prog_RL\UART_Project\VHDL\DUAL_UART_BURST_TEST_isim_par.exe -intstyle ise -gui -sdfmax /UART_1/=netgen/par/UART_timesim.sdf -sdfroot /UART_1 -tclbatch isim.cmd -wdb C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/DUAL_UART_BURST_TEST_isim_par.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
INFO: SDF backannotation was successful with SDF file netgen/par/UART_timesim.sdf, for root module /UART_1/.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 300.00us
