
*** Running vivado
    with args -log CPU.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CPU.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: link_design -top CPU -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 419 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'CPU' is not ideal for floorplanning, since the cellview 'data_bench' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1479.641 ; gain = 315.824 ; free physical = 55285 ; free virtual = 67467
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1565.672 ; gain = 86.031 ; free physical = 55287 ; free virtual = 67469

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 102c77b5a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 2018.172 ; gain = 452.500 ; free physical = 54922 ; free virtual = 67105

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1638ccaa9

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2018.172 ; gain = 0.000 ; free physical = 54935 ; free virtual = 67118
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10697c2ad

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2018.172 ; gain = 0.000 ; free physical = 54935 ; free virtual = 67118
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1372b54f2

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2018.172 ; gain = 0.000 ; free physical = 54935 ; free virtual = 67118
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1372b54f2

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2018.172 ; gain = 0.000 ; free physical = 54935 ; free virtual = 67118
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17e94046b

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2018.172 ; gain = 0.000 ; free physical = 54935 ; free virtual = 67118
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17e94046b

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2018.172 ; gain = 0.000 ; free physical = 54935 ; free virtual = 67118
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2018.172 ; gain = 0.000 ; free physical = 54935 ; free virtual = 67118
Ending Logic Optimization Task | Checksum: 17e94046b

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2018.172 ; gain = 0.000 ; free physical = 54935 ; free virtual = 67118

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17e94046b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2018.172 ; gain = 0.000 ; free physical = 54935 ; free virtual = 67118

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17e94046b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2018.172 ; gain = 0.000 ; free physical = 54935 ; free virtual = 67118
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2018.172 ; gain = 538.531 ; free physical = 54935 ; free virtual = 67118
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/g_robert/tmp_PSI/projet-info/processeur/processeur.runs/impl_1/CPU_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CPU_drc_opted.rpt -pb CPU_drc_opted.pb -rpx CPU_drc_opted.rpx
Command: report_drc -file CPU_drc_opted.rpt -pb CPU_drc_opted.pb -rpx CPU_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/g_robert/tmp_PSI/projet-info/processeur/processeur.runs/impl_1/CPU_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2082.203 ; gain = 0.000 ; free physical = 54882 ; free virtual = 67056
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c698c01b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2082.203 ; gain = 0.000 ; free physical = 54882 ; free virtual = 67056
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2082.203 ; gain = 0.000 ; free physical = 54882 ; free virtual = 67056

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 921fc225

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2082.203 ; gain = 0.000 ; free physical = 54881 ; free virtual = 67056

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17b016283

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2096.863 ; gain = 14.660 ; free physical = 54875 ; free virtual = 67049

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17b016283

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2096.863 ; gain = 14.660 ; free physical = 54875 ; free virtual = 67049
Phase 1 Placer Initialization | Checksum: 17b016283

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2096.863 ; gain = 14.660 ; free physical = 54875 ; free virtual = 67049

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: bb5790ee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2184.906 ; gain = 102.703 ; free physical = 54848 ; free virtual = 67023

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2192.910 ; gain = 0.000 ; free physical = 54842 ; free virtual = 67018

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: db9390f2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2192.910 ; gain = 110.707 ; free physical = 54842 ; free virtual = 67019
Phase 2 Global Placement | Checksum: 16a4f08ef

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2192.910 ; gain = 110.707 ; free physical = 54842 ; free virtual = 67019

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16a4f08ef

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2192.910 ; gain = 110.707 ; free physical = 54842 ; free virtual = 67019

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14da5d5f7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2192.910 ; gain = 110.707 ; free physical = 54842 ; free virtual = 67018

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1672104c6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2192.910 ; gain = 110.707 ; free physical = 54842 ; free virtual = 67018

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1672104c6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2192.910 ; gain = 110.707 ; free physical = 54842 ; free virtual = 67018

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1239161f5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2192.910 ; gain = 110.707 ; free physical = 54842 ; free virtual = 67018

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 122f2fa26

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2192.910 ; gain = 110.707 ; free physical = 54842 ; free virtual = 67019

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 122f2fa26

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2192.910 ; gain = 110.707 ; free physical = 54842 ; free virtual = 67019
Phase 3 Detail Placement | Checksum: 122f2fa26

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2192.910 ; gain = 110.707 ; free physical = 54842 ; free virtual = 67019

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e4f2fda2

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e4f2fda2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2192.910 ; gain = 110.707 ; free physical = 54846 ; free virtual = 67023
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.739. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c519cf14

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2192.910 ; gain = 110.707 ; free physical = 54845 ; free virtual = 67022
Phase 4.1 Post Commit Optimization | Checksum: 1c519cf14

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2192.910 ; gain = 110.707 ; free physical = 54845 ; free virtual = 67022

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c519cf14

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2192.910 ; gain = 110.707 ; free physical = 54845 ; free virtual = 67022

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c519cf14

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2192.910 ; gain = 110.707 ; free physical = 54845 ; free virtual = 67022

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 20bad6ea4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2192.910 ; gain = 110.707 ; free physical = 54845 ; free virtual = 67022
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20bad6ea4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2192.910 ; gain = 110.707 ; free physical = 54845 ; free virtual = 67022
Ending Placer Task | Checksum: 1208acc9a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2192.910 ; gain = 110.707 ; free physical = 54852 ; free virtual = 67029
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2192.910 ; gain = 110.707 ; free physical = 54852 ; free virtual = 67029
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2192.910 ; gain = 0.000 ; free physical = 54839 ; free virtual = 67021
INFO: [Common 17-1381] The checkpoint '/home/g_robert/tmp_PSI/projet-info/processeur/processeur.runs/impl_1/CPU_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file CPU_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2192.910 ; gain = 0.000 ; free physical = 54836 ; free virtual = 67014
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_placed.rpt -pb CPU_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2192.910 ; gain = 0.000 ; free physical = 54834 ; free virtual = 67012
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CPU_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2192.910 ; gain = 0.000 ; free physical = 54834 ; free virtual = 67012
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 21046a56 ConstDB: 0 ShapeSum: ff866244 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10e062602

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2193.723 ; gain = 0.812 ; free physical = 54732 ; free virtual = 66910
Post Restoration Checksum: NetGraph: 6088501e NumContArr: ad7dd5e4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10e062602

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2193.723 ; gain = 0.812 ; free physical = 54732 ; free virtual = 66910

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10e062602

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2200.711 ; gain = 7.801 ; free physical = 54702 ; free virtual = 66880

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10e062602

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2200.711 ; gain = 7.801 ; free physical = 54702 ; free virtual = 66880
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e2a4b901

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2213.711 ; gain = 20.801 ; free physical = 54692 ; free virtual = 66870
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.917  | TNS=0.000  | WHS=-0.140 | THS=-2.623 |

Phase 2 Router Initialization | Checksum: 213eede53

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2213.711 ; gain = 20.801 ; free physical = 54692 ; free virtual = 66870

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1924e5ab5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2213.711 ; gain = 20.801 ; free physical = 54688 ; free virtual = 66867

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 424
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.596  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 171bd255c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2213.711 ; gain = 20.801 ; free physical = 54702 ; free virtual = 66880
Phase 4 Rip-up And Reroute | Checksum: 171bd255c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2213.711 ; gain = 20.801 ; free physical = 54702 ; free virtual = 66880

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a6d70463

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2213.711 ; gain = 20.801 ; free physical = 54702 ; free virtual = 66880
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.675  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1a6d70463

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2213.711 ; gain = 20.801 ; free physical = 54702 ; free virtual = 66880

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a6d70463

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2213.711 ; gain = 20.801 ; free physical = 54702 ; free virtual = 66880
Phase 5 Delay and Skew Optimization | Checksum: 1a6d70463

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2213.711 ; gain = 20.801 ; free physical = 54702 ; free virtual = 66880

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21f4d2bae

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2213.711 ; gain = 20.801 ; free physical = 54702 ; free virtual = 66880
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.675  | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14a072292

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2213.711 ; gain = 20.801 ; free physical = 54702 ; free virtual = 66880
Phase 6 Post Hold Fix | Checksum: 14a072292

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2213.711 ; gain = 20.801 ; free physical = 54702 ; free virtual = 66880

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.10277 %
  Global Horizontal Routing Utilization  = 1.19964 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f55ff7a1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2213.711 ; gain = 20.801 ; free physical = 54702 ; free virtual = 66880

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f55ff7a1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2213.711 ; gain = 20.801 ; free physical = 54702 ; free virtual = 66880

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22009a942

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2213.711 ; gain = 20.801 ; free physical = 54702 ; free virtual = 66880

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.675  | TNS=0.000  | WHS=0.103  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22009a942

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2213.711 ; gain = 20.801 ; free physical = 54702 ; free virtual = 66880
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2213.711 ; gain = 20.801 ; free physical = 54733 ; free virtual = 66912

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2213.711 ; gain = 20.801 ; free physical = 54733 ; free virtual = 66912
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2224.711 ; gain = 0.000 ; free physical = 54727 ; free virtual = 66910
INFO: [Common 17-1381] The checkpoint '/home/g_robert/tmp_PSI/projet-info/processeur/processeur.runs/impl_1/CPU_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CPU_drc_routed.rpt -pb CPU_drc_routed.pb -rpx CPU_drc_routed.rpx
Command: report_drc -file CPU_drc_routed.rpt -pb CPU_drc_routed.pb -rpx CPU_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/g_robert/tmp_PSI/projet-info/processeur/processeur.runs/impl_1/CPU_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file CPU_methodology_drc_routed.rpt -pb CPU_methodology_drc_routed.pb -rpx CPU_methodology_drc_routed.rpx
Command: report_methodology -file CPU_methodology_drc_routed.rpt -pb CPU_methodology_drc_routed.pb -rpx CPU_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/g_robert/tmp_PSI/projet-info/processeur/processeur.runs/impl_1/CPU_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file CPU_power_routed.rpt -pb CPU_power_summary_routed.pb -rpx CPU_power_routed.rpx
Command: report_power -file CPU_power_routed.rpt -pb CPU_power_summary_routed.pb -rpx CPU_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file CPU_route_status.rpt -pb CPU_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file CPU_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file CPU_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file CPU_bus_skew_routed.rpt -pb CPU_bus_skew_routed.pb -rpx CPU_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed May 31 11:16:08 2023...
