#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Aug 30 22:38:45 2022
# Process ID: 14044
# Current directory: C:/Users/wwwka/Desktop/my_cnn/denoise
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13272 C:\Users\wwwka\Desktop\my_cnn\denoise\denoise.xpr
# Log file: C:/Users/wwwka/Desktop/my_cnn/denoise/vivado.log
# Journal file: C:/Users/wwwka/Desktop/my_cnn/denoise\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.xpr
launch_simulation
open_wave_config C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg
source top_tb.tcl
update_compile_order -fileset sources_1
run all
run all
close_sim
launch_simulation
open_wave_config C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg
source top_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg
source top_tb.tcl
current_wave_config {top_tb_behav.wcfg}
add_wave {{/top_tb/u_ccnn_top/u_result_block}} 
run all
save_wave_config {C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg
source top_tb.tcl
run all
run all
run all
save_wave_config {C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg
source top_tb.tcl
run all
save_wave_config {C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg}
save_wave_config {C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg}
save_wave_config {C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg}
run all
run all
save_wave_config {C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg}
open_bd_design {C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.PSU__USE__IRQ0 {1}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0]
endgroup
set_property name intr [get_bd_ports pl_ps_irq0_0]
make_wrapper -files [get_files C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/bd/system/system.bd] -top
regenerate_bd_layout
generate_target all [get_files  C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_zynq_ultra_ps_e_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/bd/system/system.bd]
launch_runs system_zynq_ultra_ps_e_0_0_synth_1 -jobs 6
wait_on_run system_zynq_ultra_ps_e_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/bd/system/system.bd] -directory C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.ip_user_files -ipstatic_source_dir C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.cache/compile_simlib/modelsim} {questa=C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.cache/compile_simlib/questa} {riviera=C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.cache/compile_simlib/riviera} {activehdl=C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_bd_design [get_bd_designs system]
open_bd_design {C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/bd/system/system.bd}
close_bd_design [get_bd_designs system]
close_sim
launch_simulation
open_wave_config C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg
source top_tb.tcl
save_wave_config {C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg}
run all
run all
save_wave_config {C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg
source top_tb.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1_copy_1 -jobs 6
wait_on_run impl_1_copy_1
open_run synth_1 -name synth_1
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { MARK_DEBUG == "TRUE" } ]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list u_cw/inst/clk_out1 ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_dw_block/u_ddr_read_write/cur_s[0]} {u_dw_block/u_ddr_read_write/cur_s[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_dw_block/u_ddr_read_write/dma_rd_addr[0]} {u_dw_block/u_ddr_read_write/dma_rd_addr[1]} {u_dw_block/u_ddr_read_write/dma_rd_addr[2]} {u_dw_block/u_ddr_read_write/dma_rd_addr[3]} {u_dw_block/u_ddr_read_write/dma_rd_addr[4]} {u_dw_block/u_ddr_read_write/dma_rd_addr[5]} {u_dw_block/u_ddr_read_write/dma_rd_addr[6]} {u_dw_block/u_ddr_read_write/dma_rd_addr[7]} {u_dw_block/u_ddr_read_write/dma_rd_addr[8]} {u_dw_block/u_ddr_read_write/dma_rd_addr[9]} {u_dw_block/u_ddr_read_write/dma_rd_addr[10]} {u_dw_block/u_ddr_read_write/dma_rd_addr[11]} {u_dw_block/u_ddr_read_write/dma_rd_addr[12]} {u_dw_block/u_ddr_read_write/dma_rd_addr[13]} {u_dw_block/u_ddr_read_write/dma_rd_addr[14]} {u_dw_block/u_ddr_read_write/dma_rd_addr[15]} {u_dw_block/u_ddr_read_write/dma_rd_addr[16]} {u_dw_block/u_ddr_read_write/dma_rd_addr[17]} {u_dw_block/u_ddr_read_write/dma_rd_addr[18]} {u_dw_block/u_ddr_read_write/dma_rd_addr[19]} {u_dw_block/u_ddr_read_write/dma_rd_addr[20]} {u_dw_block/u_ddr_read_write/dma_rd_addr[21]} {u_dw_block/u_ddr_read_write/dma_rd_addr[22]} {u_dw_block/u_ddr_read_write/dma_rd_addr[23]} {u_dw_block/u_ddr_read_write/dma_rd_addr[24]} {u_dw_block/u_ddr_read_write/dma_rd_addr[25]} {u_dw_block/u_ddr_read_write/dma_rd_addr[26]} {u_dw_block/u_ddr_read_write/dma_rd_addr[27]} {u_dw_block/u_ddr_read_write/dma_rd_addr[28]} {u_dw_block/u_ddr_read_write/dma_rd_addr[29]} {u_dw_block/u_ddr_read_write/dma_rd_addr[30]} {u_dw_block/u_ddr_read_write/dma_rd_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_dw_block/u_ddr_read_write/dma_rd_data[0]} {u_dw_block/u_ddr_read_write/dma_rd_data[1]} {u_dw_block/u_ddr_read_write/dma_rd_data[2]} {u_dw_block/u_ddr_read_write/dma_rd_data[3]} {u_dw_block/u_ddr_read_write/dma_rd_data[4]} {u_dw_block/u_ddr_read_write/dma_rd_data[5]} {u_dw_block/u_ddr_read_write/dma_rd_data[6]} {u_dw_block/u_ddr_read_write/dma_rd_data[7]} {u_dw_block/u_ddr_read_write/dma_rd_data[8]} {u_dw_block/u_ddr_read_write/dma_rd_data[9]} {u_dw_block/u_ddr_read_write/dma_rd_data[10]} {u_dw_block/u_ddr_read_write/dma_rd_data[11]} {u_dw_block/u_ddr_read_write/dma_rd_data[12]} {u_dw_block/u_ddr_read_write/dma_rd_data[13]} {u_dw_block/u_ddr_read_write/dma_rd_data[14]} {u_dw_block/u_ddr_read_write/dma_rd_data[15]} {u_dw_block/u_ddr_read_write/dma_rd_data[16]} {u_dw_block/u_ddr_read_write/dma_rd_data[17]} {u_dw_block/u_ddr_read_write/dma_rd_data[18]} {u_dw_block/u_ddr_read_write/dma_rd_data[19]} {u_dw_block/u_ddr_read_write/dma_rd_data[20]} {u_dw_block/u_ddr_read_write/dma_rd_data[21]} {u_dw_block/u_ddr_read_write/dma_rd_data[22]} {u_dw_block/u_ddr_read_write/dma_rd_data[23]} {u_dw_block/u_ddr_read_write/dma_rd_data[24]} {u_dw_block/u_ddr_read_write/dma_rd_data[25]} {u_dw_block/u_ddr_read_write/dma_rd_data[26]} {u_dw_block/u_ddr_read_write/dma_rd_data[27]} {u_dw_block/u_ddr_read_write/dma_rd_data[28]} {u_dw_block/u_ddr_read_write/dma_rd_data[29]} {u_dw_block/u_ddr_read_write/dma_rd_data[30]} {u_dw_block/u_ddr_read_write/dma_rd_data[31]} {u_dw_block/u_ddr_read_write/dma_rd_data[32]} {u_dw_block/u_ddr_read_write/dma_rd_data[33]} {u_dw_block/u_ddr_read_write/dma_rd_data[34]} {u_dw_block/u_ddr_read_write/dma_rd_data[35]} {u_dw_block/u_ddr_read_write/dma_rd_data[36]} {u_dw_block/u_ddr_read_write/dma_rd_data[37]} {u_dw_block/u_ddr_read_write/dma_rd_data[38]} {u_dw_block/u_ddr_read_write/dma_rd_data[39]} {u_dw_block/u_ddr_read_write/dma_rd_data[40]} {u_dw_block/u_ddr_read_write/dma_rd_data[41]} {u_dw_block/u_ddr_read_write/dma_rd_data[42]} {u_dw_block/u_ddr_read_write/dma_rd_data[43]} {u_dw_block/u_ddr_read_write/dma_rd_data[44]} {u_dw_block/u_ddr_read_write/dma_rd_data[45]} {u_dw_block/u_ddr_read_write/dma_rd_data[46]} {u_dw_block/u_ddr_read_write/dma_rd_data[47]} {u_dw_block/u_ddr_read_write/dma_rd_data[48]} {u_dw_block/u_ddr_read_write/dma_rd_data[49]} {u_dw_block/u_ddr_read_write/dma_rd_data[50]} {u_dw_block/u_ddr_read_write/dma_rd_data[51]} {u_dw_block/u_ddr_read_write/dma_rd_data[52]} {u_dw_block/u_ddr_read_write/dma_rd_data[53]} {u_dw_block/u_ddr_read_write/dma_rd_data[54]} {u_dw_block/u_ddr_read_write/dma_rd_data[55]} {u_dw_block/u_ddr_read_write/dma_rd_data[56]} {u_dw_block/u_ddr_read_write/dma_rd_data[57]} {u_dw_block/u_ddr_read_write/dma_rd_data[58]} {u_dw_block/u_ddr_read_write/dma_rd_data[59]} {u_dw_block/u_ddr_read_write/dma_rd_data[60]} {u_dw_block/u_ddr_read_write/dma_rd_data[61]} {u_dw_block/u_ddr_read_write/dma_rd_data[62]} {u_dw_block/u_ddr_read_write/dma_rd_data[63]} {u_dw_block/u_ddr_read_write/dma_rd_data[64]} {u_dw_block/u_ddr_read_write/dma_rd_data[65]} {u_dw_block/u_ddr_read_write/dma_rd_data[66]} {u_dw_block/u_ddr_read_write/dma_rd_data[67]} {u_dw_block/u_ddr_read_write/dma_rd_data[68]} {u_dw_block/u_ddr_read_write/dma_rd_data[69]} {u_dw_block/u_ddr_read_write/dma_rd_data[70]} {u_dw_block/u_ddr_read_write/dma_rd_data[71]} {u_dw_block/u_ddr_read_write/dma_rd_data[72]} {u_dw_block/u_ddr_read_write/dma_rd_data[73]} {u_dw_block/u_ddr_read_write/dma_rd_data[74]} {u_dw_block/u_ddr_read_write/dma_rd_data[75]} {u_dw_block/u_ddr_read_write/dma_rd_data[76]} {u_dw_block/u_ddr_read_write/dma_rd_data[77]} {u_dw_block/u_ddr_read_write/dma_rd_data[78]} {u_dw_block/u_ddr_read_write/dma_rd_data[79]} {u_dw_block/u_ddr_read_write/dma_rd_data[80]} {u_dw_block/u_ddr_read_write/dma_rd_data[81]} {u_dw_block/u_ddr_read_write/dma_rd_data[82]} {u_dw_block/u_ddr_read_write/dma_rd_data[83]} {u_dw_block/u_ddr_read_write/dma_rd_data[84]} {u_dw_block/u_ddr_read_write/dma_rd_data[85]} {u_dw_block/u_ddr_read_write/dma_rd_data[86]} {u_dw_block/u_ddr_read_write/dma_rd_data[87]} {u_dw_block/u_ddr_read_write/dma_rd_data[88]} {u_dw_block/u_ddr_read_write/dma_rd_data[89]} {u_dw_block/u_ddr_read_write/dma_rd_data[90]} {u_dw_block/u_ddr_read_write/dma_rd_data[91]} {u_dw_block/u_ddr_read_write/dma_rd_data[92]} {u_dw_block/u_ddr_read_write/dma_rd_data[93]} {u_dw_block/u_ddr_read_write/dma_rd_data[94]} {u_dw_block/u_ddr_read_write/dma_rd_data[95]} {u_dw_block/u_ddr_read_write/dma_rd_data[96]} {u_dw_block/u_ddr_read_write/dma_rd_data[97]} {u_dw_block/u_ddr_read_write/dma_rd_data[98]} {u_dw_block/u_ddr_read_write/dma_rd_data[99]} {u_dw_block/u_ddr_read_write/dma_rd_data[100]} {u_dw_block/u_ddr_read_write/dma_rd_data[101]} {u_dw_block/u_ddr_read_write/dma_rd_data[102]} {u_dw_block/u_ddr_read_write/dma_rd_data[103]} {u_dw_block/u_ddr_read_write/dma_rd_data[104]} {u_dw_block/u_ddr_read_write/dma_rd_data[105]} {u_dw_block/u_ddr_read_write/dma_rd_data[106]} {u_dw_block/u_ddr_read_write/dma_rd_data[107]} {u_dw_block/u_ddr_read_write/dma_rd_data[108]} {u_dw_block/u_ddr_read_write/dma_rd_data[109]} {u_dw_block/u_ddr_read_write/dma_rd_data[110]} {u_dw_block/u_ddr_read_write/dma_rd_data[111]} {u_dw_block/u_ddr_read_write/dma_rd_data[112]} {u_dw_block/u_ddr_read_write/dma_rd_data[113]} {u_dw_block/u_ddr_read_write/dma_rd_data[114]} {u_dw_block/u_ddr_read_write/dma_rd_data[115]} {u_dw_block/u_ddr_read_write/dma_rd_data[116]} {u_dw_block/u_ddr_read_write/dma_rd_data[117]} {u_dw_block/u_ddr_read_write/dma_rd_data[118]} {u_dw_block/u_ddr_read_write/dma_rd_data[119]} {u_dw_block/u_ddr_read_write/dma_rd_data[120]} {u_dw_block/u_ddr_read_write/dma_rd_data[121]} {u_dw_block/u_ddr_read_write/dma_rd_data[122]} {u_dw_block/u_ddr_read_write/dma_rd_data[123]} {u_dw_block/u_ddr_read_write/dma_rd_data[124]} {u_dw_block/u_ddr_read_write/dma_rd_data[125]} {u_dw_block/u_ddr_read_write/dma_rd_data[126]} {u_dw_block/u_ddr_read_write/dma_rd_data[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {u_dw_block/u_ddr_read_write/dma_rd_size[0]} {u_dw_block/u_ddr_read_write/dma_rd_size[1]} {u_dw_block/u_ddr_read_write/dma_rd_size[2]} {u_dw_block/u_ddr_read_write/dma_rd_size[3]} {u_dw_block/u_ddr_read_write/dma_rd_size[4]} {u_dw_block/u_ddr_read_write/dma_rd_size[5]} {u_dw_block/u_ddr_read_write/dma_rd_size[6]} {u_dw_block/u_ddr_read_write/dma_rd_size[7]} {u_dw_block/u_ddr_read_write/dma_rd_size[8]} {u_dw_block/u_ddr_read_write/dma_rd_size[9]} {u_dw_block/u_ddr_read_write/dma_rd_size[10]} {u_dw_block/u_ddr_read_write/dma_rd_size[11]} {u_dw_block/u_ddr_read_write/dma_rd_size[12]} {u_dw_block/u_ddr_read_write/dma_rd_size[13]} {u_dw_block/u_ddr_read_write/dma_rd_size[14]} {u_dw_block/u_ddr_read_write/dma_rd_size[15]} {u_dw_block/u_ddr_read_write/dma_rd_size[16]} {u_dw_block/u_ddr_read_write/dma_rd_size[17]} {u_dw_block/u_ddr_read_write/dma_rd_size[18]} {u_dw_block/u_ddr_read_write/dma_rd_size[19]} {u_dw_block/u_ddr_read_write/dma_rd_size[20]} {u_dw_block/u_ddr_read_write/dma_rd_size[21]} {u_dw_block/u_ddr_read_write/dma_rd_size[22]} {u_dw_block/u_ddr_read_write/dma_rd_size[23]} {u_dw_block/u_ddr_read_write/dma_rd_size[24]} {u_dw_block/u_ddr_read_write/dma_rd_size[25]} {u_dw_block/u_ddr_read_write/dma_rd_size[26]} {u_dw_block/u_ddr_read_write/dma_rd_size[27]} {u_dw_block/u_ddr_read_write/dma_rd_size[28]} {u_dw_block/u_ddr_read_write/dma_rd_size[29]} {u_dw_block/u_ddr_read_write/dma_rd_size[30]} {u_dw_block/u_ddr_read_write/dma_rd_size[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {u_dw_block/u_ddr_read_write/rcur_s[0]} {u_dw_block/u_ddr_read_write/rcur_s[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 512 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {u_dw_block/u_syn_data_fifo/dout[0]} {u_dw_block/u_syn_data_fifo/dout[1]} {u_dw_block/u_syn_data_fifo/dout[2]} {u_dw_block/u_syn_data_fifo/dout[3]} {u_dw_block/u_syn_data_fifo/dout[4]} {u_dw_block/u_syn_data_fifo/dout[5]} {u_dw_block/u_syn_data_fifo/dout[6]} {u_dw_block/u_syn_data_fifo/dout[7]} {u_dw_block/u_syn_data_fifo/dout[8]} {u_dw_block/u_syn_data_fifo/dout[9]} {u_dw_block/u_syn_data_fifo/dout[10]} {u_dw_block/u_syn_data_fifo/dout[11]} {u_dw_block/u_syn_data_fifo/dout[12]} {u_dw_block/u_syn_data_fifo/dout[13]} {u_dw_block/u_syn_data_fifo/dout[14]} {u_dw_block/u_syn_data_fifo/dout[15]} {u_dw_block/u_syn_data_fifo/dout[16]} {u_dw_block/u_syn_data_fifo/dout[17]} {u_dw_block/u_syn_data_fifo/dout[18]} {u_dw_block/u_syn_data_fifo/dout[19]} {u_dw_block/u_syn_data_fifo/dout[20]} {u_dw_block/u_syn_data_fifo/dout[21]} {u_dw_block/u_syn_data_fifo/dout[22]} {u_dw_block/u_syn_data_fifo/dout[23]} {u_dw_block/u_syn_data_fifo/dout[24]} {u_dw_block/u_syn_data_fifo/dout[25]} {u_dw_block/u_syn_data_fifo/dout[26]} {u_dw_block/u_syn_data_fifo/dout[27]} {u_dw_block/u_syn_data_fifo/dout[28]} {u_dw_block/u_syn_data_fifo/dout[29]} {u_dw_block/u_syn_data_fifo/dout[30]} {u_dw_block/u_syn_data_fifo/dout[31]} {u_dw_block/u_syn_data_fifo/dout[32]} {u_dw_block/u_syn_data_fifo/dout[33]} {u_dw_block/u_syn_data_fifo/dout[34]} {u_dw_block/u_syn_data_fifo/dout[35]} {u_dw_block/u_syn_data_fifo/dout[36]} {u_dw_block/u_syn_data_fifo/dout[37]} {u_dw_block/u_syn_data_fifo/dout[38]} {u_dw_block/u_syn_data_fifo/dout[39]} {u_dw_block/u_syn_data_fifo/dout[40]} {u_dw_block/u_syn_data_fifo/dout[41]} {u_dw_block/u_syn_data_fifo/dout[42]} {u_dw_block/u_syn_data_fifo/dout[43]} {u_dw_block/u_syn_data_fifo/dout[44]} {u_dw_block/u_syn_data_fifo/dout[45]} {u_dw_block/u_syn_data_fifo/dout[46]} {u_dw_block/u_syn_data_fifo/dout[47]} {u_dw_block/u_syn_data_fifo/dout[48]} {u_dw_block/u_syn_data_fifo/dout[49]} {u_dw_block/u_syn_data_fifo/dout[50]} {u_dw_block/u_syn_data_fifo/dout[51]} {u_dw_block/u_syn_data_fifo/dout[52]} {u_dw_block/u_syn_data_fifo/dout[53]} {u_dw_block/u_syn_data_fifo/dout[54]} {u_dw_block/u_syn_data_fifo/dout[55]} {u_dw_block/u_syn_data_fifo/dout[56]} {u_dw_block/u_syn_data_fifo/dout[57]} {u_dw_block/u_syn_data_fifo/dout[58]} {u_dw_block/u_syn_data_fifo/dout[59]} {u_dw_block/u_syn_data_fifo/dout[60]} {u_dw_block/u_syn_data_fifo/dout[61]} {u_dw_block/u_syn_data_fifo/dout[62]} {u_dw_block/u_syn_data_fifo/dout[63]} {u_dw_block/u_syn_data_fifo/dout[64]} {u_dw_block/u_syn_data_fifo/dout[65]} {u_dw_block/u_syn_data_fifo/dout[66]} {u_dw_block/u_syn_data_fifo/dout[67]} {u_dw_block/u_syn_data_fifo/dout[68]} {u_dw_block/u_syn_data_fifo/dout[69]} {u_dw_block/u_syn_data_fifo/dout[70]} {u_dw_block/u_syn_data_fifo/dout[71]} {u_dw_block/u_syn_data_fifo/dout[72]} {u_dw_block/u_syn_data_fifo/dout[73]} {u_dw_block/u_syn_data_fifo/dout[74]} {u_dw_block/u_syn_data_fifo/dout[75]} {u_dw_block/u_syn_data_fifo/dout[76]} {u_dw_block/u_syn_data_fifo/dout[77]} {u_dw_block/u_syn_data_fifo/dout[78]} {u_dw_block/u_syn_data_fifo/dout[79]} {u_dw_block/u_syn_data_fifo/dout[80]} {u_dw_block/u_syn_data_fifo/dout[81]} {u_dw_block/u_syn_data_fifo/dout[82]} {u_dw_block/u_syn_data_fifo/dout[83]} {u_dw_block/u_syn_data_fifo/dout[84]} {u_dw_block/u_syn_data_fifo/dout[85]} {u_dw_block/u_syn_data_fifo/dout[86]} {u_dw_block/u_syn_data_fifo/dout[87]} {u_dw_block/u_syn_data_fifo/dout[88]} {u_dw_block/u_syn_data_fifo/dout[89]} {u_dw_block/u_syn_data_fifo/dout[90]} {u_dw_block/u_syn_data_fifo/dout[91]} {u_dw_block/u_syn_data_fifo/dout[92]} {u_dw_block/u_syn_data_fifo/dout[93]} {u_dw_block/u_syn_data_fifo/dout[94]} {u_dw_block/u_syn_data_fifo/dout[95]} {u_dw_block/u_syn_data_fifo/dout[96]} {u_dw_block/u_syn_data_fifo/dout[97]} {u_dw_block/u_syn_data_fifo/dout[98]} {u_dw_block/u_syn_data_fifo/dout[99]} {u_dw_block/u_syn_data_fifo/dout[100]} {u_dw_block/u_syn_data_fifo/dout[101]} {u_dw_block/u_syn_data_fifo/dout[102]} {u_dw_block/u_syn_data_fifo/dout[103]} {u_dw_block/u_syn_data_fifo/dout[104]} {u_dw_block/u_syn_data_fifo/dout[105]} {u_dw_block/u_syn_data_fifo/dout[106]} {u_dw_block/u_syn_data_fifo/dout[107]} {u_dw_block/u_syn_data_fifo/dout[108]} {u_dw_block/u_syn_data_fifo/dout[109]} {u_dw_block/u_syn_data_fifo/dout[110]} {u_dw_block/u_syn_data_fifo/dout[111]} {u_dw_block/u_syn_data_fifo/dout[112]} {u_dw_block/u_syn_data_fifo/dout[113]} {u_dw_block/u_syn_data_fifo/dout[114]} {u_dw_block/u_syn_data_fifo/dout[115]} {u_dw_block/u_syn_data_fifo/dout[116]} {u_dw_block/u_syn_data_fifo/dout[117]} {u_dw_block/u_syn_data_fifo/dout[118]} {u_dw_block/u_syn_data_fifo/dout[119]} {u_dw_block/u_syn_data_fifo/dout[120]} {u_dw_block/u_syn_data_fifo/dout[121]} {u_dw_block/u_syn_data_fifo/dout[122]} {u_dw_block/u_syn_data_fifo/dout[123]} {u_dw_block/u_syn_data_fifo/dout[124]} {u_dw_block/u_syn_data_fifo/dout[125]} {u_dw_block/u_syn_data_fifo/dout[126]} {u_dw_block/u_syn_data_fifo/dout[127]} {u_dw_block/u_syn_data_fifo/dout[128]} {u_dw_block/u_syn_data_fifo/dout[129]} {u_dw_block/u_syn_data_fifo/dout[130]} {u_dw_block/u_syn_data_fifo/dout[131]} {u_dw_block/u_syn_data_fifo/dout[132]} {u_dw_block/u_syn_data_fifo/dout[133]} {u_dw_block/u_syn_data_fifo/dout[134]} {u_dw_block/u_syn_data_fifo/dout[135]} {u_dw_block/u_syn_data_fifo/dout[136]} {u_dw_block/u_syn_data_fifo/dout[137]} {u_dw_block/u_syn_data_fifo/dout[138]} {u_dw_block/u_syn_data_fifo/dout[139]} {u_dw_block/u_syn_data_fifo/dout[140]} {u_dw_block/u_syn_data_fifo/dout[141]} {u_dw_block/u_syn_data_fifo/dout[142]} {u_dw_block/u_syn_data_fifo/dout[143]} {u_dw_block/u_syn_data_fifo/dout[144]} {u_dw_block/u_syn_data_fifo/dout[145]} {u_dw_block/u_syn_data_fifo/dout[146]} {u_dw_block/u_syn_data_fifo/dout[147]} {u_dw_block/u_syn_data_fifo/dout[148]} {u_dw_block/u_syn_data_fifo/dout[149]} {u_dw_block/u_syn_data_fifo/dout[150]} {u_dw_block/u_syn_data_fifo/dout[151]} {u_dw_block/u_syn_data_fifo/dout[152]} {u_dw_block/u_syn_data_fifo/dout[153]} {u_dw_block/u_syn_data_fifo/dout[154]} {u_dw_block/u_syn_data_fifo/dout[155]} {u_dw_block/u_syn_data_fifo/dout[156]} {u_dw_block/u_syn_data_fifo/dout[157]} {u_dw_block/u_syn_data_fifo/dout[158]} {u_dw_block/u_syn_data_fifo/dout[159]} {u_dw_block/u_syn_data_fifo/dout[160]} {u_dw_block/u_syn_data_fifo/dout[161]} {u_dw_block/u_syn_data_fifo/dout[162]} {u_dw_block/u_syn_data_fifo/dout[163]} {u_dw_block/u_syn_data_fifo/dout[164]} {u_dw_block/u_syn_data_fifo/dout[165]} {u_dw_block/u_syn_data_fifo/dout[166]} {u_dw_block/u_syn_data_fifo/dout[167]} {u_dw_block/u_syn_data_fifo/dout[168]} {u_dw_block/u_syn_data_fifo/dout[169]} {u_dw_block/u_syn_data_fifo/dout[170]} {u_dw_block/u_syn_data_fifo/dout[171]} {u_dw_block/u_syn_data_fifo/dout[172]} {u_dw_block/u_syn_data_fifo/dout[173]} {u_dw_block/u_syn_data_fifo/dout[174]} {u_dw_block/u_syn_data_fifo/dout[175]} {u_dw_block/u_syn_data_fifo/dout[176]} {u_dw_block/u_syn_data_fifo/dout[177]} {u_dw_block/u_syn_data_fifo/dout[178]} {u_dw_block/u_syn_data_fifo/dout[179]} {u_dw_block/u_syn_data_fifo/dout[180]} {u_dw_block/u_syn_data_fifo/dout[181]} {u_dw_block/u_syn_data_fifo/dout[182]} {u_dw_block/u_syn_data_fifo/dout[183]} {u_dw_block/u_syn_data_fifo/dout[184]} {u_dw_block/u_syn_data_fifo/dout[185]} {u_dw_block/u_syn_data_fifo/dout[186]} {u_dw_block/u_syn_data_fifo/dout[187]} {u_dw_block/u_syn_data_fifo/dout[188]} {u_dw_block/u_syn_data_fifo/dout[189]} {u_dw_block/u_syn_data_fifo/dout[190]} {u_dw_block/u_syn_data_fifo/dout[191]} {u_dw_block/u_syn_data_fifo/dout[192]} {u_dw_block/u_syn_data_fifo/dout[193]} {u_dw_block/u_syn_data_fifo/dout[194]} {u_dw_block/u_syn_data_fifo/dout[195]} {u_dw_block/u_syn_data_fifo/dout[196]} {u_dw_block/u_syn_data_fifo/dout[197]} {u_dw_block/u_syn_data_fifo/dout[198]} {u_dw_block/u_syn_data_fifo/dout[199]} {u_dw_block/u_syn_data_fifo/dout[200]} {u_dw_block/u_syn_data_fifo/dout[201]} {u_dw_block/u_syn_data_fifo/dout[202]} {u_dw_block/u_syn_data_fifo/dout[203]} {u_dw_block/u_syn_data_fifo/dout[204]} {u_dw_block/u_syn_data_fifo/dout[205]} {u_dw_block/u_syn_data_fifo/dout[206]} {u_dw_block/u_syn_data_fifo/dout[207]} {u_dw_block/u_syn_data_fifo/dout[208]} {u_dw_block/u_syn_data_fifo/dout[209]} {u_dw_block/u_syn_data_fifo/dout[210]} {u_dw_block/u_syn_data_fifo/dout[211]} {u_dw_block/u_syn_data_fifo/dout[212]} {u_dw_block/u_syn_data_fifo/dout[213]} {u_dw_block/u_syn_data_fifo/dout[214]} {u_dw_block/u_syn_data_fifo/dout[215]} {u_dw_block/u_syn_data_fifo/dout[216]} {u_dw_block/u_syn_data_fifo/dout[217]} {u_dw_block/u_syn_data_fifo/dout[218]} {u_dw_block/u_syn_data_fifo/dout[219]} {u_dw_block/u_syn_data_fifo/dout[220]} {u_dw_block/u_syn_data_fifo/dout[221]} {u_dw_block/u_syn_data_fifo/dout[222]} {u_dw_block/u_syn_data_fifo/dout[223]} {u_dw_block/u_syn_data_fifo/dout[224]} {u_dw_block/u_syn_data_fifo/dout[225]} {u_dw_block/u_syn_data_fifo/dout[226]} {u_dw_block/u_syn_data_fifo/dout[227]} {u_dw_block/u_syn_data_fifo/dout[228]} {u_dw_block/u_syn_data_fifo/dout[229]} {u_dw_block/u_syn_data_fifo/dout[230]} {u_dw_block/u_syn_data_fifo/dout[231]} {u_dw_block/u_syn_data_fifo/dout[232]} {u_dw_block/u_syn_data_fifo/dout[233]} {u_dw_block/u_syn_data_fifo/dout[234]} {u_dw_block/u_syn_data_fifo/dout[235]} {u_dw_block/u_syn_data_fifo/dout[236]} {u_dw_block/u_syn_data_fifo/dout[237]} {u_dw_block/u_syn_data_fifo/dout[238]} {u_dw_block/u_syn_data_fifo/dout[239]} {u_dw_block/u_syn_data_fifo/dout[240]} {u_dw_block/u_syn_data_fifo/dout[241]} {u_dw_block/u_syn_data_fifo/dout[242]} {u_dw_block/u_syn_data_fifo/dout[243]} {u_dw_block/u_syn_data_fifo/dout[244]} {u_dw_block/u_syn_data_fifo/dout[245]} {u_dw_block/u_syn_data_fifo/dout[246]} {u_dw_block/u_syn_data_fifo/dout[247]} {u_dw_block/u_syn_data_fifo/dout[248]} {u_dw_block/u_syn_data_fifo/dout[249]} {u_dw_block/u_syn_data_fifo/dout[250]} {u_dw_block/u_syn_data_fifo/dout[251]} {u_dw_block/u_syn_data_fifo/dout[252]} {u_dw_block/u_syn_data_fifo/dout[253]} {u_dw_block/u_syn_data_fifo/dout[254]} {u_dw_block/u_syn_data_fifo/dout[255]} {u_dw_block/u_syn_data_fifo/dout[256]} {u_dw_block/u_syn_data_fifo/dout[257]} {u_dw_block/u_syn_data_fifo/dout[258]} {u_dw_block/u_syn_data_fifo/dout[259]} {u_dw_block/u_syn_data_fifo/dout[260]} {u_dw_block/u_syn_data_fifo/dout[261]} {u_dw_block/u_syn_data_fifo/dout[262]} {u_dw_block/u_syn_data_fifo/dout[263]} {u_dw_block/u_syn_data_fifo/dout[264]} {u_dw_block/u_syn_data_fifo/dout[265]} {u_dw_block/u_syn_data_fifo/dout[266]} {u_dw_block/u_syn_data_fifo/dout[267]} {u_dw_block/u_syn_data_fifo/dout[268]} {u_dw_block/u_syn_data_fifo/dout[269]} {u_dw_block/u_syn_data_fifo/dout[270]} {u_dw_block/u_syn_data_fifo/dout[271]} {u_dw_block/u_syn_data_fifo/dout[272]} {u_dw_block/u_syn_data_fifo/dout[273]} {u_dw_block/u_syn_data_fifo/dout[274]} {u_dw_block/u_syn_data_fifo/dout[275]} {u_dw_block/u_syn_data_fifo/dout[276]} {u_dw_block/u_syn_data_fifo/dout[277]} {u_dw_block/u_syn_data_fifo/dout[278]} {u_dw_block/u_syn_data_fifo/dout[279]} {u_dw_block/u_syn_data_fifo/dout[280]} {u_dw_block/u_syn_data_fifo/dout[281]} {u_dw_block/u_syn_data_fifo/dout[282]} {u_dw_block/u_syn_data_fifo/dout[283]} {u_dw_block/u_syn_data_fifo/dout[284]} {u_dw_block/u_syn_data_fifo/dout[285]} {u_dw_block/u_syn_data_fifo/dout[286]} {u_dw_block/u_syn_data_fifo/dout[287]} {u_dw_block/u_syn_data_fifo/dout[288]} {u_dw_block/u_syn_data_fifo/dout[289]} {u_dw_block/u_syn_data_fifo/dout[290]} {u_dw_block/u_syn_data_fifo/dout[291]} {u_dw_block/u_syn_data_fifo/dout[292]} {u_dw_block/u_syn_data_fifo/dout[293]} {u_dw_block/u_syn_data_fifo/dout[294]} {u_dw_block/u_syn_data_fifo/dout[295]} {u_dw_block/u_syn_data_fifo/dout[296]} {u_dw_block/u_syn_data_fifo/dout[297]} {u_dw_block/u_syn_data_fifo/dout[298]} {u_dw_block/u_syn_data_fifo/dout[299]} {u_dw_block/u_syn_data_fifo/dout[300]} {u_dw_block/u_syn_data_fifo/dout[301]} {u_dw_block/u_syn_data_fifo/dout[302]} {u_dw_block/u_syn_data_fifo/dout[303]} {u_dw_block/u_syn_data_fifo/dout[304]} {u_dw_block/u_syn_data_fifo/dout[305]} {u_dw_block/u_syn_data_fifo/dout[306]} {u_dw_block/u_syn_data_fifo/dout[307]} {u_dw_block/u_syn_data_fifo/dout[308]} {u_dw_block/u_syn_data_fifo/dout[309]} {u_dw_block/u_syn_data_fifo/dout[310]} {u_dw_block/u_syn_data_fifo/dout[311]} {u_dw_block/u_syn_data_fifo/dout[312]} {u_dw_block/u_syn_data_fifo/dout[313]} {u_dw_block/u_syn_data_fifo/dout[314]} {u_dw_block/u_syn_data_fifo/dout[315]} {u_dw_block/u_syn_data_fifo/dout[316]} {u_dw_block/u_syn_data_fifo/dout[317]} {u_dw_block/u_syn_data_fifo/dout[318]} {u_dw_block/u_syn_data_fifo/dout[319]} {u_dw_block/u_syn_data_fifo/dout[320]} {u_dw_block/u_syn_data_fifo/dout[321]} {u_dw_block/u_syn_data_fifo/dout[322]} {u_dw_block/u_syn_data_fifo/dout[323]} {u_dw_block/u_syn_data_fifo/dout[324]} {u_dw_block/u_syn_data_fifo/dout[325]} {u_dw_block/u_syn_data_fifo/dout[326]} {u_dw_block/u_syn_data_fifo/dout[327]} {u_dw_block/u_syn_data_fifo/dout[328]} {u_dw_block/u_syn_data_fifo/dout[329]} {u_dw_block/u_syn_data_fifo/dout[330]} {u_dw_block/u_syn_data_fifo/dout[331]} {u_dw_block/u_syn_data_fifo/dout[332]} {u_dw_block/u_syn_data_fifo/dout[333]} {u_dw_block/u_syn_data_fifo/dout[334]} {u_dw_block/u_syn_data_fifo/dout[335]} {u_dw_block/u_syn_data_fifo/dout[336]} {u_dw_block/u_syn_data_fifo/dout[337]} {u_dw_block/u_syn_data_fifo/dout[338]} {u_dw_block/u_syn_data_fifo/dout[339]} {u_dw_block/u_syn_data_fifo/dout[340]} {u_dw_block/u_syn_data_fifo/dout[341]} {u_dw_block/u_syn_data_fifo/dout[342]} {u_dw_block/u_syn_data_fifo/dout[343]} {u_dw_block/u_syn_data_fifo/dout[344]} {u_dw_block/u_syn_data_fifo/dout[345]} {u_dw_block/u_syn_data_fifo/dout[346]} {u_dw_block/u_syn_data_fifo/dout[347]} {u_dw_block/u_syn_data_fifo/dout[348]} {u_dw_block/u_syn_data_fifo/dout[349]} {u_dw_block/u_syn_data_fifo/dout[350]} {u_dw_block/u_syn_data_fifo/dout[351]} {u_dw_block/u_syn_data_fifo/dout[352]} {u_dw_block/u_syn_data_fifo/dout[353]} {u_dw_block/u_syn_data_fifo/dout[354]} {u_dw_block/u_syn_data_fifo/dout[355]} {u_dw_block/u_syn_data_fifo/dout[356]} {u_dw_block/u_syn_data_fifo/dout[357]} {u_dw_block/u_syn_data_fifo/dout[358]} {u_dw_block/u_syn_data_fifo/dout[359]} {u_dw_block/u_syn_data_fifo/dout[360]} {u_dw_block/u_syn_data_fifo/dout[361]} {u_dw_block/u_syn_data_fifo/dout[362]} {u_dw_block/u_syn_data_fifo/dout[363]} {u_dw_block/u_syn_data_fifo/dout[364]} {u_dw_block/u_syn_data_fifo/dout[365]} {u_dw_block/u_syn_data_fifo/dout[366]} {u_dw_block/u_syn_data_fifo/dout[367]} {u_dw_block/u_syn_data_fifo/dout[368]} {u_dw_block/u_syn_data_fifo/dout[369]} {u_dw_block/u_syn_data_fifo/dout[370]} {u_dw_block/u_syn_data_fifo/dout[371]} {u_dw_block/u_syn_data_fifo/dout[372]} {u_dw_block/u_syn_data_fifo/dout[373]} {u_dw_block/u_syn_data_fifo/dout[374]} {u_dw_block/u_syn_data_fifo/dout[375]} {u_dw_block/u_syn_data_fifo/dout[376]} {u_dw_block/u_syn_data_fifo/dout[377]} {u_dw_block/u_syn_data_fifo/dout[378]} {u_dw_block/u_syn_data_fifo/dout[379]} {u_dw_block/u_syn_data_fifo/dout[380]} {u_dw_block/u_syn_data_fifo/dout[381]} {u_dw_block/u_syn_data_fifo/dout[382]} {u_dw_block/u_syn_data_fifo/dout[383]} {u_dw_block/u_syn_data_fifo/dout[384]} {u_dw_block/u_syn_data_fifo/dout[385]} {u_dw_block/u_syn_data_fifo/dout[386]} {u_dw_block/u_syn_data_fifo/dout[387]} {u_dw_block/u_syn_data_fifo/dout[388]} {u_dw_block/u_syn_data_fifo/dout[389]} {u_dw_block/u_syn_data_fifo/dout[390]} {u_dw_block/u_syn_data_fifo/dout[391]} {u_dw_block/u_syn_data_fifo/dout[392]} {u_dw_block/u_syn_data_fifo/dout[393]} {u_dw_block/u_syn_data_fifo/dout[394]} {u_dw_block/u_syn_data_fifo/dout[395]} {u_dw_block/u_syn_data_fifo/dout[396]} {u_dw_block/u_syn_data_fifo/dout[397]} {u_dw_block/u_syn_data_fifo/dout[398]} {u_dw_block/u_syn_data_fifo/dout[399]} {u_dw_block/u_syn_data_fifo/dout[400]} {u_dw_block/u_syn_data_fifo/dout[401]} {u_dw_block/u_syn_data_fifo/dout[402]} {u_dw_block/u_syn_data_fifo/dout[403]} {u_dw_block/u_syn_data_fifo/dout[404]} {u_dw_block/u_syn_data_fifo/dout[405]} {u_dw_block/u_syn_data_fifo/dout[406]} {u_dw_block/u_syn_data_fifo/dout[407]} {u_dw_block/u_syn_data_fifo/dout[408]} {u_dw_block/u_syn_data_fifo/dout[409]} {u_dw_block/u_syn_data_fifo/dout[410]} {u_dw_block/u_syn_data_fifo/dout[411]} {u_dw_block/u_syn_data_fifo/dout[412]} {u_dw_block/u_syn_data_fifo/dout[413]} {u_dw_block/u_syn_data_fifo/dout[414]} {u_dw_block/u_syn_data_fifo/dout[415]} {u_dw_block/u_syn_data_fifo/dout[416]} {u_dw_block/u_syn_data_fifo/dout[417]} {u_dw_block/u_syn_data_fifo/dout[418]} {u_dw_block/u_syn_data_fifo/dout[419]} {u_dw_block/u_syn_data_fifo/dout[420]} {u_dw_block/u_syn_data_fifo/dout[421]} {u_dw_block/u_syn_data_fifo/dout[422]} {u_dw_block/u_syn_data_fifo/dout[423]} {u_dw_block/u_syn_data_fifo/dout[424]} {u_dw_block/u_syn_data_fifo/dout[425]} {u_dw_block/u_syn_data_fifo/dout[426]} {u_dw_block/u_syn_data_fifo/dout[427]} {u_dw_block/u_syn_data_fifo/dout[428]} {u_dw_block/u_syn_data_fifo/dout[429]} {u_dw_block/u_syn_data_fifo/dout[430]} {u_dw_block/u_syn_data_fifo/dout[431]} {u_dw_block/u_syn_data_fifo/dout[432]} {u_dw_block/u_syn_data_fifo/dout[433]} {u_dw_block/u_syn_data_fifo/dout[434]} {u_dw_block/u_syn_data_fifo/dout[435]} {u_dw_block/u_syn_data_fifo/dout[436]} {u_dw_block/u_syn_data_fifo/dout[437]} {u_dw_block/u_syn_data_fifo/dout[438]} {u_dw_block/u_syn_data_fifo/dout[439]} {u_dw_block/u_syn_data_fifo/dout[440]} {u_dw_block/u_syn_data_fifo/dout[441]} {u_dw_block/u_syn_data_fifo/dout[442]} {u_dw_block/u_syn_data_fifo/dout[443]} {u_dw_block/u_syn_data_fifo/dout[444]} {u_dw_block/u_syn_data_fifo/dout[445]} {u_dw_block/u_syn_data_fifo/dout[446]} {u_dw_block/u_syn_data_fifo/dout[447]} {u_dw_block/u_syn_data_fifo/dout[448]} {u_dw_block/u_syn_data_fifo/dout[449]} {u_dw_block/u_syn_data_fifo/dout[450]} {u_dw_block/u_syn_data_fifo/dout[451]} {u_dw_block/u_syn_data_fifo/dout[452]} {u_dw_block/u_syn_data_fifo/dout[453]} {u_dw_block/u_syn_data_fifo/dout[454]} {u_dw_block/u_syn_data_fifo/dout[455]} {u_dw_block/u_syn_data_fifo/dout[456]} {u_dw_block/u_syn_data_fifo/dout[457]} {u_dw_block/u_syn_data_fifo/dout[458]} {u_dw_block/u_syn_data_fifo/dout[459]} {u_dw_block/u_syn_data_fifo/dout[460]} {u_dw_block/u_syn_data_fifo/dout[461]} {u_dw_block/u_syn_data_fifo/dout[462]} {u_dw_block/u_syn_data_fifo/dout[463]} {u_dw_block/u_syn_data_fifo/dout[464]} {u_dw_block/u_syn_data_fifo/dout[465]} {u_dw_block/u_syn_data_fifo/dout[466]} {u_dw_block/u_syn_data_fifo/dout[467]} {u_dw_block/u_syn_data_fifo/dout[468]} {u_dw_block/u_syn_data_fifo/dout[469]} {u_dw_block/u_syn_data_fifo/dout[470]} {u_dw_block/u_syn_data_fifo/dout[471]} {u_dw_block/u_syn_data_fifo/dout[472]} {u_dw_block/u_syn_data_fifo/dout[473]} {u_dw_block/u_syn_data_fifo/dout[474]} {u_dw_block/u_syn_data_fifo/dout[475]} {u_dw_block/u_syn_data_fifo/dout[476]} {u_dw_block/u_syn_data_fifo/dout[477]} {u_dw_block/u_syn_data_fifo/dout[478]} {u_dw_block/u_syn_data_fifo/dout[479]} {u_dw_block/u_syn_data_fifo/dout[480]} {u_dw_block/u_syn_data_fifo/dout[481]} {u_dw_block/u_syn_data_fifo/dout[482]} {u_dw_block/u_syn_data_fifo/dout[483]} {u_dw_block/u_syn_data_fifo/dout[484]} {u_dw_block/u_syn_data_fifo/dout[485]} {u_dw_block/u_syn_data_fifo/dout[486]} {u_dw_block/u_syn_data_fifo/dout[487]} {u_dw_block/u_syn_data_fifo/dout[488]} {u_dw_block/u_syn_data_fifo/dout[489]} {u_dw_block/u_syn_data_fifo/dout[490]} {u_dw_block/u_syn_data_fifo/dout[491]} {u_dw_block/u_syn_data_fifo/dout[492]} {u_dw_block/u_syn_data_fifo/dout[493]} {u_dw_block/u_syn_data_fifo/dout[494]} {u_dw_block/u_syn_data_fifo/dout[495]} {u_dw_block/u_syn_data_fifo/dout[496]} {u_dw_block/u_syn_data_fifo/dout[497]} {u_dw_block/u_syn_data_fifo/dout[498]} {u_dw_block/u_syn_data_fifo/dout[499]} {u_dw_block/u_syn_data_fifo/dout[500]} {u_dw_block/u_syn_data_fifo/dout[501]} {u_dw_block/u_syn_data_fifo/dout[502]} {u_dw_block/u_syn_data_fifo/dout[503]} {u_dw_block/u_syn_data_fifo/dout[504]} {u_dw_block/u_syn_data_fifo/dout[505]} {u_dw_block/u_syn_data_fifo/dout[506]} {u_dw_block/u_syn_data_fifo/dout[507]} {u_dw_block/u_syn_data_fifo/dout[508]} {u_dw_block/u_syn_data_fifo/dout[509]} {u_dw_block/u_syn_data_fifo/dout[510]} {u_dw_block/u_syn_data_fifo/dout[511]} ]]
create_debug_port u_ila_0 probe
set_property port_width 20 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {u_main_con/cnt_2[0]} {u_main_con/cnt_2[1]} {u_main_con/cnt_2[2]} {u_main_con/cnt_2[3]} {u_main_con/cnt_2[4]} {u_main_con/cnt_2[5]} {u_main_con/cnt_2[6]} {u_main_con/cnt_2[7]} {u_main_con/cnt_2[8]} {u_main_con/cnt_2[9]} {u_main_con/cnt_2[10]} {u_main_con/cnt_2[11]} {u_main_con/cnt_2[12]} {u_main_con/cnt_2[13]} {u_main_con/cnt_2[14]} {u_main_con/cnt_2[15]} {u_main_con/cnt_2[16]} {u_main_con/cnt_2[17]} {u_main_con/cnt_2[18]} {u_main_con/cnt_2[19]} ]]
create_debug_port u_ila_0 probe
set_property port_width 20 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {u_main_con/cnt_3[0]} {u_main_con/cnt_3[1]} {u_main_con/cnt_3[2]} {u_main_con/cnt_3[3]} {u_main_con/cnt_3[4]} {u_main_con/cnt_3[5]} {u_main_con/cnt_3[6]} {u_main_con/cnt_3[7]} {u_main_con/cnt_3[8]} {u_main_con/cnt_3[9]} {u_main_con/cnt_3[10]} {u_main_con/cnt_3[11]} {u_main_con/cnt_3[12]} {u_main_con/cnt_3[13]} {u_main_con/cnt_3[14]} {u_main_con/cnt_3[15]} {u_main_con/cnt_3[16]} {u_main_con/cnt_3[17]} {u_main_con/cnt_3[18]} {u_main_con/cnt_3[19]} ]]
create_debug_port u_ila_0 probe
set_property port_width 20 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {u_main_con/cnt_1[0]} {u_main_con/cnt_1[1]} {u_main_con/cnt_1[2]} {u_main_con/cnt_1[3]} {u_main_con/cnt_1[4]} {u_main_con/cnt_1[5]} {u_main_con/cnt_1[6]} {u_main_con/cnt_1[7]} {u_main_con/cnt_1[8]} {u_main_con/cnt_1[9]} {u_main_con/cnt_1[10]} {u_main_con/cnt_1[11]} {u_main_con/cnt_1[12]} {u_main_con/cnt_1[13]} {u_main_con/cnt_1[14]} {u_main_con/cnt_1[15]} {u_main_con/cnt_1[16]} {u_main_con/cnt_1[17]} {u_main_con/cnt_1[18]} {u_main_con/cnt_1[19]} ]]
create_debug_port u_ila_0 probe
set_property port_width 20 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {u_main_con/cnt_4[0]} {u_main_con/cnt_4[1]} {u_main_con/cnt_4[2]} {u_main_con/cnt_4[3]} {u_main_con/cnt_4[4]} {u_main_con/cnt_4[5]} {u_main_con/cnt_4[6]} {u_main_con/cnt_4[7]} {u_main_con/cnt_4[8]} {u_main_con/cnt_4[9]} {u_main_con/cnt_4[10]} {u_main_con/cnt_4[11]} {u_main_con/cnt_4[12]} {u_main_con/cnt_4[13]} {u_main_con/cnt_4[14]} {u_main_con/cnt_4[15]} {u_main_con/cnt_4[16]} {u_main_con/cnt_4[17]} {u_main_con/cnt_4[18]} {u_main_con/cnt_4[19]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list u_dw_block/u_ddr_read_write/dma_rd_areq ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list u_dw_block/u_ddr_read_write/dma_rd_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list u_dw_block/u_ddr_read_write/dma_rd_last ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list u_main_con/intr_finish ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list u_dw_block/u_ddr_read_write/merge_wr_rdy ]]
reset_run synth_1
save_constraints -force
launch_runs impl_1_copy_1 -jobs 6
wait_on_run impl_1_copy_1
close_design
open_run impl_1_copy_1
launch_runs impl_1_copy_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1_copy_1
reset_run impl_1_copy_1 -prev_step 
launch_runs impl_1_copy_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1_copy_1
close_design
write_hw_platform -fixed -include_bit -force -file C:/Users/wwwka/Desktop/my_cnn/denoise/ccnn_top.xsa
close_project
open_project C:/Users/wwwka/Desktop/my_cnn/project_1/project_1.xpr
file mkdir C:/Users/wwwka/Desktop/my_cnn/project_1/project_1.srcs/sources_1/new
close [ open C:/Users/wwwka/Desktop/my_cnn/project_1/project_1.srcs/sources_1/new/a.v w ]
add_files C:/Users/wwwka/Desktop/my_cnn/project_1/project_1.srcs/sources_1/new/a.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/wwwka/Desktop/my_cnn/project_1/project_1.srcs/sources_1/new/a.v] -no_script -reset -force -quiet
remove_files  C:/Users/wwwka/Desktop/my_cnn/project_1/project_1.srcs/sources_1/new/a.v
close [ open C:/Users/wwwka/Desktop/my_cnn/project_1/project_1.srcs/sources_1/new/my_test.v w ]
add_files C:/Users/wwwka/Desktop/my_cnn/project_1/project_1.srcs/sources_1/new/my_test.v
launch_simulation
source tb.tcl
current_wave_config {Untitled 1}
add_wave {{/tb/u_my_test}} 
restart
run all
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
close_sim
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
