Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Sep 21 18:41:28 2021
| Host         : DESKTOP-21NJNHC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (112)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (112)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: SM/decoder_in_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SM/decoder_in_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SM/decoder_in_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SM/decoder_in_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SM/decoder_in_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SM/decoder_in_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SM/decoder_in_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SM/decoder_in_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SM/decoder_in_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SM/decoder_in_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SM/decoder_in_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SM/decoder_in_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SM/decoder_in_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SM/decoder_in_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SM/decoder_in_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SM/decoder_in_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.204        0.000                      0                  232        0.139        0.000                      0                  232        4.500        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.204        0.000                      0                  184        0.139        0.000                      0                  184        4.500        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.074        0.000                      0                   48        0.466        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 SM/myTimer/ms_ticks_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/stop_time_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 1.200ns (15.804%)  route 6.393ns (84.196%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.709     5.311    SM/myTimer/CLK
    SLICE_X7Y100         FDCE                                         r  SM/myTimer/ms_ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  SM/myTimer/ms_ticks_reg[14]/Q
                         net (fo=18, routed)          1.251     7.018    SM/myTimer/ms_ticks_reg_n_0_[14]
    SLICE_X11Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.142 r  SM/myTimer/stop_time[15]_i_31/O
                         net (fo=8, routed)           0.732     7.875    SM/myTimer/stop_time[15]_i_31_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.999 r  SM/myTimer/stop_time[15]_i_24/O
                         net (fo=9, routed)           0.712     8.711    SM/myTimer/stop_time[15]_i_24_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.835 r  SM/myTimer/stop_time[7]_i_12/O
                         net (fo=5, routed)           1.144     9.979    SM/myTimer/stop_time[7]_i_12_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124    10.103 r  SM/myTimer/stop_time[7]_i_3/O
                         net (fo=10, routed)          0.991    11.094    SM/myTimer/stop_time[7]_i_3_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.124    11.218 r  SM/myTimer/stop_time[15]_i_3/O
                         net (fo=4, routed)           0.883    12.101    SM/myTimer/stop_time[15]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    12.225 r  SM/myTimer/stop_time[15]_i_2/O
                         net (fo=2, routed)           0.679    12.904    SM/bin_to_dec[15]
    SLICE_X7Y94          FDRE                                         r  SM/stop_time_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.603    15.026    SM/CLK
    SLICE_X7Y94          FDRE                                         r  SM/stop_time_reg[15]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X7Y94          FDRE (Setup_fdre_C_D)       -0.062    15.108    SM/stop_time_reg[15]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -12.904    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 SM/myTimer/ms_ticks_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/decoder_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 1.324ns (17.376%)  route 6.296ns (82.624%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.709     5.311    SM/myTimer/CLK
    SLICE_X7Y100         FDCE                                         r  SM/myTimer/ms_ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  SM/myTimer/ms_ticks_reg[14]/Q
                         net (fo=18, routed)          1.251     7.018    SM/myTimer/ms_ticks_reg_n_0_[14]
    SLICE_X11Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.142 r  SM/myTimer/stop_time[15]_i_31/O
                         net (fo=8, routed)           0.732     7.875    SM/myTimer/stop_time[15]_i_31_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.999 r  SM/myTimer/stop_time[15]_i_24/O
                         net (fo=9, routed)           0.712     8.711    SM/myTimer/stop_time[15]_i_24_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.835 r  SM/myTimer/stop_time[7]_i_12/O
                         net (fo=5, routed)           1.144     9.979    SM/myTimer/stop_time[7]_i_12_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124    10.103 r  SM/myTimer/stop_time[7]_i_3/O
                         net (fo=10, routed)          0.991    11.094    SM/myTimer/stop_time[7]_i_3_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.124    11.218 r  SM/myTimer/stop_time[15]_i_3/O
                         net (fo=4, routed)           0.883    12.101    SM/myTimer/stop_time[15]_i_3_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    12.225 r  SM/myTimer/stop_time[15]_i_2/O
                         net (fo=2, routed)           0.582    12.807    SM/myTimer/bin_to_dec[14]
    SLICE_X6Y94          LUT5 (Prop_lut5_I1_O)        0.124    12.931 r  SM/myTimer/decoder_in[15]_i_2/O
                         net (fo=1, routed)           0.000    12.931    SM/p_1_in[15]
    SLICE_X6Y94          FDRE                                         r  SM/decoder_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.603    15.026    SM/CLK
    SLICE_X6Y94          FDRE                                         r  SM/decoder_in_reg[15]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X6Y94          FDRE (Setup_fdre_C_D)        0.079    15.249    SM/decoder_in_reg[15]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -12.931    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 SM/myTimer/ms_ticks_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/stop_time_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 1.324ns (17.858%)  route 6.090ns (82.142%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.709     5.311    SM/myTimer/CLK
    SLICE_X7Y100         FDCE                                         r  SM/myTimer/ms_ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  SM/myTimer/ms_ticks_reg[14]/Q
                         net (fo=18, routed)          1.251     7.018    SM/myTimer/ms_ticks_reg_n_0_[14]
    SLICE_X11Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.142 r  SM/myTimer/stop_time[15]_i_31/O
                         net (fo=8, routed)           0.732     7.875    SM/myTimer/stop_time[15]_i_31_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.999 r  SM/myTimer/stop_time[15]_i_24/O
                         net (fo=9, routed)           0.712     8.711    SM/myTimer/stop_time[15]_i_24_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.835 r  SM/myTimer/stop_time[7]_i_12/O
                         net (fo=5, routed)           1.144     9.979    SM/myTimer/stop_time[7]_i_12_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124    10.103 r  SM/myTimer/stop_time[7]_i_3/O
                         net (fo=10, routed)          0.991    11.094    SM/myTimer/stop_time[7]_i_3_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.124    11.218 r  SM/myTimer/stop_time[15]_i_3/O
                         net (fo=4, routed)           0.613    11.831    SM/myTimer/stop_time[15]_i_3_n_0
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.124    11.955 r  SM/myTimer/stop_time[11]_i_4/O
                         net (fo=4, routed)           0.647    12.602    SM/myTimer/stop_time[11]_i_4_n_0
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.124    12.726 r  SM/myTimer/stop_time[10]_i_1/O
                         net (fo=1, routed)           0.000    12.726    SM/bin_to_dec[10]
    SLICE_X9Y95          FDRE                                         r  SM/stop_time_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.524    14.947    SM/CLK
    SLICE_X9Y95          FDRE                                         r  SM/stop_time_reg[10]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.029    15.120    SM/stop_time_reg[10]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 SM/myTimer/ms_ticks_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/stop_time_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 1.318ns (17.791%)  route 6.090ns (82.209%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.709     5.311    SM/myTimer/CLK
    SLICE_X7Y100         FDCE                                         r  SM/myTimer/ms_ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  SM/myTimer/ms_ticks_reg[14]/Q
                         net (fo=18, routed)          1.251     7.018    SM/myTimer/ms_ticks_reg_n_0_[14]
    SLICE_X11Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.142 r  SM/myTimer/stop_time[15]_i_31/O
                         net (fo=8, routed)           0.732     7.875    SM/myTimer/stop_time[15]_i_31_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.999 r  SM/myTimer/stop_time[15]_i_24/O
                         net (fo=9, routed)           0.712     8.711    SM/myTimer/stop_time[15]_i_24_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.835 r  SM/myTimer/stop_time[7]_i_12/O
                         net (fo=5, routed)           1.144     9.979    SM/myTimer/stop_time[7]_i_12_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124    10.103 r  SM/myTimer/stop_time[7]_i_3/O
                         net (fo=10, routed)          0.991    11.094    SM/myTimer/stop_time[7]_i_3_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.124    11.218 r  SM/myTimer/stop_time[15]_i_3/O
                         net (fo=4, routed)           0.613    11.831    SM/myTimer/stop_time[15]_i_3_n_0
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.124    11.955 r  SM/myTimer/stop_time[11]_i_4/O
                         net (fo=4, routed)           0.647    12.602    SM/myTimer/stop_time[11]_i_4_n_0
    SLICE_X9Y95          LUT4 (Prop_lut4_I3_O)        0.118    12.720 r  SM/myTimer/stop_time[11]_i_1/O
                         net (fo=1, routed)           0.000    12.720    SM/bin_to_dec[11]
    SLICE_X9Y95          FDRE                                         r  SM/stop_time_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.524    14.947    SM/CLK
    SLICE_X9Y95          FDRE                                         r  SM/stop_time_reg[11]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.075    15.166    SM/stop_time_reg[11]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -12.720    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 SM/myTimer/ms_ticks_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/stop_time_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 1.200ns (16.611%)  route 6.024ns (83.389%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.709     5.311    SM/myTimer/CLK
    SLICE_X7Y100         FDCE                                         r  SM/myTimer/ms_ticks_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  SM/myTimer/ms_ticks_reg[13]/Q
                         net (fo=18, routed)          1.242     7.009    SM/myTimer/ms_ticks_reg_n_0_[13]
    SLICE_X11Y98         LUT6 (Prop_lut6_I1_O)        0.124     7.133 r  SM/myTimer/stop_time[7]_i_17/O
                         net (fo=8, routed)           0.776     7.909    SM/myTimer/stop_time[7]_i_17_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.033 r  SM/myTimer/stop_time[15]_i_25/O
                         net (fo=11, routed)          0.891     8.924    SM/myTimer/stop_time[15]_i_25_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I0_O)        0.124     9.048 f  SM/myTimer/stop_time[7]_i_14/O
                         net (fo=4, routed)           0.842     9.890    SM/myTimer/stop_time[7]_i_14_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.014 r  SM/myTimer/stop_time[15]_i_13/O
                         net (fo=8, routed)           1.044    11.058    SM/myTimer/stop_time[15]_i_13_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.124    11.182 r  SM/myTimer/stop_time[15]_i_8/O
                         net (fo=3, routed)           0.645    11.827    SM/myTimer/stop_time[15]_i_8_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.951 r  SM/myTimer/stop_time[13]_i_1/O
                         net (fo=2, routed)           0.585    12.536    SM/bin_to_dec[13]
    SLICE_X7Y94          FDRE                                         r  SM/stop_time_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.603    15.026    SM/CLK
    SLICE_X7Y94          FDRE                                         r  SM/stop_time_reg[13]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X7Y94          FDRE (Setup_fdre_C_D)       -0.093    15.077    SM/stop_time_reg[13]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 SM/myTimer/ms_ticks_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/decoder_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.314ns  (logic 1.324ns (18.101%)  route 5.990ns (81.899%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.709     5.311    SM/myTimer/CLK
    SLICE_X7Y100         FDCE                                         r  SM/myTimer/ms_ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  SM/myTimer/ms_ticks_reg[14]/Q
                         net (fo=18, routed)          1.251     7.018    SM/myTimer/ms_ticks_reg_n_0_[14]
    SLICE_X11Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.142 r  SM/myTimer/stop_time[15]_i_31/O
                         net (fo=8, routed)           0.732     7.875    SM/myTimer/stop_time[15]_i_31_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.999 r  SM/myTimer/stop_time[15]_i_24/O
                         net (fo=9, routed)           0.712     8.711    SM/myTimer/stop_time[15]_i_24_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.835 r  SM/myTimer/stop_time[7]_i_12/O
                         net (fo=5, routed)           1.144     9.979    SM/myTimer/stop_time[7]_i_12_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124    10.103 r  SM/myTimer/stop_time[7]_i_3/O
                         net (fo=10, routed)          0.991    11.094    SM/myTimer/stop_time[7]_i_3_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.124    11.218 r  SM/myTimer/stop_time[15]_i_3/O
                         net (fo=4, routed)           0.613    11.831    SM/myTimer/stop_time[15]_i_3_n_0
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.124    11.955 r  SM/myTimer/stop_time[11]_i_4/O
                         net (fo=4, routed)           0.547    12.502    SM/myTimer/stop_time[11]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.124    12.626 r  SM/myTimer/decoder_in[10]_i_1/O
                         net (fo=1, routed)           0.000    12.626    SM/p_1_in[10]
    SLICE_X8Y95          FDRE                                         r  SM/decoder_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.524    14.947    SM/CLK
    SLICE_X8Y95          FDRE                                         r  SM/decoder_in_reg[10]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X8Y95          FDRE (Setup_fdre_C_D)        0.079    15.170    SM/decoder_in_reg[10]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 SM/myTimer/ms_ticks_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/stop_time_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.236ns  (logic 1.200ns (16.583%)  route 6.036ns (83.417%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.709     5.311    SM/myTimer/CLK
    SLICE_X7Y100         FDCE                                         r  SM/myTimer/ms_ticks_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  SM/myTimer/ms_ticks_reg[13]/Q
                         net (fo=18, routed)          1.242     7.009    SM/myTimer/ms_ticks_reg_n_0_[13]
    SLICE_X11Y98         LUT6 (Prop_lut6_I1_O)        0.124     7.133 r  SM/myTimer/stop_time[7]_i_17/O
                         net (fo=8, routed)           0.776     7.909    SM/myTimer/stop_time[7]_i_17_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.033 r  SM/myTimer/stop_time[15]_i_25/O
                         net (fo=11, routed)          0.891     8.924    SM/myTimer/stop_time[15]_i_25_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I0_O)        0.124     9.048 f  SM/myTimer/stop_time[7]_i_14/O
                         net (fo=4, routed)           0.842     9.890    SM/myTimer/stop_time[7]_i_14_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.014 r  SM/myTimer/stop_time[15]_i_13/O
                         net (fo=8, routed)           1.044    11.058    SM/myTimer/stop_time[15]_i_13_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.124    11.182 r  SM/myTimer/stop_time[15]_i_8/O
                         net (fo=3, routed)           0.599    11.781    SM/myTimer/stop_time[15]_i_8_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.905 r  SM/myTimer/stop_time[14]_i_2/O
                         net (fo=2, routed)           0.643    12.548    SM/bin_to_dec[14]
    SLICE_X7Y94          FDRE                                         r  SM/stop_time_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.603    15.026    SM/CLK
    SLICE_X7Y94          FDRE                                         r  SM/stop_time_reg[14]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X7Y94          FDRE (Setup_fdre_C_D)       -0.058    15.112    SM/stop_time_reg[14]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 SM/myTimer/ms_ticks_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/stop_time_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 1.324ns (18.161%)  route 5.966ns (81.839%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.709     5.311    SM/myTimer/CLK
    SLICE_X7Y100         FDCE                                         r  SM/myTimer/ms_ticks_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  SM/myTimer/ms_ticks_reg[13]/Q
                         net (fo=18, routed)          1.242     7.009    SM/myTimer/ms_ticks_reg_n_0_[13]
    SLICE_X11Y98         LUT6 (Prop_lut6_I1_O)        0.124     7.133 r  SM/myTimer/stop_time[7]_i_17/O
                         net (fo=8, routed)           0.776     7.909    SM/myTimer/stop_time[7]_i_17_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.033 r  SM/myTimer/stop_time[15]_i_25/O
                         net (fo=11, routed)          0.587     8.620    SM/myTimer/stop_time[15]_i_25_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.744 r  SM/myTimer/stop_time[11]_i_6/O
                         net (fo=10, routed)          1.005     9.749    SM/myTimer/stop_time[11]_i_6_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I1_O)        0.124     9.873 f  SM/myTimer/stop_time[7]_i_6/O
                         net (fo=4, routed)           0.836    10.709    SM/myTimer/stop_time[7]_i_6_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124    10.833 f  SM/myTimer/stop_time[11]_i_3/O
                         net (fo=7, routed)           0.802    11.635    SM/myTimer/stop_time[11]_i_3_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  SM/myTimer/stop_time[12]_i_2/O
                         net (fo=8, routed)           0.719    12.478    SM/myTimer/bin_to_dec[11]
    SLICE_X7Y94          LUT2 (Prop_lut2_I1_O)        0.124    12.602 r  SM/myTimer/stop_time[9]_i_1/O
                         net (fo=1, routed)           0.000    12.602    SM/bin_to_dec[9]
    SLICE_X7Y94          FDRE                                         r  SM/stop_time_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.603    15.026    SM/CLK
    SLICE_X7Y94          FDRE                                         r  SM/stop_time_reg[9]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X7Y94          FDRE (Setup_fdre_C_D)        0.029    15.199    SM/stop_time_reg[9]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -12.602    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 SM/myTimer/ms_ticks_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/stop_time_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.163ns  (logic 1.200ns (16.752%)  route 5.963ns (83.248%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.709     5.311    SM/myTimer/CLK
    SLICE_X7Y100         FDCE                                         r  SM/myTimer/ms_ticks_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  SM/myTimer/ms_ticks_reg[13]/Q
                         net (fo=18, routed)          1.242     7.009    SM/myTimer/ms_ticks_reg_n_0_[13]
    SLICE_X11Y98         LUT6 (Prop_lut6_I1_O)        0.124     7.133 r  SM/myTimer/stop_time[7]_i_17/O
                         net (fo=8, routed)           0.776     7.909    SM/myTimer/stop_time[7]_i_17_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.033 r  SM/myTimer/stop_time[15]_i_25/O
                         net (fo=11, routed)          0.587     8.620    SM/myTimer/stop_time[15]_i_25_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.744 r  SM/myTimer/stop_time[11]_i_6/O
                         net (fo=10, routed)          1.005     9.749    SM/myTimer/stop_time[11]_i_6_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I1_O)        0.124     9.873 f  SM/myTimer/stop_time[7]_i_6/O
                         net (fo=4, routed)           0.836    10.709    SM/myTimer/stop_time[7]_i_6_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124    10.833 f  SM/myTimer/stop_time[11]_i_3/O
                         net (fo=7, routed)           0.802    11.635    SM/myTimer/stop_time[11]_i_3_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  SM/myTimer/stop_time[12]_i_2/O
                         net (fo=8, routed)           0.716    12.475    SM/bin_to_dec[12]
    SLICE_X7Y94          FDRE                                         r  SM/stop_time_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.603    15.026    SM/CLK
    SLICE_X7Y94          FDRE                                         r  SM/stop_time_reg[12]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X7Y94          FDRE (Setup_fdre_C_D)       -0.093    15.077    SM/stop_time_reg[12]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -12.475    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 SM/myTimer/ms_ticks_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/decoder_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 1.324ns (18.222%)  route 5.942ns (81.778%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.709     5.311    SM/myTimer/CLK
    SLICE_X7Y100         FDCE                                         r  SM/myTimer/ms_ticks_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  SM/myTimer/ms_ticks_reg[13]/Q
                         net (fo=18, routed)          1.242     7.009    SM/myTimer/ms_ticks_reg_n_0_[13]
    SLICE_X11Y98         LUT6 (Prop_lut6_I1_O)        0.124     7.133 r  SM/myTimer/stop_time[7]_i_17/O
                         net (fo=8, routed)           0.776     7.909    SM/myTimer/stop_time[7]_i_17_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.033 r  SM/myTimer/stop_time[15]_i_25/O
                         net (fo=11, routed)          0.587     8.620    SM/myTimer/stop_time[15]_i_25_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.744 r  SM/myTimer/stop_time[11]_i_6/O
                         net (fo=10, routed)          1.005     9.749    SM/myTimer/stop_time[11]_i_6_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I1_O)        0.124     9.873 f  SM/myTimer/stop_time[7]_i_6/O
                         net (fo=4, routed)           0.836    10.709    SM/myTimer/stop_time[7]_i_6_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124    10.833 f  SM/myTimer/stop_time[11]_i_3/O
                         net (fo=7, routed)           0.802    11.635    SM/myTimer/stop_time[11]_i_3_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  SM/myTimer/stop_time[12]_i_2/O
                         net (fo=8, routed)           0.694    12.453    SM/myTimer/bin_to_dec[11]
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.124    12.577 r  SM/myTimer/decoder_in[12]_i_1/O
                         net (fo=1, routed)           0.000    12.577    SM/p_1_in[12]
    SLICE_X5Y94          FDRE                                         r  SM/decoder_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.603    15.026    SM/CLK
    SLICE_X5Y94          FDRE                                         r  SM/decoder_in_reg[12]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)        0.029    15.199    SM/decoder_in_reg[12]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -12.577    
  -------------------------------------------------------------------
                         slack                                  2.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 SM/myTimer/ms_ticks_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/ms_ticks_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.355ns (69.696%)  route 0.154ns (30.304%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.604     1.523    SM/myTimer/CLK
    SLICE_X7Y99          FDCE                                         r  SM/myTimer/ms_ticks_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  SM/myTimer/ms_ticks_reg[11]/Q
                         net (fo=16, routed)          0.154     1.818    SM/myTimer/ms_ticks_reg_n_0_[11]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.978 r  SM/myTimer/ms_ticks_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.979    SM/myTimer/ms_ticks_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.033 r  SM/myTimer/ms_ticks_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.033    SM/myTimer/ms_ticks_reg[12]_i_1_n_7
    SLICE_X7Y100         FDCE                                         r  SM/myTimer/ms_ticks_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.868     2.034    SM/myTimer/CLK
    SLICE_X7Y100         FDCE                                         r  SM/myTimer/ms_ticks_reg[12]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    SM/myTimer/ms_ticks_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 SM/myTimer/ms_ticks_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/ms_ticks_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.366ns (70.337%)  route 0.154ns (29.663%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.604     1.523    SM/myTimer/CLK
    SLICE_X7Y99          FDCE                                         r  SM/myTimer/ms_ticks_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  SM/myTimer/ms_ticks_reg[11]/Q
                         net (fo=16, routed)          0.154     1.818    SM/myTimer/ms_ticks_reg_n_0_[11]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.978 r  SM/myTimer/ms_ticks_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.979    SM/myTimer/ms_ticks_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.044 r  SM/myTimer/ms_ticks_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.044    SM/myTimer/ms_ticks_reg[12]_i_1_n_5
    SLICE_X7Y100         FDCE                                         r  SM/myTimer/ms_ticks_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.868     2.034    SM/myTimer/CLK
    SLICE_X7Y100         FDCE                                         r  SM/myTimer/ms_ticks_reg[14]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    SM/myTimer/ms_ticks_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 SM/myTimer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.434ns (82.931%)  route 0.089ns (17.069%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.604     1.523    SM/myTimer/CLK
    SLICE_X4Y97          FDCE                                         r  SM/myTimer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  SM/myTimer/count_reg[0]/Q
                         net (fo=4, routed)           0.089     1.753    SM/myTimer/count_reg[0]
    SLICE_X4Y97          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.914 r  SM/myTimer/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.914    SM/myTimer/count_reg[0]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.953 r  SM/myTimer/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.953    SM/myTimer/count_reg[4]_i_1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.992 r  SM/myTimer/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.993    SM/myTimer/count_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.047 r  SM/myTimer/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.047    SM/myTimer/count_reg[12]_i_1_n_7
    SLICE_X4Y100         FDCE                                         r  SM/myTimer/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.868     2.034    SM/myTimer/CLK
    SLICE_X4Y100         FDCE                                         r  SM/myTimer/count_reg[12]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    SM/myTimer/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 SM/next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.603     1.522    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  SM/next_state_reg[2]/Q
                         net (fo=2, routed)           0.059     1.709    SM/next_state[2]
    SLICE_X4Y96          FDCE                                         r  SM/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.874     2.039    SM/CLK
    SLICE_X4Y96          FDCE                                         r  SM/current_state_reg[2]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X4Y96          FDCE (Hold_fdce_C_D)         0.016     1.551    SM/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 SM/myTimer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.445ns (83.282%)  route 0.089ns (16.718%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.604     1.523    SM/myTimer/CLK
    SLICE_X4Y97          FDCE                                         r  SM/myTimer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  SM/myTimer/count_reg[0]/Q
                         net (fo=4, routed)           0.089     1.753    SM/myTimer/count_reg[0]
    SLICE_X4Y97          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.914 r  SM/myTimer/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.914    SM/myTimer/count_reg[0]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.953 r  SM/myTimer/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.953    SM/myTimer/count_reg[4]_i_1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.992 r  SM/myTimer/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.993    SM/myTimer/count_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.058 r  SM/myTimer/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.058    SM/myTimer/count_reg[12]_i_1_n_5
    SLICE_X4Y100         FDCE                                         r  SM/myTimer/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.868     2.034    SM/myTimer/CLK
    SLICE_X4Y100         FDCE                                         r  SM/myTimer/count_reg[14]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    SM/myTimer/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 SM/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/timer_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.540%)  route 0.089ns (32.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.603     1.522    SM/CLK
    SLICE_X4Y96          FDCE                                         r  SM/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  SM/current_state_reg[2]/Q
                         net (fo=27, routed)          0.089     1.753    SM/db2/Q[2]
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  SM/db2/timer_reset_i_1/O
                         net (fo=1, routed)           0.000     1.798    SM/db2_n_0
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.874     2.039    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/C
                         clock pessimism             -0.503     1.535    
    SLICE_X5Y96          FDRE (Hold_fdre_C_D)         0.091     1.626    SM/timer_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 SM/myTimer/ms_ticks_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/ms_ticks_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.391ns (71.696%)  route 0.154ns (28.304%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.604     1.523    SM/myTimer/CLK
    SLICE_X7Y99          FDCE                                         r  SM/myTimer/ms_ticks_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  SM/myTimer/ms_ticks_reg[11]/Q
                         net (fo=16, routed)          0.154     1.818    SM/myTimer/ms_ticks_reg_n_0_[11]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.978 r  SM/myTimer/ms_ticks_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.979    SM/myTimer/ms_ticks_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.069 r  SM/myTimer/ms_ticks_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.069    SM/myTimer/ms_ticks_reg[12]_i_1_n_6
    SLICE_X7Y100         FDCE                                         r  SM/myTimer/ms_ticks_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.868     2.034    SM/myTimer/CLK
    SLICE_X7Y100         FDCE                                         r  SM/myTimer/ms_ticks_reg[13]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    SM/myTimer/ms_ticks_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 SM/myTimer/ms_ticks_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/ms_ticks_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.391ns (71.696%)  route 0.154ns (28.304%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.604     1.523    SM/myTimer/CLK
    SLICE_X7Y99          FDCE                                         r  SM/myTimer/ms_ticks_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  SM/myTimer/ms_ticks_reg[11]/Q
                         net (fo=16, routed)          0.154     1.818    SM/myTimer/ms_ticks_reg_n_0_[11]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.978 r  SM/myTimer/ms_ticks_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.979    SM/myTimer/ms_ticks_reg[8]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.069 r  SM/myTimer/ms_ticks_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.069    SM/myTimer/ms_ticks_reg[12]_i_1_n_4
    SLICE_X7Y100         FDCE                                         r  SM/myTimer/ms_ticks_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.868     2.034    SM/myTimer/CLK
    SLICE_X7Y100         FDCE                                         r  SM/myTimer/ms_ticks_reg[15]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    SM/myTimer/ms_ticks_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SM/myTimer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.470ns (84.029%)  route 0.089ns (15.971%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.604     1.523    SM/myTimer/CLK
    SLICE_X4Y97          FDCE                                         r  SM/myTimer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  SM/myTimer/count_reg[0]/Q
                         net (fo=4, routed)           0.089     1.753    SM/myTimer/count_reg[0]
    SLICE_X4Y97          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.914 r  SM/myTimer/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.914    SM/myTimer/count_reg[0]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.953 r  SM/myTimer/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.953    SM/myTimer/count_reg[4]_i_1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.992 r  SM/myTimer/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.993    SM/myTimer/count_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.083 r  SM/myTimer/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.083    SM/myTimer/count_reg[12]_i_1_n_6
    SLICE_X4Y100         FDCE                                         r  SM/myTimer/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.868     2.034    SM/myTimer/CLK
    SLICE_X4Y100         FDCE                                         r  SM/myTimer/count_reg[13]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    SM/myTimer/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SM/myTimer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.470ns (84.029%)  route 0.089ns (15.971%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.604     1.523    SM/myTimer/CLK
    SLICE_X4Y97          FDCE                                         r  SM/myTimer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  SM/myTimer/count_reg[0]/Q
                         net (fo=4, routed)           0.089     1.753    SM/myTimer/count_reg[0]
    SLICE_X4Y97          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.914 r  SM/myTimer/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.914    SM/myTimer/count_reg[0]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.953 r  SM/myTimer/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.953    SM/myTimer/count_reg[4]_i_1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.992 r  SM/myTimer/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.993    SM/myTimer/count_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.083 r  SM/myTimer/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.083    SM/myTimer/count_reg[12]_i_1_n_4
    SLICE_X4Y100         FDCE                                         r  SM/myTimer/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.868     2.034    SM/myTimer/CLK
    SLICE_X4Y100         FDCE                                         r  SM/myTimer/count_reg[15]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    SM/myTimer/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y96     SM/LED_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y96     SM/current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y96     SM/current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y96     SM/current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     SM/db1/q_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     SM/db1/q_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     SM/db1/q_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     SM/db1/q_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     SM/db1/q_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y94    SM/stop_time_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     SM/LED_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     SM/current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     SM/current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     SM/current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     SM/db1/q_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     SM/db1/q_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     SM/db1/q_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     SM/db1/q_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     SM/db1/q_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     SM/LED_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     SM/LED_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     SM/current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     SM/current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     SM/current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     SM/current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     SM/current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     SM/current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     SM/db1/q_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     SM/db1/q_reg_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.074ns  (required time - arrival time)
  Source:                 SM/timer_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/count_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.456ns (19.425%)  route 1.892ns (80.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.724     5.327    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  SM/timer_reset_reg/Q
                         net (fo=49, routed)          1.892     7.674    SM/myTimer/timer_reset
    SLICE_X4Y104         FDCE                                         f  SM/myTimer/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    15.009    SM/myTimer/CLK
    SLICE_X4Y104         FDCE                                         r  SM/myTimer/count_reg[28]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y104         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    SM/myTimer/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  7.074    

Slack (MET) :             7.074ns  (required time - arrival time)
  Source:                 SM/timer_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/count_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.456ns (19.425%)  route 1.892ns (80.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.724     5.327    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  SM/timer_reset_reg/Q
                         net (fo=49, routed)          1.892     7.674    SM/myTimer/timer_reset
    SLICE_X4Y104         FDCE                                         f  SM/myTimer/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    15.009    SM/myTimer/CLK
    SLICE_X4Y104         FDCE                                         r  SM/myTimer/count_reg[29]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y104         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    SM/myTimer/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  7.074    

Slack (MET) :             7.074ns  (required time - arrival time)
  Source:                 SM/timer_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/count_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.456ns (19.425%)  route 1.892ns (80.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.724     5.327    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  SM/timer_reset_reg/Q
                         net (fo=49, routed)          1.892     7.674    SM/myTimer/timer_reset
    SLICE_X4Y104         FDCE                                         f  SM/myTimer/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    15.009    SM/myTimer/CLK
    SLICE_X4Y104         FDCE                                         r  SM/myTimer/count_reg[30]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y104         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    SM/myTimer/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  7.074    

Slack (MET) :             7.074ns  (required time - arrival time)
  Source:                 SM/timer_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/count_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.456ns (19.425%)  route 1.892ns (80.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.724     5.327    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  SM/timer_reset_reg/Q
                         net (fo=49, routed)          1.892     7.674    SM/myTimer/timer_reset
    SLICE_X4Y104         FDCE                                         f  SM/myTimer/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    15.009    SM/myTimer/CLK
    SLICE_X4Y104         FDCE                                         r  SM/myTimer/count_reg[31]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y104         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    SM/myTimer/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  7.074    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 SM/timer_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/count_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.456ns (20.674%)  route 1.750ns (79.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.724     5.327    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  SM/timer_reset_reg/Q
                         net (fo=49, routed)          1.750     7.532    SM/myTimer/timer_reset
    SLICE_X4Y103         FDCE                                         f  SM/myTimer/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    15.009    SM/myTimer/CLK
    SLICE_X4Y103         FDCE                                         r  SM/myTimer/count_reg[24]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y103         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    SM/myTimer/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  7.216    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 SM/timer_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.456ns (20.674%)  route 1.750ns (79.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.724     5.327    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  SM/timer_reset_reg/Q
                         net (fo=49, routed)          1.750     7.532    SM/myTimer/timer_reset
    SLICE_X4Y103         FDCE                                         f  SM/myTimer/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    15.009    SM/myTimer/CLK
    SLICE_X4Y103         FDCE                                         r  SM/myTimer/count_reg[25]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y103         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    SM/myTimer/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  7.216    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 SM/timer_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/count_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.456ns (20.674%)  route 1.750ns (79.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.724     5.327    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  SM/timer_reset_reg/Q
                         net (fo=49, routed)          1.750     7.532    SM/myTimer/timer_reset
    SLICE_X4Y103         FDCE                                         f  SM/myTimer/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    15.009    SM/myTimer/CLK
    SLICE_X4Y103         FDCE                                         r  SM/myTimer/count_reg[26]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y103         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    SM/myTimer/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  7.216    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 SM/timer_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/count_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.456ns (20.674%)  route 1.750ns (79.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.724     5.327    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  SM/timer_reset_reg/Q
                         net (fo=49, routed)          1.750     7.532    SM/myTimer/timer_reset
    SLICE_X4Y103         FDCE                                         f  SM/myTimer/count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    15.009    SM/myTimer/CLK
    SLICE_X4Y103         FDCE                                         r  SM/myTimer/count_reg[27]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y103         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    SM/myTimer/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  7.216    

Slack (MET) :             7.369ns  (required time - arrival time)
  Source:                 SM/timer_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/count_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.456ns (22.202%)  route 1.598ns (77.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.724     5.327    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  SM/timer_reset_reg/Q
                         net (fo=49, routed)          1.598     7.381    SM/myTimer/timer_reset
    SLICE_X4Y102         FDCE                                         f  SM/myTimer/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.588    15.010    SM/myTimer/CLK
    SLICE_X4Y102         FDCE                                         r  SM/myTimer/count_reg[20]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y102         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    SM/myTimer/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  7.369    

Slack (MET) :             7.369ns  (required time - arrival time)
  Source:                 SM/timer_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.456ns (22.202%)  route 1.598ns (77.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.724     5.327    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  SM/timer_reset_reg/Q
                         net (fo=49, routed)          1.598     7.381    SM/myTimer/timer_reset
    SLICE_X4Y102         FDCE                                         f  SM/myTimer/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.588    15.010    SM/myTimer/CLK
    SLICE_X4Y102         FDCE                                         r  SM/myTimer/count_reg[21]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y102         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    SM/myTimer/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  7.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 SM/timer_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.022%)  route 0.250ns (63.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.603     1.522    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  SM/timer_reset_reg/Q
                         net (fo=49, routed)          0.250     1.914    SM/myTimer/timer_reset
    SLICE_X4Y97          FDCE                                         f  SM/myTimer/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.875     2.040    SM/myTimer/CLK
    SLICE_X4Y97          FDCE                                         r  SM/myTimer/count_reg[0]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X4Y97          FDCE (Remov_fdce_C_CLR)     -0.092     1.447    SM/myTimer/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 SM/timer_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.022%)  route 0.250ns (63.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.603     1.522    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  SM/timer_reset_reg/Q
                         net (fo=49, routed)          0.250     1.914    SM/myTimer/timer_reset
    SLICE_X4Y97          FDCE                                         f  SM/myTimer/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.875     2.040    SM/myTimer/CLK
    SLICE_X4Y97          FDCE                                         r  SM/myTimer/count_reg[1]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X4Y97          FDCE (Remov_fdce_C_CLR)     -0.092     1.447    SM/myTimer/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 SM/timer_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.022%)  route 0.250ns (63.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.603     1.522    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  SM/timer_reset_reg/Q
                         net (fo=49, routed)          0.250     1.914    SM/myTimer/timer_reset
    SLICE_X4Y97          FDCE                                         f  SM/myTimer/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.875     2.040    SM/myTimer/CLK
    SLICE_X4Y97          FDCE                                         r  SM/myTimer/count_reg[2]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X4Y97          FDCE (Remov_fdce_C_CLR)     -0.092     1.447    SM/myTimer/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 SM/timer_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.022%)  route 0.250ns (63.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.603     1.522    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  SM/timer_reset_reg/Q
                         net (fo=49, routed)          0.250     1.914    SM/myTimer/timer_reset
    SLICE_X4Y97          FDCE                                         f  SM/myTimer/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.875     2.040    SM/myTimer/CLK
    SLICE_X4Y97          FDCE                                         r  SM/myTimer/count_reg[3]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X4Y97          FDCE (Remov_fdce_C_CLR)     -0.092     1.447    SM/myTimer/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 SM/timer_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/ms_ticks_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.981%)  route 0.262ns (65.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.603     1.522    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  SM/timer_reset_reg/Q
                         net (fo=49, routed)          0.262     1.925    SM/myTimer/timer_reset
    SLICE_X7Y97          FDCE                                         f  SM/myTimer/ms_ticks_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.875     2.040    SM/myTimer/CLK
    SLICE_X7Y97          FDCE                                         r  SM/myTimer/ms_ticks_reg[0]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X7Y97          FDCE (Remov_fdce_C_CLR)     -0.092     1.447    SM/myTimer/ms_ticks_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 SM/timer_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/ms_ticks_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.981%)  route 0.262ns (65.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.603     1.522    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  SM/timer_reset_reg/Q
                         net (fo=49, routed)          0.262     1.925    SM/myTimer/timer_reset
    SLICE_X7Y97          FDCE                                         f  SM/myTimer/ms_ticks_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.875     2.040    SM/myTimer/CLK
    SLICE_X7Y97          FDCE                                         r  SM/myTimer/ms_ticks_reg[1]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X7Y97          FDCE (Remov_fdce_C_CLR)     -0.092     1.447    SM/myTimer/ms_ticks_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 SM/timer_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/ms_ticks_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.981%)  route 0.262ns (65.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.603     1.522    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  SM/timer_reset_reg/Q
                         net (fo=49, routed)          0.262     1.925    SM/myTimer/timer_reset
    SLICE_X7Y97          FDCE                                         f  SM/myTimer/ms_ticks_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.875     2.040    SM/myTimer/CLK
    SLICE_X7Y97          FDCE                                         r  SM/myTimer/ms_ticks_reg[2]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X7Y97          FDCE (Remov_fdce_C_CLR)     -0.092     1.447    SM/myTimer/ms_ticks_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 SM/timer_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/ms_ticks_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.981%)  route 0.262ns (65.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.603     1.522    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  SM/timer_reset_reg/Q
                         net (fo=49, routed)          0.262     1.925    SM/myTimer/timer_reset
    SLICE_X7Y97          FDCE                                         f  SM/myTimer/ms_ticks_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.875     2.040    SM/myTimer/CLK
    SLICE_X7Y97          FDCE                                         r  SM/myTimer/ms_ticks_reg[3]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X7Y97          FDCE (Remov_fdce_C_CLR)     -0.092     1.447    SM/myTimer/ms_ticks_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 SM/timer_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.522%)  route 0.306ns (68.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.603     1.522    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  SM/timer_reset_reg/Q
                         net (fo=49, routed)          0.306     1.970    SM/myTimer/timer_reset
    SLICE_X4Y98          FDCE                                         f  SM/myTimer/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.875     2.040    SM/myTimer/CLK
    SLICE_X4Y98          FDCE                                         r  SM/myTimer/count_reg[4]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X4Y98          FDCE (Remov_fdce_C_CLR)     -0.092     1.447    SM/myTimer/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 SM/timer_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM/myTimer/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.522%)  route 0.306ns (68.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.603     1.522    SM/CLK
    SLICE_X5Y96          FDRE                                         r  SM/timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  SM/timer_reset_reg/Q
                         net (fo=49, routed)          0.306     1.970    SM/myTimer/timer_reset
    SLICE_X4Y98          FDCE                                         f  SM/myTimer/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.875     2.040    SM/myTimer/CLK
    SLICE_X4Y98          FDCE                                         r  SM/myTimer/count_reg[5]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X4Y98          FDCE (Remov_fdce_C_CLR)     -0.092     1.447    SM/myTimer/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.522    





