<profile>

<section name = "Vivado HLS Report for 'conv2d_3x3_1chan_rev'" level="0">
<item name = "Date">Mon Dec  2 23:35:53 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">final</item>
<item name = "Solution">finished</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k325tffg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.950, 0.63</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">795, 796, 784, 784, loop rewind(delay=1 initiation interval(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L1">795, 795, 13, 1, 1, 784, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 9, -, -</column>
<column name="Expression">-, -, 0, 263</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 129</column>
<column name="Register">2, -, 1869, 514</column>
<specialColumn name="Available">890, 840, 407600, 203800</specialColumn>
<specialColumn name="Utilization (%)">~0, 1, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="CNN_mac_muladd_18cud_U187">CNN_mac_muladd_18cud, i0 * i1 + i2</column>
<column name="CNN_mac_muladd_18cud_U188">CNN_mac_muladd_18cud, i0 * i1 + i2</column>
<column name="CNN_mac_muladd_18cud_U189">CNN_mac_muladd_18cud, i0 * i1 + i2</column>
<column name="CNN_mac_muladd_18cud_U190">CNN_mac_muladd_18cud, i0 * i1 + i2</column>
<column name="CNN_mac_muladd_18cud_U191">CNN_mac_muladd_18cud, i0 * i1 + i2</column>
<column name="CNN_mac_muladd_18cud_U192">CNN_mac_muladd_18cud, i0 * i1 + i2</column>
<column name="CNN_mac_muladd_18cud_U193">CNN_mac_muladd_18cud, i0 * i1 + i2</column>
<column name="CNN_mac_muladd_18cud_U194">CNN_mac_muladd_18cud, i0 * i1 + i2</column>
<column name="CNN_mul_mul_18s_1bkb_U186">CNN_mul_mul_18s_1bkb, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_6_fu_844_p2">+, 0, 0, 17, 1, 10</column>
<column name="p_Val2_18_8_fu_1091_p2">+, 0, 0, 63, 56, 56</column>
<column name="x_5_8_fu_1151_p2">+, 0, 0, 39, 32, 1</column>
<column name="y_5_8_fu_1139_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_condition_450">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_54">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_614">and, 0, 0, 2, 1, 1</column>
<column name="tmp_95_8_fu_1145_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="tmp_fu_850_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="p_8_fu_1165_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_x_1_8_fu_1157_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">13, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter12">9, 2, 1, 2</column>
<column name="ap_phi_mux_bias_V222_rewind_phi_fu_781_p6">9, 2, 48, 96</column>
<column name="ap_phi_mux_do_init_phi_fu_751_p6">13, 3, 1, 3</column>
<column name="ap_phi_mux_i_phi_fu_767_p6">13, 3, 10, 30</column>
<column name="ap_phi_reg_pp0_iter1_bias_V222_phi_reg_791">9, 2, 48, 96</column>
<column name="bias_V222_phi_reg_791">9, 2, 48, 96</column>
<column name="i_reg_763">9, 2, 10, 20</column>
<column name="rewind_ap_ready_reg">9, 2, 1, 2</column>
<column name="x_reg_817">9, 2, 32, 64</column>
<column name="y_reg_803">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_bias_V222_phi_reg_791">48, 0, 48, 0</column>
<column name="bias_V222_phi_reg_791">48, 0, 48, 0</column>
<column name="bias_V222_rewind_reg_777">48, 0, 48, 0</column>
<column name="do_init_reg_747">1, 0, 1, 0</column>
<column name="i_6_reg_1348">10, 0, 10, 0</column>
<column name="i_reg_763">10, 0, 10, 0</column>
<column name="in_image_0_0_V_loa_reg_1357">18, 0, 18, 0</column>
<column name="in_image_0_1_V_loa_reg_1362">18, 0, 18, 0</column>
<column name="in_image_0_1_V_loa_reg_1362_pp0_iter2_reg">18, 0, 18, 0</column>
<column name="in_image_0_2_V_loa_reg_1367">18, 0, 18, 0</column>
<column name="in_image_1_0_V_loa_reg_1372">18, 0, 18, 0</column>
<column name="in_image_1_1_V_loa_reg_1377">18, 0, 18, 0</column>
<column name="in_image_1_2_V_loa_reg_1382">18, 0, 18, 0</column>
<column name="in_image_2_0_V_loa_reg_1387">18, 0, 18, 0</column>
<column name="in_image_2_1_V_loa_reg_1392">18, 0, 18, 0</column>
<column name="in_image_2_2_V_loa_reg_1397">18, 0, 18, 0</column>
<column name="kernel_0_V_read_reg_1258">18, 0, 18, 0</column>
<column name="kernel_0_V_read_reg_1258_pp0_iter1_reg">18, 0, 18, 0</column>
<column name="kernel_1_V_read_reg_1268">18, 0, 18, 0</column>
<column name="kernel_2_V_read_reg_1278">18, 0, 18, 0</column>
<column name="kernel_3_V_read_reg_1288">18, 0, 18, 0</column>
<column name="kernel_4_V_read_reg_1298">18, 0, 18, 0</column>
<column name="kernel_5_V_read_reg_1308">18, 0, 18, 0</column>
<column name="kernel_6_V_read_reg_1318">18, 0, 18, 0</column>
<column name="kernel_7_V_read_reg_1328">18, 0, 18, 0</column>
<column name="kernel_8_V_read_reg_1338">18, 0, 18, 0</column>
<column name="p_Val2_s_reg_1412">35, 0, 35, 0</column>
<column name="rewind_ap_ready_reg">1, 0, 1, 0</column>
<column name="tmp_10_reg_1452">25, 0, 25, 0</column>
<column name="tmp_11_reg_1467">25, 0, 25, 0</column>
<column name="tmp_12_reg_1482">25, 0, 25, 0</column>
<column name="tmp_13_reg_1497">25, 0, 25, 0</column>
<column name="tmp_14_reg_1512">25, 0, 25, 0</column>
<column name="tmp_15_reg_1527">25, 0, 25, 0</column>
<column name="tmp_16_reg_1532">25, 0, 25, 0</column>
<column name="tmp_9_reg_1437">25, 0, 25, 0</column>
<column name="tmp_reg_1353">1, 0, 1, 0</column>
<column name="x_reg_817">32, 0, 32, 0</column>
<column name="y_reg_803">32, 0, 32, 0</column>
<column name="bias_V222_phi_reg_791">4, 2, 48, 0</column>
<column name="in_image_0_2_V_loa_reg_1367">64, 32, 18, 0</column>
<column name="in_image_1_0_V_loa_reg_1372">64, 32, 18, 0</column>
<column name="in_image_1_1_V_loa_reg_1377">64, 32, 18, 0</column>
<column name="in_image_1_2_V_loa_reg_1382">64, 32, 18, 0</column>
<column name="in_image_2_0_V_loa_reg_1387">64, 32, 18, 0</column>
<column name="in_image_2_1_V_loa_reg_1392">64, 32, 18, 0</column>
<column name="in_image_2_2_V_loa_reg_1397">64, 32, 18, 0</column>
<column name="kernel_1_V_read_reg_1268">64, 32, 18, 0</column>
<column name="kernel_2_V_read_reg_1278">64, 32, 18, 0</column>
<column name="kernel_3_V_read_reg_1288">64, 32, 18, 0</column>
<column name="kernel_4_V_read_reg_1298">64, 32, 18, 0</column>
<column name="kernel_5_V_read_reg_1308">64, 32, 18, 0</column>
<column name="kernel_6_V_read_reg_1318">64, 32, 18, 0</column>
<column name="kernel_7_V_read_reg_1328">64, 32, 18, 0</column>
<column name="kernel_8_V_read_reg_1338">64, 32, 18, 0</column>
<column name="tmp_reg_1353">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv2d_3x3_1chan_rev, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv2d_3x3_1chan_rev, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv2d_3x3_1chan_rev, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv2d_3x3_1chan_rev, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, conv2d_3x3_1chan_rev, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv2d_3x3_1chan_rev, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv2d_3x3_1chan_rev, return value</column>
<column name="in_image_0_0_V_address0">out, 10, ap_memory, in_image_0_0_V, array</column>
<column name="in_image_0_0_V_ce0">out, 1, ap_memory, in_image_0_0_V, array</column>
<column name="in_image_0_0_V_q0">in, 18, ap_memory, in_image_0_0_V, array</column>
<column name="in_image_0_1_V_address0">out, 10, ap_memory, in_image_0_1_V, array</column>
<column name="in_image_0_1_V_ce0">out, 1, ap_memory, in_image_0_1_V, array</column>
<column name="in_image_0_1_V_q0">in, 18, ap_memory, in_image_0_1_V, array</column>
<column name="in_image_0_2_V_address0">out, 10, ap_memory, in_image_0_2_V, array</column>
<column name="in_image_0_2_V_ce0">out, 1, ap_memory, in_image_0_2_V, array</column>
<column name="in_image_0_2_V_q0">in, 18, ap_memory, in_image_0_2_V, array</column>
<column name="in_image_1_0_V_address0">out, 10, ap_memory, in_image_1_0_V, array</column>
<column name="in_image_1_0_V_ce0">out, 1, ap_memory, in_image_1_0_V, array</column>
<column name="in_image_1_0_V_q0">in, 18, ap_memory, in_image_1_0_V, array</column>
<column name="in_image_1_1_V_address0">out, 10, ap_memory, in_image_1_1_V, array</column>
<column name="in_image_1_1_V_ce0">out, 1, ap_memory, in_image_1_1_V, array</column>
<column name="in_image_1_1_V_q0">in, 18, ap_memory, in_image_1_1_V, array</column>
<column name="in_image_1_2_V_address0">out, 10, ap_memory, in_image_1_2_V, array</column>
<column name="in_image_1_2_V_ce0">out, 1, ap_memory, in_image_1_2_V, array</column>
<column name="in_image_1_2_V_q0">in, 18, ap_memory, in_image_1_2_V, array</column>
<column name="in_image_2_0_V_address0">out, 10, ap_memory, in_image_2_0_V, array</column>
<column name="in_image_2_0_V_ce0">out, 1, ap_memory, in_image_2_0_V, array</column>
<column name="in_image_2_0_V_q0">in, 18, ap_memory, in_image_2_0_V, array</column>
<column name="in_image_2_1_V_address0">out, 10, ap_memory, in_image_2_1_V, array</column>
<column name="in_image_2_1_V_ce0">out, 1, ap_memory, in_image_2_1_V, array</column>
<column name="in_image_2_1_V_q0">in, 18, ap_memory, in_image_2_1_V, array</column>
<column name="in_image_2_2_V_address0">out, 10, ap_memory, in_image_2_2_V, array</column>
<column name="in_image_2_2_V_ce0">out, 1, ap_memory, in_image_2_2_V, array</column>
<column name="in_image_2_2_V_q0">in, 18, ap_memory, in_image_2_2_V, array</column>
<column name="kernel_0_V">in, 18, ap_none, kernel_0_V, pointer</column>
<column name="kernel_1_V">in, 18, ap_none, kernel_1_V, pointer</column>
<column name="kernel_2_V">in, 18, ap_none, kernel_2_V, pointer</column>
<column name="kernel_3_V">in, 18, ap_none, kernel_3_V, pointer</column>
<column name="kernel_4_V">in, 18, ap_none, kernel_4_V, pointer</column>
<column name="kernel_5_V">in, 18, ap_none, kernel_5_V, pointer</column>
<column name="kernel_6_V">in, 18, ap_none, kernel_6_V, pointer</column>
<column name="kernel_7_V">in, 18, ap_none, kernel_7_V, pointer</column>
<column name="kernel_8_V">in, 18, ap_none, kernel_8_V, pointer</column>
<column name="bias_V">in, 48, ap_none, bias_V, scalar</column>
<column name="out_image_0_V_address0">out, 5, ap_memory, out_image_0_V, array</column>
<column name="out_image_0_V_ce0">out, 1, ap_memory, out_image_0_V, array</column>
<column name="out_image_0_V_we0">out, 1, ap_memory, out_image_0_V, array</column>
<column name="out_image_0_V_d0">out, 25, ap_memory, out_image_0_V, array</column>
<column name="out_image_1_V_address0">out, 5, ap_memory, out_image_1_V, array</column>
<column name="out_image_1_V_ce0">out, 1, ap_memory, out_image_1_V, array</column>
<column name="out_image_1_V_we0">out, 1, ap_memory, out_image_1_V, array</column>
<column name="out_image_1_V_d0">out, 25, ap_memory, out_image_1_V, array</column>
<column name="out_image_2_V_address0">out, 5, ap_memory, out_image_2_V, array</column>
<column name="out_image_2_V_ce0">out, 1, ap_memory, out_image_2_V, array</column>
<column name="out_image_2_V_we0">out, 1, ap_memory, out_image_2_V, array</column>
<column name="out_image_2_V_d0">out, 25, ap_memory, out_image_2_V, array</column>
<column name="out_image_3_V_address0">out, 5, ap_memory, out_image_3_V, array</column>
<column name="out_image_3_V_ce0">out, 1, ap_memory, out_image_3_V, array</column>
<column name="out_image_3_V_we0">out, 1, ap_memory, out_image_3_V, array</column>
<column name="out_image_3_V_d0">out, 25, ap_memory, out_image_3_V, array</column>
<column name="out_image_4_V_address0">out, 5, ap_memory, out_image_4_V, array</column>
<column name="out_image_4_V_ce0">out, 1, ap_memory, out_image_4_V, array</column>
<column name="out_image_4_V_we0">out, 1, ap_memory, out_image_4_V, array</column>
<column name="out_image_4_V_d0">out, 25, ap_memory, out_image_4_V, array</column>
<column name="out_image_5_V_address0">out, 5, ap_memory, out_image_5_V, array</column>
<column name="out_image_5_V_ce0">out, 1, ap_memory, out_image_5_V, array</column>
<column name="out_image_5_V_we0">out, 1, ap_memory, out_image_5_V, array</column>
<column name="out_image_5_V_d0">out, 25, ap_memory, out_image_5_V, array</column>
<column name="out_image_6_V_address0">out, 5, ap_memory, out_image_6_V, array</column>
<column name="out_image_6_V_ce0">out, 1, ap_memory, out_image_6_V, array</column>
<column name="out_image_6_V_we0">out, 1, ap_memory, out_image_6_V, array</column>
<column name="out_image_6_V_d0">out, 25, ap_memory, out_image_6_V, array</column>
<column name="out_image_7_V_address0">out, 5, ap_memory, out_image_7_V, array</column>
<column name="out_image_7_V_ce0">out, 1, ap_memory, out_image_7_V, array</column>
<column name="out_image_7_V_we0">out, 1, ap_memory, out_image_7_V, array</column>
<column name="out_image_7_V_d0">out, 25, ap_memory, out_image_7_V, array</column>
<column name="out_image_8_V_address0">out, 5, ap_memory, out_image_8_V, array</column>
<column name="out_image_8_V_ce0">out, 1, ap_memory, out_image_8_V, array</column>
<column name="out_image_8_V_we0">out, 1, ap_memory, out_image_8_V, array</column>
<column name="out_image_8_V_d0">out, 25, ap_memory, out_image_8_V, array</column>
<column name="out_image_9_V_address0">out, 5, ap_memory, out_image_9_V, array</column>
<column name="out_image_9_V_ce0">out, 1, ap_memory, out_image_9_V, array</column>
<column name="out_image_9_V_we0">out, 1, ap_memory, out_image_9_V, array</column>
<column name="out_image_9_V_d0">out, 25, ap_memory, out_image_9_V, array</column>
<column name="out_image_10_V_address0">out, 5, ap_memory, out_image_10_V, array</column>
<column name="out_image_10_V_ce0">out, 1, ap_memory, out_image_10_V, array</column>
<column name="out_image_10_V_we0">out, 1, ap_memory, out_image_10_V, array</column>
<column name="out_image_10_V_d0">out, 25, ap_memory, out_image_10_V, array</column>
<column name="out_image_11_V_address0">out, 5, ap_memory, out_image_11_V, array</column>
<column name="out_image_11_V_ce0">out, 1, ap_memory, out_image_11_V, array</column>
<column name="out_image_11_V_we0">out, 1, ap_memory, out_image_11_V, array</column>
<column name="out_image_11_V_d0">out, 25, ap_memory, out_image_11_V, array</column>
<column name="out_image_12_V_address0">out, 5, ap_memory, out_image_12_V, array</column>
<column name="out_image_12_V_ce0">out, 1, ap_memory, out_image_12_V, array</column>
<column name="out_image_12_V_we0">out, 1, ap_memory, out_image_12_V, array</column>
<column name="out_image_12_V_d0">out, 25, ap_memory, out_image_12_V, array</column>
<column name="out_image_13_V_address0">out, 5, ap_memory, out_image_13_V, array</column>
<column name="out_image_13_V_ce0">out, 1, ap_memory, out_image_13_V, array</column>
<column name="out_image_13_V_we0">out, 1, ap_memory, out_image_13_V, array</column>
<column name="out_image_13_V_d0">out, 25, ap_memory, out_image_13_V, array</column>
<column name="out_image_14_V_address0">out, 5, ap_memory, out_image_14_V, array</column>
<column name="out_image_14_V_ce0">out, 1, ap_memory, out_image_14_V, array</column>
<column name="out_image_14_V_we0">out, 1, ap_memory, out_image_14_V, array</column>
<column name="out_image_14_V_d0">out, 25, ap_memory, out_image_14_V, array</column>
<column name="out_image_15_V_address0">out, 5, ap_memory, out_image_15_V, array</column>
<column name="out_image_15_V_ce0">out, 1, ap_memory, out_image_15_V, array</column>
<column name="out_image_15_V_we0">out, 1, ap_memory, out_image_15_V, array</column>
<column name="out_image_15_V_d0">out, 25, ap_memory, out_image_15_V, array</column>
<column name="out_image_16_V_address0">out, 5, ap_memory, out_image_16_V, array</column>
<column name="out_image_16_V_ce0">out, 1, ap_memory, out_image_16_V, array</column>
<column name="out_image_16_V_we0">out, 1, ap_memory, out_image_16_V, array</column>
<column name="out_image_16_V_d0">out, 25, ap_memory, out_image_16_V, array</column>
<column name="out_image_17_V_address0">out, 5, ap_memory, out_image_17_V, array</column>
<column name="out_image_17_V_ce0">out, 1, ap_memory, out_image_17_V, array</column>
<column name="out_image_17_V_we0">out, 1, ap_memory, out_image_17_V, array</column>
<column name="out_image_17_V_d0">out, 25, ap_memory, out_image_17_V, array</column>
<column name="out_image_18_V_address0">out, 5, ap_memory, out_image_18_V, array</column>
<column name="out_image_18_V_ce0">out, 1, ap_memory, out_image_18_V, array</column>
<column name="out_image_18_V_we0">out, 1, ap_memory, out_image_18_V, array</column>
<column name="out_image_18_V_d0">out, 25, ap_memory, out_image_18_V, array</column>
<column name="out_image_19_V_address0">out, 5, ap_memory, out_image_19_V, array</column>
<column name="out_image_19_V_ce0">out, 1, ap_memory, out_image_19_V, array</column>
<column name="out_image_19_V_we0">out, 1, ap_memory, out_image_19_V, array</column>
<column name="out_image_19_V_d0">out, 25, ap_memory, out_image_19_V, array</column>
<column name="out_image_20_V_address0">out, 5, ap_memory, out_image_20_V, array</column>
<column name="out_image_20_V_ce0">out, 1, ap_memory, out_image_20_V, array</column>
<column name="out_image_20_V_we0">out, 1, ap_memory, out_image_20_V, array</column>
<column name="out_image_20_V_d0">out, 25, ap_memory, out_image_20_V, array</column>
<column name="out_image_21_V_address0">out, 5, ap_memory, out_image_21_V, array</column>
<column name="out_image_21_V_ce0">out, 1, ap_memory, out_image_21_V, array</column>
<column name="out_image_21_V_we0">out, 1, ap_memory, out_image_21_V, array</column>
<column name="out_image_21_V_d0">out, 25, ap_memory, out_image_21_V, array</column>
<column name="out_image_22_V_address0">out, 5, ap_memory, out_image_22_V, array</column>
<column name="out_image_22_V_ce0">out, 1, ap_memory, out_image_22_V, array</column>
<column name="out_image_22_V_we0">out, 1, ap_memory, out_image_22_V, array</column>
<column name="out_image_22_V_d0">out, 25, ap_memory, out_image_22_V, array</column>
<column name="out_image_23_V_address0">out, 5, ap_memory, out_image_23_V, array</column>
<column name="out_image_23_V_ce0">out, 1, ap_memory, out_image_23_V, array</column>
<column name="out_image_23_V_we0">out, 1, ap_memory, out_image_23_V, array</column>
<column name="out_image_23_V_d0">out, 25, ap_memory, out_image_23_V, array</column>
<column name="out_image_24_V_address0">out, 5, ap_memory, out_image_24_V, array</column>
<column name="out_image_24_V_ce0">out, 1, ap_memory, out_image_24_V, array</column>
<column name="out_image_24_V_we0">out, 1, ap_memory, out_image_24_V, array</column>
<column name="out_image_24_V_d0">out, 25, ap_memory, out_image_24_V, array</column>
<column name="out_image_25_V_address0">out, 5, ap_memory, out_image_25_V, array</column>
<column name="out_image_25_V_ce0">out, 1, ap_memory, out_image_25_V, array</column>
<column name="out_image_25_V_we0">out, 1, ap_memory, out_image_25_V, array</column>
<column name="out_image_25_V_d0">out, 25, ap_memory, out_image_25_V, array</column>
<column name="out_image_26_V_address0">out, 5, ap_memory, out_image_26_V, array</column>
<column name="out_image_26_V_ce0">out, 1, ap_memory, out_image_26_V, array</column>
<column name="out_image_26_V_we0">out, 1, ap_memory, out_image_26_V, array</column>
<column name="out_image_26_V_d0">out, 25, ap_memory, out_image_26_V, array</column>
<column name="out_image_27_V_address0">out, 5, ap_memory, out_image_27_V, array</column>
<column name="out_image_27_V_ce0">out, 1, ap_memory, out_image_27_V, array</column>
<column name="out_image_27_V_we0">out, 1, ap_memory, out_image_27_V, array</column>
<column name="out_image_27_V_d0">out, 25, ap_memory, out_image_27_V, array</column>
</table>
</item>
</section>
</profile>
