INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.19 RESETTABLE ENABLED REGISTER/HDL Example 4.19 RESETTABLE ENABLED REGISTER.srcs/sources_1/imports/HDL Example 4.19 RESETTABLE ENABLED REGISTER/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.19 RESETTABLE ENABLED REGISTER/HDL Example 4.19 RESETTABLE ENABLED REGISTER.srcs/sim_1/imports/HDL Example 4.19 RESETTABLE ENABLED REGISTER/Simulation_flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_HDL_Example_4_19
