Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Dec  2 22:43:09 2018
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -46.241   -10253.215                    668                 5108        0.004        0.000                      0                 5108        3.500        0.000                       0                  2164  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -46.241    -9294.446                    256                 4688        0.004        0.000                      0                 4688        4.020        0.000                       0                  2018  
sys_clk_pin         3.808        0.000                      0                  178        0.209        0.000                      0                  178        3.500        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk_fpga_0         -1.136      -15.280                     40                   77        0.085        0.000                      0                   77  
clk_fpga_0    sys_clk_pin        -3.654     -943.489                    372                  372        0.572        0.000                      0                  372  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.680        0.000                      0                    8        0.505        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          256  Failing Endpoints,  Worst Slack      -46.241ns,  Total Violation    -9294.446ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -46.241ns  (required time - arrival time)
  Source:                 design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        55.916ns  (logic 14.950ns (26.737%)  route 40.966ns (73.263%))
  Logic Levels:           75  (CARRY4=45 LUT3=3 LUT4=3 LUT5=11 LUT6=13)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.669     2.963    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X43Y48         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/Q
                         net (fo=11, routed)          0.910     4.329    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0]_7[1]
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.124     4.453 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_389/O
                         net (fo=1, routed)           0.000     4.453    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_389_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.966 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_324/CO[3]
                         net (fo=1, routed)           0.001     4.966    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_324_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.083 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_248/CO[3]
                         net (fo=1, routed)           0.000     5.083    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_248_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.200 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.200    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_162_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.317 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_91/CO[3]
                         net (fo=256, routed)         1.310     6.627    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_91_n_0
    SLICE_X44Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.751 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_399/O
                         net (fo=1, routed)           0.371     7.122    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_399_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.246 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_335/O
                         net (fo=1, routed)           0.871     8.117    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_335_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.515 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_257/CO[3]
                         net (fo=1, routed)           0.000     8.515    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_257_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.629    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_171_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_92/CO[3]
                         net (fo=160, routed)         1.356    10.099    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_92_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.223 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[9]_i_5/O
                         net (fo=10, routed)          0.975    11.199    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[9]_i_5_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.124    11.323 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_282/O
                         net (fo=1, routed)           0.000    11.323    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_282_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.855 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_180/CO[3]
                         net (fo=1, routed)           0.000    11.855    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_180_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.969 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.969    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_93_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.083 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_45/CO[3]
                         net (fo=256, routed)         1.529    13.611    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_45_n_0
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124    13.735 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_562/O
                         net (fo=1, routed)           0.776    14.511    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_562_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.635 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_530/O
                         net (fo=1, routed)           0.686    15.321    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_530_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.706 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.706    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_477_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.820 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    15.820    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_390_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.934 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_283/CO[3]
                         net (fo=1, routed)           0.000    15.934    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_283_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.048 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_180/CO[3]
                         net (fo=64, routed)          1.138    17.186    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_180_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I1_O)        0.124    17.310 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_6[1]_i_8/O
                         net (fo=4, routed)           0.990    18.300    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_6[1]_i_8_n_0
    SLICE_X45Y55         LUT4 (Prop_lut4_I1_O)        0.124    18.424 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5[30]_i_48/O
                         net (fo=1, routed)           0.000    18.424    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5[30]_i_48_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.956 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.956    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_32_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.070    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_23_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.184    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_13_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_10/CO[3]
                         net (fo=80, routed)          1.265    20.563    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_10_n_0
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    20.687 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_16/O
                         net (fo=5, routed)           1.457    22.144    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_16_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.268 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_411/O
                         net (fo=1, routed)           0.568    22.836    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_411_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.362 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_292/CO[3]
                         net (fo=1, routed)           0.000    23.362    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_292_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.476 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.476    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_182_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.590 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_98/CO[3]
                         net (fo=192, routed)         1.255    24.845    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_98_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.124    24.969 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[13]_i_10/O
                         net (fo=6, routed)           0.626    25.595    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[13]_i_10_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.719 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_303/O
                         net (fo=1, routed)           0.641    26.360    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_303_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.764 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.764    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_191_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.881 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    26.881    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_99_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.998 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_43/CO[3]
                         net (fo=112, routed)         1.225    28.223    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_43_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124    28.347 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[14]_i_9/O
                         net (fo=4, routed)           0.637    28.984    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[14]_i_9_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124    29.108 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_336/O
                         net (fo=1, routed)           0.961    30.069    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_336_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.454 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    30.454    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_235_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    30.568    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_143_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.682 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_75/CO[3]
                         net (fo=64, routed)          1.326    32.008    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_75_n_0
    SLICE_X64Y60         LUT5 (Prop_lut5_I3_O)        0.124    32.132 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[3]_i_12/O
                         net (fo=4, routed)           0.674    32.806    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[3]_i_12_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124    32.930 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_426/O
                         net (fo=1, routed)           0.634    33.564    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_426_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.071 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_310/CO[3]
                         net (fo=1, routed)           0.000    34.071    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_310_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.185 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    34.185    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_208_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.299 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_108/CO[3]
                         net (fo=1, routed)           0.000    34.299    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_108_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.413 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_46/CO[3]
                         net (fo=64, routed)          1.157    35.569    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_46_n_0
    SLICE_X65Y64         LUT5 (Prop_lut5_I3_O)        0.124    35.693 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_9/O
                         net (fo=5, routed)           1.200    36.893    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_9_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.124    37.017 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_252/O
                         net (fo=1, routed)           0.666    37.683    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_252_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.209 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.209    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_152_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.323 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    38.323    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_76_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.437 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_31/CO[3]
                         net (fo=128, routed)         1.410    39.847    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_31_n_0
    SLICE_X65Y74         LUT5 (Prop_lut5_I3_O)        0.124    39.971 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[25]_i_4/O
                         net (fo=6, routed)           0.980    40.951    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[25]_i_4_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I4_O)        0.124    41.075 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_37/O
                         net (fo=1, routed)           0.640    41.716    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_37_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.242 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_15/CO[3]
                         net (fo=112, routed)         1.302    43.544    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_15_n_0
    SLICE_X66Y73         LUT5 (Prop_lut5_I1_O)        0.124    43.668 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[5]_i_4/O
                         net (fo=4, routed)           0.972    44.640    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[5]_i_4_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I3_O)        0.124    44.764 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[31]_i_109/O
                         net (fo=1, routed)           1.035    45.798    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[31]_i_109_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    46.202 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    46.202    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_78_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.319 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.009    46.328    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_47_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.445 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.445    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_20_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.562 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_6/CO[3]
                         net (fo=64, routed)          1.463    48.025    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_6_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I3_O)        0.124    48.149 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_17/O
                         net (fo=4, routed)           0.824    48.973    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_17_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I3_O)        0.124    49.097 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_48/O
                         net (fo=1, routed)           0.632    49.729    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_48_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.114 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_18/CO[3]
                         net (fo=64, routed)          1.283    51.397    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/arr1
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.150    51.547 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[25]_i_2/O
                         net (fo=6, routed)           1.065    52.612    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[25]_i_2_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.348    52.960 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[31]_i_9/O
                         net (fo=1, routed)           0.768    53.728    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[31]_i_9_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    54.278 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2_reg[31]_i_3/CO[3]
                         net (fo=96, routed)          1.067    55.345    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2_reg[31]_i_3_n_0
    SLICE_X49Y78         LUT5 (Prop_lut5_I3_O)        0.124    55.469 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[2]_i_2/O
                         net (fo=4, routed)           0.710    56.179    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[2]_i_2_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I4_O)        0.124    56.303 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_128/O
                         net (fo=1, routed)           0.323    56.626    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.133 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    57.133    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_56_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.247 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.247    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_19_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.361 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.361    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_5_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.475 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_3/CO[3]
                         net (fo=64, routed)          1.279    58.755    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/p_0_in
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.124    58.879 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[26]_i_1/O
                         net (fo=1, routed)           0.000    58.879    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/arr[0]_17[26]
    SLICE_X48Y82         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.469    12.648    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X48Y82         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[26]/C
                         clock pessimism              0.115    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X48Y82         FDRE (Setup_fdre_C_D)        0.029    12.638    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[26]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                         -58.879    
  -------------------------------------------------------------------
                         slack                                -46.241    

Slack (VIOLATED) :        -46.236ns  (required time - arrival time)
  Source:                 design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        55.910ns  (logic 14.950ns (26.739%)  route 40.960ns (73.261%))
  Logic Levels:           75  (CARRY4=45 LUT3=3 LUT4=3 LUT5=11 LUT6=13)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.669     2.963    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X43Y48         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/Q
                         net (fo=11, routed)          0.910     4.329    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0]_7[1]
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.124     4.453 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_389/O
                         net (fo=1, routed)           0.000     4.453    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_389_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.966 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_324/CO[3]
                         net (fo=1, routed)           0.001     4.966    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_324_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.083 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_248/CO[3]
                         net (fo=1, routed)           0.000     5.083    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_248_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.200 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.200    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_162_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.317 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_91/CO[3]
                         net (fo=256, routed)         1.310     6.627    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_91_n_0
    SLICE_X44Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.751 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_399/O
                         net (fo=1, routed)           0.371     7.122    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_399_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.246 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_335/O
                         net (fo=1, routed)           0.871     8.117    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_335_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.515 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_257/CO[3]
                         net (fo=1, routed)           0.000     8.515    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_257_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.629    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_171_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_92/CO[3]
                         net (fo=160, routed)         1.356    10.099    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_92_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.223 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[9]_i_5/O
                         net (fo=10, routed)          0.975    11.199    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[9]_i_5_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.124    11.323 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_282/O
                         net (fo=1, routed)           0.000    11.323    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_282_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.855 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_180/CO[3]
                         net (fo=1, routed)           0.000    11.855    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_180_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.969 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.969    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_93_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.083 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_45/CO[3]
                         net (fo=256, routed)         1.529    13.611    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_45_n_0
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124    13.735 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_562/O
                         net (fo=1, routed)           0.776    14.511    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_562_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.635 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_530/O
                         net (fo=1, routed)           0.686    15.321    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_530_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.706 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.706    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_477_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.820 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    15.820    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_390_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.934 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_283/CO[3]
                         net (fo=1, routed)           0.000    15.934    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_283_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.048 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_180/CO[3]
                         net (fo=64, routed)          1.138    17.186    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_180_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I1_O)        0.124    17.310 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_6[1]_i_8/O
                         net (fo=4, routed)           0.990    18.300    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_6[1]_i_8_n_0
    SLICE_X45Y55         LUT4 (Prop_lut4_I1_O)        0.124    18.424 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5[30]_i_48/O
                         net (fo=1, routed)           0.000    18.424    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5[30]_i_48_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.956 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.956    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_32_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.070    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_23_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.184    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_13_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_10/CO[3]
                         net (fo=80, routed)          1.265    20.563    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_10_n_0
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    20.687 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_16/O
                         net (fo=5, routed)           1.457    22.144    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_16_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.268 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_411/O
                         net (fo=1, routed)           0.568    22.836    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_411_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.362 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_292/CO[3]
                         net (fo=1, routed)           0.000    23.362    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_292_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.476 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.476    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_182_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.590 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_98/CO[3]
                         net (fo=192, routed)         1.255    24.845    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_98_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.124    24.969 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[13]_i_10/O
                         net (fo=6, routed)           0.626    25.595    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[13]_i_10_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.719 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_303/O
                         net (fo=1, routed)           0.641    26.360    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_303_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.764 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.764    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_191_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.881 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    26.881    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_99_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.998 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_43/CO[3]
                         net (fo=112, routed)         1.225    28.223    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_43_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124    28.347 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[14]_i_9/O
                         net (fo=4, routed)           0.637    28.984    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[14]_i_9_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124    29.108 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_336/O
                         net (fo=1, routed)           0.961    30.069    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_336_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.454 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    30.454    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_235_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    30.568    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_143_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.682 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_75/CO[3]
                         net (fo=64, routed)          1.326    32.008    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_75_n_0
    SLICE_X64Y60         LUT5 (Prop_lut5_I3_O)        0.124    32.132 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[3]_i_12/O
                         net (fo=4, routed)           0.674    32.806    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[3]_i_12_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124    32.930 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_426/O
                         net (fo=1, routed)           0.634    33.564    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_426_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.071 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_310/CO[3]
                         net (fo=1, routed)           0.000    34.071    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_310_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.185 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    34.185    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_208_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.299 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_108/CO[3]
                         net (fo=1, routed)           0.000    34.299    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_108_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.413 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_46/CO[3]
                         net (fo=64, routed)          1.157    35.569    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_46_n_0
    SLICE_X65Y64         LUT5 (Prop_lut5_I3_O)        0.124    35.693 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_9/O
                         net (fo=5, routed)           1.200    36.893    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_9_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.124    37.017 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_252/O
                         net (fo=1, routed)           0.666    37.683    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_252_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.209 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.209    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_152_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.323 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    38.323    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_76_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.437 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_31/CO[3]
                         net (fo=128, routed)         1.410    39.847    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_31_n_0
    SLICE_X65Y74         LUT5 (Prop_lut5_I3_O)        0.124    39.971 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[25]_i_4/O
                         net (fo=6, routed)           0.980    40.951    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[25]_i_4_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I4_O)        0.124    41.075 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_37/O
                         net (fo=1, routed)           0.640    41.716    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_37_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.242 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_15/CO[3]
                         net (fo=112, routed)         1.302    43.544    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_15_n_0
    SLICE_X66Y73         LUT5 (Prop_lut5_I1_O)        0.124    43.668 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[5]_i_4/O
                         net (fo=4, routed)           0.972    44.640    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[5]_i_4_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I3_O)        0.124    44.764 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[31]_i_109/O
                         net (fo=1, routed)           1.035    45.798    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[31]_i_109_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    46.202 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    46.202    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_78_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.319 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.009    46.328    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_47_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.445 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.445    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_20_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.562 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_6/CO[3]
                         net (fo=64, routed)          1.463    48.025    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_6_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I3_O)        0.124    48.149 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_17/O
                         net (fo=4, routed)           0.824    48.973    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_17_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I3_O)        0.124    49.097 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_48/O
                         net (fo=1, routed)           0.632    49.729    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_48_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.114 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_18/CO[3]
                         net (fo=64, routed)          1.283    51.397    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/arr1
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.150    51.547 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[25]_i_2/O
                         net (fo=6, routed)           1.065    52.612    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[25]_i_2_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.348    52.960 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[31]_i_9/O
                         net (fo=1, routed)           0.768    53.728    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[31]_i_9_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    54.278 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2_reg[31]_i_3/CO[3]
                         net (fo=96, routed)          1.067    55.345    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2_reg[31]_i_3_n_0
    SLICE_X49Y78         LUT5 (Prop_lut5_I3_O)        0.124    55.469 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[2]_i_2/O
                         net (fo=4, routed)           0.710    56.179    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[2]_i_2_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I4_O)        0.124    56.303 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_128/O
                         net (fo=1, routed)           0.323    56.626    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.133 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    57.133    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_56_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.247 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.247    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_19_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.361 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.361    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_5_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.475 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_3/CO[3]
                         net (fo=64, routed)          1.274    58.749    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/p_0_in
    SLICE_X48Y81         LUT5 (Prop_lut5_I3_O)        0.124    58.873 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_1[26]_i_1/O
                         net (fo=1, routed)           0.000    58.873    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/arr[1]_18[26]
    SLICE_X48Y81         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.467    12.646    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X48Y81         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_1_reg[26]/C
                         clock pessimism              0.115    12.761    
                         clock uncertainty           -0.154    12.607    
    SLICE_X48Y81         FDRE (Setup_fdre_C_D)        0.031    12.638    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_1_reg[26]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                         -58.873    
  -------------------------------------------------------------------
                         slack                                -46.236    

Slack (VIOLATED) :        -46.224ns  (required time - arrival time)
  Source:                 design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        55.899ns  (logic 14.950ns (26.745%)  route 40.949ns (73.255%))
  Logic Levels:           75  (CARRY4=45 LUT3=3 LUT4=3 LUT5=11 LUT6=13)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.669     2.963    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X43Y48         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/Q
                         net (fo=11, routed)          0.910     4.329    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0]_7[1]
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.124     4.453 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_389/O
                         net (fo=1, routed)           0.000     4.453    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_389_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.966 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_324/CO[3]
                         net (fo=1, routed)           0.001     4.966    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_324_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.083 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_248/CO[3]
                         net (fo=1, routed)           0.000     5.083    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_248_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.200 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.200    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_162_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.317 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_91/CO[3]
                         net (fo=256, routed)         1.310     6.627    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_91_n_0
    SLICE_X44Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.751 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_399/O
                         net (fo=1, routed)           0.371     7.122    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_399_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.246 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_335/O
                         net (fo=1, routed)           0.871     8.117    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_335_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.515 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_257/CO[3]
                         net (fo=1, routed)           0.000     8.515    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_257_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.629    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_171_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_92/CO[3]
                         net (fo=160, routed)         1.356    10.099    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_92_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.223 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[9]_i_5/O
                         net (fo=10, routed)          0.975    11.199    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[9]_i_5_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.124    11.323 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_282/O
                         net (fo=1, routed)           0.000    11.323    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_282_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.855 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_180/CO[3]
                         net (fo=1, routed)           0.000    11.855    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_180_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.969 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.969    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_93_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.083 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_45/CO[3]
                         net (fo=256, routed)         1.529    13.611    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_45_n_0
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124    13.735 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_562/O
                         net (fo=1, routed)           0.776    14.511    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_562_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.635 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_530/O
                         net (fo=1, routed)           0.686    15.321    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_530_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.706 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.706    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_477_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.820 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    15.820    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_390_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.934 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_283/CO[3]
                         net (fo=1, routed)           0.000    15.934    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_283_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.048 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_180/CO[3]
                         net (fo=64, routed)          1.138    17.186    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_180_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I1_O)        0.124    17.310 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_6[1]_i_8/O
                         net (fo=4, routed)           0.990    18.300    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_6[1]_i_8_n_0
    SLICE_X45Y55         LUT4 (Prop_lut4_I1_O)        0.124    18.424 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5[30]_i_48/O
                         net (fo=1, routed)           0.000    18.424    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5[30]_i_48_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.956 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.956    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_32_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.070    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_23_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.184    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_13_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_10/CO[3]
                         net (fo=80, routed)          1.265    20.563    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_10_n_0
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    20.687 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_16/O
                         net (fo=5, routed)           1.457    22.144    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_16_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.268 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_411/O
                         net (fo=1, routed)           0.568    22.836    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_411_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.362 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_292/CO[3]
                         net (fo=1, routed)           0.000    23.362    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_292_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.476 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.476    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_182_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.590 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_98/CO[3]
                         net (fo=192, routed)         1.255    24.845    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_98_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.124    24.969 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[13]_i_10/O
                         net (fo=6, routed)           0.626    25.595    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[13]_i_10_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.719 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_303/O
                         net (fo=1, routed)           0.641    26.360    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_303_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.764 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.764    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_191_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.881 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    26.881    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_99_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.998 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_43/CO[3]
                         net (fo=112, routed)         1.225    28.223    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_43_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124    28.347 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[14]_i_9/O
                         net (fo=4, routed)           0.637    28.984    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[14]_i_9_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124    29.108 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_336/O
                         net (fo=1, routed)           0.961    30.069    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_336_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.454 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    30.454    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_235_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    30.568    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_143_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.682 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_75/CO[3]
                         net (fo=64, routed)          1.326    32.008    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_75_n_0
    SLICE_X64Y60         LUT5 (Prop_lut5_I3_O)        0.124    32.132 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[3]_i_12/O
                         net (fo=4, routed)           0.674    32.806    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[3]_i_12_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124    32.930 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_426/O
                         net (fo=1, routed)           0.634    33.564    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_426_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.071 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_310/CO[3]
                         net (fo=1, routed)           0.000    34.071    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_310_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.185 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    34.185    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_208_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.299 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_108/CO[3]
                         net (fo=1, routed)           0.000    34.299    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_108_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.413 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_46/CO[3]
                         net (fo=64, routed)          1.157    35.569    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_46_n_0
    SLICE_X65Y64         LUT5 (Prop_lut5_I3_O)        0.124    35.693 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_9/O
                         net (fo=5, routed)           1.200    36.893    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_9_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.124    37.017 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_252/O
                         net (fo=1, routed)           0.666    37.683    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_252_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.209 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.209    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_152_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.323 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    38.323    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_76_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.437 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_31/CO[3]
                         net (fo=128, routed)         1.410    39.847    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_31_n_0
    SLICE_X65Y74         LUT5 (Prop_lut5_I3_O)        0.124    39.971 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[25]_i_4/O
                         net (fo=6, routed)           0.980    40.951    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[25]_i_4_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I4_O)        0.124    41.075 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_37/O
                         net (fo=1, routed)           0.640    41.716    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_37_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.242 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_15/CO[3]
                         net (fo=112, routed)         1.302    43.544    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_15_n_0
    SLICE_X66Y73         LUT5 (Prop_lut5_I1_O)        0.124    43.668 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[5]_i_4/O
                         net (fo=4, routed)           0.972    44.640    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[5]_i_4_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I3_O)        0.124    44.764 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[31]_i_109/O
                         net (fo=1, routed)           1.035    45.798    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[31]_i_109_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    46.202 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    46.202    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_78_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.319 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.009    46.328    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_47_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.445 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.445    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_20_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.562 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_6/CO[3]
                         net (fo=64, routed)          1.463    48.025    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_6_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I3_O)        0.124    48.149 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_17/O
                         net (fo=4, routed)           0.824    48.973    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_17_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I3_O)        0.124    49.097 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_48/O
                         net (fo=1, routed)           0.632    49.729    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_48_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.114 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_18/CO[3]
                         net (fo=64, routed)          1.283    51.397    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/arr1
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.150    51.547 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[25]_i_2/O
                         net (fo=6, routed)           1.065    52.612    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[25]_i_2_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.348    52.960 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[31]_i_9/O
                         net (fo=1, routed)           0.768    53.728    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[31]_i_9_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    54.278 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2_reg[31]_i_3/CO[3]
                         net (fo=96, routed)          1.067    55.345    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2_reg[31]_i_3_n_0
    SLICE_X49Y78         LUT5 (Prop_lut5_I3_O)        0.124    55.469 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[2]_i_2/O
                         net (fo=4, routed)           0.710    56.179    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[2]_i_2_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I4_O)        0.124    56.303 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_128/O
                         net (fo=1, routed)           0.323    56.626    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.133 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    57.133    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_56_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.247 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.247    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_19_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.361 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.361    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_5_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.475 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_3/CO[3]
                         net (fo=64, routed)          1.263    58.738    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/p_0_in
    SLICE_X45Y80         LUT5 (Prop_lut5_I3_O)        0.124    58.862 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[27]_i_1/O
                         net (fo=1, routed)           0.000    58.862    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/arr[0]_17[27]
    SLICE_X45Y80         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.467    12.646    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X45Y80         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[27]/C
                         clock pessimism              0.115    12.761    
                         clock uncertainty           -0.154    12.607    
    SLICE_X45Y80         FDRE (Setup_fdre_C_D)        0.031    12.638    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[27]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                         -58.862    
  -------------------------------------------------------------------
                         slack                                -46.224    

Slack (VIOLATED) :        -46.112ns  (required time - arrival time)
  Source:                 design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        55.786ns  (logic 14.950ns (26.799%)  route 40.836ns (73.201%))
  Logic Levels:           75  (CARRY4=45 LUT3=3 LUT4=3 LUT5=11 LUT6=13)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.669     2.963    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X43Y48         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/Q
                         net (fo=11, routed)          0.910     4.329    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0]_7[1]
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.124     4.453 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_389/O
                         net (fo=1, routed)           0.000     4.453    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_389_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.966 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_324/CO[3]
                         net (fo=1, routed)           0.001     4.966    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_324_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.083 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_248/CO[3]
                         net (fo=1, routed)           0.000     5.083    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_248_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.200 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.200    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_162_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.317 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_91/CO[3]
                         net (fo=256, routed)         1.310     6.627    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_91_n_0
    SLICE_X44Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.751 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_399/O
                         net (fo=1, routed)           0.371     7.122    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_399_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.246 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_335/O
                         net (fo=1, routed)           0.871     8.117    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_335_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.515 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_257/CO[3]
                         net (fo=1, routed)           0.000     8.515    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_257_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.629    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_171_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_92/CO[3]
                         net (fo=160, routed)         1.356    10.099    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_92_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.223 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[9]_i_5/O
                         net (fo=10, routed)          0.975    11.199    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[9]_i_5_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.124    11.323 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_282/O
                         net (fo=1, routed)           0.000    11.323    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_282_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.855 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_180/CO[3]
                         net (fo=1, routed)           0.000    11.855    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_180_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.969 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.969    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_93_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.083 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_45/CO[3]
                         net (fo=256, routed)         1.529    13.611    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_45_n_0
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124    13.735 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_562/O
                         net (fo=1, routed)           0.776    14.511    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_562_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.635 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_530/O
                         net (fo=1, routed)           0.686    15.321    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_530_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.706 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.706    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_477_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.820 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    15.820    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_390_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.934 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_283/CO[3]
                         net (fo=1, routed)           0.000    15.934    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_283_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.048 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_180/CO[3]
                         net (fo=64, routed)          1.138    17.186    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_180_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I1_O)        0.124    17.310 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_6[1]_i_8/O
                         net (fo=4, routed)           0.990    18.300    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_6[1]_i_8_n_0
    SLICE_X45Y55         LUT4 (Prop_lut4_I1_O)        0.124    18.424 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5[30]_i_48/O
                         net (fo=1, routed)           0.000    18.424    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5[30]_i_48_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.956 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.956    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_32_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.070    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_23_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.184    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_13_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_10/CO[3]
                         net (fo=80, routed)          1.265    20.563    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_10_n_0
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    20.687 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_16/O
                         net (fo=5, routed)           1.457    22.144    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_16_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.268 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_411/O
                         net (fo=1, routed)           0.568    22.836    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_411_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.362 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_292/CO[3]
                         net (fo=1, routed)           0.000    23.362    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_292_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.476 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.476    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_182_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.590 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_98/CO[3]
                         net (fo=192, routed)         1.255    24.845    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_98_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.124    24.969 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[13]_i_10/O
                         net (fo=6, routed)           0.626    25.595    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[13]_i_10_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.719 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_303/O
                         net (fo=1, routed)           0.641    26.360    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_303_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.764 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.764    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_191_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.881 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    26.881    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_99_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.998 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_43/CO[3]
                         net (fo=112, routed)         1.225    28.223    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_43_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124    28.347 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[14]_i_9/O
                         net (fo=4, routed)           0.637    28.984    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[14]_i_9_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124    29.108 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_336/O
                         net (fo=1, routed)           0.961    30.069    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_336_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.454 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    30.454    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_235_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    30.568    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_143_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.682 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_75/CO[3]
                         net (fo=64, routed)          1.326    32.008    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_75_n_0
    SLICE_X64Y60         LUT5 (Prop_lut5_I3_O)        0.124    32.132 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[3]_i_12/O
                         net (fo=4, routed)           0.674    32.806    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[3]_i_12_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124    32.930 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_426/O
                         net (fo=1, routed)           0.634    33.564    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_426_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.071 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_310/CO[3]
                         net (fo=1, routed)           0.000    34.071    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_310_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.185 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    34.185    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_208_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.299 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_108/CO[3]
                         net (fo=1, routed)           0.000    34.299    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_108_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.413 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_46/CO[3]
                         net (fo=64, routed)          1.157    35.569    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_46_n_0
    SLICE_X65Y64         LUT5 (Prop_lut5_I3_O)        0.124    35.693 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_9/O
                         net (fo=5, routed)           1.200    36.893    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_9_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.124    37.017 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_252/O
                         net (fo=1, routed)           0.666    37.683    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_252_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.209 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.209    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_152_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.323 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    38.323    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_76_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.437 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_31/CO[3]
                         net (fo=128, routed)         1.410    39.847    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_31_n_0
    SLICE_X65Y74         LUT5 (Prop_lut5_I3_O)        0.124    39.971 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[25]_i_4/O
                         net (fo=6, routed)           0.980    40.951    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[25]_i_4_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I4_O)        0.124    41.075 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_37/O
                         net (fo=1, routed)           0.640    41.716    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_37_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.242 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_15/CO[3]
                         net (fo=112, routed)         1.302    43.544    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_15_n_0
    SLICE_X66Y73         LUT5 (Prop_lut5_I1_O)        0.124    43.668 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[5]_i_4/O
                         net (fo=4, routed)           0.972    44.640    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[5]_i_4_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I3_O)        0.124    44.764 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[31]_i_109/O
                         net (fo=1, routed)           1.035    45.798    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[31]_i_109_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    46.202 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    46.202    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_78_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.319 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.009    46.328    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_47_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.445 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.445    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_20_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.562 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_6/CO[3]
                         net (fo=64, routed)          1.463    48.025    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_6_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I3_O)        0.124    48.149 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_17/O
                         net (fo=4, routed)           0.824    48.973    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_17_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I3_O)        0.124    49.097 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_48/O
                         net (fo=1, routed)           0.632    49.729    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_48_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.114 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_18/CO[3]
                         net (fo=64, routed)          1.283    51.397    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/arr1
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.150    51.547 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[25]_i_2/O
                         net (fo=6, routed)           1.065    52.612    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[25]_i_2_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.348    52.960 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[31]_i_9/O
                         net (fo=1, routed)           0.768    53.728    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[31]_i_9_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    54.278 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2_reg[31]_i_3/CO[3]
                         net (fo=96, routed)          1.067    55.345    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2_reg[31]_i_3_n_0
    SLICE_X49Y78         LUT5 (Prop_lut5_I3_O)        0.124    55.469 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[2]_i_2/O
                         net (fo=4, routed)           0.710    56.179    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[2]_i_2_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I4_O)        0.124    56.303 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_128/O
                         net (fo=1, routed)           0.323    56.626    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.133 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    57.133    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_56_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.247 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.247    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_19_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.361 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.361    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_5_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.475 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_3/CO[3]
                         net (fo=64, routed)          1.149    58.625    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/p_0_in
    SLICE_X47Y81         LUT5 (Prop_lut5_I3_O)        0.124    58.749 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[14]_i_1/O
                         net (fo=1, routed)           0.000    58.749    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/arr[0]_17[14]
    SLICE_X47Y81         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.468    12.647    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X47Y81         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[14]/C
                         clock pessimism              0.115    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X47Y81         FDRE (Setup_fdre_C_D)        0.029    12.637    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[14]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                         -58.749    
  -------------------------------------------------------------------
                         slack                                -46.112    

Slack (VIOLATED) :        -46.099ns  (required time - arrival time)
  Source:                 design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        55.774ns  (logic 14.950ns (26.805%)  route 40.824ns (73.195%))
  Logic Levels:           75  (CARRY4=45 LUT3=3 LUT4=3 LUT5=11 LUT6=13)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.669     2.963    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X43Y48         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/Q
                         net (fo=11, routed)          0.910     4.329    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0]_7[1]
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.124     4.453 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_389/O
                         net (fo=1, routed)           0.000     4.453    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_389_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.966 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_324/CO[3]
                         net (fo=1, routed)           0.001     4.966    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_324_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.083 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_248/CO[3]
                         net (fo=1, routed)           0.000     5.083    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_248_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.200 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.200    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_162_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.317 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_91/CO[3]
                         net (fo=256, routed)         1.310     6.627    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_91_n_0
    SLICE_X44Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.751 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_399/O
                         net (fo=1, routed)           0.371     7.122    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_399_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.246 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_335/O
                         net (fo=1, routed)           0.871     8.117    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_335_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.515 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_257/CO[3]
                         net (fo=1, routed)           0.000     8.515    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_257_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.629    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_171_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_92/CO[3]
                         net (fo=160, routed)         1.356    10.099    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_92_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.223 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[9]_i_5/O
                         net (fo=10, routed)          0.975    11.199    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[9]_i_5_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.124    11.323 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_282/O
                         net (fo=1, routed)           0.000    11.323    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_282_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.855 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_180/CO[3]
                         net (fo=1, routed)           0.000    11.855    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_180_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.969 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.969    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_93_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.083 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_45/CO[3]
                         net (fo=256, routed)         1.529    13.611    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_45_n_0
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124    13.735 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_562/O
                         net (fo=1, routed)           0.776    14.511    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_562_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.635 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_530/O
                         net (fo=1, routed)           0.686    15.321    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_530_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.706 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.706    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_477_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.820 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    15.820    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_390_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.934 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_283/CO[3]
                         net (fo=1, routed)           0.000    15.934    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_283_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.048 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_180/CO[3]
                         net (fo=64, routed)          1.138    17.186    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_180_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I1_O)        0.124    17.310 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_6[1]_i_8/O
                         net (fo=4, routed)           0.990    18.300    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_6[1]_i_8_n_0
    SLICE_X45Y55         LUT4 (Prop_lut4_I1_O)        0.124    18.424 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5[30]_i_48/O
                         net (fo=1, routed)           0.000    18.424    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5[30]_i_48_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.956 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.956    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_32_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.070    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_23_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.184    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_13_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_10/CO[3]
                         net (fo=80, routed)          1.265    20.563    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_10_n_0
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    20.687 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_16/O
                         net (fo=5, routed)           1.457    22.144    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_16_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.268 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_411/O
                         net (fo=1, routed)           0.568    22.836    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_411_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.362 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_292/CO[3]
                         net (fo=1, routed)           0.000    23.362    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_292_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.476 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.476    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_182_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.590 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_98/CO[3]
                         net (fo=192, routed)         1.255    24.845    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_98_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.124    24.969 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[13]_i_10/O
                         net (fo=6, routed)           0.626    25.595    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[13]_i_10_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.719 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_303/O
                         net (fo=1, routed)           0.641    26.360    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_303_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.764 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.764    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_191_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.881 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    26.881    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_99_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.998 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_43/CO[3]
                         net (fo=112, routed)         1.225    28.223    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_43_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124    28.347 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[14]_i_9/O
                         net (fo=4, routed)           0.637    28.984    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[14]_i_9_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124    29.108 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_336/O
                         net (fo=1, routed)           0.961    30.069    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_336_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.454 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    30.454    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_235_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    30.568    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_143_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.682 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_75/CO[3]
                         net (fo=64, routed)          1.326    32.008    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_75_n_0
    SLICE_X64Y60         LUT5 (Prop_lut5_I3_O)        0.124    32.132 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[3]_i_12/O
                         net (fo=4, routed)           0.674    32.806    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[3]_i_12_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124    32.930 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_426/O
                         net (fo=1, routed)           0.634    33.564    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_426_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.071 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_310/CO[3]
                         net (fo=1, routed)           0.000    34.071    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_310_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.185 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    34.185    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_208_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.299 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_108/CO[3]
                         net (fo=1, routed)           0.000    34.299    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_108_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.413 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_46/CO[3]
                         net (fo=64, routed)          1.157    35.569    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_46_n_0
    SLICE_X65Y64         LUT5 (Prop_lut5_I3_O)        0.124    35.693 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_9/O
                         net (fo=5, routed)           1.200    36.893    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_9_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.124    37.017 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_252/O
                         net (fo=1, routed)           0.666    37.683    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_252_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.209 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.209    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_152_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.323 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    38.323    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_76_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.437 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_31/CO[3]
                         net (fo=128, routed)         1.410    39.847    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_31_n_0
    SLICE_X65Y74         LUT5 (Prop_lut5_I3_O)        0.124    39.971 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[25]_i_4/O
                         net (fo=6, routed)           0.980    40.951    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[25]_i_4_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I4_O)        0.124    41.075 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_37/O
                         net (fo=1, routed)           0.640    41.716    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_37_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.242 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_15/CO[3]
                         net (fo=112, routed)         1.302    43.544    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_15_n_0
    SLICE_X66Y73         LUT5 (Prop_lut5_I1_O)        0.124    43.668 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[5]_i_4/O
                         net (fo=4, routed)           0.972    44.640    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[5]_i_4_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I3_O)        0.124    44.764 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[31]_i_109/O
                         net (fo=1, routed)           1.035    45.798    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[31]_i_109_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    46.202 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    46.202    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_78_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.319 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.009    46.328    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_47_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.445 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.445    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_20_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.562 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_6/CO[3]
                         net (fo=64, routed)          1.463    48.025    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_6_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I3_O)        0.124    48.149 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_17/O
                         net (fo=4, routed)           0.824    48.973    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_17_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I3_O)        0.124    49.097 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_48/O
                         net (fo=1, routed)           0.632    49.729    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_48_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.114 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_18/CO[3]
                         net (fo=64, routed)          1.283    51.397    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/arr1
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.150    51.547 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[25]_i_2/O
                         net (fo=6, routed)           1.065    52.612    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[25]_i_2_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.348    52.960 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[31]_i_9/O
                         net (fo=1, routed)           0.768    53.728    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[31]_i_9_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    54.278 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2_reg[31]_i_3/CO[3]
                         net (fo=96, routed)          1.067    55.345    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2_reg[31]_i_3_n_0
    SLICE_X49Y78         LUT5 (Prop_lut5_I3_O)        0.124    55.469 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[2]_i_2/O
                         net (fo=4, routed)           0.710    56.179    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[2]_i_2_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I4_O)        0.124    56.303 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_128/O
                         net (fo=1, routed)           0.323    56.626    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.133 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    57.133    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_56_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.247 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.247    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_19_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.361 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.361    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_5_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.475 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_3/CO[3]
                         net (fo=64, routed)          1.137    58.613    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/p_0_in
    SLICE_X45Y80         LUT5 (Prop_lut5_I3_O)        0.124    58.737 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_1[6]_i_1/O
                         net (fo=1, routed)           0.000    58.737    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/arr[1]_18[6]
    SLICE_X45Y80         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.467    12.646    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X45Y80         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_1_reg[6]/C
                         clock pessimism              0.115    12.761    
                         clock uncertainty           -0.154    12.607    
    SLICE_X45Y80         FDRE (Setup_fdre_C_D)        0.031    12.638    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                         -58.737    
  -------------------------------------------------------------------
                         slack                                -46.099    

Slack (VIOLATED) :        -46.088ns  (required time - arrival time)
  Source:                 design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        55.764ns  (logic 14.950ns (26.809%)  route 40.814ns (73.191%))
  Logic Levels:           75  (CARRY4=45 LUT3=3 LUT4=3 LUT5=11 LUT6=13)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.669     2.963    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X43Y48         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/Q
                         net (fo=11, routed)          0.910     4.329    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0]_7[1]
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.124     4.453 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_389/O
                         net (fo=1, routed)           0.000     4.453    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_389_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.966 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_324/CO[3]
                         net (fo=1, routed)           0.001     4.966    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_324_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.083 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_248/CO[3]
                         net (fo=1, routed)           0.000     5.083    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_248_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.200 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.200    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_162_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.317 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_91/CO[3]
                         net (fo=256, routed)         1.310     6.627    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_91_n_0
    SLICE_X44Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.751 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_399/O
                         net (fo=1, routed)           0.371     7.122    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_399_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.246 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_335/O
                         net (fo=1, routed)           0.871     8.117    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_335_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.515 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_257/CO[3]
                         net (fo=1, routed)           0.000     8.515    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_257_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.629    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_171_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_92/CO[3]
                         net (fo=160, routed)         1.356    10.099    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_92_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.223 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[9]_i_5/O
                         net (fo=10, routed)          0.975    11.199    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[9]_i_5_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.124    11.323 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_282/O
                         net (fo=1, routed)           0.000    11.323    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_282_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.855 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_180/CO[3]
                         net (fo=1, routed)           0.000    11.855    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_180_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.969 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.969    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_93_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.083 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_45/CO[3]
                         net (fo=256, routed)         1.529    13.611    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_45_n_0
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124    13.735 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_562/O
                         net (fo=1, routed)           0.776    14.511    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_562_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.635 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_530/O
                         net (fo=1, routed)           0.686    15.321    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_530_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.706 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.706    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_477_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.820 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    15.820    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_390_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.934 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_283/CO[3]
                         net (fo=1, routed)           0.000    15.934    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_283_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.048 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_180/CO[3]
                         net (fo=64, routed)          1.138    17.186    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_180_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I1_O)        0.124    17.310 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_6[1]_i_8/O
                         net (fo=4, routed)           0.990    18.300    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_6[1]_i_8_n_0
    SLICE_X45Y55         LUT4 (Prop_lut4_I1_O)        0.124    18.424 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5[30]_i_48/O
                         net (fo=1, routed)           0.000    18.424    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5[30]_i_48_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.956 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.956    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_32_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.070    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_23_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.184    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_13_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_10/CO[3]
                         net (fo=80, routed)          1.265    20.563    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_10_n_0
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    20.687 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_16/O
                         net (fo=5, routed)           1.457    22.144    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_16_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.268 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_411/O
                         net (fo=1, routed)           0.568    22.836    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_411_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.362 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_292/CO[3]
                         net (fo=1, routed)           0.000    23.362    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_292_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.476 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.476    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_182_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.590 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_98/CO[3]
                         net (fo=192, routed)         1.255    24.845    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_98_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.124    24.969 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[13]_i_10/O
                         net (fo=6, routed)           0.626    25.595    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[13]_i_10_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.719 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_303/O
                         net (fo=1, routed)           0.641    26.360    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_303_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.764 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.764    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_191_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.881 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    26.881    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_99_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.998 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_43/CO[3]
                         net (fo=112, routed)         1.225    28.223    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_43_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124    28.347 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[14]_i_9/O
                         net (fo=4, routed)           0.637    28.984    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[14]_i_9_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124    29.108 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_336/O
                         net (fo=1, routed)           0.961    30.069    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_336_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.454 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    30.454    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_235_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    30.568    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_143_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.682 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_75/CO[3]
                         net (fo=64, routed)          1.326    32.008    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_75_n_0
    SLICE_X64Y60         LUT5 (Prop_lut5_I3_O)        0.124    32.132 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[3]_i_12/O
                         net (fo=4, routed)           0.674    32.806    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[3]_i_12_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124    32.930 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_426/O
                         net (fo=1, routed)           0.634    33.564    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_426_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.071 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_310/CO[3]
                         net (fo=1, routed)           0.000    34.071    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_310_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.185 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    34.185    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_208_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.299 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_108/CO[3]
                         net (fo=1, routed)           0.000    34.299    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_108_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.413 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_46/CO[3]
                         net (fo=64, routed)          1.157    35.569    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_46_n_0
    SLICE_X65Y64         LUT5 (Prop_lut5_I3_O)        0.124    35.693 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_9/O
                         net (fo=5, routed)           1.200    36.893    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_9_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.124    37.017 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_252/O
                         net (fo=1, routed)           0.666    37.683    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_252_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.209 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.209    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_152_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.323 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    38.323    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_76_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.437 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_31/CO[3]
                         net (fo=128, routed)         1.410    39.847    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_31_n_0
    SLICE_X65Y74         LUT5 (Prop_lut5_I3_O)        0.124    39.971 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[25]_i_4/O
                         net (fo=6, routed)           0.980    40.951    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[25]_i_4_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I4_O)        0.124    41.075 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_37/O
                         net (fo=1, routed)           0.640    41.716    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_37_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.242 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_15/CO[3]
                         net (fo=112, routed)         1.302    43.544    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_15_n_0
    SLICE_X66Y73         LUT5 (Prop_lut5_I1_O)        0.124    43.668 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[5]_i_4/O
                         net (fo=4, routed)           0.972    44.640    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[5]_i_4_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I3_O)        0.124    44.764 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[31]_i_109/O
                         net (fo=1, routed)           1.035    45.798    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[31]_i_109_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    46.202 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    46.202    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_78_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.319 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.009    46.328    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_47_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.445 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.445    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_20_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.562 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_6/CO[3]
                         net (fo=64, routed)          1.463    48.025    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_6_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I3_O)        0.124    48.149 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_17/O
                         net (fo=4, routed)           0.824    48.973    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_17_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I3_O)        0.124    49.097 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_48/O
                         net (fo=1, routed)           0.632    49.729    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_48_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.114 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_18/CO[3]
                         net (fo=64, routed)          1.283    51.397    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/arr1
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.150    51.547 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[25]_i_2/O
                         net (fo=6, routed)           1.065    52.612    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[25]_i_2_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.348    52.960 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[31]_i_9/O
                         net (fo=1, routed)           0.768    53.728    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[31]_i_9_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    54.278 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2_reg[31]_i_3/CO[3]
                         net (fo=96, routed)          1.067    55.345    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2_reg[31]_i_3_n_0
    SLICE_X49Y78         LUT5 (Prop_lut5_I3_O)        0.124    55.469 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[2]_i_2/O
                         net (fo=4, routed)           0.710    56.179    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[2]_i_2_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I4_O)        0.124    56.303 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_128/O
                         net (fo=1, routed)           0.323    56.626    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.133 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    57.133    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_56_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.247 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.247    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_19_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.361 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.361    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_5_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.475 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_3/CO[3]
                         net (fo=64, routed)          1.128    58.603    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/p_0_in
    SLICE_X43Y80         LUT5 (Prop_lut5_I3_O)        0.124    58.727 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_1[27]_i_1/O
                         net (fo=1, routed)           0.000    58.727    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/arr[1]_18[27]
    SLICE_X43Y80         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.468    12.647    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X43Y80         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_1_reg[27]/C
                         clock pessimism              0.115    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X43Y80         FDRE (Setup_fdre_C_D)        0.031    12.639    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_1_reg[27]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                         -58.727    
  -------------------------------------------------------------------
                         slack                                -46.088    

Slack (VIOLATED) :        -46.088ns  (required time - arrival time)
  Source:                 design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        55.761ns  (logic 14.950ns (26.811%)  route 40.811ns (73.189%))
  Logic Levels:           75  (CARRY4=45 LUT3=3 LUT4=3 LUT5=11 LUT6=13)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.669     2.963    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X43Y48         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/Q
                         net (fo=11, routed)          0.910     4.329    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0]_7[1]
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.124     4.453 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_389/O
                         net (fo=1, routed)           0.000     4.453    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_389_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.966 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_324/CO[3]
                         net (fo=1, routed)           0.001     4.966    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_324_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.083 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_248/CO[3]
                         net (fo=1, routed)           0.000     5.083    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_248_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.200 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.200    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_162_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.317 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_91/CO[3]
                         net (fo=256, routed)         1.310     6.627    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_91_n_0
    SLICE_X44Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.751 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_399/O
                         net (fo=1, routed)           0.371     7.122    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_399_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.246 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_335/O
                         net (fo=1, routed)           0.871     8.117    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_335_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.515 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_257/CO[3]
                         net (fo=1, routed)           0.000     8.515    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_257_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.629    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_171_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_92/CO[3]
                         net (fo=160, routed)         1.356    10.099    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_92_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.223 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[9]_i_5/O
                         net (fo=10, routed)          0.975    11.199    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[9]_i_5_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.124    11.323 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_282/O
                         net (fo=1, routed)           0.000    11.323    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_282_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.855 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_180/CO[3]
                         net (fo=1, routed)           0.000    11.855    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_180_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.969 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.969    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_93_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.083 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_45/CO[3]
                         net (fo=256, routed)         1.529    13.611    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_45_n_0
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124    13.735 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_562/O
                         net (fo=1, routed)           0.776    14.511    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_562_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.635 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_530/O
                         net (fo=1, routed)           0.686    15.321    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_530_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.706 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.706    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_477_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.820 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    15.820    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_390_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.934 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_283/CO[3]
                         net (fo=1, routed)           0.000    15.934    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_283_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.048 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_180/CO[3]
                         net (fo=64, routed)          1.138    17.186    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_180_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I1_O)        0.124    17.310 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_6[1]_i_8/O
                         net (fo=4, routed)           0.990    18.300    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_6[1]_i_8_n_0
    SLICE_X45Y55         LUT4 (Prop_lut4_I1_O)        0.124    18.424 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5[30]_i_48/O
                         net (fo=1, routed)           0.000    18.424    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5[30]_i_48_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.956 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.956    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_32_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.070    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_23_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.184    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_13_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_10/CO[3]
                         net (fo=80, routed)          1.265    20.563    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_10_n_0
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    20.687 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_16/O
                         net (fo=5, routed)           1.457    22.144    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_16_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.268 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_411/O
                         net (fo=1, routed)           0.568    22.836    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_411_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.362 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_292/CO[3]
                         net (fo=1, routed)           0.000    23.362    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_292_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.476 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.476    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_182_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.590 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_98/CO[3]
                         net (fo=192, routed)         1.255    24.845    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_98_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.124    24.969 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[13]_i_10/O
                         net (fo=6, routed)           0.626    25.595    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[13]_i_10_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.719 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_303/O
                         net (fo=1, routed)           0.641    26.360    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_303_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.764 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.764    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_191_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.881 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    26.881    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_99_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.998 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_43/CO[3]
                         net (fo=112, routed)         1.225    28.223    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_43_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124    28.347 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[14]_i_9/O
                         net (fo=4, routed)           0.637    28.984    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[14]_i_9_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124    29.108 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_336/O
                         net (fo=1, routed)           0.961    30.069    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_336_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.454 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    30.454    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_235_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    30.568    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_143_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.682 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_75/CO[3]
                         net (fo=64, routed)          1.326    32.008    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_75_n_0
    SLICE_X64Y60         LUT5 (Prop_lut5_I3_O)        0.124    32.132 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[3]_i_12/O
                         net (fo=4, routed)           0.674    32.806    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[3]_i_12_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124    32.930 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_426/O
                         net (fo=1, routed)           0.634    33.564    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_426_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.071 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_310/CO[3]
                         net (fo=1, routed)           0.000    34.071    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_310_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.185 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    34.185    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_208_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.299 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_108/CO[3]
                         net (fo=1, routed)           0.000    34.299    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_108_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.413 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_46/CO[3]
                         net (fo=64, routed)          1.157    35.569    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_46_n_0
    SLICE_X65Y64         LUT5 (Prop_lut5_I3_O)        0.124    35.693 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_9/O
                         net (fo=5, routed)           1.200    36.893    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_9_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.124    37.017 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_252/O
                         net (fo=1, routed)           0.666    37.683    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_252_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.209 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.209    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_152_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.323 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    38.323    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_76_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.437 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_31/CO[3]
                         net (fo=128, routed)         1.410    39.847    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_31_n_0
    SLICE_X65Y74         LUT5 (Prop_lut5_I3_O)        0.124    39.971 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[25]_i_4/O
                         net (fo=6, routed)           0.980    40.951    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[25]_i_4_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I4_O)        0.124    41.075 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_37/O
                         net (fo=1, routed)           0.640    41.716    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_37_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.242 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_15/CO[3]
                         net (fo=112, routed)         1.302    43.544    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_15_n_0
    SLICE_X66Y73         LUT5 (Prop_lut5_I1_O)        0.124    43.668 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[5]_i_4/O
                         net (fo=4, routed)           0.972    44.640    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[5]_i_4_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I3_O)        0.124    44.764 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[31]_i_109/O
                         net (fo=1, routed)           1.035    45.798    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[31]_i_109_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    46.202 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    46.202    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_78_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.319 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.009    46.328    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_47_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.445 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.445    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_20_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.562 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_6/CO[3]
                         net (fo=64, routed)          1.463    48.025    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_6_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I3_O)        0.124    48.149 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_17/O
                         net (fo=4, routed)           0.824    48.973    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_17_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I3_O)        0.124    49.097 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_48/O
                         net (fo=1, routed)           0.632    49.729    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_48_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.114 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_18/CO[3]
                         net (fo=64, routed)          1.283    51.397    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/arr1
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.150    51.547 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[25]_i_2/O
                         net (fo=6, routed)           1.065    52.612    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[25]_i_2_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.348    52.960 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[31]_i_9/O
                         net (fo=1, routed)           0.768    53.728    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[31]_i_9_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    54.278 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2_reg[31]_i_3/CO[3]
                         net (fo=96, routed)          1.067    55.345    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2_reg[31]_i_3_n_0
    SLICE_X49Y78         LUT5 (Prop_lut5_I3_O)        0.124    55.469 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[2]_i_2/O
                         net (fo=4, routed)           0.710    56.179    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[2]_i_2_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I4_O)        0.124    56.303 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_128/O
                         net (fo=1, routed)           0.323    56.626    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.133 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    57.133    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_56_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.247 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.247    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_19_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.361 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.361    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_5_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.475 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_3/CO[3]
                         net (fo=64, routed)          1.124    58.600    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/p_0_in
    SLICE_X49Y81         LUT5 (Prop_lut5_I3_O)        0.124    58.724 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[10]_i_1/O
                         net (fo=1, routed)           0.000    58.724    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/arr[0]_17[10]
    SLICE_X49Y81         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.467    12.646    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X49Y81         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[10]/C
                         clock pessimism              0.115    12.761    
                         clock uncertainty           -0.154    12.607    
    SLICE_X49Y81         FDRE (Setup_fdre_C_D)        0.029    12.636    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[10]
  -------------------------------------------------------------------
                         required time                         12.636    
                         arrival time                         -58.724    
  -------------------------------------------------------------------
                         slack                                -46.088    

Slack (VIOLATED) :        -46.086ns  (required time - arrival time)
  Source:                 design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        55.763ns  (logic 14.950ns (26.810%)  route 40.813ns (73.190%))
  Logic Levels:           75  (CARRY4=45 LUT3=3 LUT4=3 LUT5=11 LUT6=13)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.669     2.963    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X43Y48         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/Q
                         net (fo=11, routed)          0.910     4.329    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0]_7[1]
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.124     4.453 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_389/O
                         net (fo=1, routed)           0.000     4.453    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_389_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.966 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_324/CO[3]
                         net (fo=1, routed)           0.001     4.966    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_324_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.083 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_248/CO[3]
                         net (fo=1, routed)           0.000     5.083    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_248_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.200 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.200    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_162_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.317 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_91/CO[3]
                         net (fo=256, routed)         1.310     6.627    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_91_n_0
    SLICE_X44Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.751 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_399/O
                         net (fo=1, routed)           0.371     7.122    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_399_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.246 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_335/O
                         net (fo=1, routed)           0.871     8.117    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_335_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.515 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_257/CO[3]
                         net (fo=1, routed)           0.000     8.515    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_257_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.629    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_171_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_92/CO[3]
                         net (fo=160, routed)         1.356    10.099    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_92_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.223 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[9]_i_5/O
                         net (fo=10, routed)          0.975    11.199    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[9]_i_5_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.124    11.323 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_282/O
                         net (fo=1, routed)           0.000    11.323    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_282_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.855 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_180/CO[3]
                         net (fo=1, routed)           0.000    11.855    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_180_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.969 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.969    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_93_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.083 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_45/CO[3]
                         net (fo=256, routed)         1.529    13.611    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_45_n_0
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124    13.735 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_562/O
                         net (fo=1, routed)           0.776    14.511    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_562_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.635 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_530/O
                         net (fo=1, routed)           0.686    15.321    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_530_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.706 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.706    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_477_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.820 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    15.820    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_390_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.934 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_283/CO[3]
                         net (fo=1, routed)           0.000    15.934    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_283_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.048 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_180/CO[3]
                         net (fo=64, routed)          1.138    17.186    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_180_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I1_O)        0.124    17.310 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_6[1]_i_8/O
                         net (fo=4, routed)           0.990    18.300    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_6[1]_i_8_n_0
    SLICE_X45Y55         LUT4 (Prop_lut4_I1_O)        0.124    18.424 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5[30]_i_48/O
                         net (fo=1, routed)           0.000    18.424    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5[30]_i_48_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.956 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.956    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_32_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.070    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_23_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.184    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_13_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_10/CO[3]
                         net (fo=80, routed)          1.265    20.563    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_10_n_0
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    20.687 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_16/O
                         net (fo=5, routed)           1.457    22.144    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_16_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.268 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_411/O
                         net (fo=1, routed)           0.568    22.836    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_411_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.362 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_292/CO[3]
                         net (fo=1, routed)           0.000    23.362    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_292_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.476 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.476    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_182_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.590 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_98/CO[3]
                         net (fo=192, routed)         1.255    24.845    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_98_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.124    24.969 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[13]_i_10/O
                         net (fo=6, routed)           0.626    25.595    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[13]_i_10_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.719 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_303/O
                         net (fo=1, routed)           0.641    26.360    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_303_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.764 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.764    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_191_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.881 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    26.881    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_99_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.998 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_43/CO[3]
                         net (fo=112, routed)         1.225    28.223    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_43_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124    28.347 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[14]_i_9/O
                         net (fo=4, routed)           0.637    28.984    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[14]_i_9_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124    29.108 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_336/O
                         net (fo=1, routed)           0.961    30.069    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_336_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.454 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    30.454    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_235_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    30.568    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_143_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.682 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_75/CO[3]
                         net (fo=64, routed)          1.326    32.008    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_75_n_0
    SLICE_X64Y60         LUT5 (Prop_lut5_I3_O)        0.124    32.132 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[3]_i_12/O
                         net (fo=4, routed)           0.674    32.806    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[3]_i_12_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124    32.930 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_426/O
                         net (fo=1, routed)           0.634    33.564    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_426_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.071 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_310/CO[3]
                         net (fo=1, routed)           0.000    34.071    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_310_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.185 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    34.185    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_208_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.299 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_108/CO[3]
                         net (fo=1, routed)           0.000    34.299    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_108_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.413 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_46/CO[3]
                         net (fo=64, routed)          1.157    35.569    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_46_n_0
    SLICE_X65Y64         LUT5 (Prop_lut5_I3_O)        0.124    35.693 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_9/O
                         net (fo=5, routed)           1.200    36.893    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_9_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.124    37.017 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_252/O
                         net (fo=1, routed)           0.666    37.683    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_252_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.209 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.209    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_152_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.323 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    38.323    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_76_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.437 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_31/CO[3]
                         net (fo=128, routed)         1.410    39.847    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_31_n_0
    SLICE_X65Y74         LUT5 (Prop_lut5_I3_O)        0.124    39.971 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[25]_i_4/O
                         net (fo=6, routed)           0.980    40.951    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[25]_i_4_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I4_O)        0.124    41.075 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_37/O
                         net (fo=1, routed)           0.640    41.716    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_37_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.242 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_15/CO[3]
                         net (fo=112, routed)         1.302    43.544    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_15_n_0
    SLICE_X66Y73         LUT5 (Prop_lut5_I1_O)        0.124    43.668 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[5]_i_4/O
                         net (fo=4, routed)           0.972    44.640    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[5]_i_4_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I3_O)        0.124    44.764 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[31]_i_109/O
                         net (fo=1, routed)           1.035    45.798    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[31]_i_109_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    46.202 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    46.202    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_78_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.319 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.009    46.328    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_47_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.445 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.445    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_20_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.562 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_6/CO[3]
                         net (fo=64, routed)          1.463    48.025    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_6_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I3_O)        0.124    48.149 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_17/O
                         net (fo=4, routed)           0.824    48.973    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_17_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I3_O)        0.124    49.097 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_48/O
                         net (fo=1, routed)           0.632    49.729    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_48_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.114 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_18/CO[3]
                         net (fo=64, routed)          1.283    51.397    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/arr1
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.150    51.547 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[25]_i_2/O
                         net (fo=6, routed)           1.065    52.612    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[25]_i_2_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.348    52.960 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[31]_i_9/O
                         net (fo=1, routed)           0.768    53.728    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[31]_i_9_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    54.278 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2_reg[31]_i_3/CO[3]
                         net (fo=96, routed)          1.067    55.345    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2_reg[31]_i_3_n_0
    SLICE_X49Y78         LUT5 (Prop_lut5_I3_O)        0.124    55.469 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[2]_i_2/O
                         net (fo=4, routed)           0.710    56.179    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[2]_i_2_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I4_O)        0.124    56.303 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_128/O
                         net (fo=1, routed)           0.323    56.626    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.133 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    57.133    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_56_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.247 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.247    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_19_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.361 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.361    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_5_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.475 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_3/CO[3]
                         net (fo=64, routed)          1.127    58.602    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/p_0_in
    SLICE_X43Y80         LUT5 (Prop_lut5_I3_O)        0.124    58.726 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_1[5]_i_1/O
                         net (fo=1, routed)           0.000    58.726    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/arr[1]_18[5]
    SLICE_X43Y80         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.468    12.647    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X43Y80         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_1_reg[5]/C
                         clock pessimism              0.115    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X43Y80         FDRE (Setup_fdre_C_D)        0.032    12.640    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.640    
                         arrival time                         -58.726    
  -------------------------------------------------------------------
                         slack                                -46.086    

Slack (VIOLATED) :        -46.076ns  (required time - arrival time)
  Source:                 design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        55.802ns  (logic 14.950ns (26.791%)  route 40.852ns (73.209%))
  Logic Levels:           75  (CARRY4=45 LUT3=3 LUT4=3 LUT5=11 LUT6=13)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.669     2.963    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X43Y48         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/Q
                         net (fo=11, routed)          0.910     4.329    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0]_7[1]
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.124     4.453 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_389/O
                         net (fo=1, routed)           0.000     4.453    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_389_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.966 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_324/CO[3]
                         net (fo=1, routed)           0.001     4.966    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_324_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.083 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_248/CO[3]
                         net (fo=1, routed)           0.000     5.083    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_248_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.200 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.200    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_162_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.317 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_91/CO[3]
                         net (fo=256, routed)         1.310     6.627    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_91_n_0
    SLICE_X44Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.751 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_399/O
                         net (fo=1, routed)           0.371     7.122    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_399_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.246 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_335/O
                         net (fo=1, routed)           0.871     8.117    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_335_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.515 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_257/CO[3]
                         net (fo=1, routed)           0.000     8.515    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_257_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.629    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_171_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_92/CO[3]
                         net (fo=160, routed)         1.356    10.099    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_92_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.223 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[9]_i_5/O
                         net (fo=10, routed)          0.975    11.199    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[9]_i_5_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.124    11.323 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_282/O
                         net (fo=1, routed)           0.000    11.323    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_282_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.855 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_180/CO[3]
                         net (fo=1, routed)           0.000    11.855    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_180_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.969 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.969    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_93_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.083 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_45/CO[3]
                         net (fo=256, routed)         1.529    13.611    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_45_n_0
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124    13.735 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_562/O
                         net (fo=1, routed)           0.776    14.511    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_562_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.635 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_530/O
                         net (fo=1, routed)           0.686    15.321    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_530_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.706 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.706    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_477_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.820 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    15.820    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_390_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.934 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_283/CO[3]
                         net (fo=1, routed)           0.000    15.934    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_283_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.048 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_180/CO[3]
                         net (fo=64, routed)          1.138    17.186    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_180_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I1_O)        0.124    17.310 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_6[1]_i_8/O
                         net (fo=4, routed)           0.990    18.300    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_6[1]_i_8_n_0
    SLICE_X45Y55         LUT4 (Prop_lut4_I1_O)        0.124    18.424 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5[30]_i_48/O
                         net (fo=1, routed)           0.000    18.424    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5[30]_i_48_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.956 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.956    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_32_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.070    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_23_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.184    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_13_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_10/CO[3]
                         net (fo=80, routed)          1.265    20.563    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_10_n_0
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    20.687 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_16/O
                         net (fo=5, routed)           1.457    22.144    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_16_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.268 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_411/O
                         net (fo=1, routed)           0.568    22.836    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_411_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.362 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_292/CO[3]
                         net (fo=1, routed)           0.000    23.362    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_292_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.476 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.476    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_182_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.590 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_98/CO[3]
                         net (fo=192, routed)         1.255    24.845    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_98_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.124    24.969 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[13]_i_10/O
                         net (fo=6, routed)           0.626    25.595    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[13]_i_10_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.719 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_303/O
                         net (fo=1, routed)           0.641    26.360    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_303_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.764 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.764    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_191_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.881 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    26.881    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_99_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.998 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_43/CO[3]
                         net (fo=112, routed)         1.225    28.223    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_43_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124    28.347 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[14]_i_9/O
                         net (fo=4, routed)           0.637    28.984    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[14]_i_9_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124    29.108 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_336/O
                         net (fo=1, routed)           0.961    30.069    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_336_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.454 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    30.454    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_235_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    30.568    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_143_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.682 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_75/CO[3]
                         net (fo=64, routed)          1.326    32.008    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_75_n_0
    SLICE_X64Y60         LUT5 (Prop_lut5_I3_O)        0.124    32.132 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[3]_i_12/O
                         net (fo=4, routed)           0.674    32.806    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[3]_i_12_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124    32.930 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_426/O
                         net (fo=1, routed)           0.634    33.564    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_426_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.071 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_310/CO[3]
                         net (fo=1, routed)           0.000    34.071    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_310_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.185 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    34.185    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_208_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.299 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_108/CO[3]
                         net (fo=1, routed)           0.000    34.299    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_108_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.413 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_46/CO[3]
                         net (fo=64, routed)          1.157    35.569    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_46_n_0
    SLICE_X65Y64         LUT5 (Prop_lut5_I3_O)        0.124    35.693 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_9/O
                         net (fo=5, routed)           1.200    36.893    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_9_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.124    37.017 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_252/O
                         net (fo=1, routed)           0.666    37.683    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_252_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.209 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.209    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_152_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.323 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    38.323    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_76_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.437 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_31/CO[3]
                         net (fo=128, routed)         1.410    39.847    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_31_n_0
    SLICE_X65Y74         LUT5 (Prop_lut5_I3_O)        0.124    39.971 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[25]_i_4/O
                         net (fo=6, routed)           0.980    40.951    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[25]_i_4_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I4_O)        0.124    41.075 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_37/O
                         net (fo=1, routed)           0.640    41.716    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_37_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.242 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_15/CO[3]
                         net (fo=112, routed)         1.302    43.544    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_15_n_0
    SLICE_X66Y73         LUT5 (Prop_lut5_I1_O)        0.124    43.668 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[5]_i_4/O
                         net (fo=4, routed)           0.972    44.640    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[5]_i_4_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I3_O)        0.124    44.764 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[31]_i_109/O
                         net (fo=1, routed)           1.035    45.798    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[31]_i_109_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    46.202 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    46.202    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_78_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.319 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.009    46.328    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_47_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.445 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.445    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_20_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.562 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_6/CO[3]
                         net (fo=64, routed)          1.463    48.025    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_6_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I3_O)        0.124    48.149 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_17/O
                         net (fo=4, routed)           0.824    48.973    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_17_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I3_O)        0.124    49.097 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_48/O
                         net (fo=1, routed)           0.632    49.729    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_48_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.114 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_18/CO[3]
                         net (fo=64, routed)          1.283    51.397    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/arr1
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.150    51.547 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[25]_i_2/O
                         net (fo=6, routed)           1.065    52.612    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[25]_i_2_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.348    52.960 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[31]_i_9/O
                         net (fo=1, routed)           0.768    53.728    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[31]_i_9_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    54.278 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2_reg[31]_i_3/CO[3]
                         net (fo=96, routed)          1.067    55.345    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2_reg[31]_i_3_n_0
    SLICE_X49Y78         LUT5 (Prop_lut5_I3_O)        0.124    55.469 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[2]_i_2/O
                         net (fo=4, routed)           0.710    56.179    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[2]_i_2_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I4_O)        0.124    56.303 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_128/O
                         net (fo=1, routed)           0.323    56.626    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.133 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    57.133    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_56_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.247 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.247    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_19_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.361 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.361    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_5_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.475 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_3/CO[3]
                         net (fo=64, routed)          1.165    58.641    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/p_0_in
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124    58.765 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[28]_i_1/O
                         net (fo=1, routed)           0.000    58.765    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/arr[0]_17[28]
    SLICE_X46Y81         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.468    12.647    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X46Y81         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[28]/C
                         clock pessimism              0.115    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X46Y81         FDRE (Setup_fdre_C_D)        0.081    12.689    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[28]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -58.765    
  -------------------------------------------------------------------
                         slack                                -46.076    

Slack (VIOLATED) :        -46.073ns  (required time - arrival time)
  Source:                 design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        55.748ns  (logic 14.950ns (26.817%)  route 40.798ns (73.183%))
  Logic Levels:           75  (CARRY4=45 LUT3=3 LUT4=3 LUT5=11 LUT6=13)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.669     2.963    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X43Y48         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0][1]/Q
                         net (fo=11, routed)          0.910     4.329    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[0]_7[1]
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.124     4.453 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_389/O
                         net (fo=1, routed)           0.000     4.453    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_389_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.966 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_324/CO[3]
                         net (fo=1, routed)           0.001     4.966    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_324_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.083 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_248/CO[3]
                         net (fo=1, routed)           0.000     5.083    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_248_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.200 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_162/CO[3]
                         net (fo=1, routed)           0.000     5.200    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_162_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.317 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_91/CO[3]
                         net (fo=256, routed)         1.310     6.627    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_91_n_0
    SLICE_X44Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.751 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_399/O
                         net (fo=1, routed)           0.371     7.122    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_399_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.246 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_335/O
                         net (fo=1, routed)           0.871     8.117    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_335_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.515 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_257/CO[3]
                         net (fo=1, routed)           0.000     8.515    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_257_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_171/CO[3]
                         net (fo=1, routed)           0.000     8.629    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_171_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_92/CO[3]
                         net (fo=160, routed)         1.356    10.099    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_92_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I3_O)        0.124    10.223 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[9]_i_5/O
                         net (fo=10, routed)          0.975    11.199    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[9]_i_5_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.124    11.323 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_282/O
                         net (fo=1, routed)           0.000    11.323    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7[31]_i_282_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.855 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_180/CO[3]
                         net (fo=1, routed)           0.000    11.855    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_180_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.969 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.969    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_93_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.083 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_45/CO[3]
                         net (fo=256, routed)         1.529    13.611    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_7_reg[31]_i_45_n_0
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124    13.735 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_562/O
                         net (fo=1, routed)           0.776    14.511    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_562_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.635 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_530/O
                         net (fo=1, routed)           0.686    15.321    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_530_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.706 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.706    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_477_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.820 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    15.820    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_390_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.934 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_283/CO[3]
                         net (fo=1, routed)           0.000    15.934    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_283_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.048 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_180/CO[3]
                         net (fo=64, routed)          1.138    17.186    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_180_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I1_O)        0.124    17.310 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_6[1]_i_8/O
                         net (fo=4, routed)           0.990    18.300    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_6[1]_i_8_n_0
    SLICE_X45Y55         LUT4 (Prop_lut4_I1_O)        0.124    18.424 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5[30]_i_48/O
                         net (fo=1, routed)           0.000    18.424    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5[30]_i_48_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.956 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.956    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_32_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.070    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_23_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.184    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_13_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_10/CO[3]
                         net (fo=80, routed)          1.265    20.563    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_5_reg[30]_i_10_n_0
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    20.687 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_16/O
                         net (fo=5, routed)           1.457    22.144    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_16_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.268 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_411/O
                         net (fo=1, routed)           0.568    22.836    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_411_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.362 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_292/CO[3]
                         net (fo=1, routed)           0.000    23.362    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_292_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.476 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.476    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_182_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.590 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_98/CO[3]
                         net (fo=192, routed)         1.255    24.845    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_98_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.124    24.969 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[13]_i_10/O
                         net (fo=6, routed)           0.626    25.595    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[13]_i_10_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.719 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_303/O
                         net (fo=1, routed)           0.641    26.360    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_303_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.764 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.764    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_191_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.881 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    26.881    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_99_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.998 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_43/CO[3]
                         net (fo=112, routed)         1.225    28.223    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_43_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I0_O)        0.124    28.347 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[14]_i_9/O
                         net (fo=4, routed)           0.637    28.984    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[14]_i_9_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124    29.108 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_336/O
                         net (fo=1, routed)           0.961    30.069    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_336_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.454 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    30.454    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_235_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    30.568    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_143_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.682 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_75/CO[3]
                         net (fo=64, routed)          1.326    32.008    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_75_n_0
    SLICE_X64Y60         LUT5 (Prop_lut5_I3_O)        0.124    32.132 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[3]_i_12/O
                         net (fo=4, routed)           0.674    32.806    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[3]_i_12_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124    32.930 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_426/O
                         net (fo=1, routed)           0.634    33.564    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_426_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.071 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_310/CO[3]
                         net (fo=1, routed)           0.000    34.071    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_310_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.185 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    34.185    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_208_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.299 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_108/CO[3]
                         net (fo=1, routed)           0.000    34.299    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_108_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.413 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_46/CO[3]
                         net (fo=64, routed)          1.157    35.569    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_46_n_0
    SLICE_X65Y64         LUT5 (Prop_lut5_I3_O)        0.124    35.693 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_9/O
                         net (fo=5, routed)           1.200    36.893    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[9]_i_9_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.124    37.017 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_252/O
                         net (fo=1, routed)           0.666    37.683    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_252_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.209 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.209    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_152_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.323 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    38.323    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_76_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.437 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_31/CO[3]
                         net (fo=128, routed)         1.410    39.847    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_31_n_0
    SLICE_X65Y74         LUT5 (Prop_lut5_I3_O)        0.124    39.971 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[25]_i_4/O
                         net (fo=6, routed)           0.980    40.951    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[25]_i_4_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I4_O)        0.124    41.075 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_37/O
                         net (fo=1, routed)           0.640    41.716    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_37_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.242 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_15/CO[3]
                         net (fo=112, routed)         1.302    43.544    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_15_n_0
    SLICE_X66Y73         LUT5 (Prop_lut5_I1_O)        0.124    43.668 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[5]_i_4/O
                         net (fo=4, routed)           0.972    44.640    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[5]_i_4_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I3_O)        0.124    44.764 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[31]_i_109/O
                         net (fo=1, routed)           1.035    45.798    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3[31]_i_109_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    46.202 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    46.202    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_78_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.319 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.009    46.328    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_47_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.445 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.445    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_20_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.562 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_6/CO[3]
                         net (fo=64, routed)          1.463    48.025    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_3_reg[31]_i_6_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I3_O)        0.124    48.149 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_17/O
                         net (fo=4, routed)           0.824    48.973    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_17_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I3_O)        0.124    49.097 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_48/O
                         net (fo=1, routed)           0.632    49.729    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_48_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    50.114 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_18/CO[3]
                         net (fo=64, routed)          1.283    51.397    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/arr1
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.150    51.547 f  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[25]_i_2/O
                         net (fo=6, routed)           1.065    52.612    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[25]_i_2_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.348    52.960 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[31]_i_9/O
                         net (fo=1, routed)           0.768    53.728    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2[31]_i_9_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    54.278 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2_reg[31]_i_3/CO[3]
                         net (fo=96, routed)          1.067    55.345    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_2_reg[31]_i_3_n_0
    SLICE_X49Y78         LUT5 (Prop_lut5_I3_O)        0.124    55.469 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[2]_i_2/O
                         net (fo=4, routed)           0.710    56.179    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[2]_i_2_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I4_O)        0.124    56.303 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_128/O
                         net (fo=1, routed)           0.323    56.626    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.133 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    57.133    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_56_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.247 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.247    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_19_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.361 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.361    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_5_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.475 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[31]_i_3/CO[3]
                         net (fo=64, routed)          1.112    58.587    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/p_0_in
    SLICE_X47Y82         LUT5 (Prop_lut5_I3_O)        0.124    58.711 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0[25]_i_1/O
                         net (fo=1, routed)           0.000    58.711    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/arr[0]_17[25]
    SLICE_X47Y82         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.470    12.649    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X47Y82         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[25]/C
                         clock pessimism              0.115    12.764    
                         clock uncertainty           -0.154    12.610    
    SLICE_X47Y82         FDRE (Setup_fdre_C_D)        0.029    12.639    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/q_0_reg[25]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                         -58.711    
  -------------------------------------------------------------------
                         slack                                -46.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.249ns (51.493%)  route 0.235ns (48.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[45]/Q
                         net (fo=1, routed)           0.235     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[45]
    SLICE_X32Y100        LUT3 (Prop_lut3_I2_O)        0.101     1.378 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[45]_i_1/O
                         net (fo=1, routed)           0.000     1.378    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[45]
    SLICE_X32Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.131     1.374    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.246ns (50.004%)  route 0.246ns (49.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[5]/Q
                         net (fo=1, routed)           0.246     1.289    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[5]
    SLICE_X32Y100        LUT3 (Prop_lut3_I2_O)        0.098     1.387 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[5]_i_1/O
                         net (fo=1, routed)           0.000     1.387    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[5]
    SLICE_X32Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.121     1.364    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.655     0.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.242    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y103        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.929     1.295    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y103        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.291     1.004    
    SLICE_X26Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.187    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.129     1.285    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.707%)  route 0.290ns (67.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.553     0.889    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y62         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.290     1.320    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/slv_reg2_reg[31][0]
    SLICE_X40Y49         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.830     1.196    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X40Y49         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[1][0]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.070     1.236    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/slv_reg8_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.394%)  route 0.234ns (64.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.552     0.888    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y63         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/slv_reg8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/slv_reg8_reg[4]/Q
                         net (fo=2, routed)           0.234     1.249    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/slv_reg8_reg[31][4]
    SLICE_X51Y63         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.815     1.181    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X51Y63         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[7][4]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.012     1.158    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[7][4]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/slv_reg8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.545%)  route 0.279ns (66.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.552     0.888    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y63         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/slv_reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/slv_reg8_reg[1]/Q
                         net (fo=2, routed)           0.279     1.308    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/slv_reg8_reg[31][1]
    SLICE_X51Y63         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.815     1.181    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X51Y63         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[7][1]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.070     1.216    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.155     1.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X42Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X42Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.090    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/slv_reg8_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[7][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.576%)  route 0.253ns (66.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.552     0.888    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y63         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/slv_reg8_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/slv_reg8_reg[6]/Q
                         net (fo=2, routed)           0.253     1.269    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/slv_reg8_reg[31][6]
    SLICE_X51Y62         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.816     1.182    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/s00_axi_aclk
    SLICE_X51Y62         FDRE                                         r  design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[7][6]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X51Y62         FDRE (Hold_fdre_C_D)         0.017     1.164    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[7][6]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y56    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[4][13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y57    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[4][14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y58    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[4][15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y59    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[4][16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y60    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[4][17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y59    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[4][18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y57    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[4][19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y55    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[4][1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y57    design_1_i/Sorting_0/inst/Sorting_v2_0_S00_AXI_inst/Sorting_i/data_reg[4][20]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 1.236ns (30.275%)  route 2.847ns (69.725%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 9.472 - 8.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.692     1.692    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=25, routed)          2.081     4.229    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/Q[2]
    SLICE_X33Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.353 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/R_out_carry_i_8/O
                         net (fo=1, routed)           0.000     4.353    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/R_out_carry_i_8_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.885 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/R_out_carry/CO[3]
                         net (fo=2, routed)           0.765     5.651    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/r_data[2]
    SLICE_X33Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.775 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     5.775    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X33Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.472     9.472    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.114     9.586    
                         clock uncertainty           -0.035     9.551    
    SLICE_X33Y83         FDRE (Setup_fdre_C_D)        0.032     9.583    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          9.583    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 1.084ns (28.079%)  route 2.776ns (71.921%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 9.473 - 8.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.692     1.692    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=25, routed)          1.720     3.868    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/Q[2]
    SLICE_X34Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.992 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/B_out_carry_i_6/O
                         net (fo=1, routed)           0.000     3.992    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/B_out_carry_i_6_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.372 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/B_out_carry/CO[3]
                         net (fo=2, routed)           1.056     5.428    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/r_data[0]
    SLICE_X34Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.552 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     5.552    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X34Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.473     9.473    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.114     9.587    
                         clock uncertainty           -0.035     9.552    
    SLICE_X34Y83         FDRE (Setup_fdre_C_D)        0.077     9.629    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                          -5.552    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 1.080ns (28.623%)  route 2.693ns (71.377%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 9.473 - 8.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.692     1.692    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=25, routed)          1.735     3.883    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/Q[2]
    SLICE_X34Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.007 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/G_out_carry_i_5/O
                         net (fo=1, routed)           0.000     4.007    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/G_out_carry_i_5_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.383 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/G_out_carry/CO[3]
                         net (fo=2, routed)           0.959     5.341    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/r_data[1]
    SLICE_X34Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.465 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     5.465    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X34Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.473     9.473    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.114     9.587    
                         clock uncertainty           -0.035     9.552    
    SLICE_X34Y83         FDRE (Setup_fdre_C_D)        0.081     9.633    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          9.633    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.192ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.580ns (16.559%)  route 2.923ns (83.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 9.515 - 8.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.694     1.694    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.456     2.150 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/Q
                         net (fo=13, routed)          2.584     4.734    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/p_0_in[1]
    SLICE_X28Y84         LUT4 (Prop_lut4_I1_O)        0.124     4.858 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.339     5.197    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X27Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.515     9.515    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[24]/C
                         clock pessimism              0.114     9.629    
                         clock uncertainty           -0.035     9.594    
    SLICE_X27Y84         FDRE (Setup_fdre_C_CE)      -0.205     9.389    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[24]
  -------------------------------------------------------------------
                         required time                          9.389    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                  4.192    

Slack (MET) :             4.192ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.580ns (16.559%)  route 2.923ns (83.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 9.515 - 8.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.694     1.694    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.456     2.150 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/Q
                         net (fo=13, routed)          2.584     4.734    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/p_0_in[1]
    SLICE_X28Y84         LUT4 (Prop_lut4_I1_O)        0.124     4.858 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.339     5.197    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X27Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.515     9.515    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[25]/C
                         clock pessimism              0.114     9.629    
                         clock uncertainty           -0.035     9.594    
    SLICE_X27Y84         FDRE (Setup_fdre_C_CE)      -0.205     9.389    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[25]
  -------------------------------------------------------------------
                         required time                          9.389    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                  4.192    

Slack (MET) :             4.192ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.580ns (16.559%)  route 2.923ns (83.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 9.515 - 8.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.694     1.694    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.456     2.150 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/Q
                         net (fo=13, routed)          2.584     4.734    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/p_0_in[1]
    SLICE_X28Y84         LUT4 (Prop_lut4_I1_O)        0.124     4.858 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.339     5.197    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X27Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.515     9.515    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[26]/C
                         clock pessimism              0.114     9.629    
                         clock uncertainty           -0.035     9.594    
    SLICE_X27Y84         FDRE (Setup_fdre_C_CE)      -0.205     9.389    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[26]
  -------------------------------------------------------------------
                         required time                          9.389    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                  4.192    

Slack (MET) :             4.192ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.580ns (16.559%)  route 2.923ns (83.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 9.515 - 8.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.694     1.694    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.456     2.150 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/Q
                         net (fo=13, routed)          2.584     4.734    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/p_0_in[1]
    SLICE_X28Y84         LUT4 (Prop_lut4_I1_O)        0.124     4.858 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.339     5.197    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X27Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.515     9.515    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[27]/C
                         clock pessimism              0.114     9.629    
                         clock uncertainty           -0.035     9.594    
    SLICE_X27Y84         FDRE (Setup_fdre_C_CE)      -0.205     9.389    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[27]
  -------------------------------------------------------------------
                         required time                          9.389    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                  4.192    

Slack (MET) :             4.192ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.580ns (16.559%)  route 2.923ns (83.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 9.515 - 8.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.694     1.694    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.456     2.150 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/Q
                         net (fo=13, routed)          2.584     4.734    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/p_0_in[1]
    SLICE_X28Y84         LUT4 (Prop_lut4_I1_O)        0.124     4.858 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.339     5.197    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X27Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.515     9.515    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[28]/C
                         clock pessimism              0.114     9.629    
                         clock uncertainty           -0.035     9.594    
    SLICE_X27Y84         FDRE (Setup_fdre_C_CE)      -0.205     9.389    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[28]
  -------------------------------------------------------------------
                         required time                          9.389    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                  4.192    

Slack (MET) :             4.192ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.580ns (16.559%)  route 2.923ns (83.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 9.515 - 8.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.694     1.694    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.456     2.150 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/Q
                         net (fo=13, routed)          2.584     4.734    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/p_0_in[1]
    SLICE_X28Y84         LUT4 (Prop_lut4_I1_O)        0.124     4.858 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.339     5.197    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X27Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.515     9.515    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[29]/C
                         clock pessimism              0.114     9.629    
                         clock uncertainty           -0.035     9.594    
    SLICE_X27Y84         FDRE (Setup_fdre_C_CE)      -0.205     9.389    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[29]
  -------------------------------------------------------------------
                         required time                          9.389    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                  4.192    

Slack (MET) :             4.192ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.580ns (16.559%)  route 2.923ns (83.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 9.515 - 8.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.694     1.694    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.456     2.150 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/Q
                         net (fo=13, routed)          2.584     4.734    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/p_0_in[1]
    SLICE_X28Y84         LUT4 (Prop_lut4_I1_O)        0.124     4.858 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.339     5.197    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X27Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.515     9.515    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[30]/C
                         clock pessimism              0.114     9.629    
                         clock uncertainty           -0.035     9.594    
    SLICE_X27Y84         FDRE (Setup_fdre_C_CE)      -0.205     9.389    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[30]
  -------------------------------------------------------------------
                         required time                          9.389    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                  4.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.399%)  route 0.156ns (45.601%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.555     0.555    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=33, routed)          0.156     0.852    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr[2]
    SLICE_X32Y87         LUT5 (Prop_lut5_I1_O)        0.045     0.897 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     0.897    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X32Y87         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.821     0.821    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.253     0.568    
    SLICE_X32Y87         FDRE (Hold_fdre_C_D)         0.120     0.688    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.770%)  route 0.160ns (46.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.555     0.555    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=33, routed)          0.160     0.856    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr[2]
    SLICE_X32Y87         LUT5 (Prop_lut5_I1_O)        0.045     0.901 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     0.901    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X32Y87         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.821     0.821    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.253     0.568    
    SLICE_X32Y87         FDRE (Hold_fdre_C_D)         0.121     0.689    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.476%)  route 0.148ns (41.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.554     0.554    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y86         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[29]/Q
                         net (fo=1, routed)           0.148     0.866    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[29]
    SLICE_X34Y84         LUT5 (Prop_lut5_I2_O)        0.045     0.911 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X34Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.819     0.819    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.251     0.568    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.121     0.689    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.227ns (67.603%)  route 0.109ns (32.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.554     0.554    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg3_reg[4]/Q
                         net (fo=1, routed)           0.109     0.790    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg3[4]
    SLICE_X33Y83         LUT5 (Prop_lut5_I0_O)        0.099     0.889 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.889    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X33Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.818     0.818    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.251     0.567    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.091     0.658    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.108%)  route 0.209ns (52.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.554     0.554    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y86         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[24]/Q
                         net (fo=1, routed)           0.209     0.904    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[24]
    SLICE_X32Y83         LUT5 (Prop_lut5_I2_O)        0.045     0.949 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     0.949    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X32Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.818     0.818    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.234     0.584    
    SLICE_X32Y83         FDRE (Hold_fdre_C_D)         0.121     0.705    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.577%)  route 0.160ns (43.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.554     0.554    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/s00_axi_aclk
    SLICE_X32Y86         FDCE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDCE (Prop_fdce_C_Q)         0.164     0.718 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[7]/Q
                         net (fo=7, routed)           0.160     0.878    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256[7]
    SLICE_X32Y86         LUT5 (Prop_lut5_I0_O)        0.045     0.923 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256[7]_i_1/O
                         net (fo=1, routed)           0.000     0.923    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/next_counter_256[7]
    SLICE_X32Y86         FDCE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.820     0.820    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/s00_axi_aclk
    SLICE_X32Y86         FDCE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[7]/C
                         clock pessimism             -0.266     0.554    
    SLICE_X32Y86         FDCE (Hold_fdce_C_D)         0.121     0.675    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.453%)  route 0.156ns (45.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.572     0.572    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141     0.713 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[2]/Q
                         net (fo=13, routed)          0.156     0.868    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/p_0_in[0]
    SLICE_X29Y85         LUT6 (Prop_lut6_I5_O)        0.045     0.913 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.913    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr[2]_i_1_n_0
    SLICE_X29Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.839     0.839    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[2]/C
                         clock pessimism             -0.267     0.572    
    SLICE_X29Y85         FDRE (Hold_fdre_C_D)         0.092     0.664    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/aw_en_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.781%)  route 0.173ns (45.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.569     0.569    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y86         FDSE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/aw_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDSE (Prop_fdse_C_Q)         0.164     0.733 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/aw_en_reg/Q
                         net (fo=5, routed)           0.173     0.905    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/aw_en_reg_n_0
    SLICE_X29Y85         LUT6 (Prop_lut6_I3_O)        0.045     0.950 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.950    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0
    SLICE_X29Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.839     0.839    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                         clock pessimism             -0.234     0.605    
    SLICE_X29Y85         FDRE (Hold_fdre_C_D)         0.091     0.696    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.192%)  route 0.208ns (52.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.555     0.555    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=33, routed)          0.208     0.904    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr[2]
    SLICE_X32Y88         LUT5 (Prop_lut5_I1_O)        0.045     0.949 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     0.949    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X32Y88         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.823     0.823    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y88         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.251     0.572    
    SLICE_X32Y88         FDRE (Hold_fdre_C_D)         0.121     0.693    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.785%)  route 0.220ns (54.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.554     0.554    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=1, routed)           0.220     0.915    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/slv_reg3_reg[2][0]
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.045     0.960 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.960    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X34Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.818     0.818    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.234     0.584    
    SLICE_X34Y83         FDRE (Hold_fdre_C_D)         0.120     0.704    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/PWM_ctrl_0/inst/s00_axi_aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X27Y84  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X27Y84  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X27Y84  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X27Y84  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X27Y84  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X27Y84  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X28Y84  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X27Y84  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X27Y84  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X28Y84  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y84  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y84  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y84  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y84  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y84  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y84  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y84  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y84  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y83  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y83  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y83  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y83  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y83  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y83  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y83  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y83  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y83  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y83  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y83  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y83  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_fpga_0

Setup :           40  Failing Endpoints,  Worst Slack       -1.136ns,  Total Violation      -15.280ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.136ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.261ns  (logic 0.840ns (25.757%)  route 2.421ns (74.243%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns = ( 9.694 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.694     9.694    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.419    10.113 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=5, routed)           1.031    11.144    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[1]
    SLICE_X26Y85         LUT6 (Prop_lut6_I2_O)        0.297    11.441 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.734    12.175    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X26Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.299 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.656    12.955    design_1_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.562    12.742    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.114    12.856    
                         clock uncertainty           -0.154    12.702    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.819    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.819    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                 -1.136    

Slack (VIOLATED) :        -0.873ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.905ns  (logic 0.890ns (22.792%)  route 3.015ns (77.208%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    1.690ns = ( 9.690 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.690     9.690    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y86         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.518    10.208 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=4, routed)           0.566    10.774    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid[2]
    SLICE_X27Y86         LUT5 (Prop_lut5_I1_O)        0.124    10.898 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_10/O
                         net (fo=1, routed)           1.059    11.958    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]
    SLICE_X27Y86         LUT6 (Prop_lut6_I0_O)        0.124    12.082 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           1.389    13.471    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d0_0[0]
    SLICE_X27Y87         LUT6 (Prop_lut6_I4_O)        0.124    13.595 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.000    13.595    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X27Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.517    12.696    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.149    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X27Y87         FDRE (Setup_fdre_C_D)        0.031    12.722    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -13.595    
  -------------------------------------------------------------------
                         slack                                 -0.873    

Slack (VIOLATED) :        -0.773ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.771ns  (logic 0.890ns (23.603%)  route 2.881ns (76.397%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.690ns = ( 9.690 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.690     9.690    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y86         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.518    10.208 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=4, routed)           0.566    10.774    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid[2]
    SLICE_X27Y86         LUT5 (Prop_lut5_I1_O)        0.124    10.898 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_10/O
                         net (fo=1, routed)           1.059    11.958    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]
    SLICE_X27Y86         LUT6 (Prop_lut6_I0_O)        0.124    12.082 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           1.255    13.337    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d0[0]
    SLICE_X28Y86         LUT4 (Prop_lut4_I3_O)        0.124    13.461 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1/O
                         net (fo=1, routed)           0.000    13.461    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1_n_0
    SLICE_X28Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.520    12.699    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X28Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                         clock pessimism              0.114    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X28Y86         FDRE (Setup_fdre_C_D)        0.029    12.688    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -13.461    
  -------------------------------------------------------------------
                         slack                                 -0.773    

Slack (VIOLATED) :        -0.755ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.799ns  (logic 0.918ns (24.166%)  route 2.881ns (75.834%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.690ns = ( 9.690 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.690     9.690    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y86         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.518    10.208 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=4, routed)           0.566    10.774    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid[2]
    SLICE_X27Y86         LUT5 (Prop_lut5_I1_O)        0.124    10.898 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_10/O
                         net (fo=1, routed)           1.059    11.958    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]
    SLICE_X27Y86         LUT6 (Prop_lut6_I0_O)        0.124    12.082 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           1.255    13.337    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d0[0]
    SLICE_X28Y86         LUT4 (Prop_lut4_I3_O)        0.152    13.489 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1/O
                         net (fo=1, routed)           0.000    13.489    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0
    SLICE_X28Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.520    12.699    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X28Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                         clock pessimism              0.114    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X28Y86         FDRE (Setup_fdre_C_D)        0.075    12.734    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]
  -------------------------------------------------------------------
                         required time                         12.734    
                         arrival time                         -13.489    
  -------------------------------------------------------------------
                         slack                                 -0.755    

Slack (VIOLATED) :        -0.647ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.653ns  (logic 1.014ns (27.756%)  route 2.639ns (72.244%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    1.690ns = ( 9.690 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.690     9.690    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y86         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.518    10.208 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=4, routed)           0.893    11.101    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[1]
    SLICE_X26Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.225 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.720    11.945    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__3
    SLICE_X29Y99         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.294    12.363    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X30Y99         LUT4 (Prop_lut4_I0_O)        0.124    12.487 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.732    13.219    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X31Y99         LUT4 (Prop_lut4_I2_O)        0.124    13.343 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    13.343    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.526    12.705    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.114    12.819    
                         clock uncertainty           -0.154    12.665    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.031    12.696    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.696    
                         arrival time                         -13.343    
  -------------------------------------------------------------------
                         slack                                 -0.647    

Slack (VIOLATED) :        -0.644ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.648ns  (logic 1.014ns (27.794%)  route 2.634ns (72.206%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    1.690ns = ( 9.690 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.690     9.690    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y86         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.518    10.208 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=4, routed)           0.893    11.101    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[1]
    SLICE_X26Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.225 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.720    11.945    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__3
    SLICE_X29Y99         LUT5 (Prop_lut5_I4_O)        0.124    12.069 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.294    12.363    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X30Y99         LUT4 (Prop_lut4_I0_O)        0.124    12.487 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.727    13.214    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X31Y99         LUT6 (Prop_lut6_I4_O)        0.124    13.338 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    13.338    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.526    12.705    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.114    12.819    
                         clock uncertainty           -0.154    12.665    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.029    12.694    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                         -13.338    
  -------------------------------------------------------------------
                         slack                                 -0.644    

Slack (VIOLATED) :        -0.608ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.543ns  (logic 0.704ns (19.871%)  route 2.839ns (80.129%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 9.645 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.645     9.645    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.456    10.101 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           0.936    11.037    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[110]
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.124    11.161 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_2/O
                         net (fo=1, routed)           1.093    12.254    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_2_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I0_O)        0.124    12.378 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_1/O
                         net (fo=2, routed)           0.809    13.188    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]
    SLICE_X35Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.475    12.654    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                         clock pessimism              0.147    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X35Y85         FDRE (Setup_fdre_C_D)       -0.067    12.580    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                         -13.188    
  -------------------------------------------------------------------
                         slack                                 -0.608    

Slack (VIOLATED) :        -0.593ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.478ns  (logic 0.704ns (20.239%)  route 2.774ns (79.761%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 9.647 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.647     9.647    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    10.103 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[16]/Q
                         net (fo=1, routed)           1.013    11.116    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[112]
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.124    11.240 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_2/O
                         net (fo=1, routed)           1.291    12.530    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_2_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I0_O)        0.124    12.654 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1/O
                         net (fo=2, routed)           0.471    13.125    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.474    12.653    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                         clock pessimism              0.114    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)       -0.081    12.532    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -13.125    
  -------------------------------------------------------------------
                         slack                                 -0.593    

Slack (VIOLATED) :        -0.566ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.285ns  (logic 0.856ns (26.062%)  route 2.429ns (73.938%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        1.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 9.648 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.648     9.648    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456    10.104 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rvalid_reg/Q
                         net (fo=3, routed)           0.595    10.699    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rvalid[2]
    SLICE_X33Y88         LUT5 (Prop_lut5_I1_O)        0.124    10.823 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_i_4/O
                         net (fo=1, routed)           0.653    11.476    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[2]_1
    SLICE_X32Y88         LUT5 (Prop_lut5_I1_O)        0.124    11.600 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_2/O
                         net (fo=2, routed)           0.798    12.398    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_2_n_0
    SLICE_X33Y89         LUT3 (Prop_lut3_I1_O)        0.152    12.550 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i_i_1/O
                         net (fo=1, routed)           0.382    12.933    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[0]_0
    SLICE_X33Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.477    12.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                         clock pessimism              0.148    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X33Y89         FDRE (Setup_fdre_C_D)       -0.283    12.367    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                         -12.933    
  -------------------------------------------------------------------
                         slack                                 -0.566    

Slack (VIOLATED) :        -0.545ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.480ns  (logic 0.704ns (20.227%)  route 2.776ns (79.773%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    1.644ns = ( 9.644 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.644     9.644    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    10.100 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           1.118    11.218    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[102]
    SLICE_X36Y83         LUT6 (Prop_lut6_I1_O)        0.124    11.342 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_2/O
                         net (fo=1, routed)           1.168    12.510    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_2_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124    12.634 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_1/O
                         net (fo=2, routed)           0.491    13.124    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]
    SLICE_X34Y81         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.470    12.649    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y81         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                         clock pessimism              0.114    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X34Y81         FDRE (Setup_fdre_C_D)       -0.030    12.579    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         12.579    
                         arrival time                         -13.124    
  -------------------------------------------------------------------
                         slack                                 -0.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.618ns (33.130%)  route 1.247ns (66.870%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.474     1.474    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.418     1.892 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.654     2.545    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[124]
    SLICE_X37Y89         LUT6 (Prop_lut6_I1_O)        0.100     2.645 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_2/O
                         net (fo=1, routed)           0.594     3.239    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_2_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.100     3.339 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_1/O
                         net (fo=2, routed)           0.000     3.339    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[31]
    SLICE_X40Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.650     2.944    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]/C
                         clock pessimism             -0.114     2.830    
                         clock uncertainty            0.154     2.984    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.270     3.254    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.254ns (30.257%)  route 0.585ns (69.743%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.554     0.554    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           0.363     1.081    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[115]
    SLICE_X39Y86         LUT6 (Prop_lut6_I1_O)        0.045     1.126 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_2/O
                         net (fo=1, routed)           0.094     1.220    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_2_n_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.265 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_1/O
                         net (fo=2, routed)           0.128     1.393    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]
    SLICE_X37Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.819     1.185    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/C
                         clock pessimism             -0.234     0.951    
                         clock uncertainty            0.154     1.105    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.070     1.175    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.254ns (28.856%)  route 0.626ns (71.144%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.554     0.554    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[18]/Q
                         net (fo=1, routed)           0.403     1.120    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[114]
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.165 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_2/O
                         net (fo=1, routed)           0.223     1.389    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_2_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.434 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_1/O
                         net (fo=2, routed)           0.000     1.434    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]
    SLICE_X43Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.819     1.185    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X43Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/C
                         clock pessimism             -0.234     0.951    
                         clock uncertainty            0.154     1.105    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.092     1.197    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.231ns (26.983%)  route 0.625ns (73.017%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.553     0.553    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.248     0.942    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[101]
    SLICE_X34Y83         LUT6 (Prop_lut6_I1_O)        0.045     0.987 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_2/O
                         net (fo=1, routed)           0.250     1.237    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.045     1.282 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_1/O
                         net (fo=2, routed)           0.127     1.409    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]
    SLICE_X34Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.815     1.181    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]/C
                         clock pessimism             -0.234     0.947    
                         clock uncertainty            0.154     1.101    
    SLICE_X34Y80         FDRE (Hold_fdre_C_D)         0.063     1.164    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.320ns (35.872%)  route 0.572ns (64.128%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.572     0.572    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.128     0.700 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           0.269     0.969    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_awready[2]
    SLICE_X28Y85         LUT5 (Prop_lut5_I1_O)        0.099     1.068 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_5/O
                         net (fo=2, routed)           0.121     1.189    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[2]_0
    SLICE_X28Y86         LUT6 (Prop_lut6_I2_O)        0.045     1.234 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_2/O
                         net (fo=3, routed)           0.181     1.416    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d0[2]
    SLICE_X28Y86         LUT4 (Prop_lut4_I1_O)        0.048     1.464 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1/O
                         net (fo=1, routed)           0.000     1.464    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0
    SLICE_X28Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.839     1.205    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X28Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                         clock pessimism             -0.252     0.953    
                         clock uncertainty            0.154     1.107    
    SLICE_X28Y86         FDRE (Hold_fdre_C_D)         0.107     1.214    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.317ns (35.656%)  route 0.572ns (64.344%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.572     0.572    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.128     0.700 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           0.269     0.969    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_awready[2]
    SLICE_X28Y85         LUT5 (Prop_lut5_I1_O)        0.099     1.068 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_5/O
                         net (fo=2, routed)           0.121     1.189    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[2]_0
    SLICE_X28Y86         LUT6 (Prop_lut6_I2_O)        0.045     1.234 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_2/O
                         net (fo=3, routed)           0.181     1.416    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d0[2]
    SLICE_X28Y86         LUT4 (Prop_lut4_I1_O)        0.045     1.461 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1/O
                         net (fo=1, routed)           0.000     1.461    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1_n_0
    SLICE_X28Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.839     1.205    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X28Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                         clock pessimism             -0.252     0.953    
                         clock uncertainty            0.154     1.107    
    SLICE_X28Y86         FDRE (Hold_fdre_C_D)         0.091     1.198    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.254ns (28.519%)  route 0.637ns (71.481%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.552     0.552    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y82         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.220     0.936    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[105]
    SLICE_X34Y82         LUT6 (Prop_lut6_I1_O)        0.045     0.981 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_2/O
                         net (fo=1, routed)           0.296     1.277    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.045     1.322 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=2, routed)           0.121     1.442    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X34Y81         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.816     1.182    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y81         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                         clock pessimism             -0.234     0.948    
                         clock uncertainty            0.154     1.102    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.076     1.178    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.254ns (28.091%)  route 0.650ns (71.909%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.553     0.553    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[0]/Q
                         net (fo=1, routed)           0.376     1.093    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[96]
    SLICE_X39Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.138 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_2/O
                         net (fo=1, routed)           0.274     1.412    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_2_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I0_O)        0.045     1.457 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_1/O
                         net (fo=2, routed)           0.000     1.457    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]
    SLICE_X39Y81         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.815     1.181    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y81         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/C
                         clock pessimism             -0.234     0.947    
                         clock uncertainty            0.154     1.101    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.091     1.192    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.254ns (27.803%)  route 0.660ns (72.197%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.553     0.553    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.368     1.085    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[120]
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.130 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_2/O
                         net (fo=1, routed)           0.291     1.421    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_2_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.466 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_1/O
                         net (fo=2, routed)           0.000     1.466    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]
    SLICE_X40Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/C
                         clock pessimism             -0.234     0.955    
                         clock uncertainty            0.154     1.109    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.091     1.200    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.254ns (28.471%)  route 0.638ns (71.529%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.554     0.554    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           0.363     1.081    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[115]
    SLICE_X39Y86         LUT6 (Prop_lut6_I1_O)        0.045     1.126 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_2/O
                         net (fo=1, routed)           0.094     1.220    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_2_n_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.265 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_1/O
                         net (fo=2, routed)           0.181     1.446    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]
    SLICE_X37Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.822     1.188    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                         clock pessimism             -0.234     0.954    
                         clock uncertainty            0.154     1.108    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.070     1.178    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  sys_clk_pin

Setup :          372  Failing Endpoints,  Worst Slack       -3.654ns,  Total Violation     -943.489ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.654ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.853ns  (logic 1.706ns (44.273%)  route 2.147ns (55.727%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 33.475 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.873    35.238    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y87         LUT5 (Prop_lut5_I3_O)        0.124    35.362 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.307    35.669    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X27Y85         LUT4 (Prop_lut4_I3_O)        0.124    35.793 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.627    36.420    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X35Y85         LUT4 (Prop_lut4_I0_O)        0.124    36.544 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.340    36.884    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X35Y86         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.475    33.475    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y86         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[24]/C
                         clock pessimism              0.114    33.589    
                         clock uncertainty           -0.154    33.435    
    SLICE_X35Y86         FDRE (Setup_fdre_C_CE)      -0.205    33.230    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[24]
  -------------------------------------------------------------------
                         required time                         33.230    
                         arrival time                         -36.884    
  -------------------------------------------------------------------
                         slack                                 -3.654    

Slack (VIOLATED) :        -3.654ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.853ns  (logic 1.706ns (44.273%)  route 2.147ns (55.727%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 33.475 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.873    35.238    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y87         LUT5 (Prop_lut5_I3_O)        0.124    35.362 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.307    35.669    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X27Y85         LUT4 (Prop_lut4_I3_O)        0.124    35.793 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.627    36.420    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X35Y85         LUT4 (Prop_lut4_I0_O)        0.124    36.544 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.340    36.884    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X35Y86         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.475    33.475    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y86         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[25]/C
                         clock pessimism              0.114    33.589    
                         clock uncertainty           -0.154    33.435    
    SLICE_X35Y86         FDRE (Setup_fdre_C_CE)      -0.205    33.230    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[25]
  -------------------------------------------------------------------
                         required time                         33.230    
                         arrival time                         -36.884    
  -------------------------------------------------------------------
                         slack                                 -3.654    

Slack (VIOLATED) :        -3.654ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.853ns  (logic 1.706ns (44.273%)  route 2.147ns (55.727%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 33.475 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.873    35.238    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y87         LUT5 (Prop_lut5_I3_O)        0.124    35.362 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.307    35.669    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X27Y85         LUT4 (Prop_lut4_I3_O)        0.124    35.793 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.627    36.420    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X35Y85         LUT4 (Prop_lut4_I0_O)        0.124    36.544 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.340    36.884    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X35Y86         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.475    33.475    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y86         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[26]/C
                         clock pessimism              0.114    33.589    
                         clock uncertainty           -0.154    33.435    
    SLICE_X35Y86         FDRE (Setup_fdre_C_CE)      -0.205    33.230    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[26]
  -------------------------------------------------------------------
                         required time                         33.230    
                         arrival time                         -36.884    
  -------------------------------------------------------------------
                         slack                                 -3.654    

Slack (VIOLATED) :        -3.654ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.853ns  (logic 1.706ns (44.273%)  route 2.147ns (55.727%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 33.475 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.873    35.238    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y87         LUT5 (Prop_lut5_I3_O)        0.124    35.362 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.307    35.669    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X27Y85         LUT4 (Prop_lut4_I3_O)        0.124    35.793 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.627    36.420    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X35Y85         LUT4 (Prop_lut4_I0_O)        0.124    36.544 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.340    36.884    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X35Y86         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.475    33.475    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y86         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[28]/C
                         clock pessimism              0.114    33.589    
                         clock uncertainty           -0.154    33.435    
    SLICE_X35Y86         FDRE (Setup_fdre_C_CE)      -0.205    33.230    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[28]
  -------------------------------------------------------------------
                         required time                         33.230    
                         arrival time                         -36.884    
  -------------------------------------------------------------------
                         slack                                 -3.654    

Slack (VIOLATED) :        -3.645ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.887ns  (logic 1.706ns (43.886%)  route 2.181ns (56.114%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 33.518 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.873    35.238    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y87         LUT5 (Prop_lut5_I3_O)        0.124    35.362 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.307    35.669    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X27Y85         LUT4 (Prop_lut4_I3_O)        0.124    35.793 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.500    36.293    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y84         LUT4 (Prop_lut4_I0_O)        0.124    36.417 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.501    36.918    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X29Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.518    33.518    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[0]/C
                         clock pessimism              0.114    33.632    
                         clock uncertainty           -0.154    33.478    
    SLICE_X29Y83         FDRE (Setup_fdre_C_CE)      -0.205    33.273    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         33.273    
                         arrival time                         -36.918    
  -------------------------------------------------------------------
                         slack                                 -3.645    

Slack (VIOLATED) :        -3.645ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.887ns  (logic 1.706ns (43.886%)  route 2.181ns (56.114%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 33.518 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.873    35.238    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y87         LUT5 (Prop_lut5_I3_O)        0.124    35.362 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.307    35.669    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X27Y85         LUT4 (Prop_lut4_I3_O)        0.124    35.793 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.500    36.293    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y84         LUT4 (Prop_lut4_I0_O)        0.124    36.417 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.501    36.918    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X29Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.518    33.518    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[1]/C
                         clock pessimism              0.114    33.632    
                         clock uncertainty           -0.154    33.478    
    SLICE_X29Y83         FDRE (Setup_fdre_C_CE)      -0.205    33.273    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         33.273    
                         arrival time                         -36.918    
  -------------------------------------------------------------------
                         slack                                 -3.645    

Slack (VIOLATED) :        -3.645ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.887ns  (logic 1.706ns (43.886%)  route 2.181ns (56.114%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 33.518 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.873    35.238    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y87         LUT5 (Prop_lut5_I3_O)        0.124    35.362 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.307    35.669    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X27Y85         LUT4 (Prop_lut4_I3_O)        0.124    35.793 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.500    36.293    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y84         LUT4 (Prop_lut4_I0_O)        0.124    36.417 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.501    36.918    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X29Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.518    33.518    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[2]/C
                         clock pessimism              0.114    33.632    
                         clock uncertainty           -0.154    33.478    
    SLICE_X29Y83         FDRE (Setup_fdre_C_CE)      -0.205    33.273    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         33.273    
                         arrival time                         -36.918    
  -------------------------------------------------------------------
                         slack                                 -3.645    

Slack (VIOLATED) :        -3.645ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.887ns  (logic 1.706ns (43.886%)  route 2.181ns (56.114%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 33.518 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.873    35.238    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y87         LUT5 (Prop_lut5_I3_O)        0.124    35.362 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.307    35.669    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X27Y85         LUT4 (Prop_lut4_I3_O)        0.124    35.793 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.500    36.293    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y84         LUT4 (Prop_lut4_I0_O)        0.124    36.417 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.501    36.918    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X29Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.518    33.518    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[3]/C
                         clock pessimism              0.114    33.632    
                         clock uncertainty           -0.154    33.478    
    SLICE_X29Y83         FDRE (Setup_fdre_C_CE)      -0.205    33.273    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         33.273    
                         arrival time                         -36.918    
  -------------------------------------------------------------------
                         slack                                 -3.645    

Slack (VIOLATED) :        -3.645ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.887ns  (logic 1.706ns (43.886%)  route 2.181ns (56.114%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 33.518 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.873    35.238    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y87         LUT5 (Prop_lut5_I3_O)        0.124    35.362 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.307    35.669    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X27Y85         LUT4 (Prop_lut4_I3_O)        0.124    35.793 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.500    36.293    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y84         LUT4 (Prop_lut4_I0_O)        0.124    36.417 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.501    36.918    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X29Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.518    33.518    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[4]/C
                         clock pessimism              0.114    33.632    
                         clock uncertainty           -0.154    33.478    
    SLICE_X29Y83         FDRE (Setup_fdre_C_CE)      -0.205    33.273    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         33.273    
                         arrival time                         -36.918    
  -------------------------------------------------------------------
                         slack                                 -3.645    

Slack (VIOLATED) :        -3.645ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.887ns  (logic 1.706ns (43.886%)  route 2.181ns (56.114%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 33.518 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.873    35.238    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y87         LUT5 (Prop_lut5_I3_O)        0.124    35.362 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.307    35.669    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X27Y85         LUT4 (Prop_lut4_I3_O)        0.124    35.793 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.500    36.293    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y84         LUT4 (Prop_lut4_I0_O)        0.124    36.417 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.501    36.918    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X29Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.518    33.518    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[5]/C
                         clock pessimism              0.114    33.632    
                         clock uncertainty           -0.154    33.478    
    SLICE_X29Y83         FDRE (Setup_fdre_C_CE)      -0.205    33.273    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         33.273    
                         arrival time                         -36.918    
  -------------------------------------------------------------------
                         slack                                 -3.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.476%)  route 0.354ns (65.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.558     0.894    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=10, routed)          0.354     1.388    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_araddr[1]
    SLICE_X34Y87         LUT4 (Prop_lut4_I0_O)        0.045     1.433 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.433    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr[3]_i_1_n_0
    SLICE_X34Y87         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.821     0.821    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y87         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr_reg[3]/C
                         clock pessimism             -0.234     0.587    
                         clock uncertainty            0.154     0.741    
    SLICE_X34Y87         FDRE (Hold_fdre_C_D)         0.120     0.861    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.254ns (38.853%)  route 0.400ns (61.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X30Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.164     1.074 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[3]/Q
                         net (fo=5, routed)           0.224     1.297    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[3]
    SLICE_X26Y86         LUT5 (Prop_lut5_I0_O)        0.045     1.342 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[3]_INST_0/O
                         net (fo=2, routed)           0.176     1.518    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_bready
    SLICE_X26Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.563 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     1.563    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_bvalid_i_1_n_0
    SLICE_X26Y86         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.838     0.838    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y86         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_bvalid_reg/C
                         clock pessimism             -0.234     0.604    
                         clock uncertainty            0.154     0.758    
    SLICE_X26Y86         FDRE (Hold_fdre_C_D)         0.121     0.879    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/aw_en_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.254ns (38.735%)  route 0.402ns (61.265%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X30Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[3]/Q
                         net (fo=5, routed)           0.224     1.297    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[3]
    SLICE_X26Y86         LUT5 (Prop_lut5_I0_O)        0.045     1.342 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[3]_INST_0/O
                         net (fo=2, routed)           0.178     1.520    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_bready
    SLICE_X26Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.565 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/aw_en_i_1/O
                         net (fo=1, routed)           0.000     1.565    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/aw_en_i_1_n_0
    SLICE_X26Y86         FDSE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/aw_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.838     0.838    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y86         FDSE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/aw_en_reg/C
                         clock pessimism             -0.234     0.604    
                         clock uncertainty            0.154     0.758    
    SLICE_X26Y86         FDSE (Hold_fdse_C_D)         0.120     0.878    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/aw_en_reg
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.231ns (37.419%)  route 0.386ns (62.581%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=107, routed)         0.336     1.369    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X33Y87         LUT2 (Prop_lut2_I1_O)        0.045     1.414 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[3]_INST_0/O
                         net (fo=1, routed)           0.050     1.464    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_rready
    SLICE_X33Y87         LUT4 (Prop_lut4_I3_O)        0.045     1.509 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rvalid_i_1/O
                         net (fo=1, routed)           0.000     1.509    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rvalid_i_1_n_0
    SLICE_X33Y87         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.821     0.821    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rvalid_reg/C
                         clock pessimism             -0.251     0.570    
                         clock uncertainty            0.154     0.724    
    SLICE_X33Y87         FDRE (Hold_fdre_C_D)         0.092     0.816    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_wready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.237ns (34.865%)  route 0.443ns (65.135%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.570     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/Q
                         net (fo=39, routed)          0.196     1.242    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i
    SLICE_X26Y87         LUT5 (Prop_lut5_I1_O)        0.045     1.287 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.247     1.534    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X29Y85         LUT4 (Prop_lut4_I1_O)        0.051     1.585 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_wready_i_1/O
                         net (fo=1, routed)           0.000     1.585    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_wready0
    SLICE_X29Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_wready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.839     0.839    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_wready_reg/C
                         clock pessimism             -0.234     0.605    
                         clock uncertainty            0.154     0.759    
    SLICE_X29Y85         FDRE (Hold_fdre_C_D)         0.107     0.866    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_wready_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.613%)  route 0.488ns (72.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.558     0.894    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/Q
                         net (fo=10, routed)          0.488     1.522    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_araddr[0]
    SLICE_X33Y87         LUT4 (Prop_lut4_I0_O)        0.045     1.567 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.567    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr[2]_i_1_n_0
    SLICE_X33Y87         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.821     0.821    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr_reg[2]/C
                         clock pessimism             -0.251     0.570    
                         clock uncertainty            0.154     0.724    
    SLICE_X33Y87         FDRE (Hold_fdre_C_D)         0.091     0.815    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_araddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.351ns (50.036%)  route 0.350ns (49.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[15])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[15]
                         net (fo=21, routed)          0.350     1.652    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_wdata[15]
    SLICE_X31Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.839     0.839    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg3_reg[15]/C
                         clock pessimism             -0.234     0.605    
                         clock uncertainty            0.154     0.759    
    SLICE_X31Y85         FDRE (Hold_fdre_C_D)         0.071     0.830    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg3_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.331ns (43.661%)  route 0.427ns (56.339%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X28Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.128     1.036 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/Q
                         net (fo=8, routed)           0.270     1.305    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]
    SLICE_X29Y86         LUT4 (Prop_lut4_I1_O)        0.096     1.401 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[3]_INST_0/O
                         net (fo=7, routed)           0.157     1.559    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X29Y85         LUT6 (Prop_lut6_I4_O)        0.107     1.666 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.666    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr[2]_i_1_n_0
    SLICE_X29Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.839     0.839    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[2]/C
                         clock pessimism             -0.252     0.587    
                         clock uncertainty            0.154     0.741    
    SLICE_X29Y85         FDRE (Hold_fdre_C_D)         0.092     0.833    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.331ns (43.603%)  route 0.428ns (56.397%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X28Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.128     1.036 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/Q
                         net (fo=8, routed)           0.270     1.305    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]
    SLICE_X29Y86         LUT4 (Prop_lut4_I1_O)        0.096     1.401 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[3]_INST_0/O
                         net (fo=7, routed)           0.158     1.560    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X29Y85         LUT6 (Prop_lut6_I4_O)        0.107     1.667 r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.667    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0
    SLICE_X29Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.839     0.839    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y85         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                         clock pessimism             -0.252     0.587    
                         clock uncertainty            0.154     0.741    
    SLICE_X29Y85         FDRE (Hold_fdre_C_D)         0.091     0.832    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.351ns (48.603%)  route 0.371ns (51.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=21, routed)          0.371     1.673    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_wdata[7]
    SLICE_X29Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.837     0.837    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y83         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[7]/C
                         clock pessimism             -0.234     0.603    
                         clock uncertainty            0.154     0.757    
    SLICE_X29Y83         FDRE (Hold_fdre_C_D)         0.078     0.835    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.838    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.456ns (25.070%)  route 1.363ns (74.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 9.473 - 8.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.692     1.692    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=9, routed)           1.363     3.511    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/Q[0]
    SLICE_X32Y84         FDCE                                         f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.473     9.473    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/s00_axi_aclk
    SLICE_X32Y84         FDCE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[3]/C
                         clock pessimism              0.114     9.587    
                         clock uncertainty           -0.035     9.552    
    SLICE_X32Y84         FDCE (Recov_fdce_C_CLR)     -0.361     9.191    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[3]
  -------------------------------------------------------------------
                         required time                          9.191    
                         arrival time                          -3.511    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.456ns (25.070%)  route 1.363ns (74.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 9.473 - 8.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.692     1.692    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=9, routed)           1.363     3.511    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/Q[0]
    SLICE_X32Y84         FDCE                                         f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.473     9.473    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/s00_axi_aclk
    SLICE_X32Y84         FDCE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[2]/C
                         clock pessimism              0.114     9.587    
                         clock uncertainty           -0.035     9.552    
    SLICE_X32Y84         FDCE (Recov_fdce_C_CLR)     -0.319     9.233    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[2]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -3.511    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.456ns (29.864%)  route 1.071ns (70.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 9.474 - 8.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.692     1.692    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=9, routed)           1.071     3.219    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/Q[0]
    SLICE_X32Y86         FDCE                                         f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.474     9.474    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/s00_axi_aclk
    SLICE_X32Y86         FDCE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[4]/C
                         clock pessimism              0.114     9.588    
                         clock uncertainty           -0.035     9.553    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.361     9.192    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[4]
  -------------------------------------------------------------------
                         required time                          9.192    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.456ns (29.864%)  route 1.071ns (70.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 9.474 - 8.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.692     1.692    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=9, routed)           1.071     3.219    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/Q[0]
    SLICE_X32Y86         FDCE                                         f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.474     9.474    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/s00_axi_aclk
    SLICE_X32Y86         FDCE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[5]/C
                         clock pessimism              0.114     9.588    
                         clock uncertainty           -0.035     9.553    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.319     9.234    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[5]
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.456ns (29.864%)  route 1.071ns (70.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 9.474 - 8.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.692     1.692    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=9, routed)           1.071     3.219    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/Q[0]
    SLICE_X32Y86         FDCE                                         f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.474     9.474    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/s00_axi_aclk
    SLICE_X32Y86         FDCE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[6]/C
                         clock pessimism              0.114     9.588    
                         clock uncertainty           -0.035     9.553    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.319     9.234    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[6]
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.456ns (29.864%)  route 1.071ns (70.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 9.474 - 8.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.692     1.692    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=9, routed)           1.071     3.219    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/Q[0]
    SLICE_X32Y86         FDCE                                         f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.474     9.474    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/s00_axi_aclk
    SLICE_X32Y86         FDCE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[7]/C
                         clock pessimism              0.114     9.588    
                         clock uncertainty           -0.035     9.553    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.319     9.234    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[7]
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.456ns (35.374%)  route 0.833ns (64.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 9.520 - 8.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.692     1.692    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=9, routed)           0.833     2.981    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/Q[0]
    SLICE_X31Y86         FDCE                                         f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.520     9.520    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/s00_axi_aclk
    SLICE_X31Y86         FDCE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[0]/C
                         clock pessimism              0.149     9.669    
                         clock uncertainty           -0.035     9.634    
    SLICE_X31Y86         FDCE (Recov_fdce_C_CLR)     -0.405     9.229    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[0]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                  6.248    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.456ns (35.374%)  route 0.833ns (64.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 9.520 - 8.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.692     1.692    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=9, routed)           0.833     2.981    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/Q[0]
    SLICE_X31Y86         FDCE                                         f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        1.520     9.520    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/s00_axi_aclk
    SLICE_X31Y86         FDCE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[1]/C
                         clock pessimism              0.149     9.669    
                         clock uncertainty           -0.035     9.634    
    SLICE_X31Y86         FDCE (Recov_fdce_C_CLR)     -0.405     9.229    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[1]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                  6.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.936%)  route 0.287ns (67.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.572     0.572    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.141     0.713 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=9, routed)           0.287     1.000    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/Q[0]
    SLICE_X31Y86         FDCE                                         f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.839     0.839    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/s00_axi_aclk
    SLICE_X31Y86         FDCE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[0]/C
                         clock pessimism             -0.252     0.587    
    SLICE_X31Y86         FDCE (Remov_fdce_C_CLR)     -0.092     0.495    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.936%)  route 0.287ns (67.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.572     0.572    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.141     0.713 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=9, routed)           0.287     1.000    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/Q[0]
    SLICE_X31Y86         FDCE                                         f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.839     0.839    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/s00_axi_aclk
    SLICE_X31Y86         FDCE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[1]/C
                         clock pessimism             -0.252     0.587    
    SLICE_X31Y86         FDCE (Remov_fdce_C_CLR)     -0.092     0.495    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.141ns (24.231%)  route 0.441ns (75.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.572     0.572    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.141     0.713 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=9, routed)           0.441     1.154    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/Q[0]
    SLICE_X32Y86         FDCE                                         f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.820     0.820    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/s00_axi_aclk
    SLICE_X32Y86         FDCE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[4]/C
                         clock pessimism             -0.234     0.586    
    SLICE_X32Y86         FDCE (Remov_fdce_C_CLR)     -0.067     0.519    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.519    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.141ns (24.231%)  route 0.441ns (75.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.572     0.572    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.141     0.713 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=9, routed)           0.441     1.154    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/Q[0]
    SLICE_X32Y86         FDCE                                         f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.820     0.820    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/s00_axi_aclk
    SLICE_X32Y86         FDCE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[5]/C
                         clock pessimism             -0.234     0.586    
    SLICE_X32Y86         FDCE (Remov_fdce_C_CLR)     -0.067     0.519    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.519    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.141ns (24.231%)  route 0.441ns (75.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.572     0.572    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.141     0.713 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=9, routed)           0.441     1.154    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/Q[0]
    SLICE_X32Y86         FDCE                                         f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.820     0.820    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/s00_axi_aclk
    SLICE_X32Y86         FDCE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[6]/C
                         clock pessimism             -0.234     0.586    
    SLICE_X32Y86         FDCE (Remov_fdce_C_CLR)     -0.067     0.519    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.519    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.141ns (24.231%)  route 0.441ns (75.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.572     0.572    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.141     0.713 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=9, routed)           0.441     1.154    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/Q[0]
    SLICE_X32Y86         FDCE                                         f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.820     0.820    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/s00_axi_aclk
    SLICE_X32Y86         FDCE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[7]/C
                         clock pessimism             -0.234     0.586    
    SLICE_X32Y86         FDCE (Remov_fdce_C_CLR)     -0.067     0.519    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.519    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.974%)  route 0.565ns (80.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.572     0.572    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.141     0.713 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=9, routed)           0.565     1.278    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/Q[0]
    SLICE_X32Y84         FDCE                                         f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.819     0.819    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/s00_axi_aclk
    SLICE_X32Y84         FDCE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[2]/C
                         clock pessimism             -0.234     0.585    
    SLICE_X32Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.518    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.974%)  route 0.565ns (80.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.572     0.572    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y84         FDRE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.141     0.713 f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=9, routed)           0.565     1.278    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/Q[0]
    SLICE_X32Y84         FDCE                                         f  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2164, routed)        0.819     0.819    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/s00_axi_aclk
    SLICE_X32Y84         FDCE                                         r  design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[3]/C
                         clock pessimism             -0.234     0.585    
    SLICE_X32Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.518    design_1_i/PWM_ctrl_0/inst/PWM_ctrl_v2_0_S00_AXI_inst/top/rgb_i/counter_256_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.760    





