                         Lattice Mapping Report File
Design:  ZRevealTest
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.1.1.200.1
Mapped on: Wed Sep  4 08:55:14 2024

Design Information
------------------

Command line:   map -i RevealTest_impl_1_syn.udb -pdc
     F:/MyTemporary/Github/GLPP2024/RevealTest/source/impl_1/phypins.pdc -o
     RevealTest_impl_1_map.udb -mp RevealTest_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 382 out of  5280 (7%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           846 out of  5280 (16%)
      Number of logic LUT4s:             593
      Number of inserted feedthru LUT4s: 154
      Number of replicated LUT4s:          3
      Number of ripple logic:             48 (96 LUT4s)
   Number of IO sites used:   6 out of 39 (15%)
      Number of IO sites used for general PIO: 4
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 4 out of 36 (11%)
      Number of IO sites used for OD+RGB IO buffers: 2 out of 3 (67%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 6 out of 39 (15%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             1 out of 30 (3%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  3
      Net clk_48MHz: 35 loads, 35 rising, 0 falling (Driver: Pin my_HSOSC/CLKHF)
      Net jtck[0]: 204 loads, 37 rising, 167 falling (Driver: Port JTAG_TCK)
      Net clk_Global: 147 loads, 147 rising, 0 falling (Driver: Pin
     ic_PLL.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
   Number of Clock Enables:  42
      Net VCC_reveal_N: 4 loads, 0 SLICEs
      Net sample_en_d: 7 loads, 7 SLICEs
      Net ZRevealTest_reveal_coretop_instance.tr_dout_bit_cnt_0__N_190: 2 loads,
     2 SLICEs
      Net ZRevealTest_reveal_coretop_instance.r_w_N_510: 2 loads, 2 SLICEs
      Net ZRevealTest_reveal_coretop_instance.core_la0_inst_0.compare_reg_0__0__
     N_367: 2 loads, 2 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net ZRevealTest_reveal_coretop_instance.core_la0_inst_0.mask_val_0__N_369:
     2 loads, 2 SLICEs
      Net ZRevealTest_reveal_coretop_instance.core_la0_inst_0.op_code_0__N_372:
     3 loads, 3 SLICEs
      Net ZRevealTest_reveal_coretop_instance.jrstn[0]: 2 loads, 2 SLICEs
      Net secured_signal_181: 2 loads, 2 SLICEs
      Net secured_signal_196: 1 loads, 1 SLICEs
      Net secured_signal_224: 1 loads, 1 SLICEs
      Net secured_signal_232: 1 loads, 1 SLICEs
      Net secured_signal_234: 1 loads, 1 SLICEs
      Net secured_signal_237: 16 loads, 16 SLICEs
      Net ZRevealTest_reveal_coretop_instance.core_la0_inst_0.trig_u.te_precnt_v
     al_0__N_397: 16 loads, 16 SLICEs
      Net secured_signal_296: 1 loads, 1 SLICEs
      Net secured_signal_336: 1 loads, 1 SLICEs
      Net ZRevealTest_reveal_coretop_instance.core_la0_inst_0.reg0_0__N_532: 2
     loads, 2 SLICEs
      Net ZRevealTest_reveal_coretop_instance.core_la0_inst_0.reg2_0__N_452: 1
     loads, 1 SLICEs
      Net secured_signal_353: 1 loads, 1 SLICEs
      Net ZRevealTest_reveal_coretop_instance.core_la0_inst_0.reg1_0__N_451: 3
     loads, 3 SLICEs
      Net secured_signal_387: 1 loads, 1 SLICEs
      Net secured_signal_399: 2 loads, 2 SLICEs
      Net secured_signal_414: 1 loads, 1 SLICEs
      Net secured_signal_415: 1 loads, 1 SLICEs
      Net secured_signal_472: 8 loads, 8 SLICEs
      Net secured_signal_482: 2 loads, 2 SLICEs
      Net secured_signal_484: 9 loads, 8 SLICEs
      Net secured_signal_496: 2 loads, 2 SLICEs
      Net secured_signal_503: 8 loads, 8 SLICEs
      Net secured_signal_509: 8 loads, 8 SLICEs
      Net secured_signal_523: 2 loads, 2 SLICEs
      Net secured_signal_530: 2 loads, 2 SLICEs
      Net secured_signal_532: 2 loads, 2 SLICEs
      Net secured_signal_567: 2 loads, 2 SLICEs
      Net secured_signal_610: 2 loads, 2 SLICEs
      Net secured_signal_612: 8 loads, 8 SLICEs
      Net secured_signal_615: 8 loads, 8 SLICEs
      Net secured_signal_899: 1 loads, 1 SLICEs
      Net shift_reg_32__N_484: 20 loads, 20 SLICEs
      Net secured_signal_1085: 8 loads, 8 SLICEs
      Net secured_signal_1106: 8 loads, 8 SLICEs
   Number of LSRs:  3
      Net oLED2_c_N_459: 34 loads, 34 SLICEs
      Net ZRevealTest_reveal_coretop_instance.core_la0_inst_0.tr_bit_0_d2_N_555:
     154 loads, 154 SLICEs
      Net secured_signal_1048: 36 loads, 36 SLICEs
   Top 10 highest fanout non-clock nets:
      Net ZRevealTest_reveal_coretop_instance.core_la0_inst_0.tr_bit_0_d2_N_555:
     154 loads
      Net VCC_reveal_N: 47 loads
      Net secured_signal_1048: 38 loads
      Net n63: 34 loads
      Net oLED2_c_N_459: 34 loads
      Net ZRevealTest_reveal_coretop_instance.core_la0_inst_0.addr[0]: 32 loads
      Net ZRevealTest_reveal_coretop_instance.core_la0_inst_0.addr[1]: 31 loads

                                    Page 2





Design Summary (cont)
---------------------
      Net jshift_d1: 26 loads
      Net ZRevealTest_reveal_coretop_instance.core_la0_inst_0.addr_15: 26 loads
      Net ZRevealTest_reveal_coretop_instance.core_la0_inst_0.addr[2]: 24 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| JTAG_TCK            | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| JTAG_TMS            | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| JTAG_TDO            | OUTPUT    | LVCMOS18  | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| JTAG_TDI            | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| oLED1               | OUTPUT    | LVCMOS18  |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| oLED2               | OUTPUT    | LVCMOS18  |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block jtck_0__keep_I_0 was optimized away.
Block i8_1_lut was optimized away.
Block i1 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            ic_PLL/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               NODE     clk_48MHz
  Output Clock(CoreA):                          NONE
  Output Clock(GlobalA):               NODE     clk_Global
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     ic_PLL.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE     ic_PLL.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                         NODE     rst_n

                                    Page 3





PLL/DLL Summary (cont)
----------------------
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             19
  VCO Divider:                                  4
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 4
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            my_HSOSC
  Power UP:                            NODE     VCC_reveal_N
  Enable Signal:                       NODE     VCC_reveal_N
  OSC Output:                          NODE     clk_48MHz
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: my_HSOSC
         Type: HFOSC
Instance Name: secured_comp_550
         Type: EBR
Instance Name: secured_comp_954
         Type: IOLOGIC
Instance Name: ic_PLL/lscc_pll_inst/u_PLL_B
         Type: PLL

Constraint Summary
------------------

   Total number of constraints: 17
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 70 MB






                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
