<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1002" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1002{left:663px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t2_1002{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1002{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1002{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1002{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_1002{left:69px;bottom:964px;letter-spacing:0.13px;}
#t7_1002{left:69px;bottom:941px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#t8_1002{left:69px;bottom:924px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t9_1002{left:69px;bottom:900px;letter-spacing:-0.13px;word-spacing:-0.56px;}
#ta_1002{left:69px;bottom:883px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#tb_1002{left:69px;bottom:866px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#tc_1002{left:69px;bottom:849px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#td_1002{left:414px;bottom:856px;}
#te_1002{left:429px;bottom:849px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_1002{left:69px;bottom:833px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tg_1002{left:69px;bottom:816px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_1002{left:69px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_1002{left:69px;bottom:754px;letter-spacing:0.13px;}
#tj_1002{left:69px;bottom:732px;letter-spacing:-0.12px;}
#tk_1002{left:69px;bottom:695px;letter-spacing:0.14px;word-spacing:-0.08px;}
#tl_1002{left:69px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_1002{left:69px;bottom:635px;letter-spacing:0.12px;word-spacing:0.02px;}
#tn_1002{left:69px;bottom:613px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#to_1002{left:69px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_1002{left:69px;bottom:559px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tq_1002{left:69px;bottom:538px;letter-spacing:-0.16px;}
#tr_1002{left:210px;bottom:538px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ts_1002{left:210px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_1002{left:209px;bottom:499px;letter-spacing:-0.37px;}
#tu_1002{left:69px;bottom:478px;letter-spacing:-0.19px;}
#tv_1002{left:210px;bottom:478px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_1002{left:69px;bottom:457px;letter-spacing:-0.23px;}
#tx_1002{left:210px;bottom:457px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ty_1002{left:69px;bottom:435px;letter-spacing:-0.16px;}
#tz_1002{left:210px;bottom:435px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t10_1002{left:69px;bottom:414px;letter-spacing:-0.16px;}
#t11_1002{left:210px;bottom:414px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_1002{left:209px;bottom:397px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_1002{left:69px;bottom:376px;letter-spacing:-0.16px;}
#t14_1002{left:210px;bottom:376px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t15_1002{left:69px;bottom:339px;letter-spacing:0.14px;word-spacing:-0.08px;}
#t16_1002{left:69px;bottom:318px;letter-spacing:-0.19px;}
#t17_1002{left:210px;bottom:318px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t18_1002{left:69px;bottom:296px;letter-spacing:-0.26px;}
#t19_1002{left:210px;bottom:296px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_1002{left:69px;bottom:275px;letter-spacing:-0.23px;}
#t1b_1002{left:210px;bottom:275px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1c_1002{left:69px;bottom:254px;letter-spacing:-0.16px;}
#t1d_1002{left:210px;bottom:254px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1e_1002{left:74px;bottom:1059px;letter-spacing:-0.15px;}
#t1f_1002{left:224px;bottom:1059px;letter-spacing:-0.12px;}
#t1g_1002{left:390px;bottom:1059px;letter-spacing:-0.1px;}
#t1h_1002{left:390px;bottom:1043px;letter-spacing:-0.18px;}
#t1i_1002{left:445px;bottom:1059px;letter-spacing:-0.15px;}
#t1j_1002{left:445px;bottom:1043px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1k_1002{left:525px;bottom:1059px;letter-spacing:-0.13px;}
#t1l_1002{left:74px;bottom:1020px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1m_1002{left:224px;bottom:1020px;letter-spacing:-0.14px;}
#t1n_1002{left:390px;bottom:1020px;letter-spacing:-0.1px;}
#t1o_1002{left:445px;bottom:1020px;letter-spacing:-0.13px;}
#t1p_1002{left:525px;bottom:1020px;letter-spacing:-0.12px;word-spacing:0.01px;}

.s1_1002{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1002{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1002{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1002{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1002{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1002{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_1002{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1002{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1002" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1002Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1002" style="-webkit-user-select: none;"><object width="935" height="1210" data="1002/1002.svg" type="image/svg+xml" id="pdf1002" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1002" class="t s1_1002">FLDCW—Load x87 FPU Control Word </span>
<span id="t2_1002" class="t s2_1002">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_1002" class="t s1_1002">3-406 </span><span id="t4_1002" class="t s1_1002">Vol. 2A </span>
<span id="t5_1002" class="t s3_1002">FLDCW—Load x87 FPU Control Word </span>
<span id="t6_1002" class="t s4_1002">Description </span>
<span id="t7_1002" class="t s5_1002">Loads the 16-bit source operand into the FPU control word. The source operand is a memory location. This instruc- </span>
<span id="t8_1002" class="t s5_1002">tion is typically used to establish or change the FPU’s mode of operation. </span>
<span id="t9_1002" class="t s5_1002">If one or more exception flags are set in the FPU status word prior to loading a new FPU control word and the new </span>
<span id="ta_1002" class="t s5_1002">control word unmasks one or more of those exceptions, a floating-point exception will be generated upon execution </span>
<span id="tb_1002" class="t s5_1002">of the next floating-point instruction (except for the no-wait floating-point instructions, see the section titled “Soft- </span>
<span id="tc_1002" class="t s5_1002">ware Exception Handling” in Chapter 8 of the Intel </span>
<span id="td_1002" class="t s6_1002">® </span>
<span id="te_1002" class="t s5_1002">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="tf_1002" class="t s5_1002">Volume 1). To avoid raising exceptions when changing FPU operating modes, clear any pending exceptions (using </span>
<span id="tg_1002" class="t s5_1002">the FCLEX or FNCLEX instruction) before loading the new control word. </span>
<span id="th_1002" class="t s5_1002">This instruction’s operation is the same in non-64-bit modes and 64-bit mode. </span>
<span id="ti_1002" class="t s4_1002">Operation </span>
<span id="tj_1002" class="t s7_1002">FPUControlWord := SRC; </span>
<span id="tk_1002" class="t s4_1002">FPU Flags Affected </span>
<span id="tl_1002" class="t s5_1002">C0, C1, C2, C3 undefined. </span>
<span id="tm_1002" class="t s4_1002">Floating-Point Exceptions </span>
<span id="tn_1002" class="t s5_1002">None; however, this operation might unmask a pending exception in the FPU status word. That exception is then </span>
<span id="to_1002" class="t s5_1002">generated upon execution of the next “waiting” floating-point instruction. </span>
<span id="tp_1002" class="t s4_1002">Protected Mode Exceptions </span>
<span id="tq_1002" class="t s5_1002">#GP(0) </span><span id="tr_1002" class="t s5_1002">If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. </span>
<span id="ts_1002" class="t s5_1002">If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment </span>
<span id="tt_1002" class="t s5_1002">selector. </span>
<span id="tu_1002" class="t s5_1002">#SS(0) </span><span id="tv_1002" class="t s5_1002">If a memory operand effective address is outside the SS segment limit. </span>
<span id="tw_1002" class="t s5_1002">#NM </span><span id="tx_1002" class="t s5_1002">CR0.EM[bit 2] or CR0.TS[bit 3] = 1. </span>
<span id="ty_1002" class="t s5_1002">#PF(fault-code) </span><span id="tz_1002" class="t s5_1002">If a page fault occurs. </span>
<span id="t10_1002" class="t s5_1002">#AC(0) </span><span id="t11_1002" class="t s5_1002">If alignment checking is enabled and an unaligned memory reference is made while the </span>
<span id="t12_1002" class="t s5_1002">current privilege level is 3. </span>
<span id="t13_1002" class="t s5_1002">#UD </span><span id="t14_1002" class="t s5_1002">If the LOCK prefix is used. </span>
<span id="t15_1002" class="t s4_1002">Real-Address Mode Exceptions </span>
<span id="t16_1002" class="t s5_1002">#GP </span><span id="t17_1002" class="t s5_1002">If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. </span>
<span id="t18_1002" class="t s5_1002">#SS </span><span id="t19_1002" class="t s5_1002">If a memory operand effective address is outside the SS segment limit. </span>
<span id="t1a_1002" class="t s5_1002">#NM </span><span id="t1b_1002" class="t s5_1002">CR0.EM[bit 2] or CR0.TS[bit 3] = 1. </span>
<span id="t1c_1002" class="t s5_1002">#UD </span><span id="t1d_1002" class="t s5_1002">If the LOCK prefix is used. </span>
<span id="t1e_1002" class="t s8_1002">Opcode </span><span id="t1f_1002" class="t s8_1002">Instruction </span><span id="t1g_1002" class="t s8_1002">64-Bit </span>
<span id="t1h_1002" class="t s8_1002">Mode </span>
<span id="t1i_1002" class="t s8_1002">Compat/ </span>
<span id="t1j_1002" class="t s8_1002">Leg Mode </span>
<span id="t1k_1002" class="t s8_1002">Description </span>
<span id="t1l_1002" class="t s7_1002">D9 /5 </span><span id="t1m_1002" class="t s7_1002">FLDCW m2byte </span><span id="t1n_1002" class="t s7_1002">Valid </span><span id="t1o_1002" class="t s7_1002">Valid </span><span id="t1p_1002" class="t s7_1002">Load FPU control word from m2byte. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
