
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.091144                       # Number of seconds simulated
sim_ticks                                 91144421000                       # Number of ticks simulated
final_tick                                91144421000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1182167                       # Simulator instruction rate (inst/s)
host_op_rate                                  1950370                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2406848078                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669444                       # Number of bytes of host memory used
host_seconds                                    37.87                       # Real time elapsed on the host
sim_insts                                    44767210                       # Number of instructions simulated
sim_ops                                      73858152                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  91144421000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          995392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1042496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       605440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          605440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            15553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9460                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9460                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             516806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           10921041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              11437848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        516806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           516806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6642645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6642645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6642645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            516806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          10921041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             18080492                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  91144421000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  91144421000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20998344                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5824771                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           229                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           111                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  91144421000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  91144421000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59427986                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     91144421000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        182288842                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44767210                       # Number of instructions committed
system.cpu.committedOps                      73858152                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              73334161                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4314                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      945802                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4246009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     73334161                       # number of integer instructions
system.cpu.num_fp_insts                          4314                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           164562860                       # number of times the integer registers were read
system.cpu.num_int_register_writes           64003513                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6414                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3205                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27728786                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24993257                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26823106                       # number of memory refs
system.cpu.num_load_insts                    20998335                       # Number of load instructions
system.cpu.num_store_insts                    5824771                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  182288842                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5689858                       # Number of branches fetched
system.cpu.op_class::No_OpClass                177077      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45851162     62.08%     62.32% # Class of executed instruction
system.cpu.op_class::IntMult                       15      0.00%     62.32% # Class of executed instruction
system.cpu.op_class::IntDiv                   1004199      1.36%     63.68% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAlu                      684      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCvt                      770      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMisc                     524      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShift                    135      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::MemRead                 20997363     28.43%     92.11% # Class of executed instruction
system.cpu.op_class::MemWrite                 5824081      7.89%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 972      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73858152                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  91144421000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.415661                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26823115                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             47039                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            570.231404                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.415661                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998859                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998859                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          414                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53693269                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53693269                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  91144421000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20958406                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20958406                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5815734                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5815734                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26774140                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26774140                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26774140                       # number of overall hits
system.cpu.dcache.overall_hits::total        26774140                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        39938                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39938                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9037                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9037                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        48975                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          48975                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        48975                       # number of overall misses
system.cpu.dcache.overall_misses::total         48975                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   3598326500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3598326500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1219020500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1219020500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   4817347000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4817347000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   4817347000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4817347000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20998344                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20998344                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5824771                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5824771                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26823115                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26823115                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26823115                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26823115                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001902                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001902                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001551                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001551                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001826                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001826                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001826                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001826                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 90097.814112                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 90097.814112                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 134892.165542                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 134892.165542                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 98363.389484                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 98363.389484                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 98363.389484                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 98363.389484                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        45017                       # number of writebacks
system.cpu.dcache.writebacks::total             45017                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        39938                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39938                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         9037                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9037                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        48975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        48975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        48975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        48975                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3558388500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3558388500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1209983500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1209983500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4768372000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4768372000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4768372000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4768372000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001902                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001902                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001551                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001551                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001826                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001826                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001826                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001826                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 89097.814112                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89097.814112                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 133892.165542                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 133892.165542                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 97363.389484                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 97363.389484                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 97363.389484                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 97363.389484                       # average overall mshr miss latency
system.cpu.dcache.replacements                  46527                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  91144421000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  91144421000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  91144421000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           451.995016                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59427986                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               757                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          78504.605020                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   451.995016                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.882803                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.882803                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         118856729                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        118856729                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  91144421000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59427229                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59427229                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59427229                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59427229                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59427229                       # number of overall hits
system.cpu.icache.overall_hits::total        59427229                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          757                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           757                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          757                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            757                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          757                       # number of overall misses
system.cpu.icache.overall_misses::total           757                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    126025000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    126025000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    126025000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    126025000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    126025000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    126025000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59427986                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59427986                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59427986                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59427986                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59427986                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59427986                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 166479.524439                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 166479.524439                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 166479.524439                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 166479.524439                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 166479.524439                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 166479.524439                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          290                       # number of writebacks
system.cpu.icache.writebacks::total               290                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          757                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          757                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          757                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    125268000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    125268000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    125268000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    125268000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    125268000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    125268000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 165479.524439                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 165479.524439                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 165479.524439                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 165479.524439                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 165479.524439                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 165479.524439                       # average overall mshr miss latency
system.cpu.icache.replacements                    290                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  91144421000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  91144421000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  91144421000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4037.358118                       # Cycle average of tags in use
system.l2.tags.total_refs                       96547                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18297                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.276657                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.767217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         40.021629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3995.569272                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.009771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.975481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985683                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3932                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    790681                       # Number of tag accesses
system.l2.tags.data_accesses                   790681                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  91144421000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        45017                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            45017                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          290                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              290                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              1936                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1936                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                336                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   336                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 21                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          29199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29199                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    21                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 29535                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29556                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   21                       # number of overall hits
system.l2.overall_hits::cpu.data                29535                       # number of overall hits
system.l2.overall_hits::total                   29556                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6765                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6765                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           736                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              736                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        10739                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10739                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 736                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               17504                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18240                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                736                       # number of overall misses
system.l2.overall_misses::cpu.data              17504                       # number of overall misses
system.l2.overall_misses::total                 18240                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1172570000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1172570000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    123908000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    123908000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   3191884500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3191884500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     123908000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    4364454500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4488362500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    123908000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   4364454500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4488362500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        45017                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        45017                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          290                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          290                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          1936                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1936                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           7101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        39938                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         39938                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               757                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             47039                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47796                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              757                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            47039                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47796                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.952683                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.952683                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.972259                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.972259                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.268892                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.268892                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.972259                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.372117                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.381622                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.972259                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.372117                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.381622                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 173328.898744                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 173328.898744                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 168353.260870                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 168353.260870                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 297223.624174                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 297223.624174                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 168353.260870                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 249340.407907                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 246072.505482                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 168353.260870                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 249340.407907                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 246072.505482                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                12497                       # number of writebacks
system.l2.writebacks::total                     12497                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6765                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6765                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          736                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          736                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        10739                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10739                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          17504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18240                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         17504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18240                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1104920000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1104920000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    116548000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    116548000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   3084494500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3084494500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    116548000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   4189414500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4305962500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    116548000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   4189414500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4305962500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.952683                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.952683                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.972259                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.972259                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.268892                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.268892                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.972259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.372117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.381622                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.972259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.372117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.381622                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 163328.898744                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 163328.898744                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 158353.260870                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 158353.260870                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 287223.624174                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 287223.624174                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 158353.260870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 239340.407907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 236072.505482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 158353.260870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 239340.407907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 236072.505482                       # average overall mshr miss latency
system.l2.replacements                          14201                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  91144421000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2023.551001                       # Cycle average of tags in use
system.l3.tags.total_refs                       30871                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     28450                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.085097                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1236.449075                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         14.092236                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        773.009690                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.603735                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.006881                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.377446                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.988062                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         1783                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     92406                       # Number of tag accesses
system.l3.tags.data_accesses                    92406                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  91144421000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        12497                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            12497                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                  1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data           1950                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              1950                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  1951                       # number of demand (read+write) hits
system.l3.demand_hits::total                     1951                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 1951                       # number of overall hits
system.l3.overall_hits::total                    1951                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6764                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6764                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          736                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         8789                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            9525                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 736                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               15553                       # number of demand (read+write) misses
system.l3.demand_misses::total                  16289                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                736                       # number of overall misses
system.l3.overall_misses::cpu.data              15553                       # number of overall misses
system.l3.overall_misses::total                 16289                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1030488500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1030488500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    108452000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   2934190500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   3042642500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     108452000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    3964679000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       4073131000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    108452000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   3964679000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      4073131000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        12497                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        12497                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6765                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6765                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          736                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        10739                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         11475                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               736                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             17504                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                18240                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              736                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            17504                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               18240                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999852                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999852                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.818419                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.830065                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.888540                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.893037                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.888540                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.893037                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 152348.979894                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 152348.979894                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 147353.260870                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 333848.048697                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 319437.532808                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 147353.260870                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 254914.100174                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 250054.085579                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 147353.260870                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 254914.100174                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 250054.085579                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                 9461                       # number of writebacks
system.l3.writebacks::total                      9461                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks         1107                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1107                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6764                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6764                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          736                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         8789                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         9525                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            736                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          15553                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             16289                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           736                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         15553                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            16289                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    922264500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    922264500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     96676000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   2793566500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   2890242500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     96676000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   3715831000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   3812507000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     96676000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   3715831000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   3812507000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999852                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999852                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.818419                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.830065                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.888540                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.893037                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.888540                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.893037                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 136348.979894                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 136348.979894                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 131353.260870                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 317848.048697                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 303437.532808                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 131353.260870                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 238914.100174                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 234054.085579                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 131353.260870                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 238914.100174                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 234054.085579                       # average overall mshr miss latency
system.l3.replacements                          26402                       # number of replacements
system.membus.snoop_filter.tot_requests         27568                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        11279                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  91144421000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9525                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9460                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1241                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6764                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6764                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9525                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        43279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        43279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  43279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1647936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1647936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1647936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16289                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16289    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16289                       # Request fanout histogram
system.membus.reqLayer2.occupancy            65419500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           81456500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        96549                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        48753                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           3299                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3299                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  91144421000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             40695                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        66975                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          290                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           20155                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1936                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1936                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7101                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7101                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           757                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        39938                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       144477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                146281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5891584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5958592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           40603                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1405312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            90335                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.036531                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.187608                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  87035     96.35%     96.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3300      3.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              90335                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           93581500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1135500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          71526500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  91144421000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             11475                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        21958                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           18182                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6765                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6765                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        11475                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        50218                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      1967168                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           26402                       # Total snoops (count)
system.tol3bus.snoopTraffic                    605504                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            58380                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.452244                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.497718                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  31978     54.78%     54.78% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  26402     45.22%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              58380                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           28486000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          27360000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
