
STM32Nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000575c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  0800581c  0800581c  0000681c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005aac  08005aac  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005aac  08005aac  0000705c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005aac  08005aac  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005aac  08005aac  00006aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005ab0  08005ab0  00006ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005ab4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000310  2000005c  08005b10  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000036c  08005b10  0000736c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000143ed  00000000  00000000  00007084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b5e  00000000  00000000  0001b471  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001178  00000000  00000000  0001dfd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dc7  00000000  00000000  0001f148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001577e  00000000  00000000  0001ff0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000157a6  00000000  00000000  0003568d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000834b7  00000000  00000000  0004ae33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ce2ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044f8  00000000  00000000  000ce330  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000d2828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005804 	.word	0x08005804

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	08005804 	.word	0x08005804

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <get_day_of_week>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
char* get_day_of_week(uint8_t i)
{
 8000418:	b5b0      	push	{r4, r5, r7, lr}
 800041a:	b08a      	sub	sp, #40	@ 0x28
 800041c:	af00      	add	r7, sp, #0
 800041e:	0002      	movs	r2, r0
 8000420:	1dfb      	adds	r3, r7, #7
 8000422:	701a      	strb	r2, [r3, #0]
	char* days[] = {"Mon", "Tue", "Wed", "Thu", "Fri", "Sat", "Sun"};
 8000424:	250c      	movs	r5, #12
 8000426:	197b      	adds	r3, r7, r5
 8000428:	4a08      	ldr	r2, [pc, #32]	@ (800044c <get_day_of_week+0x34>)
 800042a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800042c:	c313      	stmia	r3!, {r0, r1, r4}
 800042e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000430:	c313      	stmia	r3!, {r0, r1, r4}
 8000432:	6812      	ldr	r2, [r2, #0]
 8000434:	601a      	str	r2, [r3, #0]
	return days[i-1];
 8000436:	1dfb      	adds	r3, r7, #7
 8000438:	781b      	ldrb	r3, [r3, #0]
 800043a:	1e5a      	subs	r2, r3, #1
 800043c:	197b      	adds	r3, r7, r5
 800043e:	0092      	lsls	r2, r2, #2
 8000440:	58d3      	ldr	r3, [r2, r3]
}
 8000442:	0018      	movs	r0, r3
 8000444:	46bd      	mov	sp, r7
 8000446:	b00a      	add	sp, #40	@ 0x28
 8000448:	bdb0      	pop	{r4, r5, r7, pc}
 800044a:	46c0      	nop			@ (mov r8, r8)
 800044c:	08005838 	.word	0x08005838

08000450 <number_to_string>:


void number_to_string(uint8_t num, char* buf)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b082      	sub	sp, #8
 8000454:	af00      	add	r7, sp, #0
 8000456:	0002      	movs	r2, r0
 8000458:	6039      	str	r1, [r7, #0]
 800045a:	1dfb      	adds	r3, r7, #7
 800045c:	701a      	strb	r2, [r3, #0]
	if(num < 10)
 800045e:	1dfb      	adds	r3, r7, #7
 8000460:	781b      	ldrb	r3, [r3, #0]
 8000462:	2b09      	cmp	r3, #9
 8000464:	d80a      	bhi.n	800047c <number_to_string+0x2c>
	{
		buf[0] = '0';
 8000466:	683b      	ldr	r3, [r7, #0]
 8000468:	2230      	movs	r2, #48	@ 0x30
 800046a:	701a      	strb	r2, [r3, #0]
		buf[1] = num + 48;
 800046c:	683b      	ldr	r3, [r7, #0]
 800046e:	3301      	adds	r3, #1
 8000470:	1dfa      	adds	r2, r7, #7
 8000472:	7812      	ldrb	r2, [r2, #0]
 8000474:	3230      	adds	r2, #48	@ 0x30
 8000476:	b2d2      	uxtb	r2, r2
 8000478:	701a      	strb	r2, [r3, #0]
	else if (num >= 10 && num < 99)
	{
		buf[0] = (num/10) + 48;
		buf[1] = (num%10) + 48;
	}
}
 800047a:	e020      	b.n	80004be <number_to_string+0x6e>
	else if (num >= 10 && num < 99)
 800047c:	1dfb      	adds	r3, r7, #7
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	2b09      	cmp	r3, #9
 8000482:	d91c      	bls.n	80004be <number_to_string+0x6e>
 8000484:	1dfb      	adds	r3, r7, #7
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	2b62      	cmp	r3, #98	@ 0x62
 800048a:	d818      	bhi.n	80004be <number_to_string+0x6e>
		buf[0] = (num/10) + 48;
 800048c:	1dfb      	adds	r3, r7, #7
 800048e:	781b      	ldrb	r3, [r3, #0]
 8000490:	210a      	movs	r1, #10
 8000492:	0018      	movs	r0, r3
 8000494:	f7ff fe4a 	bl	800012c <__udivsi3>
 8000498:	0003      	movs	r3, r0
 800049a:	b2db      	uxtb	r3, r3
 800049c:	3330      	adds	r3, #48	@ 0x30
 800049e:	b2da      	uxtb	r2, r3
 80004a0:	683b      	ldr	r3, [r7, #0]
 80004a2:	701a      	strb	r2, [r3, #0]
		buf[1] = (num%10) + 48;
 80004a4:	1dfb      	adds	r3, r7, #7
 80004a6:	781b      	ldrb	r3, [r3, #0]
 80004a8:	210a      	movs	r1, #10
 80004aa:	0018      	movs	r0, r3
 80004ac:	f7ff fec4 	bl	8000238 <__aeabi_uidivmod>
 80004b0:	000b      	movs	r3, r1
 80004b2:	b2da      	uxtb	r2, r3
 80004b4:	683b      	ldr	r3, [r7, #0]
 80004b6:	3301      	adds	r3, #1
 80004b8:	3230      	adds	r2, #48	@ 0x30
 80004ba:	b2d2      	uxtb	r2, r2
 80004bc:	701a      	strb	r2, [r3, #0]
}
 80004be:	46c0      	nop			@ (mov r8, r8)
 80004c0:	46bd      	mov	sp, r7
 80004c2:	b002      	add	sp, #8
 80004c4:	bd80      	pop	{r7, pc}
	...

080004c8 <time_to_string>:


char* time_to_string(RTC_Time_t *rtc_time)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b082      	sub	sp, #8
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
	static char buf[9]; // Static because of dangling pointer; once function pops out of stack the value is lost
	buf[2] = ':';
 80004d0:	4b11      	ldr	r3, [pc, #68]	@ (8000518 <time_to_string+0x50>)
 80004d2:	223a      	movs	r2, #58	@ 0x3a
 80004d4:	709a      	strb	r2, [r3, #2]
	buf[5] = ':';
 80004d6:	4b10      	ldr	r3, [pc, #64]	@ (8000518 <time_to_string+0x50>)
 80004d8:	223a      	movs	r2, #58	@ 0x3a
 80004da:	715a      	strb	r2, [r3, #5]

	number_to_string(rtc_time->hours, buf);
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	789b      	ldrb	r3, [r3, #2]
 80004e0:	4a0d      	ldr	r2, [pc, #52]	@ (8000518 <time_to_string+0x50>)
 80004e2:	0011      	movs	r1, r2
 80004e4:	0018      	movs	r0, r3
 80004e6:	f7ff ffb3 	bl	8000450 <number_to_string>
	number_to_string(rtc_time->minutes, &buf[3]);
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	785b      	ldrb	r3, [r3, #1]
 80004ee:	4a0b      	ldr	r2, [pc, #44]	@ (800051c <time_to_string+0x54>)
 80004f0:	0011      	movs	r1, r2
 80004f2:	0018      	movs	r0, r3
 80004f4:	f7ff ffac 	bl	8000450 <number_to_string>
	number_to_string(rtc_time->seconds, &buf[6]);
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	781b      	ldrb	r3, [r3, #0]
 80004fc:	4a08      	ldr	r2, [pc, #32]	@ (8000520 <time_to_string+0x58>)
 80004fe:	0011      	movs	r1, r2
 8000500:	0018      	movs	r0, r3
 8000502:	f7ff ffa5 	bl	8000450 <number_to_string>

	buf[8] = '\0';
 8000506:	4b04      	ldr	r3, [pc, #16]	@ (8000518 <time_to_string+0x50>)
 8000508:	2200      	movs	r2, #0
 800050a:	721a      	strb	r2, [r3, #8]

	return buf;
 800050c:	4b02      	ldr	r3, [pc, #8]	@ (8000518 <time_to_string+0x50>)

}
 800050e:	0018      	movs	r0, r3
 8000510:	46bd      	mov	sp, r7
 8000512:	b002      	add	sp, #8
 8000514:	bd80      	pop	{r7, pc}
 8000516:	46c0      	nop			@ (mov r8, r8)
 8000518:	20000204 	.word	0x20000204
 800051c:	20000207 	.word	0x20000207
 8000520:	2000020a 	.word	0x2000020a

08000524 <date_to_string>:


char* date_to_string(RTC_Date_t *rtc_date)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
	static char buf[9]; // Static because of dangling pointer; once function pops out of stack the value is lost
	buf[2] = '/';
 800052c:	4b0f      	ldr	r3, [pc, #60]	@ (800056c <date_to_string+0x48>)
 800052e:	222f      	movs	r2, #47	@ 0x2f
 8000530:	709a      	strb	r2, [r3, #2]
	buf[5] = '/';
 8000532:	4b0e      	ldr	r3, [pc, #56]	@ (800056c <date_to_string+0x48>)
 8000534:	222f      	movs	r2, #47	@ 0x2f
 8000536:	715a      	strb	r2, [r3, #5]

	number_to_string(rtc_date->month, buf);
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	785b      	ldrb	r3, [r3, #1]
 800053c:	4a0b      	ldr	r2, [pc, #44]	@ (800056c <date_to_string+0x48>)
 800053e:	0011      	movs	r1, r2
 8000540:	0018      	movs	r0, r3
 8000542:	f7ff ff85 	bl	8000450 <number_to_string>
	number_to_string(rtc_date->date, &buf[3]);
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	78db      	ldrb	r3, [r3, #3]
 800054a:	4a09      	ldr	r2, [pc, #36]	@ (8000570 <date_to_string+0x4c>)
 800054c:	0011      	movs	r1, r2
 800054e:	0018      	movs	r0, r3
 8000550:	f7ff ff7e 	bl	8000450 <number_to_string>
	number_to_string(rtc_date->year, &buf[6]);
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	789b      	ldrb	r3, [r3, #2]
 8000558:	4a06      	ldr	r2, [pc, #24]	@ (8000574 <date_to_string+0x50>)
 800055a:	0011      	movs	r1, r2
 800055c:	0018      	movs	r0, r3
 800055e:	f7ff ff77 	bl	8000450 <number_to_string>

	return buf;
 8000562:	4b02      	ldr	r3, [pc, #8]	@ (800056c <date_to_string+0x48>)
}
 8000564:	0018      	movs	r0, r3
 8000566:	46bd      	mov	sp, r7
 8000568:	b002      	add	sp, #8
 800056a:	bd80      	pop	{r7, pc}
 800056c:	20000210 	.word	0x20000210
 8000570:	20000213 	.word	0x20000213
 8000574:	20000216 	.word	0x20000216

08000578 <delay_us>:


void delay_us(uint32_t us)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8000580:	4b0b      	ldr	r3, [pc, #44]	@ (80005b0 <delay_us+0x38>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	2200      	movs	r2, #0
 8000586:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start(&htim3);
 8000588:	4b09      	ldr	r3, [pc, #36]	@ (80005b0 <delay_us+0x38>)
 800058a:	0018      	movs	r0, r3
 800058c:	f002 fb9c 	bl	8002cc8 <HAL_TIM_Base_Start>
	while (htim3.Instance->CNT < us);
 8000590:	46c0      	nop			@ (mov r8, r8)
 8000592:	4b07      	ldr	r3, [pc, #28]	@ (80005b0 <delay_us+0x38>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000598:	687a      	ldr	r2, [r7, #4]
 800059a:	429a      	cmp	r2, r3
 800059c:	d8f9      	bhi.n	8000592 <delay_us+0x1a>
	HAL_TIM_Base_Stop(&htim3);
 800059e:	4b04      	ldr	r3, [pc, #16]	@ (80005b0 <delay_us+0x38>)
 80005a0:	0018      	movs	r0, r3
 80005a2:	f002 fbd7 	bl	8002d54 <HAL_TIM_Base_Stop>
}
 80005a6:	46c0      	nop			@ (mov r8, r8)
 80005a8:	46bd      	mov	sp, r7
 80005aa:	b002      	add	sp, #8
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	46c0      	nop			@ (mov r8, r8)
 80005b0:	200000cc 	.word	0x200000cc

080005b4 <get_time_wifi>:


void get_time_wifi()
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
//	esp8266ex_firmware_version(&huart1);
	lcd_display_clear();
 80005ba:	f004 faff 	bl	8004bbc <lcd_display_clear>
	lcd_set_cursor(1,1);
 80005be:	2101      	movs	r1, #1
 80005c0:	2001      	movs	r0, #1
 80005c2:	f004 fb06 	bl	8004bd2 <lcd_set_cursor>
	lcd_print_string("ESP8266 to mode:");
 80005c6:	4b35      	ldr	r3, [pc, #212]	@ (800069c <get_time_wifi+0xe8>)
 80005c8:	0018      	movs	r0, r3
 80005ca:	f004 fae3 	bl	8004b94 <lcd_print_string>
	lcd_set_cursor(2,1);
 80005ce:	2101      	movs	r1, #1
 80005d0:	2002      	movs	r0, #2
 80005d2:	f004 fafe 	bl	8004bd2 <lcd_set_cursor>
	lcd_print_string("Station");
 80005d6:	4b32      	ldr	r3, [pc, #200]	@ (80006a0 <get_time_wifi+0xec>)
 80005d8:	0018      	movs	r0, r3
 80005da:	f004 fadb 	bl	8004b94 <lcd_print_string>
	esp8266ex_wifi_mode(&huart1, ESP8266EX_MODE_STATION);
 80005de:	4b31      	ldr	r3, [pc, #196]	@ (80006a4 <get_time_wifi+0xf0>)
 80005e0:	2101      	movs	r1, #1
 80005e2:	0018      	movs	r0, r3
 80005e4:	f004 f956 	bl	8004894 <esp8266ex_wifi_mode>

	lcd_display_clear();
 80005e8:	f004 fae8 	bl	8004bbc <lcd_display_clear>
	lcd_set_cursor(1,1);
 80005ec:	2101      	movs	r1, #1
 80005ee:	2001      	movs	r0, #1
 80005f0:	f004 faef 	bl	8004bd2 <lcd_set_cursor>
	lcd_print_string("Connecting to");
 80005f4:	4b2c      	ldr	r3, [pc, #176]	@ (80006a8 <get_time_wifi+0xf4>)
 80005f6:	0018      	movs	r0, r3
 80005f8:	f004 facc 	bl	8004b94 <lcd_print_string>
	lcd_set_cursor(2,1);
 80005fc:	2101      	movs	r1, #1
 80005fe:	2002      	movs	r0, #2
 8000600:	f004 fae7 	bl	8004bd2 <lcd_set_cursor>
	lcd_print_string(WIFI_SSID);
 8000604:	4b29      	ldr	r3, [pc, #164]	@ (80006ac <get_time_wifi+0xf8>)
 8000606:	0018      	movs	r0, r3
 8000608:	f004 fac4 	bl	8004b94 <lcd_print_string>
	esp8266ex_connect_ap(&huart1, WIFI_SSID, WIFI_PASSWORD);
 800060c:	4a28      	ldr	r2, [pc, #160]	@ (80006b0 <get_time_wifi+0xfc>)
 800060e:	4927      	ldr	r1, [pc, #156]	@ (80006ac <get_time_wifi+0xf8>)
 8000610:	4b24      	ldr	r3, [pc, #144]	@ (80006a4 <get_time_wifi+0xf0>)
 8000612:	0018      	movs	r0, r3
 8000614:	f004 f996 	bl	8004944 <esp8266ex_connect_ap>

	if(ds1307_init())
 8000618:	f003 fe4a 	bl	80042b0 <ds1307_init>
 800061c:	1e03      	subs	r3, r0, #0
 800061e:	d001      	beq.n	8000624 <get_time_wifi+0x70>
	{
		while(1); // TODO: Handle Failure
 8000620:	46c0      	nop			@ (mov r8, r8)
 8000622:	e7fd      	b.n	8000620 <get_time_wifi+0x6c>
	}
	Clock clock;

	lcd_display_clear();
 8000624:	f004 faca 	bl	8004bbc <lcd_display_clear>
	lcd_set_cursor(1,1);
 8000628:	2101      	movs	r1, #1
 800062a:	2001      	movs	r0, #1
 800062c:	f004 fad1 	bl	8004bd2 <lcd_set_cursor>
	lcd_print_string("Connecting to");
 8000630:	4b1d      	ldr	r3, [pc, #116]	@ (80006a8 <get_time_wifi+0xf4>)
 8000632:	0018      	movs	r0, r3
 8000634:	f004 faae 	bl	8004b94 <lcd_print_string>
	lcd_set_cursor(2,1);
 8000638:	2101      	movs	r1, #1
 800063a:	2002      	movs	r0, #2
 800063c:	f004 fac9 	bl	8004bd2 <lcd_set_cursor>
	lcd_print_string(SERVER_IP);
 8000640:	4b1c      	ldr	r3, [pc, #112]	@ (80006b4 <get_time_wifi+0x100>)
 8000642:	0018      	movs	r0, r3
 8000644:	f004 faa6 	bl	8004b94 <lcd_print_string>
	esp8266ex_cipstart(&huart1, ESP8266EX_TRANSPORT_TCP, "192.168.40.252", 5000);
 8000648:	4b1b      	ldr	r3, [pc, #108]	@ (80006b8 <get_time_wifi+0x104>)
 800064a:	4a1a      	ldr	r2, [pc, #104]	@ (80006b4 <get_time_wifi+0x100>)
 800064c:	491b      	ldr	r1, [pc, #108]	@ (80006bc <get_time_wifi+0x108>)
 800064e:	4815      	ldr	r0, [pc, #84]	@ (80006a4 <get_time_wifi+0xf0>)
 8000650:	f004 f9a2 	bl	8004998 <esp8266ex_cipstart>

	lcd_display_clear();
 8000654:	f004 fab2 	bl	8004bbc <lcd_display_clear>
	lcd_set_cursor(1,1);
 8000658:	2101      	movs	r1, #1
 800065a:	2001      	movs	r0, #1
 800065c:	f004 fab9 	bl	8004bd2 <lcd_set_cursor>
	lcd_print_string("Getting time...");
 8000660:	4b17      	ldr	r3, [pc, #92]	@ (80006c0 <get_time_wifi+0x10c>)
 8000662:	0018      	movs	r0, r3
 8000664:	f004 fa96 	bl	8004b94 <lcd_print_string>

	clock = esp8266ex_get_time(&huart1);
 8000668:	003b      	movs	r3, r7
 800066a:	4a0e      	ldr	r2, [pc, #56]	@ (80006a4 <get_time_wifi+0xf0>)
 800066c:	0011      	movs	r1, r2
 800066e:	0018      	movs	r0, r3
 8000670:	f004 fa20 	bl	8004ab4 <esp8266ex_get_time>
	current_time = clock.time;
 8000674:	4b13      	ldr	r3, [pc, #76]	@ (80006c4 <get_time_wifi+0x110>)
 8000676:	003a      	movs	r2, r7
 8000678:	6852      	ldr	r2, [r2, #4]
 800067a:	601a      	str	r2, [r3, #0]
	current_date = clock.date;
 800067c:	4b12      	ldr	r3, [pc, #72]	@ (80006c8 <get_time_wifi+0x114>)
 800067e:	003a      	movs	r2, r7
 8000680:	6812      	ldr	r2, [r2, #0]
 8000682:	601a      	str	r2, [r3, #0]
	ds1307_set_current_date(&current_date);
 8000684:	4b10      	ldr	r3, [pc, #64]	@ (80006c8 <get_time_wifi+0x114>)
 8000686:	0018      	movs	r0, r3
 8000688:	f003 fee7 	bl	800445a <ds1307_set_current_date>
	ds1307_set_current_time(&current_time);
 800068c:	4b0d      	ldr	r3, [pc, #52]	@ (80006c4 <get_time_wifi+0x110>)
 800068e:	0018      	movs	r0, r3
 8000690:	f003 fe31 	bl	80042f6 <ds1307_set_current_time>
}
 8000694:	46c0      	nop			@ (mov r8, r8)
 8000696:	46bd      	mov	sp, r7
 8000698:	b002      	add	sp, #8
 800069a:	bd80      	pop	{r7, pc}
 800069c:	08005854 	.word	0x08005854
 80006a0:	08005868 	.word	0x08005868
 80006a4:	20000164 	.word	0x20000164
 80006a8:	08005870 	.word	0x08005870
 80006ac:	08005880 	.word	0x08005880
 80006b0:	08005884 	.word	0x08005884
 80006b4:	08005890 	.word	0x08005890
 80006b8:	00001388 	.word	0x00001388
 80006bc:	080058a0 	.word	0x080058a0
 80006c0:	080058a4 	.word	0x080058a4
 80006c4:	200001f8 	.word	0x200001f8
 80006c8:	200001fc 	.word	0x200001fc

080006cc <update_digital_clock>:


void update_digital_clock()
{
 80006cc:	b590      	push	{r4, r7, lr}
 80006ce:	b085      	sub	sp, #20
 80006d0:	af00      	add	r7, sp, #0
	RTC_Time_t current_time;
	RTC_Date_t current_date;

	ds1307_get_current_time(&current_time);
 80006d2:	2408      	movs	r4, #8
 80006d4:	193b      	adds	r3, r7, r4
 80006d6:	0018      	movs	r0, r3
 80006d8:	f003 fe6a 	bl	80043b0 <ds1307_get_current_time>
	ds1307_get_current_date(&current_date);
 80006dc:	1d3b      	adds	r3, r7, #4
 80006de:	0018      	movs	r0, r3
 80006e0:	f003 feeb 	bl	80044ba <ds1307_get_current_date>

	lcd_set_cursor(1,1);
 80006e4:	2101      	movs	r1, #1
 80006e6:	2001      	movs	r0, #1
 80006e8:	f004 fa73 	bl	8004bd2 <lcd_set_cursor>
	char *am_pm;
	if(current_time.time_format != TIME_FORMAT_24HRS)
 80006ec:	0022      	movs	r2, r4
 80006ee:	18bb      	adds	r3, r7, r2
 80006f0:	78db      	ldrb	r3, [r3, #3]
 80006f2:	2b02      	cmp	r3, #2
 80006f4:	d015      	beq.n	8000722 <update_digital_clock+0x56>
	{
		am_pm = (current_time.time_format) ? "PM" : "AM";
 80006f6:	18bb      	adds	r3, r7, r2
 80006f8:	78db      	ldrb	r3, [r3, #3]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <update_digital_clock+0x36>
 80006fe:	4b1d      	ldr	r3, [pc, #116]	@ (8000774 <update_digital_clock+0xa8>)
 8000700:	e000      	b.n	8000704 <update_digital_clock+0x38>
 8000702:	4b1d      	ldr	r3, [pc, #116]	@ (8000778 <update_digital_clock+0xac>)
 8000704:	60fb      	str	r3, [r7, #12]
		lcd_print_string(time_to_string(&current_time));
 8000706:	2308      	movs	r3, #8
 8000708:	18fb      	adds	r3, r7, r3
 800070a:	0018      	movs	r0, r3
 800070c:	f7ff fedc 	bl	80004c8 <time_to_string>
 8000710:	0003      	movs	r3, r0
 8000712:	0018      	movs	r0, r3
 8000714:	f004 fa3e 	bl	8004b94 <lcd_print_string>
		lcd_print_string(am_pm);
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	0018      	movs	r0, r3
 800071c:	f004 fa3a 	bl	8004b94 <lcd_print_string>
 8000720:	e008      	b.n	8000734 <update_digital_clock+0x68>
	}
	else
	{
		lcd_print_string(time_to_string(&current_time));
 8000722:	2308      	movs	r3, #8
 8000724:	18fb      	adds	r3, r7, r3
 8000726:	0018      	movs	r0, r3
 8000728:	f7ff fece 	bl	80004c8 <time_to_string>
 800072c:	0003      	movs	r3, r0
 800072e:	0018      	movs	r0, r3
 8000730:	f004 fa30 	bl	8004b94 <lcd_print_string>
	}

	lcd_set_cursor(2, 1);
 8000734:	2101      	movs	r1, #1
 8000736:	2002      	movs	r0, #2
 8000738:	f004 fa4b 	bl	8004bd2 <lcd_set_cursor>
	lcd_print_string(date_to_string(&current_date));
 800073c:	1d3b      	adds	r3, r7, #4
 800073e:	0018      	movs	r0, r3
 8000740:	f7ff fef0 	bl	8000524 <date_to_string>
 8000744:	0003      	movs	r3, r0
 8000746:	0018      	movs	r0, r3
 8000748:	f004 fa24 	bl	8004b94 <lcd_print_string>
	lcd_print_char('<');
 800074c:	203c      	movs	r0, #60	@ 0x3c
 800074e:	f004 f9f9 	bl	8004b44 <lcd_print_char>
	lcd_print_string(get_day_of_week(current_date.day));
 8000752:	1d3b      	adds	r3, r7, #4
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	0018      	movs	r0, r3
 8000758:	f7ff fe5e 	bl	8000418 <get_day_of_week>
 800075c:	0003      	movs	r3, r0
 800075e:	0018      	movs	r0, r3
 8000760:	f004 fa18 	bl	8004b94 <lcd_print_string>
	lcd_print_char('>');
 8000764:	203e      	movs	r0, #62	@ 0x3e
 8000766:	f004 f9ed 	bl	8004b44 <lcd_print_char>
}
 800076a:	46c0      	nop			@ (mov r8, r8)
 800076c:	46bd      	mov	sp, r7
 800076e:	b005      	add	sp, #20
 8000770:	bd90      	pop	{r4, r7, pc}
 8000772:	46c0      	nop			@ (mov r8, r8)
 8000774:	080058b4 	.word	0x080058b4
 8000778:	080058b8 	.word	0x080058b8

0800077c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000780:	f000 fc25 	bl	8000fce <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000784:	f000 f846 	bl	8000814 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000788:	f000 f998 	bl	8000abc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800078c:	f000 f948 	bl	8000a20 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000790:	f000 f888 	bl	80008a4 <MX_I2C1_Init>
  MX_TIM3_Init();
 8000794:	f000 f8c6 	bl	8000924 <MX_TIM3_Init>
  MX_TIM14_Init();
 8000798:	f000 f91c 	bl	80009d4 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */

//	initialise_monitor_handles(); // ONLY FOR DEBUGGING

	lcd_init();
 800079c:	f004 fa4c 	bl	8004c38 <lcd_init>
	lcd_display_clear();
 80007a0:	f004 fa0c 	bl	8004bbc <lcd_display_clear>
	lcd_set_cursor(1,1);
 80007a4:	2101      	movs	r1, #1
 80007a6:	2001      	movs	r0, #1
 80007a8:	f004 fa13 	bl	8004bd2 <lcd_set_cursor>
	HAL_Delay(2000);
 80007ac:	23fa      	movs	r3, #250	@ 0xfa
 80007ae:	00db      	lsls	r3, r3, #3
 80007b0:	0018      	movs	r0, r3
 80007b2:	f000 fc89 	bl	80010c8 <HAL_Delay>

//#define INIT
#ifdef INIT
	get_time_wifi();
#endif
	lcd_display_clear();
 80007b6:	f004 fa01 	bl	8004bbc <lcd_display_clear>

	if (HAL_TIM_Base_Start_IT(&htim14) != HAL_OK) // Start global interrupt every 1 second
 80007ba:	4b13      	ldr	r3, [pc, #76]	@ (8000808 <main+0x8c>)
 80007bc:	0018      	movs	r0, r3
 80007be:	f002 faef 	bl	8002da0 <HAL_TIM_Base_Start_IT>
 80007c2:	1e03      	subs	r3, r0, #0
 80007c4:	d001      	beq.n	80007ca <main+0x4e>
	{
		/* Starting Error */
		Error_Handler();
 80007c6:	f000 fa27 	bl	8000c18 <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
    /* USER CODE END WHILE */
		if(is_fetching_data_from_server == BUSY)
 80007ca:	4b10      	ldr	r3, [pc, #64]	@ (800080c <main+0x90>)
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	2b01      	cmp	r3, #1
 80007d0:	d10b      	bne.n	80007ea <main+0x6e>
		{
			get_time_wifi();
 80007d2:	f7ff feef 	bl	80005b4 <get_time_wifi>
			is_fetching_data_from_server = FREE;
 80007d6:	4b0d      	ldr	r3, [pc, #52]	@ (800080c <main+0x90>)
 80007d8:	2200      	movs	r2, #0
 80007da:	701a      	strb	r2, [r3, #0]
			lcd_display_clear();
 80007dc:	f004 f9ee 	bl	8004bbc <lcd_display_clear>
			lcd_set_cursor(1,1);
 80007e0:	2101      	movs	r1, #1
 80007e2:	2001      	movs	r0, #1
 80007e4:	f004 f9f5 	bl	8004bd2 <lcd_set_cursor>
 80007e8:	e7ef      	b.n	80007ca <main+0x4e>
		}
		else if (is_fetching_data_from_server == FREE && is_update_digital_clock == BUSY)
 80007ea:	4b08      	ldr	r3, [pc, #32]	@ (800080c <main+0x90>)
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d1eb      	bne.n	80007ca <main+0x4e>
 80007f2:	4b07      	ldr	r3, [pc, #28]	@ (8000810 <main+0x94>)
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	2b01      	cmp	r3, #1
 80007f8:	d1e7      	bne.n	80007ca <main+0x4e>
		{
			update_digital_clock();
 80007fa:	f7ff ff67 	bl	80006cc <update_digital_clock>
			is_update_digital_clock = FREE;
 80007fe:	4b04      	ldr	r3, [pc, #16]	@ (8000810 <main+0x94>)
 8000800:	2200      	movs	r2, #0
 8000802:	701a      	strb	r2, [r3, #0]
		if(is_fetching_data_from_server == BUSY)
 8000804:	e7e1      	b.n	80007ca <main+0x4e>
 8000806:	46c0      	nop			@ (mov r8, r8)
 8000808:	20000118 	.word	0x20000118
 800080c:	20000200 	.word	0x20000200
 8000810:	20000201 	.word	0x20000201

08000814 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000814:	b590      	push	{r4, r7, lr}
 8000816:	b08d      	sub	sp, #52	@ 0x34
 8000818:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800081a:	2414      	movs	r4, #20
 800081c:	193b      	adds	r3, r7, r4
 800081e:	0018      	movs	r0, r3
 8000820:	231c      	movs	r3, #28
 8000822:	001a      	movs	r2, r3
 8000824:	2100      	movs	r1, #0
 8000826:	f004 fb4d 	bl	8004ec4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800082a:	003b      	movs	r3, r7
 800082c:	0018      	movs	r0, r3
 800082e:	2314      	movs	r3, #20
 8000830:	001a      	movs	r2, r3
 8000832:	2100      	movs	r1, #0
 8000834:	f004 fb46 	bl	8004ec4 <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8000838:	4b19      	ldr	r3, [pc, #100]	@ (80008a0 <SystemClock_Config+0x8c>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	2207      	movs	r2, #7
 800083e:	4393      	bics	r3, r2
 8000840:	001a      	movs	r2, r3
 8000842:	4b17      	ldr	r3, [pc, #92]	@ (80008a0 <SystemClock_Config+0x8c>)
 8000844:	2101      	movs	r1, #1
 8000846:	430a      	orrs	r2, r1
 8000848:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800084a:	193b      	adds	r3, r7, r4
 800084c:	2201      	movs	r2, #1
 800084e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000850:	193b      	adds	r3, r7, r4
 8000852:	2280      	movs	r2, #128	@ 0x80
 8000854:	0252      	lsls	r2, r2, #9
 8000856:	605a      	str	r2, [r3, #4]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000858:	193b      	adds	r3, r7, r4
 800085a:	0018      	movs	r0, r3
 800085c:	f001 fd96 	bl	800238c <HAL_RCC_OscConfig>
 8000860:	1e03      	subs	r3, r0, #0
 8000862:	d001      	beq.n	8000868 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000864:	f000 f9d8 	bl	8000c18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000868:	003b      	movs	r3, r7
 800086a:	2207      	movs	r2, #7
 800086c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800086e:	003b      	movs	r3, r7
 8000870:	2201      	movs	r2, #1
 8000872:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000874:	003b      	movs	r3, r7
 8000876:	2200      	movs	r2, #0
 8000878:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800087a:	003b      	movs	r3, r7
 800087c:	2200      	movs	r2, #0
 800087e:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000880:	003b      	movs	r3, r7
 8000882:	2200      	movs	r2, #0
 8000884:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000886:	003b      	movs	r3, r7
 8000888:	2101      	movs	r1, #1
 800088a:	0018      	movs	r0, r3
 800088c:	f001 ff62 	bl	8002754 <HAL_RCC_ClockConfig>
 8000890:	1e03      	subs	r3, r0, #0
 8000892:	d001      	beq.n	8000898 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000894:	f000 f9c0 	bl	8000c18 <Error_Handler>
  }
}
 8000898:	46c0      	nop			@ (mov r8, r8)
 800089a:	46bd      	mov	sp, r7
 800089c:	b00d      	add	sp, #52	@ 0x34
 800089e:	bd90      	pop	{r4, r7, pc}
 80008a0:	40022000 	.word	0x40022000

080008a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000918 <MX_I2C1_Init+0x74>)
 80008aa:	4a1c      	ldr	r2, [pc, #112]	@ (800091c <MX_I2C1_Init+0x78>)
 80008ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10805D88;
 80008ae:	4b1a      	ldr	r3, [pc, #104]	@ (8000918 <MX_I2C1_Init+0x74>)
 80008b0:	4a1b      	ldr	r2, [pc, #108]	@ (8000920 <MX_I2C1_Init+0x7c>)
 80008b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80008b4:	4b18      	ldr	r3, [pc, #96]	@ (8000918 <MX_I2C1_Init+0x74>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008ba:	4b17      	ldr	r3, [pc, #92]	@ (8000918 <MX_I2C1_Init+0x74>)
 80008bc:	2201      	movs	r2, #1
 80008be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008c0:	4b15      	ldr	r3, [pc, #84]	@ (8000918 <MX_I2C1_Init+0x74>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80008c6:	4b14      	ldr	r3, [pc, #80]	@ (8000918 <MX_I2C1_Init+0x74>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008cc:	4b12      	ldr	r3, [pc, #72]	@ (8000918 <MX_I2C1_Init+0x74>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008d2:	4b11      	ldr	r3, [pc, #68]	@ (8000918 <MX_I2C1_Init+0x74>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000918 <MX_I2C1_Init+0x74>)
 80008da:	2200      	movs	r2, #0
 80008dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008de:	4b0e      	ldr	r3, [pc, #56]	@ (8000918 <MX_I2C1_Init+0x74>)
 80008e0:	0018      	movs	r0, r3
 80008e2:	f000 feb7 	bl	8001654 <HAL_I2C_Init>
 80008e6:	1e03      	subs	r3, r0, #0
 80008e8:	d001      	beq.n	80008ee <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80008ea:	f000 f995 	bl	8000c18 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000918 <MX_I2C1_Init+0x74>)
 80008f0:	2100      	movs	r1, #0
 80008f2:	0018      	movs	r0, r3
 80008f4:	f001 fcb2 	bl	800225c <HAL_I2CEx_ConfigAnalogFilter>
 80008f8:	1e03      	subs	r3, r0, #0
 80008fa:	d001      	beq.n	8000900 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80008fc:	f000 f98c 	bl	8000c18 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000900:	4b05      	ldr	r3, [pc, #20]	@ (8000918 <MX_I2C1_Init+0x74>)
 8000902:	2100      	movs	r1, #0
 8000904:	0018      	movs	r0, r3
 8000906:	f001 fcf5 	bl	80022f4 <HAL_I2CEx_ConfigDigitalFilter>
 800090a:	1e03      	subs	r3, r0, #0
 800090c:	d001      	beq.n	8000912 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800090e:	f000 f983 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000912:	46c0      	nop			@ (mov r8, r8)
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	20000078 	.word	0x20000078
 800091c:	40005400 	.word	0x40005400
 8000920:	10805d88 	.word	0x10805d88

08000924 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b088      	sub	sp, #32
 8000928:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800092a:	2310      	movs	r3, #16
 800092c:	18fb      	adds	r3, r7, r3
 800092e:	0018      	movs	r0, r3
 8000930:	2310      	movs	r3, #16
 8000932:	001a      	movs	r2, r3
 8000934:	2100      	movs	r1, #0
 8000936:	f004 fac5 	bl	8004ec4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800093a:	1d3b      	adds	r3, r7, #4
 800093c:	0018      	movs	r0, r3
 800093e:	230c      	movs	r3, #12
 8000940:	001a      	movs	r2, r3
 8000942:	2100      	movs	r1, #0
 8000944:	f004 fabe 	bl	8004ec4 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000948:	4b1e      	ldr	r3, [pc, #120]	@ (80009c4 <MX_TIM3_Init+0xa0>)
 800094a:	4a1f      	ldr	r2, [pc, #124]	@ (80009c8 <MX_TIM3_Init+0xa4>)
 800094c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4799;
 800094e:	4b1d      	ldr	r3, [pc, #116]	@ (80009c4 <MX_TIM3_Init+0xa0>)
 8000950:	4a1e      	ldr	r2, [pc, #120]	@ (80009cc <MX_TIM3_Init+0xa8>)
 8000952:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000954:	4b1b      	ldr	r3, [pc, #108]	@ (80009c4 <MX_TIM3_Init+0xa0>)
 8000956:	2200      	movs	r2, #0
 8000958:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 800095a:	4b1a      	ldr	r3, [pc, #104]	@ (80009c4 <MX_TIM3_Init+0xa0>)
 800095c:	4a1c      	ldr	r2, [pc, #112]	@ (80009d0 <MX_TIM3_Init+0xac>)
 800095e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000960:	4b18      	ldr	r3, [pc, #96]	@ (80009c4 <MX_TIM3_Init+0xa0>)
 8000962:	2200      	movs	r2, #0
 8000964:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000966:	4b17      	ldr	r3, [pc, #92]	@ (80009c4 <MX_TIM3_Init+0xa0>)
 8000968:	2200      	movs	r2, #0
 800096a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800096c:	4b15      	ldr	r3, [pc, #84]	@ (80009c4 <MX_TIM3_Init+0xa0>)
 800096e:	0018      	movs	r0, r3
 8000970:	f002 f952 	bl	8002c18 <HAL_TIM_Base_Init>
 8000974:	1e03      	subs	r3, r0, #0
 8000976:	d001      	beq.n	800097c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000978:	f000 f94e 	bl	8000c18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800097c:	2110      	movs	r1, #16
 800097e:	187b      	adds	r3, r7, r1
 8000980:	2280      	movs	r2, #128	@ 0x80
 8000982:	0152      	lsls	r2, r2, #5
 8000984:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000986:	187a      	adds	r2, r7, r1
 8000988:	4b0e      	ldr	r3, [pc, #56]	@ (80009c4 <MX_TIM3_Init+0xa0>)
 800098a:	0011      	movs	r1, r2
 800098c:	0018      	movs	r0, r3
 800098e:	f002 fb5d 	bl	800304c <HAL_TIM_ConfigClockSource>
 8000992:	1e03      	subs	r3, r0, #0
 8000994:	d001      	beq.n	800099a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000996:	f000 f93f 	bl	8000c18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800099a:	1d3b      	adds	r3, r7, #4
 800099c:	2200      	movs	r2, #0
 800099e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009a0:	1d3b      	adds	r3, r7, #4
 80009a2:	2200      	movs	r2, #0
 80009a4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009a6:	1d3a      	adds	r2, r7, #4
 80009a8:	4b06      	ldr	r3, [pc, #24]	@ (80009c4 <MX_TIM3_Init+0xa0>)
 80009aa:	0011      	movs	r1, r2
 80009ac:	0018      	movs	r0, r3
 80009ae:	f002 fd59 	bl	8003464 <HAL_TIMEx_MasterConfigSynchronization>
 80009b2:	1e03      	subs	r3, r0, #0
 80009b4:	d001      	beq.n	80009ba <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80009b6:	f000 f92f 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80009ba:	46c0      	nop			@ (mov r8, r8)
 80009bc:	46bd      	mov	sp, r7
 80009be:	b008      	add	sp, #32
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	46c0      	nop			@ (mov r8, r8)
 80009c4:	200000cc 	.word	0x200000cc
 80009c8:	40000400 	.word	0x40000400
 80009cc:	000012bf 	.word	0x000012bf
 80009d0:	00002710 	.word	0x00002710

080009d4 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80009d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000a14 <MX_TIM14_Init+0x40>)
 80009da:	4a0f      	ldr	r2, [pc, #60]	@ (8000a18 <MX_TIM14_Init+0x44>)
 80009dc:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 80009de:	4b0d      	ldr	r3, [pc, #52]	@ (8000a14 <MX_TIM14_Init+0x40>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009e4:	4b0b      	ldr	r3, [pc, #44]	@ (8000a14 <MX_TIM14_Init+0x40>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 10000;
 80009ea:	4b0a      	ldr	r3, [pc, #40]	@ (8000a14 <MX_TIM14_Init+0x40>)
 80009ec:	4a0b      	ldr	r2, [pc, #44]	@ (8000a1c <MX_TIM14_Init+0x48>)
 80009ee:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009f0:	4b08      	ldr	r3, [pc, #32]	@ (8000a14 <MX_TIM14_Init+0x40>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009f6:	4b07      	ldr	r3, [pc, #28]	@ (8000a14 <MX_TIM14_Init+0x40>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80009fc:	4b05      	ldr	r3, [pc, #20]	@ (8000a14 <MX_TIM14_Init+0x40>)
 80009fe:	0018      	movs	r0, r3
 8000a00:	f002 f90a 	bl	8002c18 <HAL_TIM_Base_Init>
 8000a04:	1e03      	subs	r3, r0, #0
 8000a06:	d001      	beq.n	8000a0c <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8000a08:	f000 f906 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000a0c:	46c0      	nop			@ (mov r8, r8)
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	46c0      	nop			@ (mov r8, r8)
 8000a14:	20000118 	.word	0x20000118
 8000a18:	40002000 	.word	0x40002000
 8000a1c:	00002710 	.word	0x00002710

08000a20 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a24:	4b23      	ldr	r3, [pc, #140]	@ (8000ab4 <MX_USART1_UART_Init+0x94>)
 8000a26:	4a24      	ldr	r2, [pc, #144]	@ (8000ab8 <MX_USART1_UART_Init+0x98>)
 8000a28:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a2a:	4b22      	ldr	r3, [pc, #136]	@ (8000ab4 <MX_USART1_UART_Init+0x94>)
 8000a2c:	22e1      	movs	r2, #225	@ 0xe1
 8000a2e:	0252      	lsls	r2, r2, #9
 8000a30:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a32:	4b20      	ldr	r3, [pc, #128]	@ (8000ab4 <MX_USART1_UART_Init+0x94>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a38:	4b1e      	ldr	r3, [pc, #120]	@ (8000ab4 <MX_USART1_UART_Init+0x94>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a3e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ab4 <MX_USART1_UART_Init+0x94>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a44:	4b1b      	ldr	r3, [pc, #108]	@ (8000ab4 <MX_USART1_UART_Init+0x94>)
 8000a46:	220c      	movs	r2, #12
 8000a48:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a4a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ab4 <MX_USART1_UART_Init+0x94>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a50:	4b18      	ldr	r3, [pc, #96]	@ (8000ab4 <MX_USART1_UART_Init+0x94>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a56:	4b17      	ldr	r3, [pc, #92]	@ (8000ab4 <MX_USART1_UART_Init+0x94>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a5c:	4b15      	ldr	r3, [pc, #84]	@ (8000ab4 <MX_USART1_UART_Init+0x94>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a62:	4b14      	ldr	r3, [pc, #80]	@ (8000ab4 <MX_USART1_UART_Init+0x94>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a68:	4b12      	ldr	r3, [pc, #72]	@ (8000ab4 <MX_USART1_UART_Init+0x94>)
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	f002 fd74 	bl	8003558 <HAL_UART_Init>
 8000a70:	1e03      	subs	r3, r0, #0
 8000a72:	d001      	beq.n	8000a78 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000a74:	f000 f8d0 	bl	8000c18 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a78:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab4 <MX_USART1_UART_Init+0x94>)
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	f003 fb37 	bl	80040f0 <HAL_UARTEx_SetTxFifoThreshold>
 8000a82:	1e03      	subs	r3, r0, #0
 8000a84:	d001      	beq.n	8000a8a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000a86:	f000 f8c7 	bl	8000c18 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab4 <MX_USART1_UART_Init+0x94>)
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	0018      	movs	r0, r3
 8000a90:	f003 fb6e 	bl	8004170 <HAL_UARTEx_SetRxFifoThreshold>
 8000a94:	1e03      	subs	r3, r0, #0
 8000a96:	d001      	beq.n	8000a9c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000a98:	f000 f8be 	bl	8000c18 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a9c:	4b05      	ldr	r3, [pc, #20]	@ (8000ab4 <MX_USART1_UART_Init+0x94>)
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f003 faec 	bl	800407c <HAL_UARTEx_DisableFifoMode>
 8000aa4:	1e03      	subs	r3, r0, #0
 8000aa6:	d001      	beq.n	8000aac <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000aa8:	f000 f8b6 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000aac:	46c0      	nop			@ (mov r8, r8)
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	46c0      	nop			@ (mov r8, r8)
 8000ab4:	20000164 	.word	0x20000164
 8000ab8:	40013800 	.word	0x40013800

08000abc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000abc:	b590      	push	{r4, r7, lr}
 8000abe:	b08b      	sub	sp, #44	@ 0x2c
 8000ac0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac2:	2414      	movs	r4, #20
 8000ac4:	193b      	adds	r3, r7, r4
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	2314      	movs	r3, #20
 8000aca:	001a      	movs	r2, r3
 8000acc:	2100      	movs	r1, #0
 8000ace:	f004 f9f9 	bl	8004ec4 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ad2:	4b3e      	ldr	r3, [pc, #248]	@ (8000bcc <MX_GPIO_Init+0x110>)
 8000ad4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000ad6:	4b3d      	ldr	r3, [pc, #244]	@ (8000bcc <MX_GPIO_Init+0x110>)
 8000ad8:	2104      	movs	r1, #4
 8000ada:	430a      	orrs	r2, r1
 8000adc:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ade:	4b3b      	ldr	r3, [pc, #236]	@ (8000bcc <MX_GPIO_Init+0x110>)
 8000ae0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ae2:	2204      	movs	r2, #4
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	613b      	str	r3, [r7, #16]
 8000ae8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000aea:	4b38      	ldr	r3, [pc, #224]	@ (8000bcc <MX_GPIO_Init+0x110>)
 8000aec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000aee:	4b37      	ldr	r3, [pc, #220]	@ (8000bcc <MX_GPIO_Init+0x110>)
 8000af0:	2120      	movs	r1, #32
 8000af2:	430a      	orrs	r2, r1
 8000af4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000af6:	4b35      	ldr	r3, [pc, #212]	@ (8000bcc <MX_GPIO_Init+0x110>)
 8000af8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000afa:	2220      	movs	r2, #32
 8000afc:	4013      	ands	r3, r2
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b02:	4b32      	ldr	r3, [pc, #200]	@ (8000bcc <MX_GPIO_Init+0x110>)
 8000b04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b06:	4b31      	ldr	r3, [pc, #196]	@ (8000bcc <MX_GPIO_Init+0x110>)
 8000b08:	2101      	movs	r1, #1
 8000b0a:	430a      	orrs	r2, r1
 8000b0c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b0e:	4b2f      	ldr	r3, [pc, #188]	@ (8000bcc <MX_GPIO_Init+0x110>)
 8000b10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b12:	2201      	movs	r2, #1
 8000b14:	4013      	ands	r3, r2
 8000b16:	60bb      	str	r3, [r7, #8]
 8000b18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b1a:	4b2c      	ldr	r3, [pc, #176]	@ (8000bcc <MX_GPIO_Init+0x110>)
 8000b1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b1e:	4b2b      	ldr	r3, [pc, #172]	@ (8000bcc <MX_GPIO_Init+0x110>)
 8000b20:	2102      	movs	r1, #2
 8000b22:	430a      	orrs	r2, r1
 8000b24:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b26:	4b29      	ldr	r3, [pc, #164]	@ (8000bcc <MX_GPIO_Init+0x110>)
 8000b28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b2a:	2202      	movs	r2, #2
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	607b      	str	r3, [r7, #4]
 8000b30:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_SET);
 8000b32:	23a0      	movs	r3, #160	@ 0xa0
 8000b34:	05db      	lsls	r3, r3, #23
 8000b36:	2201      	movs	r2, #1
 8000b38:	2120      	movs	r1, #32
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	f000 fd38 	bl	80015b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : User_Button_Pin */
  GPIO_InitStruct.Pin = User_Button_Pin;
 8000b40:	193b      	adds	r3, r7, r4
 8000b42:	2280      	movs	r2, #128	@ 0x80
 8000b44:	0192      	lsls	r2, r2, #6
 8000b46:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b48:	193b      	adds	r3, r7, r4
 8000b4a:	4a21      	ldr	r2, [pc, #132]	@ (8000bd0 <MX_GPIO_Init+0x114>)
 8000b4c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4e:	193b      	adds	r3, r7, r4
 8000b50:	2200      	movs	r2, #0
 8000b52:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 8000b54:	193b      	adds	r3, r7, r4
 8000b56:	4a1f      	ldr	r2, [pc, #124]	@ (8000bd4 <MX_GPIO_Init+0x118>)
 8000b58:	0019      	movs	r1, r3
 8000b5a:	0010      	movs	r0, r2
 8000b5c:	f000 fbb6 	bl	80012cc <HAL_GPIO_Init>

  /*Configure GPIO pins : VCP_USART2_TX_Pin VCP_USART2_RX_Pin */
  GPIO_InitStruct.Pin = VCP_USART2_TX_Pin|VCP_USART2_RX_Pin;
 8000b60:	193b      	adds	r3, r7, r4
 8000b62:	220c      	movs	r2, #12
 8000b64:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b66:	193b      	adds	r3, r7, r4
 8000b68:	2202      	movs	r2, #2
 8000b6a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6c:	193b      	adds	r3, r7, r4
 8000b6e:	2200      	movs	r2, #0
 8000b70:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b72:	193b      	adds	r3, r7, r4
 8000b74:	2200      	movs	r2, #0
 8000b76:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000b78:	193b      	adds	r3, r7, r4
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b7e:	193a      	adds	r2, r7, r4
 8000b80:	23a0      	movs	r3, #160	@ 0xa0
 8000b82:	05db      	lsls	r3, r3, #23
 8000b84:	0011      	movs	r1, r2
 8000b86:	0018      	movs	r0, r3
 8000b88:	f000 fba0 	bl	80012cc <HAL_GPIO_Init>

  /*Configure GPIO pin : Led_Pin */
  GPIO_InitStruct.Pin = Led_Pin;
 8000b8c:	0021      	movs	r1, r4
 8000b8e:	187b      	adds	r3, r7, r1
 8000b90:	2220      	movs	r2, #32
 8000b92:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b94:	187b      	adds	r3, r7, r1
 8000b96:	2201      	movs	r2, #1
 8000b98:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	187b      	adds	r3, r7, r1
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ba0:	187b      	adds	r3, r7, r1
 8000ba2:	2203      	movs	r2, #3
 8000ba4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 8000ba6:	187a      	adds	r2, r7, r1
 8000ba8:	23a0      	movs	r3, #160	@ 0xa0
 8000baa:	05db      	lsls	r3, r3, #23
 8000bac:	0011      	movs	r1, r2
 8000bae:	0018      	movs	r0, r3
 8000bb0:	f000 fb8c 	bl	80012cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2100      	movs	r1, #0
 8000bb8:	2007      	movs	r0, #7
 8000bba:	f000 fb55 	bl	8001268 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000bbe:	2007      	movs	r0, #7
 8000bc0:	f000 fb67 	bl	8001292 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bc4:	46c0      	nop			@ (mov r8, r8)
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	b00b      	add	sp, #44	@ 0x2c
 8000bca:	bd90      	pop	{r4, r7, pc}
 8000bcc:	40021000 	.word	0x40021000
 8000bd0:	10110000 	.word	0x10110000
 8000bd4:	50000800 	.word	0x50000800

08000bd8 <TIM_IRQHandler>:

/* USER CODE BEGIN 4 */
void TIM_IRQHandler() // Called in stm32c0xx_it.c
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
	is_update_digital_clock = BUSY;
 8000bdc:	4b02      	ldr	r3, [pc, #8]	@ (8000be8 <TIM_IRQHandler+0x10>)
 8000bde:	2201      	movs	r2, #1
 8000be0:	701a      	strb	r2, [r3, #0]
}
 8000be2:	46c0      	nop			@ (mov r8, r8)
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	20000201 	.word	0x20000201

08000bec <HAL_GPIO_EXTI_Rising_Callback>:


void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	0002      	movs	r2, r0
 8000bf4:	1dbb      	adds	r3, r7, #6
 8000bf6:	801a      	strh	r2, [r3, #0]
	if(GPIO_Pin == User_Button_Pin)
 8000bf8:	1dbb      	adds	r3, r7, #6
 8000bfa:	881a      	ldrh	r2, [r3, #0]
 8000bfc:	2380      	movs	r3, #128	@ 0x80
 8000bfe:	019b      	lsls	r3, r3, #6
 8000c00:	429a      	cmp	r2, r3
 8000c02:	d102      	bne.n	8000c0a <HAL_GPIO_EXTI_Rising_Callback+0x1e>
	{
//		printf("test\n");
//		get_time_wifi();
		is_fetching_data_from_server = BUSY;
 8000c04:	4b03      	ldr	r3, [pc, #12]	@ (8000c14 <HAL_GPIO_EXTI_Rising_Callback+0x28>)
 8000c06:	2201      	movs	r2, #1
 8000c08:	701a      	strb	r2, [r3, #0]
	}
}
 8000c0a:	46c0      	nop			@ (mov r8, r8)
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	b002      	add	sp, #8
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	46c0      	nop			@ (mov r8, r8)
 8000c14:	20000200 	.word	0x20000200

08000c18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c1c:	b672      	cpsid	i
}
 8000c1e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000c20:	46c0      	nop			@ (mov r8, r8)
 8000c22:	e7fd      	b.n	8000c20 <Error_Handler+0x8>

08000c24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c68 <HAL_MspInit+0x44>)
 8000c2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c68 <HAL_MspInit+0x44>)
 8000c30:	2101      	movs	r1, #1
 8000c32:	430a      	orrs	r2, r1
 8000c34:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c36:	4b0c      	ldr	r3, [pc, #48]	@ (8000c68 <HAL_MspInit+0x44>)
 8000c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	607b      	str	r3, [r7, #4]
 8000c40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c42:	4b09      	ldr	r3, [pc, #36]	@ (8000c68 <HAL_MspInit+0x44>)
 8000c44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c46:	4b08      	ldr	r3, [pc, #32]	@ (8000c68 <HAL_MspInit+0x44>)
 8000c48:	2180      	movs	r1, #128	@ 0x80
 8000c4a:	0549      	lsls	r1, r1, #21
 8000c4c:	430a      	orrs	r2, r1
 8000c4e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c50:	4b05      	ldr	r3, [pc, #20]	@ (8000c68 <HAL_MspInit+0x44>)
 8000c52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c54:	2380      	movs	r3, #128	@ 0x80
 8000c56:	055b      	lsls	r3, r3, #21
 8000c58:	4013      	ands	r3, r2
 8000c5a:	603b      	str	r3, [r7, #0]
 8000c5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c5e:	46c0      	nop			@ (mov r8, r8)
 8000c60:	46bd      	mov	sp, r7
 8000c62:	b002      	add	sp, #8
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	46c0      	nop			@ (mov r8, r8)
 8000c68:	40021000 	.word	0x40021000

08000c6c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c6c:	b590      	push	{r4, r7, lr}
 8000c6e:	b091      	sub	sp, #68	@ 0x44
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c74:	232c      	movs	r3, #44	@ 0x2c
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	0018      	movs	r0, r3
 8000c7a:	2314      	movs	r3, #20
 8000c7c:	001a      	movs	r2, r3
 8000c7e:	2100      	movs	r1, #0
 8000c80:	f004 f920 	bl	8004ec4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c84:	2410      	movs	r4, #16
 8000c86:	193b      	adds	r3, r7, r4
 8000c88:	0018      	movs	r0, r3
 8000c8a:	231c      	movs	r3, #28
 8000c8c:	001a      	movs	r2, r3
 8000c8e:	2100      	movs	r1, #0
 8000c90:	f004 f918 	bl	8004ec4 <memset>
  if(hi2c->Instance==I2C1)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a23      	ldr	r2, [pc, #140]	@ (8000d28 <HAL_I2C_MspInit+0xbc>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d13f      	bne.n	8000d1e <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000c9e:	193b      	adds	r3, r7, r4
 8000ca0:	2202      	movs	r2, #2
 8000ca2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000ca4:	193b      	adds	r3, r7, r4
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000caa:	193b      	adds	r3, r7, r4
 8000cac:	0018      	movs	r0, r3
 8000cae:	f001 fec7 	bl	8002a40 <HAL_RCCEx_PeriphCLKConfig>
 8000cb2:	1e03      	subs	r3, r0, #0
 8000cb4:	d001      	beq.n	8000cba <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000cb6:	f7ff ffaf 	bl	8000c18 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cba:	4b1c      	ldr	r3, [pc, #112]	@ (8000d2c <HAL_I2C_MspInit+0xc0>)
 8000cbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cbe:	4b1b      	ldr	r3, [pc, #108]	@ (8000d2c <HAL_I2C_MspInit+0xc0>)
 8000cc0:	2101      	movs	r1, #1
 8000cc2:	430a      	orrs	r2, r1
 8000cc4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cc6:	4b19      	ldr	r3, [pc, #100]	@ (8000d2c <HAL_I2C_MspInit+0xc0>)
 8000cc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cca:	2201      	movs	r2, #1
 8000ccc:	4013      	ands	r3, r2
 8000cce:	60fb      	str	r3, [r7, #12]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000cd2:	212c      	movs	r1, #44	@ 0x2c
 8000cd4:	187b      	adds	r3, r7, r1
 8000cd6:	22c0      	movs	r2, #192	@ 0xc0
 8000cd8:	00d2      	lsls	r2, r2, #3
 8000cda:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cdc:	187b      	adds	r3, r7, r1
 8000cde:	2212      	movs	r2, #18
 8000ce0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ce2:	187b      	adds	r3, r7, r1
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce8:	187b      	adds	r3, r7, r1
 8000cea:	2200      	movs	r2, #0
 8000cec:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000cee:	187b      	adds	r3, r7, r1
 8000cf0:	2206      	movs	r2, #6
 8000cf2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf4:	187a      	adds	r2, r7, r1
 8000cf6:	23a0      	movs	r3, #160	@ 0xa0
 8000cf8:	05db      	lsls	r3, r3, #23
 8000cfa:	0011      	movs	r1, r2
 8000cfc:	0018      	movs	r0, r3
 8000cfe:	f000 fae5 	bl	80012cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d02:	4b0a      	ldr	r3, [pc, #40]	@ (8000d2c <HAL_I2C_MspInit+0xc0>)
 8000d04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d06:	4b09      	ldr	r3, [pc, #36]	@ (8000d2c <HAL_I2C_MspInit+0xc0>)
 8000d08:	2180      	movs	r1, #128	@ 0x80
 8000d0a:	0389      	lsls	r1, r1, #14
 8000d0c:	430a      	orrs	r2, r1
 8000d0e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000d10:	4b06      	ldr	r3, [pc, #24]	@ (8000d2c <HAL_I2C_MspInit+0xc0>)
 8000d12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d14:	2380      	movs	r3, #128	@ 0x80
 8000d16:	039b      	lsls	r3, r3, #14
 8000d18:	4013      	ands	r3, r2
 8000d1a:	60bb      	str	r3, [r7, #8]
 8000d1c:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000d1e:	46c0      	nop			@ (mov r8, r8)
 8000d20:	46bd      	mov	sp, r7
 8000d22:	b011      	add	sp, #68	@ 0x44
 8000d24:	bd90      	pop	{r4, r7, pc}
 8000d26:	46c0      	nop			@ (mov r8, r8)
 8000d28:	40005400 	.word	0x40005400
 8000d2c:	40021000 	.word	0x40021000

08000d30 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a1b      	ldr	r2, [pc, #108]	@ (8000dac <HAL_TIM_Base_MspInit+0x7c>)
 8000d3e:	4293      	cmp	r3, r2
 8000d40:	d114      	bne.n	8000d6c <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000d42:	4b1b      	ldr	r3, [pc, #108]	@ (8000db0 <HAL_TIM_Base_MspInit+0x80>)
 8000d44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d46:	4b1a      	ldr	r3, [pc, #104]	@ (8000db0 <HAL_TIM_Base_MspInit+0x80>)
 8000d48:	2102      	movs	r1, #2
 8000d4a:	430a      	orrs	r2, r1
 8000d4c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000d4e:	4b18      	ldr	r3, [pc, #96]	@ (8000db0 <HAL_TIM_Base_MspInit+0x80>)
 8000d50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d52:	2202      	movs	r2, #2
 8000d54:	4013      	ands	r3, r2
 8000d56:	60fb      	str	r3, [r7, #12]
 8000d58:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2101      	movs	r1, #1
 8000d5e:	2010      	movs	r0, #16
 8000d60:	f000 fa82 	bl	8001268 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000d64:	2010      	movs	r0, #16
 8000d66:	f000 fa94 	bl	8001292 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 8000d6a:	e01a      	b.n	8000da2 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM14)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a10      	ldr	r2, [pc, #64]	@ (8000db4 <HAL_TIM_Base_MspInit+0x84>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d115      	bne.n	8000da2 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000d76:	4b0e      	ldr	r3, [pc, #56]	@ (8000db0 <HAL_TIM_Base_MspInit+0x80>)
 8000d78:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8000db0 <HAL_TIM_Base_MspInit+0x80>)
 8000d7c:	2180      	movs	r1, #128	@ 0x80
 8000d7e:	0209      	lsls	r1, r1, #8
 8000d80:	430a      	orrs	r2, r1
 8000d82:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d84:	4b0a      	ldr	r3, [pc, #40]	@ (8000db0 <HAL_TIM_Base_MspInit+0x80>)
 8000d86:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d88:	2380      	movs	r3, #128	@ 0x80
 8000d8a:	021b      	lsls	r3, r3, #8
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	60bb      	str	r3, [r7, #8]
 8000d90:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM14_IRQn, 1, 0);
 8000d92:	2200      	movs	r2, #0
 8000d94:	2101      	movs	r1, #1
 8000d96:	2013      	movs	r0, #19
 8000d98:	f000 fa66 	bl	8001268 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8000d9c:	2013      	movs	r0, #19
 8000d9e:	f000 fa78 	bl	8001292 <HAL_NVIC_EnableIRQ>
}
 8000da2:	46c0      	nop			@ (mov r8, r8)
 8000da4:	46bd      	mov	sp, r7
 8000da6:	b004      	add	sp, #16
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	46c0      	nop			@ (mov r8, r8)
 8000dac:	40000400 	.word	0x40000400
 8000db0:	40021000 	.word	0x40021000
 8000db4:	40002000 	.word	0x40002000

08000db8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000db8:	b590      	push	{r4, r7, lr}
 8000dba:	b091      	sub	sp, #68	@ 0x44
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc0:	232c      	movs	r3, #44	@ 0x2c
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	2314      	movs	r3, #20
 8000dc8:	001a      	movs	r2, r3
 8000dca:	2100      	movs	r1, #0
 8000dcc:	f004 f87a 	bl	8004ec4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000dd0:	2410      	movs	r4, #16
 8000dd2:	193b      	adds	r3, r7, r4
 8000dd4:	0018      	movs	r0, r3
 8000dd6:	231c      	movs	r3, #28
 8000dd8:	001a      	movs	r2, r3
 8000dda:	2100      	movs	r1, #0
 8000ddc:	f004 f872 	bl	8004ec4 <memset>
  if(huart->Instance==USART1)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a22      	ldr	r2, [pc, #136]	@ (8000e70 <HAL_UART_MspInit+0xb8>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d13d      	bne.n	8000e66 <HAL_UART_MspInit+0xae>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000dea:	193b      	adds	r3, r7, r4
 8000dec:	2201      	movs	r2, #1
 8000dee:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000df0:	193b      	adds	r3, r7, r4
 8000df2:	2200      	movs	r2, #0
 8000df4:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000df6:	193b      	adds	r3, r7, r4
 8000df8:	0018      	movs	r0, r3
 8000dfa:	f001 fe21 	bl	8002a40 <HAL_RCCEx_PeriphCLKConfig>
 8000dfe:	1e03      	subs	r3, r0, #0
 8000e00:	d001      	beq.n	8000e06 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000e02:	f7ff ff09 	bl	8000c18 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e06:	4b1b      	ldr	r3, [pc, #108]	@ (8000e74 <HAL_UART_MspInit+0xbc>)
 8000e08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e0a:	4b1a      	ldr	r3, [pc, #104]	@ (8000e74 <HAL_UART_MspInit+0xbc>)
 8000e0c:	2180      	movs	r1, #128	@ 0x80
 8000e0e:	01c9      	lsls	r1, r1, #7
 8000e10:	430a      	orrs	r2, r1
 8000e12:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e14:	4b17      	ldr	r3, [pc, #92]	@ (8000e74 <HAL_UART_MspInit+0xbc>)
 8000e16:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e18:	2380      	movs	r3, #128	@ 0x80
 8000e1a:	01db      	lsls	r3, r3, #7
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	60fb      	str	r3, [r7, #12]
 8000e20:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e22:	4b14      	ldr	r3, [pc, #80]	@ (8000e74 <HAL_UART_MspInit+0xbc>)
 8000e24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000e26:	4b13      	ldr	r3, [pc, #76]	@ (8000e74 <HAL_UART_MspInit+0xbc>)
 8000e28:	2102      	movs	r1, #2
 8000e2a:	430a      	orrs	r2, r1
 8000e2c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e2e:	4b11      	ldr	r3, [pc, #68]	@ (8000e74 <HAL_UART_MspInit+0xbc>)
 8000e30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e32:	2202      	movs	r2, #2
 8000e34:	4013      	ands	r3, r2
 8000e36:	60bb      	str	r3, [r7, #8]
 8000e38:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e3a:	212c      	movs	r1, #44	@ 0x2c
 8000e3c:	187b      	adds	r3, r7, r1
 8000e3e:	22c0      	movs	r2, #192	@ 0xc0
 8000e40:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e42:	187b      	adds	r3, r7, r1
 8000e44:	2202      	movs	r2, #2
 8000e46:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e48:	187b      	adds	r3, r7, r1
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e4e:	187b      	adds	r3, r7, r1
 8000e50:	2200      	movs	r2, #0
 8000e52:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8000e54:	187b      	adds	r3, r7, r1
 8000e56:	2200      	movs	r2, #0
 8000e58:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e5a:	187b      	adds	r3, r7, r1
 8000e5c:	4a06      	ldr	r2, [pc, #24]	@ (8000e78 <HAL_UART_MspInit+0xc0>)
 8000e5e:	0019      	movs	r1, r3
 8000e60:	0010      	movs	r0, r2
 8000e62:	f000 fa33 	bl	80012cc <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000e66:	46c0      	nop			@ (mov r8, r8)
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	b011      	add	sp, #68	@ 0x44
 8000e6c:	bd90      	pop	{r4, r7, pc}
 8000e6e:	46c0      	nop			@ (mov r8, r8)
 8000e70:	40013800 	.word	0x40013800
 8000e74:	40021000 	.word	0x40021000
 8000e78:	50000400 	.word	0x50000400

08000e7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e80:	46c0      	nop			@ (mov r8, r8)
 8000e82:	e7fd      	b.n	8000e80 <NMI_Handler+0x4>

08000e84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e88:	46c0      	nop			@ (mov r8, r8)
 8000e8a:	e7fd      	b.n	8000e88 <HardFault_Handler+0x4>

08000e8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000e90:	46c0      	nop			@ (mov r8, r8)
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e96:	b580      	push	{r7, lr}
 8000e98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e9a:	46c0      	nop			@ (mov r8, r8)
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ea4:	f000 f8f4 	bl	8001090 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ea8:	46c0      	nop			@ (mov r8, r8)
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}

08000eae <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(User_Button_Pin);
 8000eb2:	2380      	movs	r3, #128	@ 0x80
 8000eb4:	019b      	lsls	r3, r3, #6
 8000eb6:	0018      	movs	r0, r3
 8000eb8:	f000 fb98 	bl	80015ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000ebc:	46c0      	nop			@ (mov r8, r8)
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
	...

08000ec4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000ec8:	4b03      	ldr	r3, [pc, #12]	@ (8000ed8 <TIM3_IRQHandler+0x14>)
 8000eca:	0018      	movs	r0, r3
 8000ecc:	f001 ffb6 	bl	8002e3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */


  /* USER CODE END TIM3_IRQn 1 */
}
 8000ed0:	46c0      	nop			@ (mov r8, r8)
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	46c0      	nop			@ (mov r8, r8)
 8000ed8:	200000cc 	.word	0x200000cc

08000edc <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000ee0:	4b04      	ldr	r3, [pc, #16]	@ (8000ef4 <TIM14_IRQHandler+0x18>)
 8000ee2:	0018      	movs	r0, r3
 8000ee4:	f001 ffaa 	bl	8002e3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */
  TIM_IRQHandler();
 8000ee8:	f7ff fe76 	bl	8000bd8 <TIM_IRQHandler>
  /* USER CODE END TIM14_IRQn 1 */
}
 8000eec:	46c0      	nop			@ (mov r8, r8)
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	46c0      	nop			@ (mov r8, r8)
 8000ef4:	20000118 	.word	0x20000118

08000ef8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b086      	sub	sp, #24
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f00:	4a14      	ldr	r2, [pc, #80]	@ (8000f54 <_sbrk+0x5c>)
 8000f02:	4b15      	ldr	r3, [pc, #84]	@ (8000f58 <_sbrk+0x60>)
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f0c:	4b13      	ldr	r3, [pc, #76]	@ (8000f5c <_sbrk+0x64>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d102      	bne.n	8000f1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f14:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <_sbrk+0x64>)
 8000f16:	4a12      	ldr	r2, [pc, #72]	@ (8000f60 <_sbrk+0x68>)
 8000f18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f1a:	4b10      	ldr	r3, [pc, #64]	@ (8000f5c <_sbrk+0x64>)
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	18d3      	adds	r3, r2, r3
 8000f22:	693a      	ldr	r2, [r7, #16]
 8000f24:	429a      	cmp	r2, r3
 8000f26:	d207      	bcs.n	8000f38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f28:	f003 fff8 	bl	8004f1c <__errno>
 8000f2c:	0003      	movs	r3, r0
 8000f2e:	220c      	movs	r2, #12
 8000f30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f32:	2301      	movs	r3, #1
 8000f34:	425b      	negs	r3, r3
 8000f36:	e009      	b.n	8000f4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f38:	4b08      	ldr	r3, [pc, #32]	@ (8000f5c <_sbrk+0x64>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f3e:	4b07      	ldr	r3, [pc, #28]	@ (8000f5c <_sbrk+0x64>)
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	18d2      	adds	r2, r2, r3
 8000f46:	4b05      	ldr	r3, [pc, #20]	@ (8000f5c <_sbrk+0x64>)
 8000f48:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
}
 8000f4c:	0018      	movs	r0, r3
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	b006      	add	sp, #24
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	20003000 	.word	0x20003000
 8000f58:	00000400 	.word	0x00000400
 8000f5c:	2000021c 	.word	0x2000021c
 8000f60:	20000370 	.word	0x20000370

08000f64 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f68:	4b03      	ldr	r3, [pc, #12]	@ (8000f78 <SystemInit+0x14>)
 8000f6a:	2280      	movs	r2, #128	@ 0x80
 8000f6c:	0512      	lsls	r2, r2, #20
 8000f6e:	609a      	str	r2, [r3, #8]
#endif
}
 8000f70:	46c0      	nop			@ (mov r8, r8)
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	46c0      	nop			@ (mov r8, r8)
 8000f78:	e000ed00 	.word	0xe000ed00

08000f7c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f7c:	480d      	ldr	r0, [pc, #52]	@ (8000fb4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f7e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f80:	f7ff fff0 	bl	8000f64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000f84:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000f86:	e003      	b.n	8000f90 <LoopCopyDataInit>

08000f88 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000f88:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb8 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000f8a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000f8c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000f8e:	3104      	adds	r1, #4

08000f90 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000f90:	480a      	ldr	r0, [pc, #40]	@ (8000fbc <LoopForever+0xa>)
  ldr r3, =_edata
 8000f92:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc0 <LoopForever+0xe>)
  adds r2, r0, r1
 8000f94:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000f96:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000f98:	d3f6      	bcc.n	8000f88 <CopyDataInit>
  ldr r2, =_sbss
 8000f9a:	4a0a      	ldr	r2, [pc, #40]	@ (8000fc4 <LoopForever+0x12>)
  b LoopFillZerobss
 8000f9c:	e002      	b.n	8000fa4 <LoopFillZerobss>

08000f9e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000f9e:	2300      	movs	r3, #0
  str  r3, [r2]
 8000fa0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fa2:	3204      	adds	r2, #4

08000fa4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000fa4:	4b08      	ldr	r3, [pc, #32]	@ (8000fc8 <LoopForever+0x16>)
  cmp r2, r3
 8000fa6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000fa8:	d3f9      	bcc.n	8000f9e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000faa:	f003 ffbd 	bl	8004f28 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000fae:	f7ff fbe5 	bl	800077c <main>

08000fb2 <LoopForever>:

LoopForever:
    b LoopForever
 8000fb2:	e7fe      	b.n	8000fb2 <LoopForever>
  ldr   r0, =_estack
 8000fb4:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 8000fb8:	08005ab4 	.word	0x08005ab4
  ldr r0, =_sdata
 8000fbc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000fc0:	2000005c 	.word	0x2000005c
  ldr r2, =_sbss
 8000fc4:	2000005c 	.word	0x2000005c
  ldr r3, = _ebss
 8000fc8:	2000036c 	.word	0x2000036c

08000fcc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fcc:	e7fe      	b.n	8000fcc <ADC1_IRQHandler>

08000fce <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b082      	sub	sp, #8
 8000fd2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fd4:	1dfb      	adds	r3, r7, #7
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fda:	2003      	movs	r0, #3
 8000fdc:	f000 f80e 	bl	8000ffc <HAL_InitTick>
 8000fe0:	1e03      	subs	r3, r0, #0
 8000fe2:	d003      	beq.n	8000fec <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8000fe4:	1dfb      	adds	r3, r7, #7
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	701a      	strb	r2, [r3, #0]
 8000fea:	e001      	b.n	8000ff0 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000fec:	f7ff fe1a 	bl	8000c24 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ff0:	1dfb      	adds	r3, r7, #7
 8000ff2:	781b      	ldrb	r3, [r3, #0]
}
 8000ff4:	0018      	movs	r0, r3
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	b002      	add	sp, #8
 8000ffa:	bd80      	pop	{r7, pc}

08000ffc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ffc:	b590      	push	{r4, r7, lr}
 8000ffe:	b085      	sub	sp, #20
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001004:	230f      	movs	r3, #15
 8001006:	18fb      	adds	r3, r7, r3
 8001008:	2200      	movs	r2, #0
 800100a:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 800100c:	4b1d      	ldr	r3, [pc, #116]	@ (8001084 <HAL_InitTick+0x88>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d02b      	beq.n	800106c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8001014:	4b1c      	ldr	r3, [pc, #112]	@ (8001088 <HAL_InitTick+0x8c>)
 8001016:	681c      	ldr	r4, [r3, #0]
 8001018:	4b1a      	ldr	r3, [pc, #104]	@ (8001084 <HAL_InitTick+0x88>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	0019      	movs	r1, r3
 800101e:	23fa      	movs	r3, #250	@ 0xfa
 8001020:	0098      	lsls	r0, r3, #2
 8001022:	f7ff f883 	bl	800012c <__udivsi3>
 8001026:	0003      	movs	r3, r0
 8001028:	0019      	movs	r1, r3
 800102a:	0020      	movs	r0, r4
 800102c:	f7ff f87e 	bl	800012c <__udivsi3>
 8001030:	0003      	movs	r3, r0
 8001032:	0018      	movs	r0, r3
 8001034:	f000 f93d 	bl	80012b2 <HAL_SYSTICK_Config>
 8001038:	1e03      	subs	r3, r0, #0
 800103a:	d112      	bne.n	8001062 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2b03      	cmp	r3, #3
 8001040:	d80a      	bhi.n	8001058 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001042:	6879      	ldr	r1, [r7, #4]
 8001044:	2301      	movs	r3, #1
 8001046:	425b      	negs	r3, r3
 8001048:	2200      	movs	r2, #0
 800104a:	0018      	movs	r0, r3
 800104c:	f000 f90c 	bl	8001268 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001050:	4b0e      	ldr	r3, [pc, #56]	@ (800108c <HAL_InitTick+0x90>)
 8001052:	687a      	ldr	r2, [r7, #4]
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	e00d      	b.n	8001074 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001058:	230f      	movs	r3, #15
 800105a:	18fb      	adds	r3, r7, r3
 800105c:	2201      	movs	r2, #1
 800105e:	701a      	strb	r2, [r3, #0]
 8001060:	e008      	b.n	8001074 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001062:	230f      	movs	r3, #15
 8001064:	18fb      	adds	r3, r7, r3
 8001066:	2201      	movs	r2, #1
 8001068:	701a      	strb	r2, [r3, #0]
 800106a:	e003      	b.n	8001074 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800106c:	230f      	movs	r3, #15
 800106e:	18fb      	adds	r3, r7, r3
 8001070:	2201      	movs	r2, #1
 8001072:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001074:	230f      	movs	r3, #15
 8001076:	18fb      	adds	r3, r7, r3
 8001078:	781b      	ldrb	r3, [r3, #0]
}
 800107a:	0018      	movs	r0, r3
 800107c:	46bd      	mov	sp, r7
 800107e:	b005      	add	sp, #20
 8001080:	bd90      	pop	{r4, r7, pc}
 8001082:	46c0      	nop			@ (mov r8, r8)
 8001084:	20000008 	.word	0x20000008
 8001088:	20000000 	.word	0x20000000
 800108c:	20000004 	.word	0x20000004

08001090 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001094:	4b05      	ldr	r3, [pc, #20]	@ (80010ac <HAL_IncTick+0x1c>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	001a      	movs	r2, r3
 800109a:	4b05      	ldr	r3, [pc, #20]	@ (80010b0 <HAL_IncTick+0x20>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	18d2      	adds	r2, r2, r3
 80010a0:	4b03      	ldr	r3, [pc, #12]	@ (80010b0 <HAL_IncTick+0x20>)
 80010a2:	601a      	str	r2, [r3, #0]
}
 80010a4:	46c0      	nop			@ (mov r8, r8)
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	46c0      	nop			@ (mov r8, r8)
 80010ac:	20000008 	.word	0x20000008
 80010b0:	20000220 	.word	0x20000220

080010b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  return uwTick;
 80010b8:	4b02      	ldr	r3, [pc, #8]	@ (80010c4 <HAL_GetTick+0x10>)
 80010ba:	681b      	ldr	r3, [r3, #0]
}
 80010bc:	0018      	movs	r0, r3
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	46c0      	nop			@ (mov r8, r8)
 80010c4:	20000220 	.word	0x20000220

080010c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010d0:	f7ff fff0 	bl	80010b4 <HAL_GetTick>
 80010d4:	0003      	movs	r3, r0
 80010d6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	3301      	adds	r3, #1
 80010e0:	d005      	beq.n	80010ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010e2:	4b0a      	ldr	r3, [pc, #40]	@ (800110c <HAL_Delay+0x44>)
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	001a      	movs	r2, r3
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	189b      	adds	r3, r3, r2
 80010ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010ee:	46c0      	nop			@ (mov r8, r8)
 80010f0:	f7ff ffe0 	bl	80010b4 <HAL_GetTick>
 80010f4:	0002      	movs	r2, r0
 80010f6:	68bb      	ldr	r3, [r7, #8]
 80010f8:	1ad3      	subs	r3, r2, r3
 80010fa:	68fa      	ldr	r2, [r7, #12]
 80010fc:	429a      	cmp	r2, r3
 80010fe:	d8f7      	bhi.n	80010f0 <HAL_Delay+0x28>
  {
  }
}
 8001100:	46c0      	nop			@ (mov r8, r8)
 8001102:	46c0      	nop			@ (mov r8, r8)
 8001104:	46bd      	mov	sp, r7
 8001106:	b004      	add	sp, #16
 8001108:	bd80      	pop	{r7, pc}
 800110a:	46c0      	nop			@ (mov r8, r8)
 800110c:	20000008 	.word	0x20000008

08001110 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	0002      	movs	r2, r0
 8001118:	1dfb      	adds	r3, r7, #7
 800111a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800111c:	1dfb      	adds	r3, r7, #7
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	2b7f      	cmp	r3, #127	@ 0x7f
 8001122:	d809      	bhi.n	8001138 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001124:	1dfb      	adds	r3, r7, #7
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	001a      	movs	r2, r3
 800112a:	231f      	movs	r3, #31
 800112c:	401a      	ands	r2, r3
 800112e:	4b04      	ldr	r3, [pc, #16]	@ (8001140 <__NVIC_EnableIRQ+0x30>)
 8001130:	2101      	movs	r1, #1
 8001132:	4091      	lsls	r1, r2
 8001134:	000a      	movs	r2, r1
 8001136:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001138:	46c0      	nop			@ (mov r8, r8)
 800113a:	46bd      	mov	sp, r7
 800113c:	b002      	add	sp, #8
 800113e:	bd80      	pop	{r7, pc}
 8001140:	e000e100 	.word	0xe000e100

08001144 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001144:	b590      	push	{r4, r7, lr}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	0002      	movs	r2, r0
 800114c:	6039      	str	r1, [r7, #0]
 800114e:	1dfb      	adds	r3, r7, #7
 8001150:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001152:	1dfb      	adds	r3, r7, #7
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	2b7f      	cmp	r3, #127	@ 0x7f
 8001158:	d828      	bhi.n	80011ac <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800115a:	4a2f      	ldr	r2, [pc, #188]	@ (8001218 <__NVIC_SetPriority+0xd4>)
 800115c:	1dfb      	adds	r3, r7, #7
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	b25b      	sxtb	r3, r3
 8001162:	089b      	lsrs	r3, r3, #2
 8001164:	33c0      	adds	r3, #192	@ 0xc0
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	589b      	ldr	r3, [r3, r2]
 800116a:	1dfa      	adds	r2, r7, #7
 800116c:	7812      	ldrb	r2, [r2, #0]
 800116e:	0011      	movs	r1, r2
 8001170:	2203      	movs	r2, #3
 8001172:	400a      	ands	r2, r1
 8001174:	00d2      	lsls	r2, r2, #3
 8001176:	21ff      	movs	r1, #255	@ 0xff
 8001178:	4091      	lsls	r1, r2
 800117a:	000a      	movs	r2, r1
 800117c:	43d2      	mvns	r2, r2
 800117e:	401a      	ands	r2, r3
 8001180:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	019b      	lsls	r3, r3, #6
 8001186:	22ff      	movs	r2, #255	@ 0xff
 8001188:	401a      	ands	r2, r3
 800118a:	1dfb      	adds	r3, r7, #7
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	0018      	movs	r0, r3
 8001190:	2303      	movs	r3, #3
 8001192:	4003      	ands	r3, r0
 8001194:	00db      	lsls	r3, r3, #3
 8001196:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001198:	481f      	ldr	r0, [pc, #124]	@ (8001218 <__NVIC_SetPriority+0xd4>)
 800119a:	1dfb      	adds	r3, r7, #7
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	b25b      	sxtb	r3, r3
 80011a0:	089b      	lsrs	r3, r3, #2
 80011a2:	430a      	orrs	r2, r1
 80011a4:	33c0      	adds	r3, #192	@ 0xc0
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80011aa:	e031      	b.n	8001210 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011ac:	4a1b      	ldr	r2, [pc, #108]	@ (800121c <__NVIC_SetPriority+0xd8>)
 80011ae:	1dfb      	adds	r3, r7, #7
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	0019      	movs	r1, r3
 80011b4:	230f      	movs	r3, #15
 80011b6:	400b      	ands	r3, r1
 80011b8:	3b08      	subs	r3, #8
 80011ba:	089b      	lsrs	r3, r3, #2
 80011bc:	3306      	adds	r3, #6
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	18d3      	adds	r3, r2, r3
 80011c2:	3304      	adds	r3, #4
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	1dfa      	adds	r2, r7, #7
 80011c8:	7812      	ldrb	r2, [r2, #0]
 80011ca:	0011      	movs	r1, r2
 80011cc:	2203      	movs	r2, #3
 80011ce:	400a      	ands	r2, r1
 80011d0:	00d2      	lsls	r2, r2, #3
 80011d2:	21ff      	movs	r1, #255	@ 0xff
 80011d4:	4091      	lsls	r1, r2
 80011d6:	000a      	movs	r2, r1
 80011d8:	43d2      	mvns	r2, r2
 80011da:	401a      	ands	r2, r3
 80011dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	019b      	lsls	r3, r3, #6
 80011e2:	22ff      	movs	r2, #255	@ 0xff
 80011e4:	401a      	ands	r2, r3
 80011e6:	1dfb      	adds	r3, r7, #7
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	0018      	movs	r0, r3
 80011ec:	2303      	movs	r3, #3
 80011ee:	4003      	ands	r3, r0
 80011f0:	00db      	lsls	r3, r3, #3
 80011f2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011f4:	4809      	ldr	r0, [pc, #36]	@ (800121c <__NVIC_SetPriority+0xd8>)
 80011f6:	1dfb      	adds	r3, r7, #7
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	001c      	movs	r4, r3
 80011fc:	230f      	movs	r3, #15
 80011fe:	4023      	ands	r3, r4
 8001200:	3b08      	subs	r3, #8
 8001202:	089b      	lsrs	r3, r3, #2
 8001204:	430a      	orrs	r2, r1
 8001206:	3306      	adds	r3, #6
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	18c3      	adds	r3, r0, r3
 800120c:	3304      	adds	r3, #4
 800120e:	601a      	str	r2, [r3, #0]
}
 8001210:	46c0      	nop			@ (mov r8, r8)
 8001212:	46bd      	mov	sp, r7
 8001214:	b003      	add	sp, #12
 8001216:	bd90      	pop	{r4, r7, pc}
 8001218:	e000e100 	.word	0xe000e100
 800121c:	e000ed00 	.word	0xe000ed00

08001220 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	1e5a      	subs	r2, r3, #1
 800122c:	2380      	movs	r3, #128	@ 0x80
 800122e:	045b      	lsls	r3, r3, #17
 8001230:	429a      	cmp	r2, r3
 8001232:	d301      	bcc.n	8001238 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001234:	2301      	movs	r3, #1
 8001236:	e010      	b.n	800125a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001238:	4b0a      	ldr	r3, [pc, #40]	@ (8001264 <SysTick_Config+0x44>)
 800123a:	687a      	ldr	r2, [r7, #4]
 800123c:	3a01      	subs	r2, #1
 800123e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001240:	2301      	movs	r3, #1
 8001242:	425b      	negs	r3, r3
 8001244:	2103      	movs	r1, #3
 8001246:	0018      	movs	r0, r3
 8001248:	f7ff ff7c 	bl	8001144 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800124c:	4b05      	ldr	r3, [pc, #20]	@ (8001264 <SysTick_Config+0x44>)
 800124e:	2200      	movs	r2, #0
 8001250:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001252:	4b04      	ldr	r3, [pc, #16]	@ (8001264 <SysTick_Config+0x44>)
 8001254:	2207      	movs	r2, #7
 8001256:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001258:	2300      	movs	r3, #0
}
 800125a:	0018      	movs	r0, r3
 800125c:	46bd      	mov	sp, r7
 800125e:	b002      	add	sp, #8
 8001260:	bd80      	pop	{r7, pc}
 8001262:	46c0      	nop			@ (mov r8, r8)
 8001264:	e000e010 	.word	0xe000e010

08001268 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b084      	sub	sp, #16
 800126c:	af00      	add	r7, sp, #0
 800126e:	60b9      	str	r1, [r7, #8]
 8001270:	607a      	str	r2, [r7, #4]
 8001272:	210f      	movs	r1, #15
 8001274:	187b      	adds	r3, r7, r1
 8001276:	1c02      	adds	r2, r0, #0
 8001278:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800127a:	68ba      	ldr	r2, [r7, #8]
 800127c:	187b      	adds	r3, r7, r1
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	b25b      	sxtb	r3, r3
 8001282:	0011      	movs	r1, r2
 8001284:	0018      	movs	r0, r3
 8001286:	f7ff ff5d 	bl	8001144 <__NVIC_SetPriority>
}
 800128a:	46c0      	nop			@ (mov r8, r8)
 800128c:	46bd      	mov	sp, r7
 800128e:	b004      	add	sp, #16
 8001290:	bd80      	pop	{r7, pc}

08001292 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001292:	b580      	push	{r7, lr}
 8001294:	b082      	sub	sp, #8
 8001296:	af00      	add	r7, sp, #0
 8001298:	0002      	movs	r2, r0
 800129a:	1dfb      	adds	r3, r7, #7
 800129c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800129e:	1dfb      	adds	r3, r7, #7
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	b25b      	sxtb	r3, r3
 80012a4:	0018      	movs	r0, r3
 80012a6:	f7ff ff33 	bl	8001110 <__NVIC_EnableIRQ>
}
 80012aa:	46c0      	nop			@ (mov r8, r8)
 80012ac:	46bd      	mov	sp, r7
 80012ae:	b002      	add	sp, #8
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b082      	sub	sp, #8
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	0018      	movs	r0, r3
 80012be:	f7ff ffaf 	bl	8001220 <SysTick_Config>
 80012c2:	0003      	movs	r3, r0
}
 80012c4:	0018      	movs	r0, r3
 80012c6:	46bd      	mov	sp, r7
 80012c8:	b002      	add	sp, #8
 80012ca:	bd80      	pop	{r7, pc}

080012cc <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b086      	sub	sp, #24
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80012d6:	2300      	movs	r3, #0
 80012d8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80012da:	e153      	b.n	8001584 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	2101      	movs	r1, #1
 80012e2:	693a      	ldr	r2, [r7, #16]
 80012e4:	4091      	lsls	r1, r2
 80012e6:	000a      	movs	r2, r1
 80012e8:	4013      	ands	r3, r2
 80012ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d100      	bne.n	80012f4 <HAL_GPIO_Init+0x28>
 80012f2:	e144      	b.n	800157e <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	2b02      	cmp	r3, #2
 80012fa:	d003      	beq.n	8001304 <HAL_GPIO_Init+0x38>
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	2b12      	cmp	r3, #18
 8001302:	d125      	bne.n	8001350 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	08da      	lsrs	r2, r3, #3
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	3208      	adds	r2, #8
 800130c:	0092      	lsls	r2, r2, #2
 800130e:	58d3      	ldr	r3, [r2, r3]
 8001310:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	2207      	movs	r2, #7
 8001316:	4013      	ands	r3, r2
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	220f      	movs	r2, #15
 800131c:	409a      	lsls	r2, r3
 800131e:	0013      	movs	r3, r2
 8001320:	43da      	mvns	r2, r3
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	4013      	ands	r3, r2
 8001326:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	691b      	ldr	r3, [r3, #16]
 800132c:	220f      	movs	r2, #15
 800132e:	401a      	ands	r2, r3
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	2107      	movs	r1, #7
 8001334:	400b      	ands	r3, r1
 8001336:	009b      	lsls	r3, r3, #2
 8001338:	409a      	lsls	r2, r3
 800133a:	0013      	movs	r3, r2
 800133c:	697a      	ldr	r2, [r7, #20]
 800133e:	4313      	orrs	r3, r2
 8001340:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	08da      	lsrs	r2, r3, #3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	3208      	adds	r2, #8
 800134a:	0092      	lsls	r2, r2, #2
 800134c:	6979      	ldr	r1, [r7, #20]
 800134e:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	2203      	movs	r2, #3
 800135c:	409a      	lsls	r2, r3
 800135e:	0013      	movs	r3, r2
 8001360:	43da      	mvns	r2, r3
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	4013      	ands	r3, r2
 8001366:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	2203      	movs	r2, #3
 800136e:	401a      	ands	r2, r3
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	005b      	lsls	r3, r3, #1
 8001374:	409a      	lsls	r2, r3
 8001376:	0013      	movs	r3, r2
 8001378:	697a      	ldr	r2, [r7, #20]
 800137a:	4313      	orrs	r3, r2
 800137c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	697a      	ldr	r2, [r7, #20]
 8001382:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	2b01      	cmp	r3, #1
 800138a:	d00b      	beq.n	80013a4 <HAL_GPIO_Init+0xd8>
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	2b02      	cmp	r3, #2
 8001392:	d007      	beq.n	80013a4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001398:	2b11      	cmp	r3, #17
 800139a:	d003      	beq.n	80013a4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	2b12      	cmp	r3, #18
 80013a2:	d130      	bne.n	8001406 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80013aa:	693b      	ldr	r3, [r7, #16]
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	2203      	movs	r2, #3
 80013b0:	409a      	lsls	r2, r3
 80013b2:	0013      	movs	r3, r2
 80013b4:	43da      	mvns	r2, r3
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	4013      	ands	r3, r2
 80013ba:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	68da      	ldr	r2, [r3, #12]
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	409a      	lsls	r2, r3
 80013c6:	0013      	movs	r3, r2
 80013c8:	697a      	ldr	r2, [r7, #20]
 80013ca:	4313      	orrs	r3, r2
 80013cc:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	697a      	ldr	r2, [r7, #20]
 80013d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80013da:	2201      	movs	r2, #1
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	409a      	lsls	r2, r3
 80013e0:	0013      	movs	r3, r2
 80013e2:	43da      	mvns	r2, r3
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	4013      	ands	r3, r2
 80013e8:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	091b      	lsrs	r3, r3, #4
 80013f0:	2201      	movs	r2, #1
 80013f2:	401a      	ands	r2, r3
 80013f4:	693b      	ldr	r3, [r7, #16]
 80013f6:	409a      	lsls	r2, r3
 80013f8:	0013      	movs	r3, r2
 80013fa:	697a      	ldr	r2, [r7, #20]
 80013fc:	4313      	orrs	r3, r2
 80013fe:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	697a      	ldr	r2, [r7, #20]
 8001404:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	2b03      	cmp	r3, #3
 800140c:	d017      	beq.n	800143e <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	68db      	ldr	r3, [r3, #12]
 8001412:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	2203      	movs	r2, #3
 800141a:	409a      	lsls	r2, r3
 800141c:	0013      	movs	r3, r2
 800141e:	43da      	mvns	r2, r3
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	4013      	ands	r3, r2
 8001424:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	689a      	ldr	r2, [r3, #8]
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	005b      	lsls	r3, r3, #1
 800142e:	409a      	lsls	r2, r3
 8001430:	0013      	movs	r3, r2
 8001432:	697a      	ldr	r2, [r7, #20]
 8001434:	4313      	orrs	r3, r2
 8001436:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	697a      	ldr	r2, [r7, #20]
 800143c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	685a      	ldr	r2, [r3, #4]
 8001442:	2380      	movs	r3, #128	@ 0x80
 8001444:	055b      	lsls	r3, r3, #21
 8001446:	4013      	ands	r3, r2
 8001448:	d100      	bne.n	800144c <HAL_GPIO_Init+0x180>
 800144a:	e098      	b.n	800157e <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800144c:	4a53      	ldr	r2, [pc, #332]	@ (800159c <HAL_GPIO_Init+0x2d0>)
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	089b      	lsrs	r3, r3, #2
 8001452:	3318      	adds	r3, #24
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	589b      	ldr	r3, [r3, r2]
 8001458:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	2203      	movs	r2, #3
 800145e:	4013      	ands	r3, r2
 8001460:	00db      	lsls	r3, r3, #3
 8001462:	220f      	movs	r2, #15
 8001464:	409a      	lsls	r2, r3
 8001466:	0013      	movs	r3, r2
 8001468:	43da      	mvns	r2, r3
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	4013      	ands	r3, r2
 800146e:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	23a0      	movs	r3, #160	@ 0xa0
 8001474:	05db      	lsls	r3, r3, #23
 8001476:	429a      	cmp	r2, r3
 8001478:	d019      	beq.n	80014ae <HAL_GPIO_Init+0x1e2>
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	4a48      	ldr	r2, [pc, #288]	@ (80015a0 <HAL_GPIO_Init+0x2d4>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d013      	beq.n	80014aa <HAL_GPIO_Init+0x1de>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4a47      	ldr	r2, [pc, #284]	@ (80015a4 <HAL_GPIO_Init+0x2d8>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d00d      	beq.n	80014a6 <HAL_GPIO_Init+0x1da>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4a46      	ldr	r2, [pc, #280]	@ (80015a8 <HAL_GPIO_Init+0x2dc>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d007      	beq.n	80014a2 <HAL_GPIO_Init+0x1d6>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4a45      	ldr	r2, [pc, #276]	@ (80015ac <HAL_GPIO_Init+0x2e0>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d101      	bne.n	800149e <HAL_GPIO_Init+0x1d2>
 800149a:	2305      	movs	r3, #5
 800149c:	e008      	b.n	80014b0 <HAL_GPIO_Init+0x1e4>
 800149e:	2306      	movs	r3, #6
 80014a0:	e006      	b.n	80014b0 <HAL_GPIO_Init+0x1e4>
 80014a2:	2303      	movs	r3, #3
 80014a4:	e004      	b.n	80014b0 <HAL_GPIO_Init+0x1e4>
 80014a6:	2302      	movs	r3, #2
 80014a8:	e002      	b.n	80014b0 <HAL_GPIO_Init+0x1e4>
 80014aa:	2301      	movs	r3, #1
 80014ac:	e000      	b.n	80014b0 <HAL_GPIO_Init+0x1e4>
 80014ae:	2300      	movs	r3, #0
 80014b0:	693a      	ldr	r2, [r7, #16]
 80014b2:	2103      	movs	r1, #3
 80014b4:	400a      	ands	r2, r1
 80014b6:	00d2      	lsls	r2, r2, #3
 80014b8:	4093      	lsls	r3, r2
 80014ba:	697a      	ldr	r2, [r7, #20]
 80014bc:	4313      	orrs	r3, r2
 80014be:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80014c0:	4936      	ldr	r1, [pc, #216]	@ (800159c <HAL_GPIO_Init+0x2d0>)
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	089b      	lsrs	r3, r3, #2
 80014c6:	3318      	adds	r3, #24
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	697a      	ldr	r2, [r7, #20]
 80014cc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 80014ce:	4a33      	ldr	r2, [pc, #204]	@ (800159c <HAL_GPIO_Init+0x2d0>)
 80014d0:	2380      	movs	r3, #128	@ 0x80
 80014d2:	58d3      	ldr	r3, [r2, r3]
 80014d4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	43da      	mvns	r2, r3
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	4013      	ands	r3, r2
 80014de:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685a      	ldr	r2, [r3, #4]
 80014e4:	2380      	movs	r3, #128	@ 0x80
 80014e6:	025b      	lsls	r3, r3, #9
 80014e8:	4013      	ands	r3, r2
 80014ea:	d003      	beq.n	80014f4 <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 80014ec:	697a      	ldr	r2, [r7, #20]
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80014f4:	4929      	ldr	r1, [pc, #164]	@ (800159c <HAL_GPIO_Init+0x2d0>)
 80014f6:	2280      	movs	r2, #128	@ 0x80
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 80014fc:	4a27      	ldr	r2, [pc, #156]	@ (800159c <HAL_GPIO_Init+0x2d0>)
 80014fe:	2384      	movs	r3, #132	@ 0x84
 8001500:	58d3      	ldr	r3, [r2, r3]
 8001502:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	43da      	mvns	r2, r3
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	4013      	ands	r3, r2
 800150c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	685a      	ldr	r2, [r3, #4]
 8001512:	2380      	movs	r3, #128	@ 0x80
 8001514:	029b      	lsls	r3, r3, #10
 8001516:	4013      	ands	r3, r2
 8001518:	d003      	beq.n	8001522 <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 800151a:	697a      	ldr	r2, [r7, #20]
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	4313      	orrs	r3, r2
 8001520:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001522:	491e      	ldr	r1, [pc, #120]	@ (800159c <HAL_GPIO_Init+0x2d0>)
 8001524:	2284      	movs	r2, #132	@ 0x84
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 800152a:	4b1c      	ldr	r3, [pc, #112]	@ (800159c <HAL_GPIO_Init+0x2d0>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	43da      	mvns	r2, r3
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	4013      	ands	r3, r2
 8001538:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	685a      	ldr	r2, [r3, #4]
 800153e:	2380      	movs	r3, #128	@ 0x80
 8001540:	035b      	lsls	r3, r3, #13
 8001542:	4013      	ands	r3, r2
 8001544:	d003      	beq.n	800154e <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 8001546:	697a      	ldr	r2, [r7, #20]
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	4313      	orrs	r3, r2
 800154c:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 800154e:	4b13      	ldr	r3, [pc, #76]	@ (800159c <HAL_GPIO_Init+0x2d0>)
 8001550:	697a      	ldr	r2, [r7, #20]
 8001552:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8001554:	4b11      	ldr	r3, [pc, #68]	@ (800159c <HAL_GPIO_Init+0x2d0>)
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	43da      	mvns	r2, r3
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	4013      	ands	r3, r2
 8001562:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	685a      	ldr	r2, [r3, #4]
 8001568:	2380      	movs	r3, #128	@ 0x80
 800156a:	039b      	lsls	r3, r3, #14
 800156c:	4013      	ands	r3, r2
 800156e:	d003      	beq.n	8001578 <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 8001570:	697a      	ldr	r2, [r7, #20]
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	4313      	orrs	r3, r2
 8001576:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001578:	4b08      	ldr	r3, [pc, #32]	@ (800159c <HAL_GPIO_Init+0x2d0>)
 800157a:	697a      	ldr	r2, [r7, #20]
 800157c:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	3301      	adds	r3, #1
 8001582:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	40da      	lsrs	r2, r3
 800158c:	1e13      	subs	r3, r2, #0
 800158e:	d000      	beq.n	8001592 <HAL_GPIO_Init+0x2c6>
 8001590:	e6a4      	b.n	80012dc <HAL_GPIO_Init+0x10>
  }
}
 8001592:	46c0      	nop			@ (mov r8, r8)
 8001594:	46c0      	nop			@ (mov r8, r8)
 8001596:	46bd      	mov	sp, r7
 8001598:	b006      	add	sp, #24
 800159a:	bd80      	pop	{r7, pc}
 800159c:	40021800 	.word	0x40021800
 80015a0:	50000400 	.word	0x50000400
 80015a4:	50000800 	.word	0x50000800
 80015a8:	50000c00 	.word	0x50000c00
 80015ac:	50001400 	.word	0x50001400

080015b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	0008      	movs	r0, r1
 80015ba:	0011      	movs	r1, r2
 80015bc:	1cbb      	adds	r3, r7, #2
 80015be:	1c02      	adds	r2, r0, #0
 80015c0:	801a      	strh	r2, [r3, #0]
 80015c2:	1c7b      	adds	r3, r7, #1
 80015c4:	1c0a      	adds	r2, r1, #0
 80015c6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015c8:	1c7b      	adds	r3, r7, #1
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d004      	beq.n	80015da <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80015d0:	1cbb      	adds	r3, r7, #2
 80015d2:	881a      	ldrh	r2, [r3, #0]
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80015d8:	e003      	b.n	80015e2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80015da:	1cbb      	adds	r3, r7, #2
 80015dc:	881a      	ldrh	r2, [r3, #0]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80015e2:	46c0      	nop			@ (mov r8, r8)
 80015e4:	46bd      	mov	sp, r7
 80015e6:	b002      	add	sp, #8
 80015e8:	bd80      	pop	{r7, pc}
	...

080015ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	0002      	movs	r2, r0
 80015f4:	1dbb      	adds	r3, r7, #6
 80015f6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 80015f8:	4b10      	ldr	r3, [pc, #64]	@ (800163c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	1dba      	adds	r2, r7, #6
 80015fe:	8812      	ldrh	r2, [r2, #0]
 8001600:	4013      	ands	r3, r2
 8001602:	d008      	beq.n	8001616 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8001604:	4b0d      	ldr	r3, [pc, #52]	@ (800163c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001606:	1dba      	adds	r2, r7, #6
 8001608:	8812      	ldrh	r2, [r2, #0]
 800160a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 800160c:	1dbb      	adds	r3, r7, #6
 800160e:	881b      	ldrh	r3, [r3, #0]
 8001610:	0018      	movs	r0, r3
 8001612:	f7ff faeb 	bl	8000bec <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8001616:	4b09      	ldr	r3, [pc, #36]	@ (800163c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001618:	691b      	ldr	r3, [r3, #16]
 800161a:	1dba      	adds	r2, r7, #6
 800161c:	8812      	ldrh	r2, [r2, #0]
 800161e:	4013      	ands	r3, r2
 8001620:	d008      	beq.n	8001634 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8001622:	4b06      	ldr	r3, [pc, #24]	@ (800163c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001624:	1dba      	adds	r2, r7, #6
 8001626:	8812      	ldrh	r2, [r2, #0]
 8001628:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800162a:	1dbb      	adds	r3, r7, #6
 800162c:	881b      	ldrh	r3, [r3, #0]
 800162e:	0018      	movs	r0, r3
 8001630:	f000 f806 	bl	8001640 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8001634:	46c0      	nop			@ (mov r8, r8)
 8001636:	46bd      	mov	sp, r7
 8001638:	b002      	add	sp, #8
 800163a:	bd80      	pop	{r7, pc}
 800163c:	40021800 	.word	0x40021800

08001640 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	0002      	movs	r2, r0
 8001648:	1dbb      	adds	r3, r7, #6
 800164a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 800164c:	46c0      	nop			@ (mov r8, r8)
 800164e:	46bd      	mov	sp, r7
 8001650:	b002      	add	sp, #8
 8001652:	bd80      	pop	{r7, pc}

08001654 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d101      	bne.n	8001666 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001662:	2301      	movs	r3, #1
 8001664:	e08f      	b.n	8001786 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2241      	movs	r2, #65	@ 0x41
 800166a:	5c9b      	ldrb	r3, [r3, r2]
 800166c:	b2db      	uxtb	r3, r3
 800166e:	2b00      	cmp	r3, #0
 8001670:	d107      	bne.n	8001682 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2240      	movs	r2, #64	@ 0x40
 8001676:	2100      	movs	r1, #0
 8001678:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	0018      	movs	r0, r3
 800167e:	f7ff faf5 	bl	8000c6c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2241      	movs	r2, #65	@ 0x41
 8001686:	2124      	movs	r1, #36	@ 0x24
 8001688:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2101      	movs	r1, #1
 8001696:	438a      	bics	r2, r1
 8001698:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	685a      	ldr	r2, [r3, #4]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	493b      	ldr	r1, [pc, #236]	@ (8001790 <HAL_I2C_Init+0x13c>)
 80016a4:	400a      	ands	r2, r1
 80016a6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	689a      	ldr	r2, [r3, #8]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4938      	ldr	r1, [pc, #224]	@ (8001794 <HAL_I2C_Init+0x140>)
 80016b4:	400a      	ands	r2, r1
 80016b6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	68db      	ldr	r3, [r3, #12]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d108      	bne.n	80016d2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	689a      	ldr	r2, [r3, #8]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	2180      	movs	r1, #128	@ 0x80
 80016ca:	0209      	lsls	r1, r1, #8
 80016cc:	430a      	orrs	r2, r1
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	e007      	b.n	80016e2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	689a      	ldr	r2, [r3, #8]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	2184      	movs	r1, #132	@ 0x84
 80016dc:	0209      	lsls	r1, r1, #8
 80016de:	430a      	orrs	r2, r1
 80016e0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	68db      	ldr	r3, [r3, #12]
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d109      	bne.n	80016fe <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	685a      	ldr	r2, [r3, #4]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	2180      	movs	r1, #128	@ 0x80
 80016f6:	0109      	lsls	r1, r1, #4
 80016f8:	430a      	orrs	r2, r1
 80016fa:	605a      	str	r2, [r3, #4]
 80016fc:	e007      	b.n	800170e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	685a      	ldr	r2, [r3, #4]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4923      	ldr	r1, [pc, #140]	@ (8001798 <HAL_I2C_Init+0x144>)
 800170a:	400a      	ands	r2, r1
 800170c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	685a      	ldr	r2, [r3, #4]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4920      	ldr	r1, [pc, #128]	@ (800179c <HAL_I2C_Init+0x148>)
 800171a:	430a      	orrs	r2, r1
 800171c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	68da      	ldr	r2, [r3, #12]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	491a      	ldr	r1, [pc, #104]	@ (8001794 <HAL_I2C_Init+0x140>)
 800172a:	400a      	ands	r2, r1
 800172c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	691a      	ldr	r2, [r3, #16]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	695b      	ldr	r3, [r3, #20]
 8001736:	431a      	orrs	r2, r3
 8001738:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	699b      	ldr	r3, [r3, #24]
 800173e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	430a      	orrs	r2, r1
 8001746:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	69d9      	ldr	r1, [r3, #28]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6a1a      	ldr	r2, [r3, #32]
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	430a      	orrs	r2, r1
 8001756:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2101      	movs	r1, #1
 8001764:	430a      	orrs	r2, r1
 8001766:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2200      	movs	r2, #0
 800176c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2241      	movs	r2, #65	@ 0x41
 8001772:	2120      	movs	r1, #32
 8001774:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2200      	movs	r2, #0
 800177a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2242      	movs	r2, #66	@ 0x42
 8001780:	2100      	movs	r1, #0
 8001782:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001784:	2300      	movs	r3, #0
}
 8001786:	0018      	movs	r0, r3
 8001788:	46bd      	mov	sp, r7
 800178a:	b002      	add	sp, #8
 800178c:	bd80      	pop	{r7, pc}
 800178e:	46c0      	nop			@ (mov r8, r8)
 8001790:	f0ffffff 	.word	0xf0ffffff
 8001794:	ffff7fff 	.word	0xffff7fff
 8001798:	fffff7ff 	.word	0xfffff7ff
 800179c:	02008000 	.word	0x02008000

080017a0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80017a0:	b590      	push	{r4, r7, lr}
 80017a2:	b089      	sub	sp, #36	@ 0x24
 80017a4:	af02      	add	r7, sp, #8
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	000c      	movs	r4, r1
 80017aa:	0010      	movs	r0, r2
 80017ac:	0019      	movs	r1, r3
 80017ae:	230a      	movs	r3, #10
 80017b0:	18fb      	adds	r3, r7, r3
 80017b2:	1c22      	adds	r2, r4, #0
 80017b4:	801a      	strh	r2, [r3, #0]
 80017b6:	2308      	movs	r3, #8
 80017b8:	18fb      	adds	r3, r7, r3
 80017ba:	1c02      	adds	r2, r0, #0
 80017bc:	801a      	strh	r2, [r3, #0]
 80017be:	1dbb      	adds	r3, r7, #6
 80017c0:	1c0a      	adds	r2, r1, #0
 80017c2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	2241      	movs	r2, #65	@ 0x41
 80017c8:	5c9b      	ldrb	r3, [r3, r2]
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	2b20      	cmp	r3, #32
 80017ce:	d000      	beq.n	80017d2 <HAL_I2C_Mem_Write+0x32>
 80017d0:	e10c      	b.n	80019ec <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80017d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d004      	beq.n	80017e2 <HAL_I2C_Mem_Write+0x42>
 80017d8:	232c      	movs	r3, #44	@ 0x2c
 80017da:	18fb      	adds	r3, r7, r3
 80017dc:	881b      	ldrh	r3, [r3, #0]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d105      	bne.n	80017ee <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	2280      	movs	r2, #128	@ 0x80
 80017e6:	0092      	lsls	r2, r2, #2
 80017e8:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e0ff      	b.n	80019ee <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	2240      	movs	r2, #64	@ 0x40
 80017f2:	5c9b      	ldrb	r3, [r3, r2]
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	d101      	bne.n	80017fc <HAL_I2C_Mem_Write+0x5c>
 80017f8:	2302      	movs	r3, #2
 80017fa:	e0f8      	b.n	80019ee <HAL_I2C_Mem_Write+0x24e>
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	2240      	movs	r2, #64	@ 0x40
 8001800:	2101      	movs	r1, #1
 8001802:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001804:	f7ff fc56 	bl	80010b4 <HAL_GetTick>
 8001808:	0003      	movs	r3, r0
 800180a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800180c:	2380      	movs	r3, #128	@ 0x80
 800180e:	0219      	lsls	r1, r3, #8
 8001810:	68f8      	ldr	r0, [r7, #12]
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	9300      	str	r3, [sp, #0]
 8001816:	2319      	movs	r3, #25
 8001818:	2201      	movs	r2, #1
 800181a:	f000 fb0b 	bl	8001e34 <I2C_WaitOnFlagUntilTimeout>
 800181e:	1e03      	subs	r3, r0, #0
 8001820:	d001      	beq.n	8001826 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e0e3      	b.n	80019ee <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	2241      	movs	r2, #65	@ 0x41
 800182a:	2121      	movs	r1, #33	@ 0x21
 800182c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	2242      	movs	r2, #66	@ 0x42
 8001832:	2140      	movs	r1, #64	@ 0x40
 8001834:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	2200      	movs	r2, #0
 800183a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001840:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	222c      	movs	r2, #44	@ 0x2c
 8001846:	18ba      	adds	r2, r7, r2
 8001848:	8812      	ldrh	r2, [r2, #0]
 800184a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	2200      	movs	r2, #0
 8001850:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001852:	1dbb      	adds	r3, r7, #6
 8001854:	881c      	ldrh	r4, [r3, #0]
 8001856:	2308      	movs	r3, #8
 8001858:	18fb      	adds	r3, r7, r3
 800185a:	881a      	ldrh	r2, [r3, #0]
 800185c:	230a      	movs	r3, #10
 800185e:	18fb      	adds	r3, r7, r3
 8001860:	8819      	ldrh	r1, [r3, #0]
 8001862:	68f8      	ldr	r0, [r7, #12]
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	9301      	str	r3, [sp, #4]
 8001868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800186a:	9300      	str	r3, [sp, #0]
 800186c:	0023      	movs	r3, r4
 800186e:	f000 f9f9 	bl	8001c64 <I2C_RequestMemoryWrite>
 8001872:	1e03      	subs	r3, r0, #0
 8001874:	d005      	beq.n	8001882 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	2240      	movs	r2, #64	@ 0x40
 800187a:	2100      	movs	r1, #0
 800187c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e0b5      	b.n	80019ee <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001886:	b29b      	uxth	r3, r3
 8001888:	2bff      	cmp	r3, #255	@ 0xff
 800188a:	d911      	bls.n	80018b0 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	22ff      	movs	r2, #255	@ 0xff
 8001890:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001896:	b2da      	uxtb	r2, r3
 8001898:	2380      	movs	r3, #128	@ 0x80
 800189a:	045c      	lsls	r4, r3, #17
 800189c:	230a      	movs	r3, #10
 800189e:	18fb      	adds	r3, r7, r3
 80018a0:	8819      	ldrh	r1, [r3, #0]
 80018a2:	68f8      	ldr	r0, [r7, #12]
 80018a4:	2300      	movs	r3, #0
 80018a6:	9300      	str	r3, [sp, #0]
 80018a8:	0023      	movs	r3, r4
 80018aa:	f000 fc9d 	bl	80021e8 <I2C_TransferConfig>
 80018ae:	e012      	b.n	80018d6 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018b4:	b29a      	uxth	r2, r3
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018be:	b2da      	uxtb	r2, r3
 80018c0:	2380      	movs	r3, #128	@ 0x80
 80018c2:	049c      	lsls	r4, r3, #18
 80018c4:	230a      	movs	r3, #10
 80018c6:	18fb      	adds	r3, r7, r3
 80018c8:	8819      	ldrh	r1, [r3, #0]
 80018ca:	68f8      	ldr	r0, [r7, #12]
 80018cc:	2300      	movs	r3, #0
 80018ce:	9300      	str	r3, [sp, #0]
 80018d0:	0023      	movs	r3, r4
 80018d2:	f000 fc89 	bl	80021e8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80018d6:	697a      	ldr	r2, [r7, #20]
 80018d8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	0018      	movs	r0, r3
 80018de:	f000 fb01 	bl	8001ee4 <I2C_WaitOnTXISFlagUntilTimeout>
 80018e2:	1e03      	subs	r3, r0, #0
 80018e4:	d001      	beq.n	80018ea <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e081      	b.n	80019ee <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ee:	781a      	ldrb	r2, [r3, #0]
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018fa:	1c5a      	adds	r2, r3, #1
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001904:	b29b      	uxth	r3, r3
 8001906:	3b01      	subs	r3, #1
 8001908:	b29a      	uxth	r2, r3
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001912:	3b01      	subs	r3, #1
 8001914:	b29a      	uxth	r2, r3
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800191e:	b29b      	uxth	r3, r3
 8001920:	2b00      	cmp	r3, #0
 8001922:	d03a      	beq.n	800199a <HAL_I2C_Mem_Write+0x1fa>
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001928:	2b00      	cmp	r3, #0
 800192a:	d136      	bne.n	800199a <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800192c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800192e:	68f8      	ldr	r0, [r7, #12]
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	9300      	str	r3, [sp, #0]
 8001934:	0013      	movs	r3, r2
 8001936:	2200      	movs	r2, #0
 8001938:	2180      	movs	r1, #128	@ 0x80
 800193a:	f000 fa7b 	bl	8001e34 <I2C_WaitOnFlagUntilTimeout>
 800193e:	1e03      	subs	r3, r0, #0
 8001940:	d001      	beq.n	8001946 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8001942:	2301      	movs	r3, #1
 8001944:	e053      	b.n	80019ee <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800194a:	b29b      	uxth	r3, r3
 800194c:	2bff      	cmp	r3, #255	@ 0xff
 800194e:	d911      	bls.n	8001974 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	22ff      	movs	r2, #255	@ 0xff
 8001954:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800195a:	b2da      	uxtb	r2, r3
 800195c:	2380      	movs	r3, #128	@ 0x80
 800195e:	045c      	lsls	r4, r3, #17
 8001960:	230a      	movs	r3, #10
 8001962:	18fb      	adds	r3, r7, r3
 8001964:	8819      	ldrh	r1, [r3, #0]
 8001966:	68f8      	ldr	r0, [r7, #12]
 8001968:	2300      	movs	r3, #0
 800196a:	9300      	str	r3, [sp, #0]
 800196c:	0023      	movs	r3, r4
 800196e:	f000 fc3b 	bl	80021e8 <I2C_TransferConfig>
 8001972:	e012      	b.n	800199a <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001978:	b29a      	uxth	r2, r3
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001982:	b2da      	uxtb	r2, r3
 8001984:	2380      	movs	r3, #128	@ 0x80
 8001986:	049c      	lsls	r4, r3, #18
 8001988:	230a      	movs	r3, #10
 800198a:	18fb      	adds	r3, r7, r3
 800198c:	8819      	ldrh	r1, [r3, #0]
 800198e:	68f8      	ldr	r0, [r7, #12]
 8001990:	2300      	movs	r3, #0
 8001992:	9300      	str	r3, [sp, #0]
 8001994:	0023      	movs	r3, r4
 8001996:	f000 fc27 	bl	80021e8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800199e:	b29b      	uxth	r3, r3
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d198      	bne.n	80018d6 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019a4:	697a      	ldr	r2, [r7, #20]
 80019a6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	0018      	movs	r0, r3
 80019ac:	f000 fae0 	bl	8001f70 <I2C_WaitOnSTOPFlagUntilTimeout>
 80019b0:	1e03      	subs	r3, r0, #0
 80019b2:	d001      	beq.n	80019b8 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e01a      	b.n	80019ee <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	2220      	movs	r2, #32
 80019be:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	685a      	ldr	r2, [r3, #4]
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	490b      	ldr	r1, [pc, #44]	@ (80019f8 <HAL_I2C_Mem_Write+0x258>)
 80019cc:	400a      	ands	r2, r1
 80019ce:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2241      	movs	r2, #65	@ 0x41
 80019d4:	2120      	movs	r1, #32
 80019d6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	2242      	movs	r2, #66	@ 0x42
 80019dc:	2100      	movs	r1, #0
 80019de:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	2240      	movs	r2, #64	@ 0x40
 80019e4:	2100      	movs	r1, #0
 80019e6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80019e8:	2300      	movs	r3, #0
 80019ea:	e000      	b.n	80019ee <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 80019ec:	2302      	movs	r3, #2
  }
}
 80019ee:	0018      	movs	r0, r3
 80019f0:	46bd      	mov	sp, r7
 80019f2:	b007      	add	sp, #28
 80019f4:	bd90      	pop	{r4, r7, pc}
 80019f6:	46c0      	nop			@ (mov r8, r8)
 80019f8:	fe00e800 	.word	0xfe00e800

080019fc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80019fc:	b590      	push	{r4, r7, lr}
 80019fe:	b089      	sub	sp, #36	@ 0x24
 8001a00:	af02      	add	r7, sp, #8
 8001a02:	60f8      	str	r0, [r7, #12]
 8001a04:	000c      	movs	r4, r1
 8001a06:	0010      	movs	r0, r2
 8001a08:	0019      	movs	r1, r3
 8001a0a:	230a      	movs	r3, #10
 8001a0c:	18fb      	adds	r3, r7, r3
 8001a0e:	1c22      	adds	r2, r4, #0
 8001a10:	801a      	strh	r2, [r3, #0]
 8001a12:	2308      	movs	r3, #8
 8001a14:	18fb      	adds	r3, r7, r3
 8001a16:	1c02      	adds	r2, r0, #0
 8001a18:	801a      	strh	r2, [r3, #0]
 8001a1a:	1dbb      	adds	r3, r7, #6
 8001a1c:	1c0a      	adds	r2, r1, #0
 8001a1e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	2241      	movs	r2, #65	@ 0x41
 8001a24:	5c9b      	ldrb	r3, [r3, r2]
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	2b20      	cmp	r3, #32
 8001a2a:	d000      	beq.n	8001a2e <HAL_I2C_Mem_Read+0x32>
 8001a2c:	e110      	b.n	8001c50 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d004      	beq.n	8001a3e <HAL_I2C_Mem_Read+0x42>
 8001a34:	232c      	movs	r3, #44	@ 0x2c
 8001a36:	18fb      	adds	r3, r7, r3
 8001a38:	881b      	ldrh	r3, [r3, #0]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d105      	bne.n	8001a4a <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	2280      	movs	r2, #128	@ 0x80
 8001a42:	0092      	lsls	r2, r2, #2
 8001a44:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e103      	b.n	8001c52 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	2240      	movs	r2, #64	@ 0x40
 8001a4e:	5c9b      	ldrb	r3, [r3, r2]
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d101      	bne.n	8001a58 <HAL_I2C_Mem_Read+0x5c>
 8001a54:	2302      	movs	r3, #2
 8001a56:	e0fc      	b.n	8001c52 <HAL_I2C_Mem_Read+0x256>
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	2240      	movs	r2, #64	@ 0x40
 8001a5c:	2101      	movs	r1, #1
 8001a5e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001a60:	f7ff fb28 	bl	80010b4 <HAL_GetTick>
 8001a64:	0003      	movs	r3, r0
 8001a66:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001a68:	2380      	movs	r3, #128	@ 0x80
 8001a6a:	0219      	lsls	r1, r3, #8
 8001a6c:	68f8      	ldr	r0, [r7, #12]
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	9300      	str	r3, [sp, #0]
 8001a72:	2319      	movs	r3, #25
 8001a74:	2201      	movs	r2, #1
 8001a76:	f000 f9dd 	bl	8001e34 <I2C_WaitOnFlagUntilTimeout>
 8001a7a:	1e03      	subs	r3, r0, #0
 8001a7c:	d001      	beq.n	8001a82 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e0e7      	b.n	8001c52 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	2241      	movs	r2, #65	@ 0x41
 8001a86:	2122      	movs	r1, #34	@ 0x22
 8001a88:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	2242      	movs	r2, #66	@ 0x42
 8001a8e:	2140      	movs	r1, #64	@ 0x40
 8001a90:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	2200      	movs	r2, #0
 8001a96:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001a9c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	222c      	movs	r2, #44	@ 0x2c
 8001aa2:	18ba      	adds	r2, r7, r2
 8001aa4:	8812      	ldrh	r2, [r2, #0]
 8001aa6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001aae:	1dbb      	adds	r3, r7, #6
 8001ab0:	881c      	ldrh	r4, [r3, #0]
 8001ab2:	2308      	movs	r3, #8
 8001ab4:	18fb      	adds	r3, r7, r3
 8001ab6:	881a      	ldrh	r2, [r3, #0]
 8001ab8:	230a      	movs	r3, #10
 8001aba:	18fb      	adds	r3, r7, r3
 8001abc:	8819      	ldrh	r1, [r3, #0]
 8001abe:	68f8      	ldr	r0, [r7, #12]
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	9301      	str	r3, [sp, #4]
 8001ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ac6:	9300      	str	r3, [sp, #0]
 8001ac8:	0023      	movs	r3, r4
 8001aca:	f000 f92f 	bl	8001d2c <I2C_RequestMemoryRead>
 8001ace:	1e03      	subs	r3, r0, #0
 8001ad0:	d005      	beq.n	8001ade <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	2240      	movs	r2, #64	@ 0x40
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	e0b9      	b.n	8001c52 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ae2:	b29b      	uxth	r3, r3
 8001ae4:	2bff      	cmp	r3, #255	@ 0xff
 8001ae6:	d911      	bls.n	8001b0c <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	22ff      	movs	r2, #255	@ 0xff
 8001aec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001af2:	b2da      	uxtb	r2, r3
 8001af4:	2380      	movs	r3, #128	@ 0x80
 8001af6:	045c      	lsls	r4, r3, #17
 8001af8:	230a      	movs	r3, #10
 8001afa:	18fb      	adds	r3, r7, r3
 8001afc:	8819      	ldrh	r1, [r3, #0]
 8001afe:	68f8      	ldr	r0, [r7, #12]
 8001b00:	4b56      	ldr	r3, [pc, #344]	@ (8001c5c <HAL_I2C_Mem_Read+0x260>)
 8001b02:	9300      	str	r3, [sp, #0]
 8001b04:	0023      	movs	r3, r4
 8001b06:	f000 fb6f 	bl	80021e8 <I2C_TransferConfig>
 8001b0a:	e012      	b.n	8001b32 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b10:	b29a      	uxth	r2, r3
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b1a:	b2da      	uxtb	r2, r3
 8001b1c:	2380      	movs	r3, #128	@ 0x80
 8001b1e:	049c      	lsls	r4, r3, #18
 8001b20:	230a      	movs	r3, #10
 8001b22:	18fb      	adds	r3, r7, r3
 8001b24:	8819      	ldrh	r1, [r3, #0]
 8001b26:	68f8      	ldr	r0, [r7, #12]
 8001b28:	4b4c      	ldr	r3, [pc, #304]	@ (8001c5c <HAL_I2C_Mem_Read+0x260>)
 8001b2a:	9300      	str	r3, [sp, #0]
 8001b2c:	0023      	movs	r3, r4
 8001b2e:	f000 fb5b 	bl	80021e8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001b32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b34:	68f8      	ldr	r0, [r7, #12]
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	9300      	str	r3, [sp, #0]
 8001b3a:	0013      	movs	r3, r2
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	2104      	movs	r1, #4
 8001b40:	f000 f978 	bl	8001e34 <I2C_WaitOnFlagUntilTimeout>
 8001b44:	1e03      	subs	r3, r0, #0
 8001b46:	d001      	beq.n	8001b4c <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e082      	b.n	8001c52 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b56:	b2d2      	uxtb	r2, r2
 8001b58:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b5e:	1c5a      	adds	r2, r3, #1
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b68:	3b01      	subs	r3, #1
 8001b6a:	b29a      	uxth	r2, r3
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	3b01      	subs	r3, #1
 8001b78:	b29a      	uxth	r2, r3
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b82:	b29b      	uxth	r3, r3
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d03a      	beq.n	8001bfe <HAL_I2C_Mem_Read+0x202>
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d136      	bne.n	8001bfe <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001b90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b92:	68f8      	ldr	r0, [r7, #12]
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	9300      	str	r3, [sp, #0]
 8001b98:	0013      	movs	r3, r2
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	2180      	movs	r1, #128	@ 0x80
 8001b9e:	f000 f949 	bl	8001e34 <I2C_WaitOnFlagUntilTimeout>
 8001ba2:	1e03      	subs	r3, r0, #0
 8001ba4:	d001      	beq.n	8001baa <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e053      	b.n	8001c52 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bae:	b29b      	uxth	r3, r3
 8001bb0:	2bff      	cmp	r3, #255	@ 0xff
 8001bb2:	d911      	bls.n	8001bd8 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	22ff      	movs	r2, #255	@ 0xff
 8001bb8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bbe:	b2da      	uxtb	r2, r3
 8001bc0:	2380      	movs	r3, #128	@ 0x80
 8001bc2:	045c      	lsls	r4, r3, #17
 8001bc4:	230a      	movs	r3, #10
 8001bc6:	18fb      	adds	r3, r7, r3
 8001bc8:	8819      	ldrh	r1, [r3, #0]
 8001bca:	68f8      	ldr	r0, [r7, #12]
 8001bcc:	2300      	movs	r3, #0
 8001bce:	9300      	str	r3, [sp, #0]
 8001bd0:	0023      	movs	r3, r4
 8001bd2:	f000 fb09 	bl	80021e8 <I2C_TransferConfig>
 8001bd6:	e012      	b.n	8001bfe <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bdc:	b29a      	uxth	r2, r3
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001be6:	b2da      	uxtb	r2, r3
 8001be8:	2380      	movs	r3, #128	@ 0x80
 8001bea:	049c      	lsls	r4, r3, #18
 8001bec:	230a      	movs	r3, #10
 8001bee:	18fb      	adds	r3, r7, r3
 8001bf0:	8819      	ldrh	r1, [r3, #0]
 8001bf2:	68f8      	ldr	r0, [r7, #12]
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	9300      	str	r3, [sp, #0]
 8001bf8:	0023      	movs	r3, r4
 8001bfa:	f000 faf5 	bl	80021e8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c02:	b29b      	uxth	r3, r3
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d194      	bne.n	8001b32 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c08:	697a      	ldr	r2, [r7, #20]
 8001c0a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	0018      	movs	r0, r3
 8001c10:	f000 f9ae 	bl	8001f70 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001c14:	1e03      	subs	r3, r0, #0
 8001c16:	d001      	beq.n	8001c1c <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e01a      	b.n	8001c52 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2220      	movs	r2, #32
 8001c22:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	685a      	ldr	r2, [r3, #4]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	490c      	ldr	r1, [pc, #48]	@ (8001c60 <HAL_I2C_Mem_Read+0x264>)
 8001c30:	400a      	ands	r2, r1
 8001c32:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	2241      	movs	r2, #65	@ 0x41
 8001c38:	2120      	movs	r1, #32
 8001c3a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2242      	movs	r2, #66	@ 0x42
 8001c40:	2100      	movs	r1, #0
 8001c42:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	2240      	movs	r2, #64	@ 0x40
 8001c48:	2100      	movs	r1, #0
 8001c4a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	e000      	b.n	8001c52 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8001c50:	2302      	movs	r3, #2
  }
}
 8001c52:	0018      	movs	r0, r3
 8001c54:	46bd      	mov	sp, r7
 8001c56:	b007      	add	sp, #28
 8001c58:	bd90      	pop	{r4, r7, pc}
 8001c5a:	46c0      	nop			@ (mov r8, r8)
 8001c5c:	80002400 	.word	0x80002400
 8001c60:	fe00e800 	.word	0xfe00e800

08001c64 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001c64:	b5b0      	push	{r4, r5, r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af02      	add	r7, sp, #8
 8001c6a:	60f8      	str	r0, [r7, #12]
 8001c6c:	000c      	movs	r4, r1
 8001c6e:	0010      	movs	r0, r2
 8001c70:	0019      	movs	r1, r3
 8001c72:	250a      	movs	r5, #10
 8001c74:	197b      	adds	r3, r7, r5
 8001c76:	1c22      	adds	r2, r4, #0
 8001c78:	801a      	strh	r2, [r3, #0]
 8001c7a:	2308      	movs	r3, #8
 8001c7c:	18fb      	adds	r3, r7, r3
 8001c7e:	1c02      	adds	r2, r0, #0
 8001c80:	801a      	strh	r2, [r3, #0]
 8001c82:	1dbb      	adds	r3, r7, #6
 8001c84:	1c0a      	adds	r2, r1, #0
 8001c86:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001c88:	1dbb      	adds	r3, r7, #6
 8001c8a:	881b      	ldrh	r3, [r3, #0]
 8001c8c:	b2da      	uxtb	r2, r3
 8001c8e:	2380      	movs	r3, #128	@ 0x80
 8001c90:	045c      	lsls	r4, r3, #17
 8001c92:	197b      	adds	r3, r7, r5
 8001c94:	8819      	ldrh	r1, [r3, #0]
 8001c96:	68f8      	ldr	r0, [r7, #12]
 8001c98:	4b23      	ldr	r3, [pc, #140]	@ (8001d28 <I2C_RequestMemoryWrite+0xc4>)
 8001c9a:	9300      	str	r3, [sp, #0]
 8001c9c:	0023      	movs	r3, r4
 8001c9e:	f000 faa3 	bl	80021e8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ca2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ca4:	6a39      	ldr	r1, [r7, #32]
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	0018      	movs	r0, r3
 8001caa:	f000 f91b 	bl	8001ee4 <I2C_WaitOnTXISFlagUntilTimeout>
 8001cae:	1e03      	subs	r3, r0, #0
 8001cb0:	d001      	beq.n	8001cb6 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e033      	b.n	8001d1e <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001cb6:	1dbb      	adds	r3, r7, #6
 8001cb8:	881b      	ldrh	r3, [r3, #0]
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d107      	bne.n	8001cce <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001cbe:	2308      	movs	r3, #8
 8001cc0:	18fb      	adds	r3, r7, r3
 8001cc2:	881b      	ldrh	r3, [r3, #0]
 8001cc4:	b2da      	uxtb	r2, r3
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	629a      	str	r2, [r3, #40]	@ 0x28
 8001ccc:	e019      	b.n	8001d02 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001cce:	2308      	movs	r3, #8
 8001cd0:	18fb      	adds	r3, r7, r3
 8001cd2:	881b      	ldrh	r3, [r3, #0]
 8001cd4:	0a1b      	lsrs	r3, r3, #8
 8001cd6:	b29b      	uxth	r3, r3
 8001cd8:	b2da      	uxtb	r2, r3
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ce0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ce2:	6a39      	ldr	r1, [r7, #32]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	0018      	movs	r0, r3
 8001ce8:	f000 f8fc 	bl	8001ee4 <I2C_WaitOnTXISFlagUntilTimeout>
 8001cec:	1e03      	subs	r3, r0, #0
 8001cee:	d001      	beq.n	8001cf4 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e014      	b.n	8001d1e <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001cf4:	2308      	movs	r3, #8
 8001cf6:	18fb      	adds	r3, r7, r3
 8001cf8:	881b      	ldrh	r3, [r3, #0]
 8001cfa:	b2da      	uxtb	r2, r3
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001d02:	6a3a      	ldr	r2, [r7, #32]
 8001d04:	68f8      	ldr	r0, [r7, #12]
 8001d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d08:	9300      	str	r3, [sp, #0]
 8001d0a:	0013      	movs	r3, r2
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	2180      	movs	r1, #128	@ 0x80
 8001d10:	f000 f890 	bl	8001e34 <I2C_WaitOnFlagUntilTimeout>
 8001d14:	1e03      	subs	r3, r0, #0
 8001d16:	d001      	beq.n	8001d1c <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	e000      	b.n	8001d1e <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001d1c:	2300      	movs	r3, #0
}
 8001d1e:	0018      	movs	r0, r3
 8001d20:	46bd      	mov	sp, r7
 8001d22:	b004      	add	sp, #16
 8001d24:	bdb0      	pop	{r4, r5, r7, pc}
 8001d26:	46c0      	nop			@ (mov r8, r8)
 8001d28:	80002000 	.word	0x80002000

08001d2c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001d2c:	b5b0      	push	{r4, r5, r7, lr}
 8001d2e:	b086      	sub	sp, #24
 8001d30:	af02      	add	r7, sp, #8
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	000c      	movs	r4, r1
 8001d36:	0010      	movs	r0, r2
 8001d38:	0019      	movs	r1, r3
 8001d3a:	250a      	movs	r5, #10
 8001d3c:	197b      	adds	r3, r7, r5
 8001d3e:	1c22      	adds	r2, r4, #0
 8001d40:	801a      	strh	r2, [r3, #0]
 8001d42:	2308      	movs	r3, #8
 8001d44:	18fb      	adds	r3, r7, r3
 8001d46:	1c02      	adds	r2, r0, #0
 8001d48:	801a      	strh	r2, [r3, #0]
 8001d4a:	1dbb      	adds	r3, r7, #6
 8001d4c:	1c0a      	adds	r2, r1, #0
 8001d4e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001d50:	1dbb      	adds	r3, r7, #6
 8001d52:	881b      	ldrh	r3, [r3, #0]
 8001d54:	b2da      	uxtb	r2, r3
 8001d56:	197b      	adds	r3, r7, r5
 8001d58:	8819      	ldrh	r1, [r3, #0]
 8001d5a:	68f8      	ldr	r0, [r7, #12]
 8001d5c:	4b23      	ldr	r3, [pc, #140]	@ (8001dec <I2C_RequestMemoryRead+0xc0>)
 8001d5e:	9300      	str	r3, [sp, #0]
 8001d60:	2300      	movs	r3, #0
 8001d62:	f000 fa41 	bl	80021e8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d68:	6a39      	ldr	r1, [r7, #32]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	0018      	movs	r0, r3
 8001d6e:	f000 f8b9 	bl	8001ee4 <I2C_WaitOnTXISFlagUntilTimeout>
 8001d72:	1e03      	subs	r3, r0, #0
 8001d74:	d001      	beq.n	8001d7a <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e033      	b.n	8001de2 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001d7a:	1dbb      	adds	r3, r7, #6
 8001d7c:	881b      	ldrh	r3, [r3, #0]
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d107      	bne.n	8001d92 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001d82:	2308      	movs	r3, #8
 8001d84:	18fb      	adds	r3, r7, r3
 8001d86:	881b      	ldrh	r3, [r3, #0]
 8001d88:	b2da      	uxtb	r2, r3
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	629a      	str	r2, [r3, #40]	@ 0x28
 8001d90:	e019      	b.n	8001dc6 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001d92:	2308      	movs	r3, #8
 8001d94:	18fb      	adds	r3, r7, r3
 8001d96:	881b      	ldrh	r3, [r3, #0]
 8001d98:	0a1b      	lsrs	r3, r3, #8
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	b2da      	uxtb	r2, r3
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001da4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001da6:	6a39      	ldr	r1, [r7, #32]
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	0018      	movs	r0, r3
 8001dac:	f000 f89a 	bl	8001ee4 <I2C_WaitOnTXISFlagUntilTimeout>
 8001db0:	1e03      	subs	r3, r0, #0
 8001db2:	d001      	beq.n	8001db8 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001db4:	2301      	movs	r3, #1
 8001db6:	e014      	b.n	8001de2 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001db8:	2308      	movs	r3, #8
 8001dba:	18fb      	adds	r3, r7, r3
 8001dbc:	881b      	ldrh	r3, [r3, #0]
 8001dbe:	b2da      	uxtb	r2, r3
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001dc6:	6a3a      	ldr	r2, [r7, #32]
 8001dc8:	68f8      	ldr	r0, [r7, #12]
 8001dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dcc:	9300      	str	r3, [sp, #0]
 8001dce:	0013      	movs	r3, r2
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	2140      	movs	r1, #64	@ 0x40
 8001dd4:	f000 f82e 	bl	8001e34 <I2C_WaitOnFlagUntilTimeout>
 8001dd8:	1e03      	subs	r3, r0, #0
 8001dda:	d001      	beq.n	8001de0 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	e000      	b.n	8001de2 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8001de0:	2300      	movs	r3, #0
}
 8001de2:	0018      	movs	r0, r3
 8001de4:	46bd      	mov	sp, r7
 8001de6:	b004      	add	sp, #16
 8001de8:	bdb0      	pop	{r4, r5, r7, pc}
 8001dea:	46c0      	nop			@ (mov r8, r8)
 8001dec:	80002000 	.word	0x80002000

08001df0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	699b      	ldr	r3, [r3, #24]
 8001dfe:	2202      	movs	r2, #2
 8001e00:	4013      	ands	r3, r2
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d103      	bne.n	8001e0e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	699b      	ldr	r3, [r3, #24]
 8001e14:	2201      	movs	r2, #1
 8001e16:	4013      	ands	r3, r2
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d007      	beq.n	8001e2c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	699a      	ldr	r2, [r3, #24]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2101      	movs	r1, #1
 8001e28:	430a      	orrs	r2, r1
 8001e2a:	619a      	str	r2, [r3, #24]
  }
}
 8001e2c:	46c0      	nop			@ (mov r8, r8)
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	b002      	add	sp, #8
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	60f8      	str	r0, [r7, #12]
 8001e3c:	60b9      	str	r1, [r7, #8]
 8001e3e:	603b      	str	r3, [r7, #0]
 8001e40:	1dfb      	adds	r3, r7, #7
 8001e42:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e44:	e03a      	b.n	8001ebc <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e46:	69ba      	ldr	r2, [r7, #24]
 8001e48:	6839      	ldr	r1, [r7, #0]
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	0018      	movs	r0, r3
 8001e4e:	f000 f8d3 	bl	8001ff8 <I2C_IsErrorOccurred>
 8001e52:	1e03      	subs	r3, r0, #0
 8001e54:	d001      	beq.n	8001e5a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e040      	b.n	8001edc <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	d02d      	beq.n	8001ebc <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e60:	f7ff f928 	bl	80010b4 <HAL_GetTick>
 8001e64:	0002      	movs	r2, r0
 8001e66:	69bb      	ldr	r3, [r7, #24]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	683a      	ldr	r2, [r7, #0]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d302      	bcc.n	8001e76 <I2C_WaitOnFlagUntilTimeout+0x42>
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d122      	bne.n	8001ebc <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	68ba      	ldr	r2, [r7, #8]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	68ba      	ldr	r2, [r7, #8]
 8001e82:	1ad3      	subs	r3, r2, r3
 8001e84:	425a      	negs	r2, r3
 8001e86:	4153      	adcs	r3, r2
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	001a      	movs	r2, r3
 8001e8c:	1dfb      	adds	r3, r7, #7
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d113      	bne.n	8001ebc <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e98:	2220      	movs	r2, #32
 8001e9a:	431a      	orrs	r2, r3
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2241      	movs	r2, #65	@ 0x41
 8001ea4:	2120      	movs	r1, #32
 8001ea6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2242      	movs	r2, #66	@ 0x42
 8001eac:	2100      	movs	r1, #0
 8001eae:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2240      	movs	r2, #64	@ 0x40
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e00f      	b.n	8001edc <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	699b      	ldr	r3, [r3, #24]
 8001ec2:	68ba      	ldr	r2, [r7, #8]
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	68ba      	ldr	r2, [r7, #8]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	425a      	negs	r2, r3
 8001ecc:	4153      	adcs	r3, r2
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	001a      	movs	r2, r3
 8001ed2:	1dfb      	adds	r3, r7, #7
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d0b5      	beq.n	8001e46 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001eda:	2300      	movs	r3, #0
}
 8001edc:	0018      	movs	r0, r3
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	b004      	add	sp, #16
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	60b9      	str	r1, [r7, #8]
 8001eee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001ef0:	e032      	b.n	8001f58 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ef2:	687a      	ldr	r2, [r7, #4]
 8001ef4:	68b9      	ldr	r1, [r7, #8]
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	0018      	movs	r0, r3
 8001efa:	f000 f87d 	bl	8001ff8 <I2C_IsErrorOccurred>
 8001efe:	1e03      	subs	r3, r0, #0
 8001f00:	d001      	beq.n	8001f06 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e030      	b.n	8001f68 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	3301      	adds	r3, #1
 8001f0a:	d025      	beq.n	8001f58 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f0c:	f7ff f8d2 	bl	80010b4 <HAL_GetTick>
 8001f10:	0002      	movs	r2, r0
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	68ba      	ldr	r2, [r7, #8]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d302      	bcc.n	8001f22 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d11a      	bne.n	8001f58 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	699b      	ldr	r3, [r3, #24]
 8001f28:	2202      	movs	r2, #2
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	d013      	beq.n	8001f58 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f34:	2220      	movs	r2, #32
 8001f36:	431a      	orrs	r2, r3
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2241      	movs	r2, #65	@ 0x41
 8001f40:	2120      	movs	r1, #32
 8001f42:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	2242      	movs	r2, #66	@ 0x42
 8001f48:	2100      	movs	r1, #0
 8001f4a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	2240      	movs	r2, #64	@ 0x40
 8001f50:	2100      	movs	r1, #0
 8001f52:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e007      	b.n	8001f68 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	699b      	ldr	r3, [r3, #24]
 8001f5e:	2202      	movs	r2, #2
 8001f60:	4013      	ands	r3, r2
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d1c5      	bne.n	8001ef2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001f66:	2300      	movs	r3, #0
}
 8001f68:	0018      	movs	r0, r3
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	b004      	add	sp, #16
 8001f6e:	bd80      	pop	{r7, pc}

08001f70 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	60f8      	str	r0, [r7, #12]
 8001f78:	60b9      	str	r1, [r7, #8]
 8001f7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f7c:	e02f      	b.n	8001fde <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	68b9      	ldr	r1, [r7, #8]
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	0018      	movs	r0, r3
 8001f86:	f000 f837 	bl	8001ff8 <I2C_IsErrorOccurred>
 8001f8a:	1e03      	subs	r3, r0, #0
 8001f8c:	d001      	beq.n	8001f92 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e02d      	b.n	8001fee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f92:	f7ff f88f 	bl	80010b4 <HAL_GetTick>
 8001f96:	0002      	movs	r2, r0
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	68ba      	ldr	r2, [r7, #8]
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d302      	bcc.n	8001fa8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d11a      	bne.n	8001fde <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	699b      	ldr	r3, [r3, #24]
 8001fae:	2220      	movs	r2, #32
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	2b20      	cmp	r3, #32
 8001fb4:	d013      	beq.n	8001fde <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fba:	2220      	movs	r2, #32
 8001fbc:	431a      	orrs	r2, r3
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2241      	movs	r2, #65	@ 0x41
 8001fc6:	2120      	movs	r1, #32
 8001fc8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	2242      	movs	r2, #66	@ 0x42
 8001fce:	2100      	movs	r1, #0
 8001fd0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	2240      	movs	r2, #64	@ 0x40
 8001fd6:	2100      	movs	r1, #0
 8001fd8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e007      	b.n	8001fee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	699b      	ldr	r3, [r3, #24]
 8001fe4:	2220      	movs	r2, #32
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	2b20      	cmp	r3, #32
 8001fea:	d1c8      	bne.n	8001f7e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	0018      	movs	r0, r3
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	b004      	add	sp, #16
 8001ff4:	bd80      	pop	{r7, pc}
	...

08001ff8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b08a      	sub	sp, #40	@ 0x28
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	60f8      	str	r0, [r7, #12]
 8002000:	60b9      	str	r1, [r7, #8]
 8002002:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002004:	2327      	movs	r3, #39	@ 0x27
 8002006:	18fb      	adds	r3, r7, r3
 8002008:	2200      	movs	r2, #0
 800200a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	699b      	ldr	r3, [r3, #24]
 8002012:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002014:	2300      	movs	r3, #0
 8002016:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800201c:	69bb      	ldr	r3, [r7, #24]
 800201e:	2210      	movs	r2, #16
 8002020:	4013      	ands	r3, r2
 8002022:	d100      	bne.n	8002026 <I2C_IsErrorOccurred+0x2e>
 8002024:	e079      	b.n	800211a <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	2210      	movs	r2, #16
 800202c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800202e:	e057      	b.n	80020e0 <I2C_IsErrorOccurred+0xe8>
 8002030:	2227      	movs	r2, #39	@ 0x27
 8002032:	18bb      	adds	r3, r7, r2
 8002034:	18ba      	adds	r2, r7, r2
 8002036:	7812      	ldrb	r2, [r2, #0]
 8002038:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	3301      	adds	r3, #1
 800203e:	d04f      	beq.n	80020e0 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002040:	f7ff f838 	bl	80010b4 <HAL_GetTick>
 8002044:	0002      	movs	r2, r0
 8002046:	69fb      	ldr	r3, [r7, #28]
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	68ba      	ldr	r2, [r7, #8]
 800204c:	429a      	cmp	r2, r3
 800204e:	d302      	bcc.n	8002056 <I2C_IsErrorOccurred+0x5e>
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d144      	bne.n	80020e0 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	685a      	ldr	r2, [r3, #4]
 800205c:	2380      	movs	r3, #128	@ 0x80
 800205e:	01db      	lsls	r3, r3, #7
 8002060:	4013      	ands	r3, r2
 8002062:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002064:	2013      	movs	r0, #19
 8002066:	183b      	adds	r3, r7, r0
 8002068:	68fa      	ldr	r2, [r7, #12]
 800206a:	2142      	movs	r1, #66	@ 0x42
 800206c:	5c52      	ldrb	r2, [r2, r1]
 800206e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	699a      	ldr	r2, [r3, #24]
 8002076:	2380      	movs	r3, #128	@ 0x80
 8002078:	021b      	lsls	r3, r3, #8
 800207a:	401a      	ands	r2, r3
 800207c:	2380      	movs	r3, #128	@ 0x80
 800207e:	021b      	lsls	r3, r3, #8
 8002080:	429a      	cmp	r2, r3
 8002082:	d126      	bne.n	80020d2 <I2C_IsErrorOccurred+0xda>
 8002084:	697a      	ldr	r2, [r7, #20]
 8002086:	2380      	movs	r3, #128	@ 0x80
 8002088:	01db      	lsls	r3, r3, #7
 800208a:	429a      	cmp	r2, r3
 800208c:	d021      	beq.n	80020d2 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800208e:	183b      	adds	r3, r7, r0
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	2b20      	cmp	r3, #32
 8002094:	d01d      	beq.n	80020d2 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	685a      	ldr	r2, [r3, #4]
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	2180      	movs	r1, #128	@ 0x80
 80020a2:	01c9      	lsls	r1, r1, #7
 80020a4:	430a      	orrs	r2, r1
 80020a6:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80020a8:	f7ff f804 	bl	80010b4 <HAL_GetTick>
 80020ac:	0003      	movs	r3, r0
 80020ae:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80020b0:	e00f      	b.n	80020d2 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80020b2:	f7fe ffff 	bl	80010b4 <HAL_GetTick>
 80020b6:	0002      	movs	r2, r0
 80020b8:	69fb      	ldr	r3, [r7, #28]
 80020ba:	1ad3      	subs	r3, r2, r3
 80020bc:	2b19      	cmp	r3, #25
 80020be:	d908      	bls.n	80020d2 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80020c0:	6a3b      	ldr	r3, [r7, #32]
 80020c2:	2220      	movs	r2, #32
 80020c4:	4313      	orrs	r3, r2
 80020c6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80020c8:	2327      	movs	r3, #39	@ 0x27
 80020ca:	18fb      	adds	r3, r7, r3
 80020cc:	2201      	movs	r2, #1
 80020ce:	701a      	strb	r2, [r3, #0]

              break;
 80020d0:	e006      	b.n	80020e0 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	699b      	ldr	r3, [r3, #24]
 80020d8:	2220      	movs	r2, #32
 80020da:	4013      	ands	r3, r2
 80020dc:	2b20      	cmp	r3, #32
 80020de:	d1e8      	bne.n	80020b2 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	699b      	ldr	r3, [r3, #24]
 80020e6:	2220      	movs	r2, #32
 80020e8:	4013      	ands	r3, r2
 80020ea:	2b20      	cmp	r3, #32
 80020ec:	d004      	beq.n	80020f8 <I2C_IsErrorOccurred+0x100>
 80020ee:	2327      	movs	r3, #39	@ 0x27
 80020f0:	18fb      	adds	r3, r7, r3
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d09b      	beq.n	8002030 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80020f8:	2327      	movs	r3, #39	@ 0x27
 80020fa:	18fb      	adds	r3, r7, r3
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d103      	bne.n	800210a <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	2220      	movs	r2, #32
 8002108:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800210a:	6a3b      	ldr	r3, [r7, #32]
 800210c:	2204      	movs	r2, #4
 800210e:	4313      	orrs	r3, r2
 8002110:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002112:	2327      	movs	r3, #39	@ 0x27
 8002114:	18fb      	adds	r3, r7, r3
 8002116:	2201      	movs	r2, #1
 8002118:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	699b      	ldr	r3, [r3, #24]
 8002120:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002122:	69ba      	ldr	r2, [r7, #24]
 8002124:	2380      	movs	r3, #128	@ 0x80
 8002126:	005b      	lsls	r3, r3, #1
 8002128:	4013      	ands	r3, r2
 800212a:	d00c      	beq.n	8002146 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800212c:	6a3b      	ldr	r3, [r7, #32]
 800212e:	2201      	movs	r2, #1
 8002130:	4313      	orrs	r3, r2
 8002132:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2280      	movs	r2, #128	@ 0x80
 800213a:	0052      	lsls	r2, r2, #1
 800213c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800213e:	2327      	movs	r3, #39	@ 0x27
 8002140:	18fb      	adds	r3, r7, r3
 8002142:	2201      	movs	r2, #1
 8002144:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002146:	69ba      	ldr	r2, [r7, #24]
 8002148:	2380      	movs	r3, #128	@ 0x80
 800214a:	00db      	lsls	r3, r3, #3
 800214c:	4013      	ands	r3, r2
 800214e:	d00c      	beq.n	800216a <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002150:	6a3b      	ldr	r3, [r7, #32]
 8002152:	2208      	movs	r2, #8
 8002154:	4313      	orrs	r3, r2
 8002156:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2280      	movs	r2, #128	@ 0x80
 800215e:	00d2      	lsls	r2, r2, #3
 8002160:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002162:	2327      	movs	r3, #39	@ 0x27
 8002164:	18fb      	adds	r3, r7, r3
 8002166:	2201      	movs	r2, #1
 8002168:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800216a:	69ba      	ldr	r2, [r7, #24]
 800216c:	2380      	movs	r3, #128	@ 0x80
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	4013      	ands	r3, r2
 8002172:	d00c      	beq.n	800218e <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002174:	6a3b      	ldr	r3, [r7, #32]
 8002176:	2202      	movs	r2, #2
 8002178:	4313      	orrs	r3, r2
 800217a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	2280      	movs	r2, #128	@ 0x80
 8002182:	0092      	lsls	r2, r2, #2
 8002184:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002186:	2327      	movs	r3, #39	@ 0x27
 8002188:	18fb      	adds	r3, r7, r3
 800218a:	2201      	movs	r2, #1
 800218c:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800218e:	2327      	movs	r3, #39	@ 0x27
 8002190:	18fb      	adds	r3, r7, r3
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d01d      	beq.n	80021d4 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	0018      	movs	r0, r3
 800219c:	f7ff fe28 	bl	8001df0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	685a      	ldr	r2, [r3, #4]
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	490e      	ldr	r1, [pc, #56]	@ (80021e4 <I2C_IsErrorOccurred+0x1ec>)
 80021ac:	400a      	ands	r2, r1
 80021ae:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80021b4:	6a3b      	ldr	r3, [r7, #32]
 80021b6:	431a      	orrs	r2, r3
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	2241      	movs	r2, #65	@ 0x41
 80021c0:	2120      	movs	r1, #32
 80021c2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	2242      	movs	r2, #66	@ 0x42
 80021c8:	2100      	movs	r1, #0
 80021ca:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2240      	movs	r2, #64	@ 0x40
 80021d0:	2100      	movs	r1, #0
 80021d2:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80021d4:	2327      	movs	r3, #39	@ 0x27
 80021d6:	18fb      	adds	r3, r7, r3
 80021d8:	781b      	ldrb	r3, [r3, #0]
}
 80021da:	0018      	movs	r0, r3
 80021dc:	46bd      	mov	sp, r7
 80021de:	b00a      	add	sp, #40	@ 0x28
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	46c0      	nop			@ (mov r8, r8)
 80021e4:	fe00e800 	.word	0xfe00e800

080021e8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80021e8:	b590      	push	{r4, r7, lr}
 80021ea:	b087      	sub	sp, #28
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	60f8      	str	r0, [r7, #12]
 80021f0:	0008      	movs	r0, r1
 80021f2:	0011      	movs	r1, r2
 80021f4:	607b      	str	r3, [r7, #4]
 80021f6:	240a      	movs	r4, #10
 80021f8:	193b      	adds	r3, r7, r4
 80021fa:	1c02      	adds	r2, r0, #0
 80021fc:	801a      	strh	r2, [r3, #0]
 80021fe:	2009      	movs	r0, #9
 8002200:	183b      	adds	r3, r7, r0
 8002202:	1c0a      	adds	r2, r1, #0
 8002204:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002206:	193b      	adds	r3, r7, r4
 8002208:	881b      	ldrh	r3, [r3, #0]
 800220a:	059b      	lsls	r3, r3, #22
 800220c:	0d9a      	lsrs	r2, r3, #22
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800220e:	183b      	adds	r3, r7, r0
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	0419      	lsls	r1, r3, #16
 8002214:	23ff      	movs	r3, #255	@ 0xff
 8002216:	041b      	lsls	r3, r3, #16
 8002218:	400b      	ands	r3, r1
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800221a:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002222:	4313      	orrs	r3, r2
 8002224:	005b      	lsls	r3, r3, #1
 8002226:	085b      	lsrs	r3, r3, #1
 8002228:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002232:	0d51      	lsrs	r1, r2, #21
 8002234:	2280      	movs	r2, #128	@ 0x80
 8002236:	00d2      	lsls	r2, r2, #3
 8002238:	400a      	ands	r2, r1
 800223a:	4907      	ldr	r1, [pc, #28]	@ (8002258 <I2C_TransferConfig+0x70>)
 800223c:	430a      	orrs	r2, r1
 800223e:	43d2      	mvns	r2, r2
 8002240:	401a      	ands	r2, r3
 8002242:	0011      	movs	r1, r2
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	697a      	ldr	r2, [r7, #20]
 800224a:	430a      	orrs	r2, r1
 800224c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800224e:	46c0      	nop			@ (mov r8, r8)
 8002250:	46bd      	mov	sp, r7
 8002252:	b007      	add	sp, #28
 8002254:	bd90      	pop	{r4, r7, pc}
 8002256:	46c0      	nop			@ (mov r8, r8)
 8002258:	03ff63ff 	.word	0x03ff63ff

0800225c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2241      	movs	r2, #65	@ 0x41
 800226a:	5c9b      	ldrb	r3, [r3, r2]
 800226c:	b2db      	uxtb	r3, r3
 800226e:	2b20      	cmp	r3, #32
 8002270:	d138      	bne.n	80022e4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2240      	movs	r2, #64	@ 0x40
 8002276:	5c9b      	ldrb	r3, [r3, r2]
 8002278:	2b01      	cmp	r3, #1
 800227a:	d101      	bne.n	8002280 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800227c:	2302      	movs	r3, #2
 800227e:	e032      	b.n	80022e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2240      	movs	r2, #64	@ 0x40
 8002284:	2101      	movs	r1, #1
 8002286:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2241      	movs	r2, #65	@ 0x41
 800228c:	2124      	movs	r1, #36	@ 0x24
 800228e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2101      	movs	r1, #1
 800229c:	438a      	bics	r2, r1
 800229e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4911      	ldr	r1, [pc, #68]	@ (80022f0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80022ac:	400a      	ands	r2, r1
 80022ae:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	6819      	ldr	r1, [r3, #0]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	683a      	ldr	r2, [r7, #0]
 80022bc:	430a      	orrs	r2, r1
 80022be:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	2101      	movs	r1, #1
 80022cc:	430a      	orrs	r2, r1
 80022ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2241      	movs	r2, #65	@ 0x41
 80022d4:	2120      	movs	r1, #32
 80022d6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2240      	movs	r2, #64	@ 0x40
 80022dc:	2100      	movs	r1, #0
 80022de:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80022e0:	2300      	movs	r3, #0
 80022e2:	e000      	b.n	80022e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80022e4:	2302      	movs	r3, #2
  }
}
 80022e6:	0018      	movs	r0, r3
 80022e8:	46bd      	mov	sp, r7
 80022ea:	b002      	add	sp, #8
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	46c0      	nop			@ (mov r8, r8)
 80022f0:	ffffefff 	.word	0xffffefff

080022f4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2241      	movs	r2, #65	@ 0x41
 8002302:	5c9b      	ldrb	r3, [r3, r2]
 8002304:	b2db      	uxtb	r3, r3
 8002306:	2b20      	cmp	r3, #32
 8002308:	d139      	bne.n	800237e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2240      	movs	r2, #64	@ 0x40
 800230e:	5c9b      	ldrb	r3, [r3, r2]
 8002310:	2b01      	cmp	r3, #1
 8002312:	d101      	bne.n	8002318 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002314:	2302      	movs	r3, #2
 8002316:	e033      	b.n	8002380 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2240      	movs	r2, #64	@ 0x40
 800231c:	2101      	movs	r1, #1
 800231e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2241      	movs	r2, #65	@ 0x41
 8002324:	2124      	movs	r1, #36	@ 0x24
 8002326:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	2101      	movs	r1, #1
 8002334:	438a      	bics	r2, r1
 8002336:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	4a11      	ldr	r2, [pc, #68]	@ (8002388 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002344:	4013      	ands	r3, r2
 8002346:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	021b      	lsls	r3, r3, #8
 800234c:	68fa      	ldr	r2, [r7, #12]
 800234e:	4313      	orrs	r3, r2
 8002350:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	68fa      	ldr	r2, [r7, #12]
 8002358:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2101      	movs	r1, #1
 8002366:	430a      	orrs	r2, r1
 8002368:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2241      	movs	r2, #65	@ 0x41
 800236e:	2120      	movs	r1, #32
 8002370:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2240      	movs	r2, #64	@ 0x40
 8002376:	2100      	movs	r1, #0
 8002378:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800237a:	2300      	movs	r3, #0
 800237c:	e000      	b.n	8002380 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800237e:	2302      	movs	r3, #2
  }
}
 8002380:	0018      	movs	r0, r3
 8002382:	46bd      	mov	sp, r7
 8002384:	b004      	add	sp, #16
 8002386:	bd80      	pop	{r7, pc}
 8002388:	fffff0ff 	.word	0xfffff0ff

0800238c <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b086      	sub	sp, #24
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d101      	bne.n	800239e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e1d0      	b.n	8002740 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	2201      	movs	r2, #1
 80023a4:	4013      	ands	r3, r2
 80023a6:	d100      	bne.n	80023aa <HAL_RCC_OscConfig+0x1e>
 80023a8:	e069      	b.n	800247e <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023aa:	4bc8      	ldr	r3, [pc, #800]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	2238      	movs	r2, #56	@ 0x38
 80023b0:	4013      	ands	r3, r2
 80023b2:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	2b08      	cmp	r3, #8
 80023b8:	d105      	bne.n	80023c6 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d15d      	bne.n	800247e <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e1bc      	b.n	8002740 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	685a      	ldr	r2, [r3, #4]
 80023ca:	2380      	movs	r3, #128	@ 0x80
 80023cc:	025b      	lsls	r3, r3, #9
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d107      	bne.n	80023e2 <HAL_RCC_OscConfig+0x56>
 80023d2:	4bbe      	ldr	r3, [pc, #760]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	4bbd      	ldr	r3, [pc, #756]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 80023d8:	2180      	movs	r1, #128	@ 0x80
 80023da:	0249      	lsls	r1, r1, #9
 80023dc:	430a      	orrs	r2, r1
 80023de:	601a      	str	r2, [r3, #0]
 80023e0:	e020      	b.n	8002424 <HAL_RCC_OscConfig+0x98>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685a      	ldr	r2, [r3, #4]
 80023e6:	23a0      	movs	r3, #160	@ 0xa0
 80023e8:	02db      	lsls	r3, r3, #11
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d10e      	bne.n	800240c <HAL_RCC_OscConfig+0x80>
 80023ee:	4bb7      	ldr	r3, [pc, #732]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	4bb6      	ldr	r3, [pc, #728]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 80023f4:	2180      	movs	r1, #128	@ 0x80
 80023f6:	02c9      	lsls	r1, r1, #11
 80023f8:	430a      	orrs	r2, r1
 80023fa:	601a      	str	r2, [r3, #0]
 80023fc:	4bb3      	ldr	r3, [pc, #716]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	4bb2      	ldr	r3, [pc, #712]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 8002402:	2180      	movs	r1, #128	@ 0x80
 8002404:	0249      	lsls	r1, r1, #9
 8002406:	430a      	orrs	r2, r1
 8002408:	601a      	str	r2, [r3, #0]
 800240a:	e00b      	b.n	8002424 <HAL_RCC_OscConfig+0x98>
 800240c:	4baf      	ldr	r3, [pc, #700]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	4bae      	ldr	r3, [pc, #696]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 8002412:	49af      	ldr	r1, [pc, #700]	@ (80026d0 <HAL_RCC_OscConfig+0x344>)
 8002414:	400a      	ands	r2, r1
 8002416:	601a      	str	r2, [r3, #0]
 8002418:	4bac      	ldr	r3, [pc, #688]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	4bab      	ldr	r3, [pc, #684]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 800241e:	49ad      	ldr	r1, [pc, #692]	@ (80026d4 <HAL_RCC_OscConfig+0x348>)
 8002420:	400a      	ands	r2, r1
 8002422:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d014      	beq.n	8002456 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800242c:	f7fe fe42 	bl	80010b4 <HAL_GetTick>
 8002430:	0003      	movs	r3, r0
 8002432:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002434:	e008      	b.n	8002448 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002436:	f7fe fe3d 	bl	80010b4 <HAL_GetTick>
 800243a:	0002      	movs	r2, r0
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	2b64      	cmp	r3, #100	@ 0x64
 8002442:	d901      	bls.n	8002448 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e17b      	b.n	8002740 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002448:	4ba0      	ldr	r3, [pc, #640]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	2380      	movs	r3, #128	@ 0x80
 800244e:	029b      	lsls	r3, r3, #10
 8002450:	4013      	ands	r3, r2
 8002452:	d0f0      	beq.n	8002436 <HAL_RCC_OscConfig+0xaa>
 8002454:	e013      	b.n	800247e <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002456:	f7fe fe2d 	bl	80010b4 <HAL_GetTick>
 800245a:	0003      	movs	r3, r0
 800245c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800245e:	e008      	b.n	8002472 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002460:	f7fe fe28 	bl	80010b4 <HAL_GetTick>
 8002464:	0002      	movs	r2, r0
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	2b64      	cmp	r3, #100	@ 0x64
 800246c:	d901      	bls.n	8002472 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 800246e:	2303      	movs	r3, #3
 8002470:	e166      	b.n	8002740 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002472:	4b96      	ldr	r3, [pc, #600]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	2380      	movs	r3, #128	@ 0x80
 8002478:	029b      	lsls	r3, r3, #10
 800247a:	4013      	ands	r3, r2
 800247c:	d1f0      	bne.n	8002460 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	2202      	movs	r2, #2
 8002484:	4013      	ands	r3, r2
 8002486:	d100      	bne.n	800248a <HAL_RCC_OscConfig+0xfe>
 8002488:	e086      	b.n	8002598 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800248a:	4b90      	ldr	r3, [pc, #576]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	2238      	movs	r2, #56	@ 0x38
 8002490:	4013      	ands	r3, r2
 8002492:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d12f      	bne.n	80024fa <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	68db      	ldr	r3, [r3, #12]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d101      	bne.n	80024a6 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e14c      	b.n	8002740 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024a6:	4b89      	ldr	r3, [pc, #548]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	4a8b      	ldr	r2, [pc, #556]	@ (80026d8 <HAL_RCC_OscConfig+0x34c>)
 80024ac:	4013      	ands	r3, r2
 80024ae:	0019      	movs	r1, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	695b      	ldr	r3, [r3, #20]
 80024b4:	021a      	lsls	r2, r3, #8
 80024b6:	4b85      	ldr	r3, [pc, #532]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 80024b8:	430a      	orrs	r2, r1
 80024ba:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d112      	bne.n	80024e8 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80024c2:	4b82      	ldr	r3, [pc, #520]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a85      	ldr	r2, [pc, #532]	@ (80026dc <HAL_RCC_OscConfig+0x350>)
 80024c8:	4013      	ands	r3, r2
 80024ca:	0019      	movs	r1, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	691a      	ldr	r2, [r3, #16]
 80024d0:	4b7e      	ldr	r3, [pc, #504]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 80024d2:	430a      	orrs	r2, r1
 80024d4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80024d6:	4b7d      	ldr	r3, [pc, #500]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	0adb      	lsrs	r3, r3, #11
 80024dc:	2207      	movs	r2, #7
 80024de:	4013      	ands	r3, r2
 80024e0:	4a7f      	ldr	r2, [pc, #508]	@ (80026e0 <HAL_RCC_OscConfig+0x354>)
 80024e2:	40da      	lsrs	r2, r3
 80024e4:	4b7f      	ldr	r3, [pc, #508]	@ (80026e4 <HAL_RCC_OscConfig+0x358>)
 80024e6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80024e8:	4b7f      	ldr	r3, [pc, #508]	@ (80026e8 <HAL_RCC_OscConfig+0x35c>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	0018      	movs	r0, r3
 80024ee:	f7fe fd85 	bl	8000ffc <HAL_InitTick>
 80024f2:	1e03      	subs	r3, r0, #0
 80024f4:	d050      	beq.n	8002598 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e122      	b.n	8002740 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d030      	beq.n	8002564 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002502:	4b72      	ldr	r3, [pc, #456]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a75      	ldr	r2, [pc, #468]	@ (80026dc <HAL_RCC_OscConfig+0x350>)
 8002508:	4013      	ands	r3, r2
 800250a:	0019      	movs	r1, r3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	691a      	ldr	r2, [r3, #16]
 8002510:	4b6e      	ldr	r3, [pc, #440]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 8002512:	430a      	orrs	r2, r1
 8002514:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8002516:	4b6d      	ldr	r3, [pc, #436]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	4b6c      	ldr	r3, [pc, #432]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 800251c:	2180      	movs	r1, #128	@ 0x80
 800251e:	0049      	lsls	r1, r1, #1
 8002520:	430a      	orrs	r2, r1
 8002522:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002524:	f7fe fdc6 	bl	80010b4 <HAL_GetTick>
 8002528:	0003      	movs	r3, r0
 800252a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800252c:	e008      	b.n	8002540 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800252e:	f7fe fdc1 	bl	80010b4 <HAL_GetTick>
 8002532:	0002      	movs	r2, r0
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	1ad3      	subs	r3, r2, r3
 8002538:	2b02      	cmp	r3, #2
 800253a:	d901      	bls.n	8002540 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	e0ff      	b.n	8002740 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002540:	4b62      	ldr	r3, [pc, #392]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	2380      	movs	r3, #128	@ 0x80
 8002546:	00db      	lsls	r3, r3, #3
 8002548:	4013      	ands	r3, r2
 800254a:	d0f0      	beq.n	800252e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800254c:	4b5f      	ldr	r3, [pc, #380]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	4a61      	ldr	r2, [pc, #388]	@ (80026d8 <HAL_RCC_OscConfig+0x34c>)
 8002552:	4013      	ands	r3, r2
 8002554:	0019      	movs	r1, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	695b      	ldr	r3, [r3, #20]
 800255a:	021a      	lsls	r2, r3, #8
 800255c:	4b5b      	ldr	r3, [pc, #364]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 800255e:	430a      	orrs	r2, r1
 8002560:	605a      	str	r2, [r3, #4]
 8002562:	e019      	b.n	8002598 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8002564:	4b59      	ldr	r3, [pc, #356]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	4b58      	ldr	r3, [pc, #352]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 800256a:	4960      	ldr	r1, [pc, #384]	@ (80026ec <HAL_RCC_OscConfig+0x360>)
 800256c:	400a      	ands	r2, r1
 800256e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002570:	f7fe fda0 	bl	80010b4 <HAL_GetTick>
 8002574:	0003      	movs	r3, r0
 8002576:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002578:	e008      	b.n	800258c <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800257a:	f7fe fd9b 	bl	80010b4 <HAL_GetTick>
 800257e:	0002      	movs	r2, r0
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	2b02      	cmp	r3, #2
 8002586:	d901      	bls.n	800258c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e0d9      	b.n	8002740 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800258c:	4b4f      	ldr	r3, [pc, #316]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	2380      	movs	r3, #128	@ 0x80
 8002592:	00db      	lsls	r3, r3, #3
 8002594:	4013      	ands	r3, r2
 8002596:	d1f0      	bne.n	800257a <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	2208      	movs	r2, #8
 800259e:	4013      	ands	r3, r2
 80025a0:	d042      	beq.n	8002628 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80025a2:	4b4a      	ldr	r3, [pc, #296]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	2238      	movs	r2, #56	@ 0x38
 80025a8:	4013      	ands	r3, r2
 80025aa:	2b18      	cmp	r3, #24
 80025ac:	d105      	bne.n	80025ba <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	699b      	ldr	r3, [r3, #24]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d138      	bne.n	8002628 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e0c2      	b.n	8002740 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	699b      	ldr	r3, [r3, #24]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d019      	beq.n	80025f6 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80025c2:	4b42      	ldr	r3, [pc, #264]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 80025c4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80025c6:	4b41      	ldr	r3, [pc, #260]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 80025c8:	2101      	movs	r1, #1
 80025ca:	430a      	orrs	r2, r1
 80025cc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ce:	f7fe fd71 	bl	80010b4 <HAL_GetTick>
 80025d2:	0003      	movs	r3, r0
 80025d4:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80025d6:	e008      	b.n	80025ea <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80025d8:	f7fe fd6c 	bl	80010b4 <HAL_GetTick>
 80025dc:	0002      	movs	r2, r0
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d901      	bls.n	80025ea <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 80025e6:	2303      	movs	r3, #3
 80025e8:	e0aa      	b.n	8002740 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80025ea:	4b38      	ldr	r3, [pc, #224]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 80025ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025ee:	2202      	movs	r2, #2
 80025f0:	4013      	ands	r3, r2
 80025f2:	d0f1      	beq.n	80025d8 <HAL_RCC_OscConfig+0x24c>
 80025f4:	e018      	b.n	8002628 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80025f6:	4b35      	ldr	r3, [pc, #212]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 80025f8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80025fa:	4b34      	ldr	r3, [pc, #208]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 80025fc:	2101      	movs	r1, #1
 80025fe:	438a      	bics	r2, r1
 8002600:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002602:	f7fe fd57 	bl	80010b4 <HAL_GetTick>
 8002606:	0003      	movs	r3, r0
 8002608:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800260a:	e008      	b.n	800261e <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800260c:	f7fe fd52 	bl	80010b4 <HAL_GetTick>
 8002610:	0002      	movs	r2, r0
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	2b02      	cmp	r3, #2
 8002618:	d901      	bls.n	800261e <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e090      	b.n	8002740 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800261e:	4b2b      	ldr	r3, [pc, #172]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 8002620:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002622:	2202      	movs	r2, #2
 8002624:	4013      	ands	r3, r2
 8002626:	d1f1      	bne.n	800260c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	2204      	movs	r2, #4
 800262e:	4013      	ands	r3, r2
 8002630:	d100      	bne.n	8002634 <HAL_RCC_OscConfig+0x2a8>
 8002632:	e084      	b.n	800273e <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002634:	230f      	movs	r3, #15
 8002636:	18fb      	adds	r3, r7, r3
 8002638:	2200      	movs	r2, #0
 800263a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800263c:	4b23      	ldr	r3, [pc, #140]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	2238      	movs	r2, #56	@ 0x38
 8002642:	4013      	ands	r3, r2
 8002644:	2b20      	cmp	r3, #32
 8002646:	d106      	bne.n	8002656 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d000      	beq.n	8002652 <HAL_RCC_OscConfig+0x2c6>
 8002650:	e075      	b.n	800273e <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e074      	b.n	8002740 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	2b01      	cmp	r3, #1
 800265c:	d106      	bne.n	800266c <HAL_RCC_OscConfig+0x2e0>
 800265e:	4b1b      	ldr	r3, [pc, #108]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 8002660:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002662:	4b1a      	ldr	r3, [pc, #104]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 8002664:	2101      	movs	r1, #1
 8002666:	430a      	orrs	r2, r1
 8002668:	65da      	str	r2, [r3, #92]	@ 0x5c
 800266a:	e01c      	b.n	80026a6 <HAL_RCC_OscConfig+0x31a>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	2b05      	cmp	r3, #5
 8002672:	d10c      	bne.n	800268e <HAL_RCC_OscConfig+0x302>
 8002674:	4b15      	ldr	r3, [pc, #84]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 8002676:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002678:	4b14      	ldr	r3, [pc, #80]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 800267a:	2104      	movs	r1, #4
 800267c:	430a      	orrs	r2, r1
 800267e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002680:	4b12      	ldr	r3, [pc, #72]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 8002682:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002684:	4b11      	ldr	r3, [pc, #68]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 8002686:	2101      	movs	r1, #1
 8002688:	430a      	orrs	r2, r1
 800268a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800268c:	e00b      	b.n	80026a6 <HAL_RCC_OscConfig+0x31a>
 800268e:	4b0f      	ldr	r3, [pc, #60]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 8002690:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002692:	4b0e      	ldr	r3, [pc, #56]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 8002694:	2101      	movs	r1, #1
 8002696:	438a      	bics	r2, r1
 8002698:	65da      	str	r2, [r3, #92]	@ 0x5c
 800269a:	4b0c      	ldr	r3, [pc, #48]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 800269c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800269e:	4b0b      	ldr	r3, [pc, #44]	@ (80026cc <HAL_RCC_OscConfig+0x340>)
 80026a0:	2104      	movs	r1, #4
 80026a2:	438a      	bics	r2, r1
 80026a4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d028      	beq.n	8002700 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ae:	f7fe fd01 	bl	80010b4 <HAL_GetTick>
 80026b2:	0003      	movs	r3, r0
 80026b4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80026b6:	e01d      	b.n	80026f4 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026b8:	f7fe fcfc 	bl	80010b4 <HAL_GetTick>
 80026bc:	0002      	movs	r2, r0
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	4a0b      	ldr	r2, [pc, #44]	@ (80026f0 <HAL_RCC_OscConfig+0x364>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d915      	bls.n	80026f4 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	e039      	b.n	8002740 <HAL_RCC_OscConfig+0x3b4>
 80026cc:	40021000 	.word	0x40021000
 80026d0:	fffeffff 	.word	0xfffeffff
 80026d4:	fffbffff 	.word	0xfffbffff
 80026d8:	ffff80ff 	.word	0xffff80ff
 80026dc:	ffffc7ff 	.word	0xffffc7ff
 80026e0:	02dc6c00 	.word	0x02dc6c00
 80026e4:	20000000 	.word	0x20000000
 80026e8:	20000004 	.word	0x20000004
 80026ec:	fffffeff 	.word	0xfffffeff
 80026f0:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80026f4:	4b14      	ldr	r3, [pc, #80]	@ (8002748 <HAL_RCC_OscConfig+0x3bc>)
 80026f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026f8:	2202      	movs	r2, #2
 80026fa:	4013      	ands	r3, r2
 80026fc:	d0dc      	beq.n	80026b8 <HAL_RCC_OscConfig+0x32c>
 80026fe:	e013      	b.n	8002728 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002700:	f7fe fcd8 	bl	80010b4 <HAL_GetTick>
 8002704:	0003      	movs	r3, r0
 8002706:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002708:	e009      	b.n	800271e <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800270a:	f7fe fcd3 	bl	80010b4 <HAL_GetTick>
 800270e:	0002      	movs	r2, r0
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	4a0d      	ldr	r2, [pc, #52]	@ (800274c <HAL_RCC_OscConfig+0x3c0>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d901      	bls.n	800271e <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 800271a:	2303      	movs	r3, #3
 800271c:	e010      	b.n	8002740 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800271e:	4b0a      	ldr	r3, [pc, #40]	@ (8002748 <HAL_RCC_OscConfig+0x3bc>)
 8002720:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002722:	2202      	movs	r2, #2
 8002724:	4013      	ands	r3, r2
 8002726:	d1f0      	bne.n	800270a <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002728:	230f      	movs	r3, #15
 800272a:	18fb      	adds	r3, r7, r3
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	2b01      	cmp	r3, #1
 8002730:	d105      	bne.n	800273e <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002732:	4b05      	ldr	r3, [pc, #20]	@ (8002748 <HAL_RCC_OscConfig+0x3bc>)
 8002734:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002736:	4b04      	ldr	r3, [pc, #16]	@ (8002748 <HAL_RCC_OscConfig+0x3bc>)
 8002738:	4905      	ldr	r1, [pc, #20]	@ (8002750 <HAL_RCC_OscConfig+0x3c4>)
 800273a:	400a      	ands	r2, r1
 800273c:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 800273e:	2300      	movs	r3, #0
}
 8002740:	0018      	movs	r0, r3
 8002742:	46bd      	mov	sp, r7
 8002744:	b006      	add	sp, #24
 8002746:	bd80      	pop	{r7, pc}
 8002748:	40021000 	.word	0x40021000
 800274c:	00001388 	.word	0x00001388
 8002750:	efffffff 	.word	0xefffffff

08002754 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d101      	bne.n	8002768 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e0df      	b.n	8002928 <HAL_RCC_ClockConfig+0x1d4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002768:	4b71      	ldr	r3, [pc, #452]	@ (8002930 <HAL_RCC_ClockConfig+0x1dc>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2207      	movs	r2, #7
 800276e:	4013      	ands	r3, r2
 8002770:	683a      	ldr	r2, [r7, #0]
 8002772:	429a      	cmp	r2, r3
 8002774:	d91e      	bls.n	80027b4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002776:	4b6e      	ldr	r3, [pc, #440]	@ (8002930 <HAL_RCC_ClockConfig+0x1dc>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	2207      	movs	r2, #7
 800277c:	4393      	bics	r3, r2
 800277e:	0019      	movs	r1, r3
 8002780:	4b6b      	ldr	r3, [pc, #428]	@ (8002930 <HAL_RCC_ClockConfig+0x1dc>)
 8002782:	683a      	ldr	r2, [r7, #0]
 8002784:	430a      	orrs	r2, r1
 8002786:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002788:	f7fe fc94 	bl	80010b4 <HAL_GetTick>
 800278c:	0003      	movs	r3, r0
 800278e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002790:	e009      	b.n	80027a6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002792:	f7fe fc8f 	bl	80010b4 <HAL_GetTick>
 8002796:	0002      	movs	r2, r0
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	4a65      	ldr	r2, [pc, #404]	@ (8002934 <HAL_RCC_ClockConfig+0x1e0>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d901      	bls.n	80027a6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e0c0      	b.n	8002928 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80027a6:	4b62      	ldr	r3, [pc, #392]	@ (8002930 <HAL_RCC_ClockConfig+0x1dc>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	2207      	movs	r2, #7
 80027ac:	4013      	ands	r3, r2
 80027ae:	683a      	ldr	r2, [r7, #0]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d1ee      	bne.n	8002792 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2202      	movs	r2, #2
 80027ba:	4013      	ands	r3, r2
 80027bc:	d017      	beq.n	80027ee <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2204      	movs	r2, #4
 80027c4:	4013      	ands	r3, r2
 80027c6:	d008      	beq.n	80027da <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80027c8:	4b5b      	ldr	r3, [pc, #364]	@ (8002938 <HAL_RCC_ClockConfig+0x1e4>)
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	4a5b      	ldr	r2, [pc, #364]	@ (800293c <HAL_RCC_ClockConfig+0x1e8>)
 80027ce:	401a      	ands	r2, r3
 80027d0:	4b59      	ldr	r3, [pc, #356]	@ (8002938 <HAL_RCC_ClockConfig+0x1e4>)
 80027d2:	21b0      	movs	r1, #176	@ 0xb0
 80027d4:	0109      	lsls	r1, r1, #4
 80027d6:	430a      	orrs	r2, r1
 80027d8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027da:	4b57      	ldr	r3, [pc, #348]	@ (8002938 <HAL_RCC_ClockConfig+0x1e4>)
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	4a58      	ldr	r2, [pc, #352]	@ (8002940 <HAL_RCC_ClockConfig+0x1ec>)
 80027e0:	4013      	ands	r3, r2
 80027e2:	0019      	movs	r1, r3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	68da      	ldr	r2, [r3, #12]
 80027e8:	4b53      	ldr	r3, [pc, #332]	@ (8002938 <HAL_RCC_ClockConfig+0x1e4>)
 80027ea:	430a      	orrs	r2, r1
 80027ec:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	2201      	movs	r2, #1
 80027f4:	4013      	ands	r3, r2
 80027f6:	d04b      	beq.n	8002890 <HAL_RCC_ClockConfig+0x13c>
#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d107      	bne.n	8002810 <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002800:	4b4d      	ldr	r3, [pc, #308]	@ (8002938 <HAL_RCC_ClockConfig+0x1e4>)
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	2380      	movs	r3, #128	@ 0x80
 8002806:	029b      	lsls	r3, r3, #10
 8002808:	4013      	ands	r3, r2
 800280a:	d11f      	bne.n	800284c <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e08b      	b.n	8002928 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d107      	bne.n	8002828 <HAL_RCC_ClockConfig+0xd4>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002818:	4b47      	ldr	r3, [pc, #284]	@ (8002938 <HAL_RCC_ClockConfig+0x1e4>)
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	2380      	movs	r3, #128	@ 0x80
 800281e:	00db      	lsls	r3, r3, #3
 8002820:	4013      	ands	r3, r2
 8002822:	d113      	bne.n	800284c <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	e07f      	b.n	8002928 <HAL_RCC_ClockConfig+0x1d4>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	2b03      	cmp	r3, #3
 800282e:	d106      	bne.n	800283e <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002830:	4b41      	ldr	r3, [pc, #260]	@ (8002938 <HAL_RCC_ClockConfig+0x1e4>)
 8002832:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002834:	2202      	movs	r2, #2
 8002836:	4013      	ands	r3, r2
 8002838:	d108      	bne.n	800284c <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e074      	b.n	8002928 <HAL_RCC_ClockConfig+0x1d4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800283e:	4b3e      	ldr	r3, [pc, #248]	@ (8002938 <HAL_RCC_ClockConfig+0x1e4>)
 8002840:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002842:	2202      	movs	r2, #2
 8002844:	4013      	ands	r3, r2
 8002846:	d101      	bne.n	800284c <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e06d      	b.n	8002928 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800284c:	4b3a      	ldr	r3, [pc, #232]	@ (8002938 <HAL_RCC_ClockConfig+0x1e4>)
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	2207      	movs	r2, #7
 8002852:	4393      	bics	r3, r2
 8002854:	0019      	movs	r1, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	685a      	ldr	r2, [r3, #4]
 800285a:	4b37      	ldr	r3, [pc, #220]	@ (8002938 <HAL_RCC_ClockConfig+0x1e4>)
 800285c:	430a      	orrs	r2, r1
 800285e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002860:	f7fe fc28 	bl	80010b4 <HAL_GetTick>
 8002864:	0003      	movs	r3, r0
 8002866:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002868:	e009      	b.n	800287e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800286a:	f7fe fc23 	bl	80010b4 <HAL_GetTick>
 800286e:	0002      	movs	r2, r0
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	4a2f      	ldr	r2, [pc, #188]	@ (8002934 <HAL_RCC_ClockConfig+0x1e0>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d901      	bls.n	800287e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e054      	b.n	8002928 <HAL_RCC_ClockConfig+0x1d4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800287e:	4b2e      	ldr	r3, [pc, #184]	@ (8002938 <HAL_RCC_ClockConfig+0x1e4>)
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	2238      	movs	r2, #56	@ 0x38
 8002884:	401a      	ands	r2, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	00db      	lsls	r3, r3, #3
 800288c:	429a      	cmp	r2, r3
 800288e:	d1ec      	bne.n	800286a <HAL_RCC_ClockConfig+0x116>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002890:	4b27      	ldr	r3, [pc, #156]	@ (8002930 <HAL_RCC_ClockConfig+0x1dc>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2207      	movs	r2, #7
 8002896:	4013      	ands	r3, r2
 8002898:	683a      	ldr	r2, [r7, #0]
 800289a:	429a      	cmp	r2, r3
 800289c:	d21e      	bcs.n	80028dc <HAL_RCC_ClockConfig+0x188>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800289e:	4b24      	ldr	r3, [pc, #144]	@ (8002930 <HAL_RCC_ClockConfig+0x1dc>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	2207      	movs	r2, #7
 80028a4:	4393      	bics	r3, r2
 80028a6:	0019      	movs	r1, r3
 80028a8:	4b21      	ldr	r3, [pc, #132]	@ (8002930 <HAL_RCC_ClockConfig+0x1dc>)
 80028aa:	683a      	ldr	r2, [r7, #0]
 80028ac:	430a      	orrs	r2, r1
 80028ae:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80028b0:	f7fe fc00 	bl	80010b4 <HAL_GetTick>
 80028b4:	0003      	movs	r3, r0
 80028b6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80028b8:	e009      	b.n	80028ce <HAL_RCC_ClockConfig+0x17a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80028ba:	f7fe fbfb 	bl	80010b4 <HAL_GetTick>
 80028be:	0002      	movs	r2, r0
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	4a1b      	ldr	r2, [pc, #108]	@ (8002934 <HAL_RCC_ClockConfig+0x1e0>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_ClockConfig+0x17a>
      {
        return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e02c      	b.n	8002928 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80028ce:	4b18      	ldr	r3, [pc, #96]	@ (8002930 <HAL_RCC_ClockConfig+0x1dc>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2207      	movs	r2, #7
 80028d4:	4013      	ands	r3, r2
 80028d6:	683a      	ldr	r2, [r7, #0]
 80028d8:	429a      	cmp	r2, r3
 80028da:	d1ee      	bne.n	80028ba <HAL_RCC_ClockConfig+0x166>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2204      	movs	r2, #4
 80028e2:	4013      	ands	r3, r2
 80028e4:	d009      	beq.n	80028fa <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80028e6:	4b14      	ldr	r3, [pc, #80]	@ (8002938 <HAL_RCC_ClockConfig+0x1e4>)
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	4a16      	ldr	r2, [pc, #88]	@ (8002944 <HAL_RCC_ClockConfig+0x1f0>)
 80028ec:	4013      	ands	r3, r2
 80028ee:	0019      	movs	r1, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	691a      	ldr	r2, [r3, #16]
 80028f4:	4b10      	ldr	r3, [pc, #64]	@ (8002938 <HAL_RCC_ClockConfig+0x1e4>)
 80028f6:	430a      	orrs	r2, r1
 80028f8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80028fa:	f000 f82b 	bl	8002954 <HAL_RCC_GetSysClockFreq>
 80028fe:	0001      	movs	r1, r0
 8002900:	4b0d      	ldr	r3, [pc, #52]	@ (8002938 <HAL_RCC_ClockConfig+0x1e4>)
 8002902:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002904:	0a1b      	lsrs	r3, r3, #8
 8002906:	220f      	movs	r2, #15
 8002908:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800290a:	4b0f      	ldr	r3, [pc, #60]	@ (8002948 <HAL_RCC_ClockConfig+0x1f4>)
 800290c:	0092      	lsls	r2, r2, #2
 800290e:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002910:	221f      	movs	r2, #31
 8002912:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002914:	000a      	movs	r2, r1
 8002916:	40da      	lsrs	r2, r3
 8002918:	4b0c      	ldr	r3, [pc, #48]	@ (800294c <HAL_RCC_ClockConfig+0x1f8>)
 800291a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800291c:	4b0c      	ldr	r3, [pc, #48]	@ (8002950 <HAL_RCC_ClockConfig+0x1fc>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	0018      	movs	r0, r3
 8002922:	f7fe fb6b 	bl	8000ffc <HAL_InitTick>
 8002926:	0003      	movs	r3, r0
}
 8002928:	0018      	movs	r0, r3
 800292a:	46bd      	mov	sp, r7
 800292c:	b004      	add	sp, #16
 800292e:	bd80      	pop	{r7, pc}
 8002930:	40022000 	.word	0x40022000
 8002934:	00001388 	.word	0x00001388
 8002938:	40021000 	.word	0x40021000
 800293c:	ffff84ff 	.word	0xffff84ff
 8002940:	fffff0ff 	.word	0xfffff0ff
 8002944:	ffff8fff 	.word	0xffff8fff
 8002948:	080059f0 	.word	0x080059f0
 800294c:	20000000 	.word	0x20000000
 8002950:	20000004 	.word	0x20000004

08002954 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800295a:	4b1c      	ldr	r3, [pc, #112]	@ (80029cc <HAL_RCC_GetSysClockFreq+0x78>)
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	2238      	movs	r2, #56	@ 0x38
 8002960:	4013      	ands	r3, r2
 8002962:	d10f      	bne.n	8002984 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002964:	4b19      	ldr	r3, [pc, #100]	@ (80029cc <HAL_RCC_GetSysClockFreq+0x78>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	0adb      	lsrs	r3, r3, #11
 800296a:	2207      	movs	r2, #7
 800296c:	4013      	ands	r3, r2
 800296e:	2201      	movs	r2, #1
 8002970:	409a      	lsls	r2, r3
 8002972:	0013      	movs	r3, r2
 8002974:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002976:	6839      	ldr	r1, [r7, #0]
 8002978:	4815      	ldr	r0, [pc, #84]	@ (80029d0 <HAL_RCC_GetSysClockFreq+0x7c>)
 800297a:	f7fd fbd7 	bl	800012c <__udivsi3>
 800297e:	0003      	movs	r3, r0
 8002980:	607b      	str	r3, [r7, #4]
 8002982:	e01e      	b.n	80029c2 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002984:	4b11      	ldr	r3, [pc, #68]	@ (80029cc <HAL_RCC_GetSysClockFreq+0x78>)
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	2238      	movs	r2, #56	@ 0x38
 800298a:	4013      	ands	r3, r2
 800298c:	2b08      	cmp	r3, #8
 800298e:	d102      	bne.n	8002996 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002990:	4b0f      	ldr	r3, [pc, #60]	@ (80029d0 <HAL_RCC_GetSysClockFreq+0x7c>)
 8002992:	607b      	str	r3, [r7, #4]
 8002994:	e015      	b.n	80029c2 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002996:	4b0d      	ldr	r3, [pc, #52]	@ (80029cc <HAL_RCC_GetSysClockFreq+0x78>)
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	2238      	movs	r2, #56	@ 0x38
 800299c:	4013      	ands	r3, r2
 800299e:	2b20      	cmp	r3, #32
 80029a0:	d103      	bne.n	80029aa <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80029a2:	2380      	movs	r3, #128	@ 0x80
 80029a4:	021b      	lsls	r3, r3, #8
 80029a6:	607b      	str	r3, [r7, #4]
 80029a8:	e00b      	b.n	80029c2 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80029aa:	4b08      	ldr	r3, [pc, #32]	@ (80029cc <HAL_RCC_GetSysClockFreq+0x78>)
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	2238      	movs	r2, #56	@ 0x38
 80029b0:	4013      	ands	r3, r2
 80029b2:	2b18      	cmp	r3, #24
 80029b4:	d103      	bne.n	80029be <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80029b6:	23fa      	movs	r3, #250	@ 0xfa
 80029b8:	01db      	lsls	r3, r3, #7
 80029ba:	607b      	str	r3, [r7, #4]
 80029bc:	e001      	b.n	80029c2 <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 80029be:	2300      	movs	r3, #0
 80029c0:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 80029c2:	687b      	ldr	r3, [r7, #4]
}
 80029c4:	0018      	movs	r0, r3
 80029c6:	46bd      	mov	sp, r7
 80029c8:	b002      	add	sp, #8
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	40021000 	.word	0x40021000
 80029d0:	02dc6c00 	.word	0x02dc6c00

080029d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80029d8:	f7ff ffbc 	bl	8002954 <HAL_RCC_GetSysClockFreq>
 80029dc:	0001      	movs	r1, r0
 80029de:	4b09      	ldr	r3, [pc, #36]	@ (8002a04 <HAL_RCC_GetHCLKFreq+0x30>)
 80029e0:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80029e2:	0a1b      	lsrs	r3, r3, #8
 80029e4:	220f      	movs	r2, #15
 80029e6:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80029e8:	4b07      	ldr	r3, [pc, #28]	@ (8002a08 <HAL_RCC_GetHCLKFreq+0x34>)
 80029ea:	0092      	lsls	r2, r2, #2
 80029ec:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80029ee:	221f      	movs	r2, #31
 80029f0:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80029f2:	000a      	movs	r2, r1
 80029f4:	40da      	lsrs	r2, r3
 80029f6:	4b05      	ldr	r3, [pc, #20]	@ (8002a0c <HAL_RCC_GetHCLKFreq+0x38>)
 80029f8:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 80029fa:	4b04      	ldr	r3, [pc, #16]	@ (8002a0c <HAL_RCC_GetHCLKFreq+0x38>)
 80029fc:	681b      	ldr	r3, [r3, #0]
}
 80029fe:	0018      	movs	r0, r3
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	40021000 	.word	0x40021000
 8002a08:	080059f0 	.word	0x080059f0
 8002a0c:	20000000 	.word	0x20000000

08002a10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8002a14:	f7ff ffde 	bl	80029d4 <HAL_RCC_GetHCLKFreq>
 8002a18:	0001      	movs	r1, r0
 8002a1a:	4b07      	ldr	r3, [pc, #28]	@ (8002a38 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	0b1b      	lsrs	r3, r3, #12
 8002a20:	2207      	movs	r2, #7
 8002a22:	401a      	ands	r2, r3
 8002a24:	4b05      	ldr	r3, [pc, #20]	@ (8002a3c <HAL_RCC_GetPCLK1Freq+0x2c>)
 8002a26:	0092      	lsls	r2, r2, #2
 8002a28:	58d3      	ldr	r3, [r2, r3]
 8002a2a:	221f      	movs	r2, #31
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	40d9      	lsrs	r1, r3
 8002a30:	000b      	movs	r3, r1
}
 8002a32:	0018      	movs	r0, r3
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	40021000 	.word	0x40021000
 8002a3c:	08005a30 	.word	0x08005a30

08002a40 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b086      	sub	sp, #24
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002a48:	2313      	movs	r3, #19
 8002a4a:	18fb      	adds	r3, r7, r3
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002a50:	2312      	movs	r3, #18
 8002a52:	18fb      	adds	r3, r7, r3
 8002a54:	2200      	movs	r2, #0
 8002a56:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	2240      	movs	r2, #64	@ 0x40
 8002a5e:	4013      	ands	r3, r2
 8002a60:	d100      	bne.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x24>
 8002a62:	e079      	b.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a64:	2011      	movs	r0, #17
 8002a66:	183b      	adds	r3, r7, r0
 8002a68:	2200      	movs	r2, #0
 8002a6a:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a6c:	4b63      	ldr	r3, [pc, #396]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002a6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a70:	2380      	movs	r3, #128	@ 0x80
 8002a72:	055b      	lsls	r3, r3, #21
 8002a74:	4013      	ands	r3, r2
 8002a76:	d110      	bne.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a78:	4b60      	ldr	r3, [pc, #384]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002a7a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a7c:	4b5f      	ldr	r3, [pc, #380]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002a7e:	2180      	movs	r1, #128	@ 0x80
 8002a80:	0549      	lsls	r1, r1, #21
 8002a82:	430a      	orrs	r2, r1
 8002a84:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002a86:	4b5d      	ldr	r3, [pc, #372]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002a88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a8a:	2380      	movs	r3, #128	@ 0x80
 8002a8c:	055b      	lsls	r3, r3, #21
 8002a8e:	4013      	ands	r3, r2
 8002a90:	60bb      	str	r3, [r7, #8]
 8002a92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a94:	183b      	adds	r3, r7, r0
 8002a96:	2201      	movs	r2, #1
 8002a98:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8002a9a:	4b58      	ldr	r3, [pc, #352]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002a9c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002a9e:	23c0      	movs	r3, #192	@ 0xc0
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d019      	beq.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	699b      	ldr	r3, [r3, #24]
 8002ab0:	697a      	ldr	r2, [r7, #20]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d014      	beq.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8002ab6:	4b51      	ldr	r3, [pc, #324]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002ab8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aba:	4a51      	ldr	r2, [pc, #324]	@ (8002c00 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002abc:	4013      	ands	r3, r2
 8002abe:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002ac0:	4b4e      	ldr	r3, [pc, #312]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002ac2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ac4:	4b4d      	ldr	r3, [pc, #308]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002ac6:	2180      	movs	r1, #128	@ 0x80
 8002ac8:	0249      	lsls	r1, r1, #9
 8002aca:	430a      	orrs	r2, r1
 8002acc:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002ace:	4b4b      	ldr	r3, [pc, #300]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002ad0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ad2:	4b4a      	ldr	r3, [pc, #296]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002ad4:	494b      	ldr	r1, [pc, #300]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002ad6:	400a      	ands	r2, r1
 8002ad8:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8002ada:	4b48      	ldr	r3, [pc, #288]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002adc:	697a      	ldr	r2, [r7, #20]
 8002ade:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	d016      	beq.n	8002b16 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ae8:	f7fe fae4 	bl	80010b4 <HAL_GetTick>
 8002aec:	0003      	movs	r3, r0
 8002aee:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002af0:	e00c      	b.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002af2:	f7fe fadf 	bl	80010b4 <HAL_GetTick>
 8002af6:	0002      	movs	r2, r0
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	4a42      	ldr	r2, [pc, #264]	@ (8002c08 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d904      	bls.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 8002b02:	2313      	movs	r3, #19
 8002b04:	18fb      	adds	r3, r7, r3
 8002b06:	2203      	movs	r2, #3
 8002b08:	701a      	strb	r2, [r3, #0]
          break;
 8002b0a:	e004      	b.n	8002b16 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002b0c:	4b3b      	ldr	r3, [pc, #236]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002b0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b10:	2202      	movs	r2, #2
 8002b12:	4013      	ands	r3, r2
 8002b14:	d0ed      	beq.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 8002b16:	2313      	movs	r3, #19
 8002b18:	18fb      	adds	r3, r7, r3
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d10a      	bne.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b20:	4b36      	ldr	r3, [pc, #216]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002b22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b24:	4a36      	ldr	r2, [pc, #216]	@ (8002c00 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002b26:	4013      	ands	r3, r2
 8002b28:	0019      	movs	r1, r3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	699a      	ldr	r2, [r3, #24]
 8002b2e:	4b33      	ldr	r3, [pc, #204]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002b30:	430a      	orrs	r2, r1
 8002b32:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002b34:	e005      	b.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b36:	2312      	movs	r3, #18
 8002b38:	18fb      	adds	r3, r7, r3
 8002b3a:	2213      	movs	r2, #19
 8002b3c:	18ba      	adds	r2, r7, r2
 8002b3e:	7812      	ldrb	r2, [r2, #0]
 8002b40:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b42:	2311      	movs	r3, #17
 8002b44:	18fb      	adds	r3, r7, r3
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	2b01      	cmp	r3, #1
 8002b4a:	d105      	bne.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b4c:	4b2b      	ldr	r3, [pc, #172]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002b4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b50:	4b2a      	ldr	r3, [pc, #168]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002b52:	492e      	ldr	r1, [pc, #184]	@ (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002b54:	400a      	ands	r2, r1
 8002b56:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	4013      	ands	r3, r2
 8002b60:	d009      	beq.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b62:	4b26      	ldr	r3, [pc, #152]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002b64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b66:	2203      	movs	r2, #3
 8002b68:	4393      	bics	r3, r2
 8002b6a:	0019      	movs	r1, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	689a      	ldr	r2, [r3, #8]
 8002b70:	4b22      	ldr	r3, [pc, #136]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002b72:	430a      	orrs	r2, r1
 8002b74:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	2202      	movs	r2, #2
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	d009      	beq.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b80:	4b1e      	ldr	r3, [pc, #120]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002b82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b84:	4a22      	ldr	r2, [pc, #136]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b86:	4013      	ands	r3, r2
 8002b88:	0019      	movs	r1, r3
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	68da      	ldr	r2, [r3, #12]
 8002b8e:	4b1b      	ldr	r3, [pc, #108]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002b90:	430a      	orrs	r2, r1
 8002b92:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2220      	movs	r2, #32
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	d008      	beq.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b9e:	4b17      	ldr	r3, [pc, #92]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002ba0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	0899      	lsrs	r1, r3, #2
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	695a      	ldr	r2, [r3, #20]
 8002baa:	4b14      	ldr	r3, [pc, #80]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002bac:	430a      	orrs	r2, r1
 8002bae:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2204      	movs	r2, #4
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	d009      	beq.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002bba:	4b10      	ldr	r3, [pc, #64]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002bbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bbe:	4a15      	ldr	r2, [pc, #84]	@ (8002c14 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	0019      	movs	r1, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	691a      	ldr	r2, [r3, #16]
 8002bc8:	4b0c      	ldr	r3, [pc, #48]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002bca:	430a      	orrs	r2, r1
 8002bcc:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2280      	movs	r2, #128	@ 0x80
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	d009      	beq.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8002bd8:	4b08      	ldr	r3, [pc, #32]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	22e0      	movs	r2, #224	@ 0xe0
 8002bde:	4393      	bics	r3, r2
 8002be0:	0019      	movs	r1, r3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	685a      	ldr	r2, [r3, #4]
 8002be6:	4b05      	ldr	r3, [pc, #20]	@ (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002be8:	430a      	orrs	r2, r1
 8002bea:	601a      	str	r2, [r3, #0]
  }
  return status;
 8002bec:	2312      	movs	r3, #18
 8002bee:	18fb      	adds	r3, r7, r3
 8002bf0:	781b      	ldrb	r3, [r3, #0]
}
 8002bf2:	0018      	movs	r0, r3
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	b006      	add	sp, #24
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	46c0      	nop			@ (mov r8, r8)
 8002bfc:	40021000 	.word	0x40021000
 8002c00:	fffffcff 	.word	0xfffffcff
 8002c04:	fffeffff 	.word	0xfffeffff
 8002c08:	00001388 	.word	0x00001388
 8002c0c:	efffffff 	.word	0xefffffff
 8002c10:	ffffcfff 	.word	0xffffcfff
 8002c14:	ffff3fff 	.word	0xffff3fff

08002c18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d101      	bne.n	8002c2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e04a      	b.n	8002cc0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	223d      	movs	r2, #61	@ 0x3d
 8002c2e:	5c9b      	ldrb	r3, [r3, r2]
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d107      	bne.n	8002c46 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	223c      	movs	r2, #60	@ 0x3c
 8002c3a:	2100      	movs	r1, #0
 8002c3c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	0018      	movs	r0, r3
 8002c42:	f7fe f875 	bl	8000d30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	223d      	movs	r2, #61	@ 0x3d
 8002c4a:	2102      	movs	r1, #2
 8002c4c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	3304      	adds	r3, #4
 8002c56:	0019      	movs	r1, r3
 8002c58:	0010      	movs	r0, r2
 8002c5a:	f000 faf5 	bl	8003248 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2248      	movs	r2, #72	@ 0x48
 8002c62:	2101      	movs	r1, #1
 8002c64:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	223e      	movs	r2, #62	@ 0x3e
 8002c6a:	2101      	movs	r1, #1
 8002c6c:	5499      	strb	r1, [r3, r2]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	223f      	movs	r2, #63	@ 0x3f
 8002c72:	2101      	movs	r1, #1
 8002c74:	5499      	strb	r1, [r3, r2]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2240      	movs	r2, #64	@ 0x40
 8002c7a:	2101      	movs	r1, #1
 8002c7c:	5499      	strb	r1, [r3, r2]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2241      	movs	r2, #65	@ 0x41
 8002c82:	2101      	movs	r1, #1
 8002c84:	5499      	strb	r1, [r3, r2]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2242      	movs	r2, #66	@ 0x42
 8002c8a:	2101      	movs	r1, #1
 8002c8c:	5499      	strb	r1, [r3, r2]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2243      	movs	r2, #67	@ 0x43
 8002c92:	2101      	movs	r1, #1
 8002c94:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2244      	movs	r2, #68	@ 0x44
 8002c9a:	2101      	movs	r1, #1
 8002c9c:	5499      	strb	r1, [r3, r2]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2245      	movs	r2, #69	@ 0x45
 8002ca2:	2101      	movs	r1, #1
 8002ca4:	5499      	strb	r1, [r3, r2]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2246      	movs	r2, #70	@ 0x46
 8002caa:	2101      	movs	r1, #1
 8002cac:	5499      	strb	r1, [r3, r2]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2247      	movs	r2, #71	@ 0x47
 8002cb2:	2101      	movs	r1, #1
 8002cb4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	223d      	movs	r2, #61	@ 0x3d
 8002cba:	2101      	movs	r1, #1
 8002cbc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002cbe:	2300      	movs	r3, #0
}
 8002cc0:	0018      	movs	r0, r3
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	b002      	add	sp, #8
 8002cc6:	bd80      	pop	{r7, pc}

08002cc8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	223d      	movs	r2, #61	@ 0x3d
 8002cd4:	5c9b      	ldrb	r3, [r3, r2]
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d001      	beq.n	8002ce0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e02f      	b.n	8002d40 <HAL_TIM_Base_Start+0x78>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	223d      	movs	r2, #61	@ 0x3d
 8002ce4:	2102      	movs	r1, #2
 8002ce6:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a16      	ldr	r2, [pc, #88]	@ (8002d48 <HAL_TIM_Base_Start+0x80>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d004      	beq.n	8002cfc <HAL_TIM_Base_Start+0x34>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a15      	ldr	r2, [pc, #84]	@ (8002d4c <HAL_TIM_Base_Start+0x84>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d116      	bne.n	8002d2a <HAL_TIM_Base_Start+0x62>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	4a13      	ldr	r2, [pc, #76]	@ (8002d50 <HAL_TIM_Base_Start+0x88>)
 8002d04:	4013      	ands	r3, r2
 8002d06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2b06      	cmp	r3, #6
 8002d0c:	d016      	beq.n	8002d3c <HAL_TIM_Base_Start+0x74>
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	2380      	movs	r3, #128	@ 0x80
 8002d12:	025b      	lsls	r3, r3, #9
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d011      	beq.n	8002d3c <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	2101      	movs	r1, #1
 8002d24:	430a      	orrs	r2, r1
 8002d26:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d28:	e008      	b.n	8002d3c <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2101      	movs	r1, #1
 8002d36:	430a      	orrs	r2, r1
 8002d38:	601a      	str	r2, [r3, #0]
 8002d3a:	e000      	b.n	8002d3e <HAL_TIM_Base_Start+0x76>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d3c:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002d3e:	2300      	movs	r3, #0
}
 8002d40:	0018      	movs	r0, r3
 8002d42:	46bd      	mov	sp, r7
 8002d44:	b004      	add	sp, #16
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	40012c00 	.word	0x40012c00
 8002d4c:	40000400 	.word	0x40000400
 8002d50:	00010007 	.word	0x00010007

08002d54 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	6a1b      	ldr	r3, [r3, #32]
 8002d62:	4a0d      	ldr	r2, [pc, #52]	@ (8002d98 <HAL_TIM_Base_Stop+0x44>)
 8002d64:	4013      	ands	r3, r2
 8002d66:	d10d      	bne.n	8002d84 <HAL_TIM_Base_Stop+0x30>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	6a1b      	ldr	r3, [r3, #32]
 8002d6e:	4a0b      	ldr	r2, [pc, #44]	@ (8002d9c <HAL_TIM_Base_Stop+0x48>)
 8002d70:	4013      	ands	r3, r2
 8002d72:	d107      	bne.n	8002d84 <HAL_TIM_Base_Stop+0x30>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	2101      	movs	r1, #1
 8002d80:	438a      	bics	r2, r1
 8002d82:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	223d      	movs	r2, #61	@ 0x3d
 8002d88:	2101      	movs	r1, #1
 8002d8a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	0018      	movs	r0, r3
 8002d90:	46bd      	mov	sp, r7
 8002d92:	b002      	add	sp, #8
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	46c0      	nop			@ (mov r8, r8)
 8002d98:	00001111 	.word	0x00001111
 8002d9c:	00000444 	.word	0x00000444

08002da0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	223d      	movs	r2, #61	@ 0x3d
 8002dac:	5c9b      	ldrb	r3, [r3, r2]
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	2b01      	cmp	r3, #1
 8002db2:	d001      	beq.n	8002db8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e037      	b.n	8002e28 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	223d      	movs	r2, #61	@ 0x3d
 8002dbc:	2102      	movs	r1, #2
 8002dbe:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	68da      	ldr	r2, [r3, #12]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	2101      	movs	r1, #1
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a16      	ldr	r2, [pc, #88]	@ (8002e30 <HAL_TIM_Base_Start_IT+0x90>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d004      	beq.n	8002de4 <HAL_TIM_Base_Start_IT+0x44>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a15      	ldr	r2, [pc, #84]	@ (8002e34 <HAL_TIM_Base_Start_IT+0x94>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d116      	bne.n	8002e12 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	4a13      	ldr	r2, [pc, #76]	@ (8002e38 <HAL_TIM_Base_Start_IT+0x98>)
 8002dec:	4013      	ands	r3, r2
 8002dee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2b06      	cmp	r3, #6
 8002df4:	d016      	beq.n	8002e24 <HAL_TIM_Base_Start_IT+0x84>
 8002df6:	68fa      	ldr	r2, [r7, #12]
 8002df8:	2380      	movs	r3, #128	@ 0x80
 8002dfa:	025b      	lsls	r3, r3, #9
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d011      	beq.n	8002e24 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	2101      	movs	r1, #1
 8002e0c:	430a      	orrs	r2, r1
 8002e0e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e10:	e008      	b.n	8002e24 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	2101      	movs	r1, #1
 8002e1e:	430a      	orrs	r2, r1
 8002e20:	601a      	str	r2, [r3, #0]
 8002e22:	e000      	b.n	8002e26 <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e24:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002e26:	2300      	movs	r3, #0
}
 8002e28:	0018      	movs	r0, r3
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	b004      	add	sp, #16
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	40012c00 	.word	0x40012c00
 8002e34:	40000400 	.word	0x40000400
 8002e38:	00010007 	.word	0x00010007

08002e3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	691b      	ldr	r3, [r3, #16]
 8002e52:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	2202      	movs	r2, #2
 8002e58:	4013      	ands	r3, r2
 8002e5a:	d021      	beq.n	8002ea0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2202      	movs	r2, #2
 8002e60:	4013      	ands	r3, r2
 8002e62:	d01d      	beq.n	8002ea0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2203      	movs	r2, #3
 8002e6a:	4252      	negs	r2, r2
 8002e6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2201      	movs	r2, #1
 8002e72:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	699b      	ldr	r3, [r3, #24]
 8002e7a:	2203      	movs	r2, #3
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	d004      	beq.n	8002e8a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	0018      	movs	r0, r3
 8002e84:	f000 f9c8 	bl	8003218 <HAL_TIM_IC_CaptureCallback>
 8002e88:	e007      	b.n	8002e9a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	0018      	movs	r0, r3
 8002e8e:	f000 f9bb 	bl	8003208 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	0018      	movs	r0, r3
 8002e96:	f000 f9c7 	bl	8003228 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	2204      	movs	r2, #4
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	d022      	beq.n	8002eee <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2204      	movs	r2, #4
 8002eac:	4013      	ands	r3, r2
 8002eae:	d01e      	beq.n	8002eee <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2205      	movs	r2, #5
 8002eb6:	4252      	negs	r2, r2
 8002eb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2202      	movs	r2, #2
 8002ebe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	699a      	ldr	r2, [r3, #24]
 8002ec6:	23c0      	movs	r3, #192	@ 0xc0
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	4013      	ands	r3, r2
 8002ecc:	d004      	beq.n	8002ed8 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	0018      	movs	r0, r3
 8002ed2:	f000 f9a1 	bl	8003218 <HAL_TIM_IC_CaptureCallback>
 8002ed6:	e007      	b.n	8002ee8 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	0018      	movs	r0, r3
 8002edc:	f000 f994 	bl	8003208 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	0018      	movs	r0, r3
 8002ee4:	f000 f9a0 	bl	8003228 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	2208      	movs	r2, #8
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	d021      	beq.n	8002f3a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2208      	movs	r2, #8
 8002efa:	4013      	ands	r3, r2
 8002efc:	d01d      	beq.n	8002f3a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	2209      	movs	r2, #9
 8002f04:	4252      	negs	r2, r2
 8002f06:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2204      	movs	r2, #4
 8002f0c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	69db      	ldr	r3, [r3, #28]
 8002f14:	2203      	movs	r2, #3
 8002f16:	4013      	ands	r3, r2
 8002f18:	d004      	beq.n	8002f24 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	0018      	movs	r0, r3
 8002f1e:	f000 f97b 	bl	8003218 <HAL_TIM_IC_CaptureCallback>
 8002f22:	e007      	b.n	8002f34 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	0018      	movs	r0, r3
 8002f28:	f000 f96e 	bl	8003208 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	0018      	movs	r0, r3
 8002f30:	f000 f97a 	bl	8003228 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	2210      	movs	r2, #16
 8002f3e:	4013      	ands	r3, r2
 8002f40:	d022      	beq.n	8002f88 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2210      	movs	r2, #16
 8002f46:	4013      	ands	r3, r2
 8002f48:	d01e      	beq.n	8002f88 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2211      	movs	r2, #17
 8002f50:	4252      	negs	r2, r2
 8002f52:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2208      	movs	r2, #8
 8002f58:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	69da      	ldr	r2, [r3, #28]
 8002f60:	23c0      	movs	r3, #192	@ 0xc0
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	4013      	ands	r3, r2
 8002f66:	d004      	beq.n	8002f72 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	0018      	movs	r0, r3
 8002f6c:	f000 f954 	bl	8003218 <HAL_TIM_IC_CaptureCallback>
 8002f70:	e007      	b.n	8002f82 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	0018      	movs	r0, r3
 8002f76:	f000 f947 	bl	8003208 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	0018      	movs	r0, r3
 8002f7e:	f000 f953 	bl	8003228 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	d00c      	beq.n	8002faa <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2201      	movs	r2, #1
 8002f94:	4013      	ands	r3, r2
 8002f96:	d008      	beq.n	8002faa <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	2202      	movs	r2, #2
 8002f9e:	4252      	negs	r2, r2
 8002fa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	0018      	movs	r0, r3
 8002fa6:	f000 f927 	bl	80031f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	2280      	movs	r2, #128	@ 0x80
 8002fae:	4013      	ands	r3, r2
 8002fb0:	d104      	bne.n	8002fbc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002fb2:	68ba      	ldr	r2, [r7, #8]
 8002fb4:	2380      	movs	r3, #128	@ 0x80
 8002fb6:	019b      	lsls	r3, r3, #6
 8002fb8:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002fba:	d00b      	beq.n	8002fd4 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2280      	movs	r2, #128	@ 0x80
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	d007      	beq.n	8002fd4 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a1e      	ldr	r2, [pc, #120]	@ (8003044 <HAL_TIM_IRQHandler+0x208>)
 8002fca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	0018      	movs	r0, r3
 8002fd0:	f000 fab2 	bl	8003538 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002fd4:	68ba      	ldr	r2, [r7, #8]
 8002fd6:	2380      	movs	r3, #128	@ 0x80
 8002fd8:	005b      	lsls	r3, r3, #1
 8002fda:	4013      	ands	r3, r2
 8002fdc:	d00b      	beq.n	8002ff6 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2280      	movs	r2, #128	@ 0x80
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	d007      	beq.n	8002ff6 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a17      	ldr	r2, [pc, #92]	@ (8003048 <HAL_TIM_IRQHandler+0x20c>)
 8002fec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	0018      	movs	r0, r3
 8002ff2:	f000 faa9 	bl	8003548 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	2240      	movs	r2, #64	@ 0x40
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	d00c      	beq.n	8003018 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2240      	movs	r2, #64	@ 0x40
 8003002:	4013      	ands	r3, r2
 8003004:	d008      	beq.n	8003018 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2241      	movs	r2, #65	@ 0x41
 800300c:	4252      	negs	r2, r2
 800300e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	0018      	movs	r0, r3
 8003014:	f000 f910 	bl	8003238 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	2220      	movs	r2, #32
 800301c:	4013      	ands	r3, r2
 800301e:	d00c      	beq.n	800303a <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2220      	movs	r2, #32
 8003024:	4013      	ands	r3, r2
 8003026:	d008      	beq.n	800303a <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	2221      	movs	r2, #33	@ 0x21
 800302e:	4252      	negs	r2, r2
 8003030:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	0018      	movs	r0, r3
 8003036:	f000 fa77 	bl	8003528 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800303a:	46c0      	nop			@ (mov r8, r8)
 800303c:	46bd      	mov	sp, r7
 800303e:	b004      	add	sp, #16
 8003040:	bd80      	pop	{r7, pc}
 8003042:	46c0      	nop			@ (mov r8, r8)
 8003044:	ffffdf7f 	.word	0xffffdf7f
 8003048:	fffffeff 	.word	0xfffffeff

0800304c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b084      	sub	sp, #16
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003056:	230f      	movs	r3, #15
 8003058:	18fb      	adds	r3, r7, r3
 800305a:	2200      	movs	r2, #0
 800305c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	223c      	movs	r2, #60	@ 0x3c
 8003062:	5c9b      	ldrb	r3, [r3, r2]
 8003064:	2b01      	cmp	r3, #1
 8003066:	d101      	bne.n	800306c <HAL_TIM_ConfigClockSource+0x20>
 8003068:	2302      	movs	r3, #2
 800306a:	e0bc      	b.n	80031e6 <HAL_TIM_ConfigClockSource+0x19a>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	223c      	movs	r2, #60	@ 0x3c
 8003070:	2101      	movs	r1, #1
 8003072:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	223d      	movs	r2, #61	@ 0x3d
 8003078:	2102      	movs	r1, #2
 800307a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	4a5a      	ldr	r2, [pc, #360]	@ (80031f0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003088:	4013      	ands	r3, r2
 800308a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	4a59      	ldr	r2, [pc, #356]	@ (80031f4 <HAL_TIM_ConfigClockSource+0x1a8>)
 8003090:	4013      	ands	r3, r2
 8003092:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	68ba      	ldr	r2, [r7, #8]
 800309a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2280      	movs	r2, #128	@ 0x80
 80030a2:	0192      	lsls	r2, r2, #6
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d040      	beq.n	800312a <HAL_TIM_ConfigClockSource+0xde>
 80030a8:	2280      	movs	r2, #128	@ 0x80
 80030aa:	0192      	lsls	r2, r2, #6
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d900      	bls.n	80030b2 <HAL_TIM_ConfigClockSource+0x66>
 80030b0:	e088      	b.n	80031c4 <HAL_TIM_ConfigClockSource+0x178>
 80030b2:	2280      	movs	r2, #128	@ 0x80
 80030b4:	0152      	lsls	r2, r2, #5
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d100      	bne.n	80030bc <HAL_TIM_ConfigClockSource+0x70>
 80030ba:	e088      	b.n	80031ce <HAL_TIM_ConfigClockSource+0x182>
 80030bc:	2280      	movs	r2, #128	@ 0x80
 80030be:	0152      	lsls	r2, r2, #5
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d900      	bls.n	80030c6 <HAL_TIM_ConfigClockSource+0x7a>
 80030c4:	e07e      	b.n	80031c4 <HAL_TIM_ConfigClockSource+0x178>
 80030c6:	2b70      	cmp	r3, #112	@ 0x70
 80030c8:	d018      	beq.n	80030fc <HAL_TIM_ConfigClockSource+0xb0>
 80030ca:	d900      	bls.n	80030ce <HAL_TIM_ConfigClockSource+0x82>
 80030cc:	e07a      	b.n	80031c4 <HAL_TIM_ConfigClockSource+0x178>
 80030ce:	2b60      	cmp	r3, #96	@ 0x60
 80030d0:	d04f      	beq.n	8003172 <HAL_TIM_ConfigClockSource+0x126>
 80030d2:	d900      	bls.n	80030d6 <HAL_TIM_ConfigClockSource+0x8a>
 80030d4:	e076      	b.n	80031c4 <HAL_TIM_ConfigClockSource+0x178>
 80030d6:	2b50      	cmp	r3, #80	@ 0x50
 80030d8:	d03b      	beq.n	8003152 <HAL_TIM_ConfigClockSource+0x106>
 80030da:	d900      	bls.n	80030de <HAL_TIM_ConfigClockSource+0x92>
 80030dc:	e072      	b.n	80031c4 <HAL_TIM_ConfigClockSource+0x178>
 80030de:	2b40      	cmp	r3, #64	@ 0x40
 80030e0:	d057      	beq.n	8003192 <HAL_TIM_ConfigClockSource+0x146>
 80030e2:	d900      	bls.n	80030e6 <HAL_TIM_ConfigClockSource+0x9a>
 80030e4:	e06e      	b.n	80031c4 <HAL_TIM_ConfigClockSource+0x178>
 80030e6:	2b30      	cmp	r3, #48	@ 0x30
 80030e8:	d063      	beq.n	80031b2 <HAL_TIM_ConfigClockSource+0x166>
 80030ea:	d86b      	bhi.n	80031c4 <HAL_TIM_ConfigClockSource+0x178>
 80030ec:	2b20      	cmp	r3, #32
 80030ee:	d060      	beq.n	80031b2 <HAL_TIM_ConfigClockSource+0x166>
 80030f0:	d868      	bhi.n	80031c4 <HAL_TIM_ConfigClockSource+0x178>
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d05d      	beq.n	80031b2 <HAL_TIM_ConfigClockSource+0x166>
 80030f6:	2b10      	cmp	r3, #16
 80030f8:	d05b      	beq.n	80031b2 <HAL_TIM_ConfigClockSource+0x166>
 80030fa:	e063      	b.n	80031c4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800310c:	f000 f98a 	bl	8003424 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	2277      	movs	r2, #119	@ 0x77
 800311c:	4313      	orrs	r3, r2
 800311e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	68ba      	ldr	r2, [r7, #8]
 8003126:	609a      	str	r2, [r3, #8]
      break;
 8003128:	e052      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800313a:	f000 f973 	bl	8003424 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	689a      	ldr	r2, [r3, #8]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2180      	movs	r1, #128	@ 0x80
 800314a:	01c9      	lsls	r1, r1, #7
 800314c:	430a      	orrs	r2, r1
 800314e:	609a      	str	r2, [r3, #8]
      break;
 8003150:	e03e      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800315e:	001a      	movs	r2, r3
 8003160:	f000 f8e4 	bl	800332c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	2150      	movs	r1, #80	@ 0x50
 800316a:	0018      	movs	r0, r3
 800316c:	f000 f93e 	bl	80033ec <TIM_ITRx_SetConfig>
      break;
 8003170:	e02e      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800317e:	001a      	movs	r2, r3
 8003180:	f000 f902 	bl	8003388 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2160      	movs	r1, #96	@ 0x60
 800318a:	0018      	movs	r0, r3
 800318c:	f000 f92e 	bl	80033ec <TIM_ITRx_SetConfig>
      break;
 8003190:	e01e      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800319e:	001a      	movs	r2, r3
 80031a0:	f000 f8c4 	bl	800332c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	2140      	movs	r1, #64	@ 0x40
 80031aa:	0018      	movs	r0, r3
 80031ac:	f000 f91e 	bl	80033ec <TIM_ITRx_SetConfig>
      break;
 80031b0:	e00e      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	0019      	movs	r1, r3
 80031bc:	0010      	movs	r0, r2
 80031be:	f000 f915 	bl	80033ec <TIM_ITRx_SetConfig>
      break;
 80031c2:	e005      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80031c4:	230f      	movs	r3, #15
 80031c6:	18fb      	adds	r3, r7, r3
 80031c8:	2201      	movs	r2, #1
 80031ca:	701a      	strb	r2, [r3, #0]
      break;
 80031cc:	e000      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80031ce:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	223d      	movs	r2, #61	@ 0x3d
 80031d4:	2101      	movs	r1, #1
 80031d6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	223c      	movs	r2, #60	@ 0x3c
 80031dc:	2100      	movs	r1, #0
 80031de:	5499      	strb	r1, [r3, r2]

  return status;
 80031e0:	230f      	movs	r3, #15
 80031e2:	18fb      	adds	r3, r7, r3
 80031e4:	781b      	ldrb	r3, [r3, #0]
}
 80031e6:	0018      	movs	r0, r3
 80031e8:	46bd      	mov	sp, r7
 80031ea:	b004      	add	sp, #16
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	46c0      	nop			@ (mov r8, r8)
 80031f0:	ffceff88 	.word	0xffceff88
 80031f4:	ffff00ff 	.word	0xffff00ff

080031f8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003200:	46c0      	nop			@ (mov r8, r8)
 8003202:	46bd      	mov	sp, r7
 8003204:	b002      	add	sp, #8
 8003206:	bd80      	pop	{r7, pc}

08003208 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b082      	sub	sp, #8
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003210:	46c0      	nop			@ (mov r8, r8)
 8003212:	46bd      	mov	sp, r7
 8003214:	b002      	add	sp, #8
 8003216:	bd80      	pop	{r7, pc}

08003218 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003220:	46c0      	nop			@ (mov r8, r8)
 8003222:	46bd      	mov	sp, r7
 8003224:	b002      	add	sp, #8
 8003226:	bd80      	pop	{r7, pc}

08003228 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003230:	46c0      	nop			@ (mov r8, r8)
 8003232:	46bd      	mov	sp, r7
 8003234:	b002      	add	sp, #8
 8003236:	bd80      	pop	{r7, pc}

08003238 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003240:	46c0      	nop			@ (mov r8, r8)
 8003242:	46bd      	mov	sp, r7
 8003244:	b002      	add	sp, #8
 8003246:	bd80      	pop	{r7, pc}

08003248 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b084      	sub	sp, #16
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
 8003250:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a2e      	ldr	r2, [pc, #184]	@ (8003314 <TIM_Base_SetConfig+0xcc>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d003      	beq.n	8003268 <TIM_Base_SetConfig+0x20>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	4a2d      	ldr	r2, [pc, #180]	@ (8003318 <TIM_Base_SetConfig+0xd0>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d108      	bne.n	800327a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2270      	movs	r2, #112	@ 0x70
 800326c:	4393      	bics	r3, r2
 800326e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	68fa      	ldr	r2, [r7, #12]
 8003276:	4313      	orrs	r3, r2
 8003278:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	4a25      	ldr	r2, [pc, #148]	@ (8003314 <TIM_Base_SetConfig+0xcc>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d00f      	beq.n	80032a2 <TIM_Base_SetConfig+0x5a>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a24      	ldr	r2, [pc, #144]	@ (8003318 <TIM_Base_SetConfig+0xd0>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d00b      	beq.n	80032a2 <TIM_Base_SetConfig+0x5a>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a23      	ldr	r2, [pc, #140]	@ (800331c <TIM_Base_SetConfig+0xd4>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d007      	beq.n	80032a2 <TIM_Base_SetConfig+0x5a>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a22      	ldr	r2, [pc, #136]	@ (8003320 <TIM_Base_SetConfig+0xd8>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d003      	beq.n	80032a2 <TIM_Base_SetConfig+0x5a>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a21      	ldr	r2, [pc, #132]	@ (8003324 <TIM_Base_SetConfig+0xdc>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d108      	bne.n	80032b4 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	4a20      	ldr	r2, [pc, #128]	@ (8003328 <TIM_Base_SetConfig+0xe0>)
 80032a6:	4013      	ands	r3, r2
 80032a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	68fa      	ldr	r2, [r7, #12]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2280      	movs	r2, #128	@ 0x80
 80032b8:	4393      	bics	r3, r2
 80032ba:	001a      	movs	r2, r3
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	695b      	ldr	r3, [r3, #20]
 80032c0:	4313      	orrs	r3, r2
 80032c2:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	689a      	ldr	r2, [r3, #8]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a0f      	ldr	r2, [pc, #60]	@ (8003314 <TIM_Base_SetConfig+0xcc>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d007      	beq.n	80032ec <TIM_Base_SetConfig+0xa4>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	4a10      	ldr	r2, [pc, #64]	@ (8003320 <TIM_Base_SetConfig+0xd8>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d003      	beq.n	80032ec <TIM_Base_SetConfig+0xa4>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	4a0f      	ldr	r2, [pc, #60]	@ (8003324 <TIM_Base_SetConfig+0xdc>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d103      	bne.n	80032f4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	691a      	ldr	r2, [r3, #16]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	2204      	movs	r2, #4
 80032fa:	431a      	orrs	r2, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2201      	movs	r2, #1
 8003304:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	68fa      	ldr	r2, [r7, #12]
 800330a:	601a      	str	r2, [r3, #0]
}
 800330c:	46c0      	nop			@ (mov r8, r8)
 800330e:	46bd      	mov	sp, r7
 8003310:	b004      	add	sp, #16
 8003312:	bd80      	pop	{r7, pc}
 8003314:	40012c00 	.word	0x40012c00
 8003318:	40000400 	.word	0x40000400
 800331c:	40002000 	.word	0x40002000
 8003320:	40014400 	.word	0x40014400
 8003324:	40014800 	.word	0x40014800
 8003328:	fffffcff 	.word	0xfffffcff

0800332c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b086      	sub	sp, #24
 8003330:	af00      	add	r7, sp, #0
 8003332:	60f8      	str	r0, [r7, #12]
 8003334:	60b9      	str	r1, [r7, #8]
 8003336:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6a1b      	ldr	r3, [r3, #32]
 800333c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6a1b      	ldr	r3, [r3, #32]
 8003342:	2201      	movs	r2, #1
 8003344:	4393      	bics	r3, r2
 8003346:	001a      	movs	r2, r3
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	699b      	ldr	r3, [r3, #24]
 8003350:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	22f0      	movs	r2, #240	@ 0xf0
 8003356:	4393      	bics	r3, r2
 8003358:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	011b      	lsls	r3, r3, #4
 800335e:	693a      	ldr	r2, [r7, #16]
 8003360:	4313      	orrs	r3, r2
 8003362:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	220a      	movs	r2, #10
 8003368:	4393      	bics	r3, r2
 800336a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800336c:	697a      	ldr	r2, [r7, #20]
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	4313      	orrs	r3, r2
 8003372:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	693a      	ldr	r2, [r7, #16]
 8003378:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	697a      	ldr	r2, [r7, #20]
 800337e:	621a      	str	r2, [r3, #32]
}
 8003380:	46c0      	nop			@ (mov r8, r8)
 8003382:	46bd      	mov	sp, r7
 8003384:	b006      	add	sp, #24
 8003386:	bd80      	pop	{r7, pc}

08003388 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b086      	sub	sp, #24
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	6a1b      	ldr	r3, [r3, #32]
 8003398:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	6a1b      	ldr	r3, [r3, #32]
 800339e:	2210      	movs	r2, #16
 80033a0:	4393      	bics	r3, r2
 80033a2:	001a      	movs	r2, r3
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	699b      	ldr	r3, [r3, #24]
 80033ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	4a0d      	ldr	r2, [pc, #52]	@ (80033e8 <TIM_TI2_ConfigInputStage+0x60>)
 80033b2:	4013      	ands	r3, r2
 80033b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	031b      	lsls	r3, r3, #12
 80033ba:	693a      	ldr	r2, [r7, #16]
 80033bc:	4313      	orrs	r3, r2
 80033be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	22a0      	movs	r2, #160	@ 0xa0
 80033c4:	4393      	bics	r3, r2
 80033c6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	011b      	lsls	r3, r3, #4
 80033cc:	697a      	ldr	r2, [r7, #20]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	693a      	ldr	r2, [r7, #16]
 80033d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	697a      	ldr	r2, [r7, #20]
 80033dc:	621a      	str	r2, [r3, #32]
}
 80033de:	46c0      	nop			@ (mov r8, r8)
 80033e0:	46bd      	mov	sp, r7
 80033e2:	b006      	add	sp, #24
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	46c0      	nop			@ (mov r8, r8)
 80033e8:	ffff0fff 	.word	0xffff0fff

080033ec <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	4a08      	ldr	r2, [pc, #32]	@ (8003420 <TIM_ITRx_SetConfig+0x34>)
 8003400:	4013      	ands	r3, r2
 8003402:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003404:	683a      	ldr	r2, [r7, #0]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	4313      	orrs	r3, r2
 800340a:	2207      	movs	r2, #7
 800340c:	4313      	orrs	r3, r2
 800340e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	68fa      	ldr	r2, [r7, #12]
 8003414:	609a      	str	r2, [r3, #8]
}
 8003416:	46c0      	nop			@ (mov r8, r8)
 8003418:	46bd      	mov	sp, r7
 800341a:	b004      	add	sp, #16
 800341c:	bd80      	pop	{r7, pc}
 800341e:	46c0      	nop			@ (mov r8, r8)
 8003420:	ffcfff8f 	.word	0xffcfff8f

08003424 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b086      	sub	sp, #24
 8003428:	af00      	add	r7, sp, #0
 800342a:	60f8      	str	r0, [r7, #12]
 800342c:	60b9      	str	r1, [r7, #8]
 800342e:	607a      	str	r2, [r7, #4]
 8003430:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	4a09      	ldr	r2, [pc, #36]	@ (8003460 <TIM_ETR_SetConfig+0x3c>)
 800343c:	4013      	ands	r3, r2
 800343e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	021a      	lsls	r2, r3, #8
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	431a      	orrs	r2, r3
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	4313      	orrs	r3, r2
 800344c:	697a      	ldr	r2, [r7, #20]
 800344e:	4313      	orrs	r3, r2
 8003450:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	697a      	ldr	r2, [r7, #20]
 8003456:	609a      	str	r2, [r3, #8]
}
 8003458:	46c0      	nop			@ (mov r8, r8)
 800345a:	46bd      	mov	sp, r7
 800345c:	b006      	add	sp, #24
 800345e:	bd80      	pop	{r7, pc}
 8003460:	ffff00ff 	.word	0xffff00ff

08003464 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b084      	sub	sp, #16
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	223c      	movs	r2, #60	@ 0x3c
 8003472:	5c9b      	ldrb	r3, [r3, r2]
 8003474:	2b01      	cmp	r3, #1
 8003476:	d101      	bne.n	800347c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003478:	2302      	movs	r3, #2
 800347a:	e04a      	b.n	8003512 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	223c      	movs	r2, #60	@ 0x3c
 8003480:	2101      	movs	r1, #1
 8003482:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	223d      	movs	r2, #61	@ 0x3d
 8003488:	2102      	movs	r1, #2
 800348a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a1e      	ldr	r2, [pc, #120]	@ (800351c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d108      	bne.n	80034b8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	4a1d      	ldr	r2, [pc, #116]	@ (8003520 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80034aa:	4013      	ands	r3, r2
 80034ac:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	68fa      	ldr	r2, [r7, #12]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2270      	movs	r2, #112	@ 0x70
 80034bc:	4393      	bics	r3, r2
 80034be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68fa      	ldr	r2, [r7, #12]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	68fa      	ldr	r2, [r7, #12]
 80034d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a11      	ldr	r2, [pc, #68]	@ (800351c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d004      	beq.n	80034e6 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a10      	ldr	r2, [pc, #64]	@ (8003524 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d10c      	bne.n	8003500 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	2280      	movs	r2, #128	@ 0x80
 80034ea:	4393      	bics	r3, r2
 80034ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	68ba      	ldr	r2, [r7, #8]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	68ba      	ldr	r2, [r7, #8]
 80034fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	223d      	movs	r2, #61	@ 0x3d
 8003504:	2101      	movs	r1, #1
 8003506:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	223c      	movs	r2, #60	@ 0x3c
 800350c:	2100      	movs	r1, #0
 800350e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003510:	2300      	movs	r3, #0
}
 8003512:	0018      	movs	r0, r3
 8003514:	46bd      	mov	sp, r7
 8003516:	b004      	add	sp, #16
 8003518:	bd80      	pop	{r7, pc}
 800351a:	46c0      	nop			@ (mov r8, r8)
 800351c:	40012c00 	.word	0x40012c00
 8003520:	ff0fffff 	.word	0xff0fffff
 8003524:	40000400 	.word	0x40000400

08003528 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b082      	sub	sp, #8
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003530:	46c0      	nop			@ (mov r8, r8)
 8003532:	46bd      	mov	sp, r7
 8003534:	b002      	add	sp, #8
 8003536:	bd80      	pop	{r7, pc}

08003538 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b082      	sub	sp, #8
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003540:	46c0      	nop			@ (mov r8, r8)
 8003542:	46bd      	mov	sp, r7
 8003544:	b002      	add	sp, #8
 8003546:	bd80      	pop	{r7, pc}

08003548 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b082      	sub	sp, #8
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003550:	46c0      	nop			@ (mov r8, r8)
 8003552:	46bd      	mov	sp, r7
 8003554:	b002      	add	sp, #8
 8003556:	bd80      	pop	{r7, pc}

08003558 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b082      	sub	sp, #8
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d101      	bne.n	800356a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e046      	b.n	80035f8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2288      	movs	r2, #136	@ 0x88
 800356e:	589b      	ldr	r3, [r3, r2]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d107      	bne.n	8003584 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2284      	movs	r2, #132	@ 0x84
 8003578:	2100      	movs	r1, #0
 800357a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	0018      	movs	r0, r3
 8003580:	f7fd fc1a 	bl	8000db8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2288      	movs	r2, #136	@ 0x88
 8003588:	2124      	movs	r1, #36	@ 0x24
 800358a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	2101      	movs	r1, #1
 8003598:	438a      	bics	r2, r1
 800359a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d003      	beq.n	80035ac <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	0018      	movs	r0, r3
 80035a8:	f000 fb34 	bl	8003c14 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	0018      	movs	r0, r3
 80035b0:	f000 f9b2 	bl	8003918 <UART_SetConfig>
 80035b4:	0003      	movs	r3, r0
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d101      	bne.n	80035be <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e01c      	b.n	80035f8 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	685a      	ldr	r2, [r3, #4]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	490d      	ldr	r1, [pc, #52]	@ (8003600 <HAL_UART_Init+0xa8>)
 80035ca:	400a      	ands	r2, r1
 80035cc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	689a      	ldr	r2, [r3, #8]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	212a      	movs	r1, #42	@ 0x2a
 80035da:	438a      	bics	r2, r1
 80035dc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	2101      	movs	r1, #1
 80035ea:	430a      	orrs	r2, r1
 80035ec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	0018      	movs	r0, r3
 80035f2:	f000 fbc3 	bl	8003d7c <UART_CheckIdleState>
 80035f6:	0003      	movs	r3, r0
}
 80035f8:	0018      	movs	r0, r3
 80035fa:	46bd      	mov	sp, r7
 80035fc:	b002      	add	sp, #8
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	ffffb7ff 	.word	0xffffb7ff

08003604 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b08a      	sub	sp, #40	@ 0x28
 8003608:	af02      	add	r7, sp, #8
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	603b      	str	r3, [r7, #0]
 8003610:	1dbb      	adds	r3, r7, #6
 8003612:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2288      	movs	r2, #136	@ 0x88
 8003618:	589b      	ldr	r3, [r3, r2]
 800361a:	2b20      	cmp	r3, #32
 800361c:	d000      	beq.n	8003620 <HAL_UART_Transmit+0x1c>
 800361e:	e090      	b.n	8003742 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d003      	beq.n	800362e <HAL_UART_Transmit+0x2a>
 8003626:	1dbb      	adds	r3, r7, #6
 8003628:	881b      	ldrh	r3, [r3, #0]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d101      	bne.n	8003632 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e088      	b.n	8003744 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	689a      	ldr	r2, [r3, #8]
 8003636:	2380      	movs	r3, #128	@ 0x80
 8003638:	015b      	lsls	r3, r3, #5
 800363a:	429a      	cmp	r2, r3
 800363c:	d109      	bne.n	8003652 <HAL_UART_Transmit+0x4e>
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	691b      	ldr	r3, [r3, #16]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d105      	bne.n	8003652 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	2201      	movs	r2, #1
 800364a:	4013      	ands	r3, r2
 800364c:	d001      	beq.n	8003652 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e078      	b.n	8003744 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2290      	movs	r2, #144	@ 0x90
 8003656:	2100      	movs	r1, #0
 8003658:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2288      	movs	r2, #136	@ 0x88
 800365e:	2121      	movs	r1, #33	@ 0x21
 8003660:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003662:	f7fd fd27 	bl	80010b4 <HAL_GetTick>
 8003666:	0003      	movs	r3, r0
 8003668:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	1dba      	adds	r2, r7, #6
 800366e:	2154      	movs	r1, #84	@ 0x54
 8003670:	8812      	ldrh	r2, [r2, #0]
 8003672:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	1dba      	adds	r2, r7, #6
 8003678:	2156      	movs	r1, #86	@ 0x56
 800367a:	8812      	ldrh	r2, [r2, #0]
 800367c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	689a      	ldr	r2, [r3, #8]
 8003682:	2380      	movs	r3, #128	@ 0x80
 8003684:	015b      	lsls	r3, r3, #5
 8003686:	429a      	cmp	r2, r3
 8003688:	d108      	bne.n	800369c <HAL_UART_Transmit+0x98>
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	691b      	ldr	r3, [r3, #16]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d104      	bne.n	800369c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8003692:	2300      	movs	r3, #0
 8003694:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	61bb      	str	r3, [r7, #24]
 800369a:	e003      	b.n	80036a4 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80036a0:	2300      	movs	r3, #0
 80036a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80036a4:	e030      	b.n	8003708 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80036a6:	697a      	ldr	r2, [r7, #20]
 80036a8:	68f8      	ldr	r0, [r7, #12]
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	9300      	str	r3, [sp, #0]
 80036ae:	0013      	movs	r3, r2
 80036b0:	2200      	movs	r2, #0
 80036b2:	2180      	movs	r1, #128	@ 0x80
 80036b4:	f000 fc0c 	bl	8003ed0 <UART_WaitOnFlagUntilTimeout>
 80036b8:	1e03      	subs	r3, r0, #0
 80036ba:	d005      	beq.n	80036c8 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2288      	movs	r2, #136	@ 0x88
 80036c0:	2120      	movs	r1, #32
 80036c2:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80036c4:	2303      	movs	r3, #3
 80036c6:	e03d      	b.n	8003744 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d10b      	bne.n	80036e6 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80036ce:	69bb      	ldr	r3, [r7, #24]
 80036d0:	881b      	ldrh	r3, [r3, #0]
 80036d2:	001a      	movs	r2, r3
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	05d2      	lsls	r2, r2, #23
 80036da:	0dd2      	lsrs	r2, r2, #23
 80036dc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80036de:	69bb      	ldr	r3, [r7, #24]
 80036e0:	3302      	adds	r3, #2
 80036e2:	61bb      	str	r3, [r7, #24]
 80036e4:	e007      	b.n	80036f6 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	781a      	ldrb	r2, [r3, #0]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	3301      	adds	r3, #1
 80036f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2256      	movs	r2, #86	@ 0x56
 80036fa:	5a9b      	ldrh	r3, [r3, r2]
 80036fc:	b29b      	uxth	r3, r3
 80036fe:	3b01      	subs	r3, #1
 8003700:	b299      	uxth	r1, r3
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2256      	movs	r2, #86	@ 0x56
 8003706:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2256      	movs	r2, #86	@ 0x56
 800370c:	5a9b      	ldrh	r3, [r3, r2]
 800370e:	b29b      	uxth	r3, r3
 8003710:	2b00      	cmp	r3, #0
 8003712:	d1c8      	bne.n	80036a6 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003714:	697a      	ldr	r2, [r7, #20]
 8003716:	68f8      	ldr	r0, [r7, #12]
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	9300      	str	r3, [sp, #0]
 800371c:	0013      	movs	r3, r2
 800371e:	2200      	movs	r2, #0
 8003720:	2140      	movs	r1, #64	@ 0x40
 8003722:	f000 fbd5 	bl	8003ed0 <UART_WaitOnFlagUntilTimeout>
 8003726:	1e03      	subs	r3, r0, #0
 8003728:	d005      	beq.n	8003736 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2288      	movs	r2, #136	@ 0x88
 800372e:	2120      	movs	r1, #32
 8003730:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8003732:	2303      	movs	r3, #3
 8003734:	e006      	b.n	8003744 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2288      	movs	r2, #136	@ 0x88
 800373a:	2120      	movs	r1, #32
 800373c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800373e:	2300      	movs	r3, #0
 8003740:	e000      	b.n	8003744 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8003742:	2302      	movs	r3, #2
  }
}
 8003744:	0018      	movs	r0, r3
 8003746:	46bd      	mov	sp, r7
 8003748:	b008      	add	sp, #32
 800374a:	bd80      	pop	{r7, pc}

0800374c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b08a      	sub	sp, #40	@ 0x28
 8003750:	af02      	add	r7, sp, #8
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	60b9      	str	r1, [r7, #8]
 8003756:	603b      	str	r3, [r7, #0]
 8003758:	1dbb      	adds	r3, r7, #6
 800375a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	228c      	movs	r2, #140	@ 0x8c
 8003760:	589b      	ldr	r3, [r3, r2]
 8003762:	2b20      	cmp	r3, #32
 8003764:	d000      	beq.n	8003768 <HAL_UART_Receive+0x1c>
 8003766:	e0d0      	b.n	800390a <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d003      	beq.n	8003776 <HAL_UART_Receive+0x2a>
 800376e:	1dbb      	adds	r3, r7, #6
 8003770:	881b      	ldrh	r3, [r3, #0]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d101      	bne.n	800377a <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e0c8      	b.n	800390c <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	689a      	ldr	r2, [r3, #8]
 800377e:	2380      	movs	r3, #128	@ 0x80
 8003780:	015b      	lsls	r3, r3, #5
 8003782:	429a      	cmp	r2, r3
 8003784:	d109      	bne.n	800379a <HAL_UART_Receive+0x4e>
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d105      	bne.n	800379a <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	2201      	movs	r2, #1
 8003792:	4013      	ands	r3, r2
 8003794:	d001      	beq.n	800379a <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e0b8      	b.n	800390c <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2290      	movs	r2, #144	@ 0x90
 800379e:	2100      	movs	r1, #0
 80037a0:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	228c      	movs	r2, #140	@ 0x8c
 80037a6:	2122      	movs	r1, #34	@ 0x22
 80037a8:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2200      	movs	r2, #0
 80037ae:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80037b0:	f7fd fc80 	bl	80010b4 <HAL_GetTick>
 80037b4:	0003      	movs	r3, r0
 80037b6:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	1dba      	adds	r2, r7, #6
 80037bc:	215c      	movs	r1, #92	@ 0x5c
 80037be:	8812      	ldrh	r2, [r2, #0]
 80037c0:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	1dba      	adds	r2, r7, #6
 80037c6:	215e      	movs	r1, #94	@ 0x5e
 80037c8:	8812      	ldrh	r2, [r2, #0]
 80037ca:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	689a      	ldr	r2, [r3, #8]
 80037d0:	2380      	movs	r3, #128	@ 0x80
 80037d2:	015b      	lsls	r3, r3, #5
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d10d      	bne.n	80037f4 <HAL_UART_Receive+0xa8>
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	691b      	ldr	r3, [r3, #16]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d104      	bne.n	80037ea <HAL_UART_Receive+0x9e>
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2260      	movs	r2, #96	@ 0x60
 80037e4:	494b      	ldr	r1, [pc, #300]	@ (8003914 <HAL_UART_Receive+0x1c8>)
 80037e6:	5299      	strh	r1, [r3, r2]
 80037e8:	e02e      	b.n	8003848 <HAL_UART_Receive+0xfc>
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2260      	movs	r2, #96	@ 0x60
 80037ee:	21ff      	movs	r1, #255	@ 0xff
 80037f0:	5299      	strh	r1, [r3, r2]
 80037f2:	e029      	b.n	8003848 <HAL_UART_Receive+0xfc>
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d10d      	bne.n	8003818 <HAL_UART_Receive+0xcc>
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	691b      	ldr	r3, [r3, #16]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d104      	bne.n	800380e <HAL_UART_Receive+0xc2>
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2260      	movs	r2, #96	@ 0x60
 8003808:	21ff      	movs	r1, #255	@ 0xff
 800380a:	5299      	strh	r1, [r3, r2]
 800380c:	e01c      	b.n	8003848 <HAL_UART_Receive+0xfc>
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2260      	movs	r2, #96	@ 0x60
 8003812:	217f      	movs	r1, #127	@ 0x7f
 8003814:	5299      	strh	r1, [r3, r2]
 8003816:	e017      	b.n	8003848 <HAL_UART_Receive+0xfc>
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	689a      	ldr	r2, [r3, #8]
 800381c:	2380      	movs	r3, #128	@ 0x80
 800381e:	055b      	lsls	r3, r3, #21
 8003820:	429a      	cmp	r2, r3
 8003822:	d10d      	bne.n	8003840 <HAL_UART_Receive+0xf4>
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	691b      	ldr	r3, [r3, #16]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d104      	bne.n	8003836 <HAL_UART_Receive+0xea>
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2260      	movs	r2, #96	@ 0x60
 8003830:	217f      	movs	r1, #127	@ 0x7f
 8003832:	5299      	strh	r1, [r3, r2]
 8003834:	e008      	b.n	8003848 <HAL_UART_Receive+0xfc>
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2260      	movs	r2, #96	@ 0x60
 800383a:	213f      	movs	r1, #63	@ 0x3f
 800383c:	5299      	strh	r1, [r3, r2]
 800383e:	e003      	b.n	8003848 <HAL_UART_Receive+0xfc>
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2260      	movs	r2, #96	@ 0x60
 8003844:	2100      	movs	r1, #0
 8003846:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8003848:	2312      	movs	r3, #18
 800384a:	18fb      	adds	r3, r7, r3
 800384c:	68fa      	ldr	r2, [r7, #12]
 800384e:	2160      	movs	r1, #96	@ 0x60
 8003850:	5a52      	ldrh	r2, [r2, r1]
 8003852:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	689a      	ldr	r2, [r3, #8]
 8003858:	2380      	movs	r3, #128	@ 0x80
 800385a:	015b      	lsls	r3, r3, #5
 800385c:	429a      	cmp	r2, r3
 800385e:	d108      	bne.n	8003872 <HAL_UART_Receive+0x126>
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	691b      	ldr	r3, [r3, #16]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d104      	bne.n	8003872 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8003868:	2300      	movs	r3, #0
 800386a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	61bb      	str	r3, [r7, #24]
 8003870:	e003      	b.n	800387a <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003876:	2300      	movs	r3, #0
 8003878:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800387a:	e03a      	b.n	80038f2 <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800387c:	697a      	ldr	r2, [r7, #20]
 800387e:	68f8      	ldr	r0, [r7, #12]
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	9300      	str	r3, [sp, #0]
 8003884:	0013      	movs	r3, r2
 8003886:	2200      	movs	r2, #0
 8003888:	2120      	movs	r1, #32
 800388a:	f000 fb21 	bl	8003ed0 <UART_WaitOnFlagUntilTimeout>
 800388e:	1e03      	subs	r3, r0, #0
 8003890:	d005      	beq.n	800389e <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	228c      	movs	r2, #140	@ 0x8c
 8003896:	2120      	movs	r1, #32
 8003898:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800389a:	2303      	movs	r3, #3
 800389c:	e036      	b.n	800390c <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d10e      	bne.n	80038c2 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	2212      	movs	r2, #18
 80038ae:	18ba      	adds	r2, r7, r2
 80038b0:	8812      	ldrh	r2, [r2, #0]
 80038b2:	4013      	ands	r3, r2
 80038b4:	b29a      	uxth	r2, r3
 80038b6:	69bb      	ldr	r3, [r7, #24]
 80038b8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80038ba:	69bb      	ldr	r3, [r7, #24]
 80038bc:	3302      	adds	r3, #2
 80038be:	61bb      	str	r3, [r7, #24]
 80038c0:	e00e      	b.n	80038e0 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	2212      	movs	r2, #18
 80038cc:	18ba      	adds	r2, r7, r2
 80038ce:	8812      	ldrh	r2, [r2, #0]
 80038d0:	b2d2      	uxtb	r2, r2
 80038d2:	4013      	ands	r3, r2
 80038d4:	b2da      	uxtb	r2, r3
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	3301      	adds	r3, #1
 80038de:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	225e      	movs	r2, #94	@ 0x5e
 80038e4:	5a9b      	ldrh	r3, [r3, r2]
 80038e6:	b29b      	uxth	r3, r3
 80038e8:	3b01      	subs	r3, #1
 80038ea:	b299      	uxth	r1, r3
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	225e      	movs	r2, #94	@ 0x5e
 80038f0:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	225e      	movs	r2, #94	@ 0x5e
 80038f6:	5a9b      	ldrh	r3, [r3, r2]
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d1be      	bne.n	800387c <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	228c      	movs	r2, #140	@ 0x8c
 8003902:	2120      	movs	r1, #32
 8003904:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003906:	2300      	movs	r3, #0
 8003908:	e000      	b.n	800390c <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 800390a:	2302      	movs	r3, #2
  }
}
 800390c:	0018      	movs	r0, r3
 800390e:	46bd      	mov	sp, r7
 8003910:	b008      	add	sp, #32
 8003912:	bd80      	pop	{r7, pc}
 8003914:	000001ff 	.word	0x000001ff

08003918 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b088      	sub	sp, #32
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003920:	231e      	movs	r3, #30
 8003922:	18fb      	adds	r3, r7, r3
 8003924:	2200      	movs	r2, #0
 8003926:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	689a      	ldr	r2, [r3, #8]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	691b      	ldr	r3, [r3, #16]
 8003930:	431a      	orrs	r2, r3
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	695b      	ldr	r3, [r3, #20]
 8003936:	431a      	orrs	r2, r3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	69db      	ldr	r3, [r3, #28]
 800393c:	4313      	orrs	r3, r2
 800393e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4aab      	ldr	r2, [pc, #684]	@ (8003bf4 <UART_SetConfig+0x2dc>)
 8003948:	4013      	ands	r3, r2
 800394a:	0019      	movs	r1, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	697a      	ldr	r2, [r7, #20]
 8003952:	430a      	orrs	r2, r1
 8003954:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	4aa6      	ldr	r2, [pc, #664]	@ (8003bf8 <UART_SetConfig+0x2e0>)
 800395e:	4013      	ands	r3, r2
 8003960:	0019      	movs	r1, r3
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	68da      	ldr	r2, [r3, #12]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	430a      	orrs	r2, r1
 800396c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	699b      	ldr	r3, [r3, #24]
 8003972:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a1b      	ldr	r3, [r3, #32]
 8003978:	697a      	ldr	r2, [r7, #20]
 800397a:	4313      	orrs	r3, r2
 800397c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	4a9d      	ldr	r2, [pc, #628]	@ (8003bfc <UART_SetConfig+0x2e4>)
 8003986:	4013      	ands	r3, r2
 8003988:	0019      	movs	r1, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	697a      	ldr	r2, [r7, #20]
 8003990:	430a      	orrs	r2, r1
 8003992:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800399a:	220f      	movs	r2, #15
 800399c:	4393      	bics	r3, r2
 800399e:	0019      	movs	r1, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	430a      	orrs	r2, r1
 80039aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a93      	ldr	r2, [pc, #588]	@ (8003c00 <UART_SetConfig+0x2e8>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d127      	bne.n	8003a06 <UART_SetConfig+0xee>
 80039b6:	4b93      	ldr	r3, [pc, #588]	@ (8003c04 <UART_SetConfig+0x2ec>)
 80039b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ba:	2203      	movs	r2, #3
 80039bc:	4013      	ands	r3, r2
 80039be:	2b03      	cmp	r3, #3
 80039c0:	d017      	beq.n	80039f2 <UART_SetConfig+0xda>
 80039c2:	d81b      	bhi.n	80039fc <UART_SetConfig+0xe4>
 80039c4:	2b02      	cmp	r3, #2
 80039c6:	d00a      	beq.n	80039de <UART_SetConfig+0xc6>
 80039c8:	d818      	bhi.n	80039fc <UART_SetConfig+0xe4>
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d002      	beq.n	80039d4 <UART_SetConfig+0xbc>
 80039ce:	2b01      	cmp	r3, #1
 80039d0:	d00a      	beq.n	80039e8 <UART_SetConfig+0xd0>
 80039d2:	e013      	b.n	80039fc <UART_SetConfig+0xe4>
 80039d4:	231f      	movs	r3, #31
 80039d6:	18fb      	adds	r3, r7, r3
 80039d8:	2200      	movs	r2, #0
 80039da:	701a      	strb	r2, [r3, #0]
 80039dc:	e021      	b.n	8003a22 <UART_SetConfig+0x10a>
 80039de:	231f      	movs	r3, #31
 80039e0:	18fb      	adds	r3, r7, r3
 80039e2:	2202      	movs	r2, #2
 80039e4:	701a      	strb	r2, [r3, #0]
 80039e6:	e01c      	b.n	8003a22 <UART_SetConfig+0x10a>
 80039e8:	231f      	movs	r3, #31
 80039ea:	18fb      	adds	r3, r7, r3
 80039ec:	2204      	movs	r2, #4
 80039ee:	701a      	strb	r2, [r3, #0]
 80039f0:	e017      	b.n	8003a22 <UART_SetConfig+0x10a>
 80039f2:	231f      	movs	r3, #31
 80039f4:	18fb      	adds	r3, r7, r3
 80039f6:	2208      	movs	r2, #8
 80039f8:	701a      	strb	r2, [r3, #0]
 80039fa:	e012      	b.n	8003a22 <UART_SetConfig+0x10a>
 80039fc:	231f      	movs	r3, #31
 80039fe:	18fb      	adds	r3, r7, r3
 8003a00:	2210      	movs	r2, #16
 8003a02:	701a      	strb	r2, [r3, #0]
 8003a04:	e00d      	b.n	8003a22 <UART_SetConfig+0x10a>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a7f      	ldr	r2, [pc, #508]	@ (8003c08 <UART_SetConfig+0x2f0>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d104      	bne.n	8003a1a <UART_SetConfig+0x102>
 8003a10:	231f      	movs	r3, #31
 8003a12:	18fb      	adds	r3, r7, r3
 8003a14:	2200      	movs	r2, #0
 8003a16:	701a      	strb	r2, [r3, #0]
 8003a18:	e003      	b.n	8003a22 <UART_SetConfig+0x10a>
 8003a1a:	231f      	movs	r3, #31
 8003a1c:	18fb      	adds	r3, r7, r3
 8003a1e:	2210      	movs	r2, #16
 8003a20:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	69da      	ldr	r2, [r3, #28]
 8003a26:	2380      	movs	r3, #128	@ 0x80
 8003a28:	021b      	lsls	r3, r3, #8
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	d000      	beq.n	8003a30 <UART_SetConfig+0x118>
 8003a2e:	e06f      	b.n	8003b10 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8003a30:	231f      	movs	r3, #31
 8003a32:	18fb      	adds	r3, r7, r3
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	2b08      	cmp	r3, #8
 8003a38:	d01f      	beq.n	8003a7a <UART_SetConfig+0x162>
 8003a3a:	dc22      	bgt.n	8003a82 <UART_SetConfig+0x16a>
 8003a3c:	2b04      	cmp	r3, #4
 8003a3e:	d017      	beq.n	8003a70 <UART_SetConfig+0x158>
 8003a40:	dc1f      	bgt.n	8003a82 <UART_SetConfig+0x16a>
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d002      	beq.n	8003a4c <UART_SetConfig+0x134>
 8003a46:	2b02      	cmp	r3, #2
 8003a48:	d005      	beq.n	8003a56 <UART_SetConfig+0x13e>
 8003a4a:	e01a      	b.n	8003a82 <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a4c:	f7fe ffe0 	bl	8002a10 <HAL_RCC_GetPCLK1Freq>
 8003a50:	0003      	movs	r3, r0
 8003a52:	61bb      	str	r3, [r7, #24]
        break;
 8003a54:	e01c      	b.n	8003a90 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8003a56:	4b6b      	ldr	r3, [pc, #428]	@ (8003c04 <UART_SetConfig+0x2ec>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	095b      	lsrs	r3, r3, #5
 8003a5c:	2207      	movs	r2, #7
 8003a5e:	4013      	ands	r3, r2
 8003a60:	3301      	adds	r3, #1
 8003a62:	0019      	movs	r1, r3
 8003a64:	4869      	ldr	r0, [pc, #420]	@ (8003c0c <UART_SetConfig+0x2f4>)
 8003a66:	f7fc fb61 	bl	800012c <__udivsi3>
 8003a6a:	0003      	movs	r3, r0
 8003a6c:	61bb      	str	r3, [r7, #24]
        break;
 8003a6e:	e00f      	b.n	8003a90 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a70:	f7fe ff70 	bl	8002954 <HAL_RCC_GetSysClockFreq>
 8003a74:	0003      	movs	r3, r0
 8003a76:	61bb      	str	r3, [r7, #24]
        break;
 8003a78:	e00a      	b.n	8003a90 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a7a:	2380      	movs	r3, #128	@ 0x80
 8003a7c:	021b      	lsls	r3, r3, #8
 8003a7e:	61bb      	str	r3, [r7, #24]
        break;
 8003a80:	e006      	b.n	8003a90 <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 8003a82:	2300      	movs	r3, #0
 8003a84:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003a86:	231e      	movs	r3, #30
 8003a88:	18fb      	adds	r3, r7, r3
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	701a      	strb	r2, [r3, #0]
        break;
 8003a8e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003a90:	69bb      	ldr	r3, [r7, #24]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d100      	bne.n	8003a98 <UART_SetConfig+0x180>
 8003a96:	e097      	b.n	8003bc8 <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a9c:	4b5c      	ldr	r3, [pc, #368]	@ (8003c10 <UART_SetConfig+0x2f8>)
 8003a9e:	0052      	lsls	r2, r2, #1
 8003aa0:	5ad3      	ldrh	r3, [r2, r3]
 8003aa2:	0019      	movs	r1, r3
 8003aa4:	69b8      	ldr	r0, [r7, #24]
 8003aa6:	f7fc fb41 	bl	800012c <__udivsi3>
 8003aaa:	0003      	movs	r3, r0
 8003aac:	005a      	lsls	r2, r3, #1
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	085b      	lsrs	r3, r3, #1
 8003ab4:	18d2      	adds	r2, r2, r3
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	0019      	movs	r1, r3
 8003abc:	0010      	movs	r0, r2
 8003abe:	f7fc fb35 	bl	800012c <__udivsi3>
 8003ac2:	0003      	movs	r3, r0
 8003ac4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	2b0f      	cmp	r3, #15
 8003aca:	d91c      	bls.n	8003b06 <UART_SetConfig+0x1ee>
 8003acc:	693a      	ldr	r2, [r7, #16]
 8003ace:	2380      	movs	r3, #128	@ 0x80
 8003ad0:	025b      	lsls	r3, r3, #9
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d217      	bcs.n	8003b06 <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	b29a      	uxth	r2, r3
 8003ada:	200e      	movs	r0, #14
 8003adc:	183b      	adds	r3, r7, r0
 8003ade:	210f      	movs	r1, #15
 8003ae0:	438a      	bics	r2, r1
 8003ae2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	085b      	lsrs	r3, r3, #1
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	2207      	movs	r2, #7
 8003aec:	4013      	ands	r3, r2
 8003aee:	b299      	uxth	r1, r3
 8003af0:	183b      	adds	r3, r7, r0
 8003af2:	183a      	adds	r2, r7, r0
 8003af4:	8812      	ldrh	r2, [r2, #0]
 8003af6:	430a      	orrs	r2, r1
 8003af8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	183a      	adds	r2, r7, r0
 8003b00:	8812      	ldrh	r2, [r2, #0]
 8003b02:	60da      	str	r2, [r3, #12]
 8003b04:	e060      	b.n	8003bc8 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8003b06:	231e      	movs	r3, #30
 8003b08:	18fb      	adds	r3, r7, r3
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	701a      	strb	r2, [r3, #0]
 8003b0e:	e05b      	b.n	8003bc8 <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003b10:	231f      	movs	r3, #31
 8003b12:	18fb      	adds	r3, r7, r3
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	2b08      	cmp	r3, #8
 8003b18:	d01f      	beq.n	8003b5a <UART_SetConfig+0x242>
 8003b1a:	dc22      	bgt.n	8003b62 <UART_SetConfig+0x24a>
 8003b1c:	2b04      	cmp	r3, #4
 8003b1e:	d017      	beq.n	8003b50 <UART_SetConfig+0x238>
 8003b20:	dc1f      	bgt.n	8003b62 <UART_SetConfig+0x24a>
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d002      	beq.n	8003b2c <UART_SetConfig+0x214>
 8003b26:	2b02      	cmp	r3, #2
 8003b28:	d005      	beq.n	8003b36 <UART_SetConfig+0x21e>
 8003b2a:	e01a      	b.n	8003b62 <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b2c:	f7fe ff70 	bl	8002a10 <HAL_RCC_GetPCLK1Freq>
 8003b30:	0003      	movs	r3, r0
 8003b32:	61bb      	str	r3, [r7, #24]
        break;
 8003b34:	e01c      	b.n	8003b70 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8003b36:	4b33      	ldr	r3, [pc, #204]	@ (8003c04 <UART_SetConfig+0x2ec>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	095b      	lsrs	r3, r3, #5
 8003b3c:	2207      	movs	r2, #7
 8003b3e:	4013      	ands	r3, r2
 8003b40:	3301      	adds	r3, #1
 8003b42:	0019      	movs	r1, r3
 8003b44:	4831      	ldr	r0, [pc, #196]	@ (8003c0c <UART_SetConfig+0x2f4>)
 8003b46:	f7fc faf1 	bl	800012c <__udivsi3>
 8003b4a:	0003      	movs	r3, r0
 8003b4c:	61bb      	str	r3, [r7, #24]
        break;
 8003b4e:	e00f      	b.n	8003b70 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b50:	f7fe ff00 	bl	8002954 <HAL_RCC_GetSysClockFreq>
 8003b54:	0003      	movs	r3, r0
 8003b56:	61bb      	str	r3, [r7, #24]
        break;
 8003b58:	e00a      	b.n	8003b70 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b5a:	2380      	movs	r3, #128	@ 0x80
 8003b5c:	021b      	lsls	r3, r3, #8
 8003b5e:	61bb      	str	r3, [r7, #24]
        break;
 8003b60:	e006      	b.n	8003b70 <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 8003b62:	2300      	movs	r3, #0
 8003b64:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003b66:	231e      	movs	r3, #30
 8003b68:	18fb      	adds	r3, r7, r3
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	701a      	strb	r2, [r3, #0]
        break;
 8003b6e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d028      	beq.n	8003bc8 <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003b7a:	4b25      	ldr	r3, [pc, #148]	@ (8003c10 <UART_SetConfig+0x2f8>)
 8003b7c:	0052      	lsls	r2, r2, #1
 8003b7e:	5ad3      	ldrh	r3, [r2, r3]
 8003b80:	0019      	movs	r1, r3
 8003b82:	69b8      	ldr	r0, [r7, #24]
 8003b84:	f7fc fad2 	bl	800012c <__udivsi3>
 8003b88:	0003      	movs	r3, r0
 8003b8a:	001a      	movs	r2, r3
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	085b      	lsrs	r3, r3, #1
 8003b92:	18d2      	adds	r2, r2, r3
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	0019      	movs	r1, r3
 8003b9a:	0010      	movs	r0, r2
 8003b9c:	f7fc fac6 	bl	800012c <__udivsi3>
 8003ba0:	0003      	movs	r3, r0
 8003ba2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	2b0f      	cmp	r3, #15
 8003ba8:	d90a      	bls.n	8003bc0 <UART_SetConfig+0x2a8>
 8003baa:	693a      	ldr	r2, [r7, #16]
 8003bac:	2380      	movs	r3, #128	@ 0x80
 8003bae:	025b      	lsls	r3, r3, #9
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d205      	bcs.n	8003bc0 <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	b29a      	uxth	r2, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	60da      	str	r2, [r3, #12]
 8003bbe:	e003      	b.n	8003bc8 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8003bc0:	231e      	movs	r3, #30
 8003bc2:	18fb      	adds	r3, r7, r3
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	226a      	movs	r2, #106	@ 0x6a
 8003bcc:	2101      	movs	r1, #1
 8003bce:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2268      	movs	r2, #104	@ 0x68
 8003bd4:	2101      	movs	r1, #1
 8003bd6:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003be4:	231e      	movs	r3, #30
 8003be6:	18fb      	adds	r3, r7, r3
 8003be8:	781b      	ldrb	r3, [r3, #0]
}
 8003bea:	0018      	movs	r0, r3
 8003bec:	46bd      	mov	sp, r7
 8003bee:	b008      	add	sp, #32
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	46c0      	nop			@ (mov r8, r8)
 8003bf4:	cfff69f3 	.word	0xcfff69f3
 8003bf8:	ffffcfff 	.word	0xffffcfff
 8003bfc:	11fff4ff 	.word	0x11fff4ff
 8003c00:	40013800 	.word	0x40013800
 8003c04:	40021000 	.word	0x40021000
 8003c08:	40004400 	.word	0x40004400
 8003c0c:	02dc6c00 	.word	0x02dc6c00
 8003c10:	08005a50 	.word	0x08005a50

08003c14 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b082      	sub	sp, #8
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c20:	2208      	movs	r2, #8
 8003c22:	4013      	ands	r3, r2
 8003c24:	d00b      	beq.n	8003c3e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	4a4a      	ldr	r2, [pc, #296]	@ (8003d58 <UART_AdvFeatureConfig+0x144>)
 8003c2e:	4013      	ands	r3, r2
 8003c30:	0019      	movs	r1, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	430a      	orrs	r2, r1
 8003c3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c42:	2201      	movs	r2, #1
 8003c44:	4013      	ands	r3, r2
 8003c46:	d00b      	beq.n	8003c60 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	4a43      	ldr	r2, [pc, #268]	@ (8003d5c <UART_AdvFeatureConfig+0x148>)
 8003c50:	4013      	ands	r3, r2
 8003c52:	0019      	movs	r1, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	430a      	orrs	r2, r1
 8003c5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c64:	2202      	movs	r2, #2
 8003c66:	4013      	ands	r3, r2
 8003c68:	d00b      	beq.n	8003c82 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	4a3b      	ldr	r2, [pc, #236]	@ (8003d60 <UART_AdvFeatureConfig+0x14c>)
 8003c72:	4013      	ands	r3, r2
 8003c74:	0019      	movs	r1, r3
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	430a      	orrs	r2, r1
 8003c80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c86:	2204      	movs	r2, #4
 8003c88:	4013      	ands	r3, r2
 8003c8a:	d00b      	beq.n	8003ca4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	4a34      	ldr	r2, [pc, #208]	@ (8003d64 <UART_AdvFeatureConfig+0x150>)
 8003c94:	4013      	ands	r3, r2
 8003c96:	0019      	movs	r1, r3
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	430a      	orrs	r2, r1
 8003ca2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ca8:	2210      	movs	r2, #16
 8003caa:	4013      	ands	r3, r2
 8003cac:	d00b      	beq.n	8003cc6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	4a2c      	ldr	r2, [pc, #176]	@ (8003d68 <UART_AdvFeatureConfig+0x154>)
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	0019      	movs	r1, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	430a      	orrs	r2, r1
 8003cc4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cca:	2220      	movs	r2, #32
 8003ccc:	4013      	ands	r3, r2
 8003cce:	d00b      	beq.n	8003ce8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	4a25      	ldr	r2, [pc, #148]	@ (8003d6c <UART_AdvFeatureConfig+0x158>)
 8003cd8:	4013      	ands	r3, r2
 8003cda:	0019      	movs	r1, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	430a      	orrs	r2, r1
 8003ce6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cec:	2240      	movs	r2, #64	@ 0x40
 8003cee:	4013      	ands	r3, r2
 8003cf0:	d01d      	beq.n	8003d2e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	4a1d      	ldr	r2, [pc, #116]	@ (8003d70 <UART_AdvFeatureConfig+0x15c>)
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	0019      	movs	r1, r3
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	430a      	orrs	r2, r1
 8003d08:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d0e:	2380      	movs	r3, #128	@ 0x80
 8003d10:	035b      	lsls	r3, r3, #13
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d10b      	bne.n	8003d2e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	4a15      	ldr	r2, [pc, #84]	@ (8003d74 <UART_AdvFeatureConfig+0x160>)
 8003d1e:	4013      	ands	r3, r2
 8003d20:	0019      	movs	r1, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d32:	2280      	movs	r2, #128	@ 0x80
 8003d34:	4013      	ands	r3, r2
 8003d36:	d00b      	beq.n	8003d50 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	4a0e      	ldr	r2, [pc, #56]	@ (8003d78 <UART_AdvFeatureConfig+0x164>)
 8003d40:	4013      	ands	r3, r2
 8003d42:	0019      	movs	r1, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	430a      	orrs	r2, r1
 8003d4e:	605a      	str	r2, [r3, #4]
  }
}
 8003d50:	46c0      	nop			@ (mov r8, r8)
 8003d52:	46bd      	mov	sp, r7
 8003d54:	b002      	add	sp, #8
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	ffff7fff 	.word	0xffff7fff
 8003d5c:	fffdffff 	.word	0xfffdffff
 8003d60:	fffeffff 	.word	0xfffeffff
 8003d64:	fffbffff 	.word	0xfffbffff
 8003d68:	ffffefff 	.word	0xffffefff
 8003d6c:	ffffdfff 	.word	0xffffdfff
 8003d70:	ffefffff 	.word	0xffefffff
 8003d74:	ff9fffff 	.word	0xff9fffff
 8003d78:	fff7ffff 	.word	0xfff7ffff

08003d7c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b092      	sub	sp, #72	@ 0x48
 8003d80:	af02      	add	r7, sp, #8
 8003d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2290      	movs	r2, #144	@ 0x90
 8003d88:	2100      	movs	r1, #0
 8003d8a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003d8c:	f7fd f992 	bl	80010b4 <HAL_GetTick>
 8003d90:	0003      	movs	r3, r0
 8003d92:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	2208      	movs	r2, #8
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	2b08      	cmp	r3, #8
 8003da0:	d12d      	bne.n	8003dfe <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003da2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003da4:	2280      	movs	r2, #128	@ 0x80
 8003da6:	0391      	lsls	r1, r2, #14
 8003da8:	6878      	ldr	r0, [r7, #4]
 8003daa:	4a47      	ldr	r2, [pc, #284]	@ (8003ec8 <UART_CheckIdleState+0x14c>)
 8003dac:	9200      	str	r2, [sp, #0]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f000 f88e 	bl	8003ed0 <UART_WaitOnFlagUntilTimeout>
 8003db4:	1e03      	subs	r3, r0, #0
 8003db6:	d022      	beq.n	8003dfe <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003db8:	f3ef 8310 	mrs	r3, PRIMASK
 8003dbc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003dc0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dc8:	f383 8810 	msr	PRIMASK, r3
}
 8003dcc:	46c0      	nop			@ (mov r8, r8)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	2180      	movs	r1, #128	@ 0x80
 8003dda:	438a      	bics	r2, r1
 8003ddc:	601a      	str	r2, [r3, #0]
 8003dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003de0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003de2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003de4:	f383 8810 	msr	PRIMASK, r3
}
 8003de8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2288      	movs	r2, #136	@ 0x88
 8003dee:	2120      	movs	r1, #32
 8003df0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2284      	movs	r2, #132	@ 0x84
 8003df6:	2100      	movs	r1, #0
 8003df8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e060      	b.n	8003ec0 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	2204      	movs	r2, #4
 8003e06:	4013      	ands	r3, r2
 8003e08:	2b04      	cmp	r3, #4
 8003e0a:	d146      	bne.n	8003e9a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e0e:	2280      	movs	r2, #128	@ 0x80
 8003e10:	03d1      	lsls	r1, r2, #15
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	4a2c      	ldr	r2, [pc, #176]	@ (8003ec8 <UART_CheckIdleState+0x14c>)
 8003e16:	9200      	str	r2, [sp, #0]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	f000 f859 	bl	8003ed0 <UART_WaitOnFlagUntilTimeout>
 8003e1e:	1e03      	subs	r3, r0, #0
 8003e20:	d03b      	beq.n	8003e9a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003e22:	f3ef 8310 	mrs	r3, PRIMASK
 8003e26:	60fb      	str	r3, [r7, #12]
  return(result);
 8003e28:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003e2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	f383 8810 	msr	PRIMASK, r3
}
 8003e36:	46c0      	nop			@ (mov r8, r8)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4922      	ldr	r1, [pc, #136]	@ (8003ecc <UART_CheckIdleState+0x150>)
 8003e44:	400a      	ands	r2, r1
 8003e46:	601a      	str	r2, [r3, #0]
 8003e48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e4a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	f383 8810 	msr	PRIMASK, r3
}
 8003e52:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003e54:	f3ef 8310 	mrs	r3, PRIMASK
 8003e58:	61bb      	str	r3, [r7, #24]
  return(result);
 8003e5a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e5e:	2301      	movs	r3, #1
 8003e60:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e62:	69fb      	ldr	r3, [r7, #28]
 8003e64:	f383 8810 	msr	PRIMASK, r3
}
 8003e68:	46c0      	nop			@ (mov r8, r8)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	689a      	ldr	r2, [r3, #8]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	2101      	movs	r1, #1
 8003e76:	438a      	bics	r2, r1
 8003e78:	609a      	str	r2, [r3, #8]
 8003e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e7c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e7e:	6a3b      	ldr	r3, [r7, #32]
 8003e80:	f383 8810 	msr	PRIMASK, r3
}
 8003e84:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	228c      	movs	r2, #140	@ 0x8c
 8003e8a:	2120      	movs	r1, #32
 8003e8c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2284      	movs	r2, #132	@ 0x84
 8003e92:	2100      	movs	r1, #0
 8003e94:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e012      	b.n	8003ec0 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2288      	movs	r2, #136	@ 0x88
 8003e9e:	2120      	movs	r1, #32
 8003ea0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	228c      	movs	r2, #140	@ 0x8c
 8003ea6:	2120      	movs	r1, #32
 8003ea8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2284      	movs	r2, #132	@ 0x84
 8003eba:	2100      	movs	r1, #0
 8003ebc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ebe:	2300      	movs	r3, #0
}
 8003ec0:	0018      	movs	r0, r3
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	b010      	add	sp, #64	@ 0x40
 8003ec6:	bd80      	pop	{r7, pc}
 8003ec8:	01ffffff 	.word	0x01ffffff
 8003ecc:	fffffedf 	.word	0xfffffedf

08003ed0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	60f8      	str	r0, [r7, #12]
 8003ed8:	60b9      	str	r1, [r7, #8]
 8003eda:	603b      	str	r3, [r7, #0]
 8003edc:	1dfb      	adds	r3, r7, #7
 8003ede:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ee0:	e051      	b.n	8003f86 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ee2:	69bb      	ldr	r3, [r7, #24]
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	d04e      	beq.n	8003f86 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ee8:	f7fd f8e4 	bl	80010b4 <HAL_GetTick>
 8003eec:	0002      	movs	r2, r0
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	69ba      	ldr	r2, [r7, #24]
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d302      	bcc.n	8003efe <UART_WaitOnFlagUntilTimeout+0x2e>
 8003ef8:	69bb      	ldr	r3, [r7, #24]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d101      	bne.n	8003f02 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e051      	b.n	8003fa6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	2204      	movs	r2, #4
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	d03b      	beq.n	8003f86 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	2b80      	cmp	r3, #128	@ 0x80
 8003f12:	d038      	beq.n	8003f86 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	2b40      	cmp	r3, #64	@ 0x40
 8003f18:	d035      	beq.n	8003f86 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	69db      	ldr	r3, [r3, #28]
 8003f20:	2208      	movs	r2, #8
 8003f22:	4013      	ands	r3, r2
 8003f24:	2b08      	cmp	r3, #8
 8003f26:	d111      	bne.n	8003f4c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	2208      	movs	r2, #8
 8003f2e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	0018      	movs	r0, r3
 8003f34:	f000 f83c 	bl	8003fb0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2290      	movs	r2, #144	@ 0x90
 8003f3c:	2108      	movs	r1, #8
 8003f3e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2284      	movs	r2, #132	@ 0x84
 8003f44:	2100      	movs	r1, #0
 8003f46:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e02c      	b.n	8003fa6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	69da      	ldr	r2, [r3, #28]
 8003f52:	2380      	movs	r3, #128	@ 0x80
 8003f54:	011b      	lsls	r3, r3, #4
 8003f56:	401a      	ands	r2, r3
 8003f58:	2380      	movs	r3, #128	@ 0x80
 8003f5a:	011b      	lsls	r3, r3, #4
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d112      	bne.n	8003f86 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	2280      	movs	r2, #128	@ 0x80
 8003f66:	0112      	lsls	r2, r2, #4
 8003f68:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	0018      	movs	r0, r3
 8003f6e:	f000 f81f 	bl	8003fb0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2290      	movs	r2, #144	@ 0x90
 8003f76:	2120      	movs	r1, #32
 8003f78:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2284      	movs	r2, #132	@ 0x84
 8003f7e:	2100      	movs	r1, #0
 8003f80:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003f82:	2303      	movs	r3, #3
 8003f84:	e00f      	b.n	8003fa6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	69db      	ldr	r3, [r3, #28]
 8003f8c:	68ba      	ldr	r2, [r7, #8]
 8003f8e:	4013      	ands	r3, r2
 8003f90:	68ba      	ldr	r2, [r7, #8]
 8003f92:	1ad3      	subs	r3, r2, r3
 8003f94:	425a      	negs	r2, r3
 8003f96:	4153      	adcs	r3, r2
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	001a      	movs	r2, r3
 8003f9c:	1dfb      	adds	r3, r7, #7
 8003f9e:	781b      	ldrb	r3, [r3, #0]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d09e      	beq.n	8003ee2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003fa4:	2300      	movs	r3, #0
}
 8003fa6:	0018      	movs	r0, r3
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	b004      	add	sp, #16
 8003fac:	bd80      	pop	{r7, pc}
	...

08003fb0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b08e      	sub	sp, #56	@ 0x38
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003fb8:	f3ef 8310 	mrs	r3, PRIMASK
 8003fbc:	617b      	str	r3, [r7, #20]
  return(result);
 8003fbe:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003fc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	f383 8810 	msr	PRIMASK, r3
}
 8003fcc:	46c0      	nop			@ (mov r8, r8)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4926      	ldr	r1, [pc, #152]	@ (8004074 <UART_EndRxTransfer+0xc4>)
 8003fda:	400a      	ands	r2, r1
 8003fdc:	601a      	str	r2, [r3, #0]
 8003fde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fe0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fe2:	69fb      	ldr	r3, [r7, #28]
 8003fe4:	f383 8810 	msr	PRIMASK, r3
}
 8003fe8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003fea:	f3ef 8310 	mrs	r3, PRIMASK
 8003fee:	623b      	str	r3, [r7, #32]
  return(result);
 8003ff0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003ff2:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ffa:	f383 8810 	msr	PRIMASK, r3
}
 8003ffe:	46c0      	nop			@ (mov r8, r8)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	689a      	ldr	r2, [r3, #8]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	491b      	ldr	r1, [pc, #108]	@ (8004078 <UART_EndRxTransfer+0xc8>)
 800400c:	400a      	ands	r2, r1
 800400e:	609a      	str	r2, [r3, #8]
 8004010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004012:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004016:	f383 8810 	msr	PRIMASK, r3
}
 800401a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004020:	2b01      	cmp	r3, #1
 8004022:	d118      	bne.n	8004056 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004024:	f3ef 8310 	mrs	r3, PRIMASK
 8004028:	60bb      	str	r3, [r7, #8]
  return(result);
 800402a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800402c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800402e:	2301      	movs	r3, #1
 8004030:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	f383 8810 	msr	PRIMASK, r3
}
 8004038:	46c0      	nop			@ (mov r8, r8)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2110      	movs	r1, #16
 8004046:	438a      	bics	r2, r1
 8004048:	601a      	str	r2, [r3, #0]
 800404a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800404c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	f383 8810 	msr	PRIMASK, r3
}
 8004054:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	228c      	movs	r2, #140	@ 0x8c
 800405a:	2120      	movs	r1, #32
 800405c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800406a:	46c0      	nop			@ (mov r8, r8)
 800406c:	46bd      	mov	sp, r7
 800406e:	b00e      	add	sp, #56	@ 0x38
 8004070:	bd80      	pop	{r7, pc}
 8004072:	46c0      	nop			@ (mov r8, r8)
 8004074:	fffffedf 	.word	0xfffffedf
 8004078:	effffffe 	.word	0xeffffffe

0800407c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b084      	sub	sp, #16
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2284      	movs	r2, #132	@ 0x84
 8004088:	5c9b      	ldrb	r3, [r3, r2]
 800408a:	2b01      	cmp	r3, #1
 800408c:	d101      	bne.n	8004092 <HAL_UARTEx_DisableFifoMode+0x16>
 800408e:	2302      	movs	r3, #2
 8004090:	e027      	b.n	80040e2 <HAL_UARTEx_DisableFifoMode+0x66>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2284      	movs	r2, #132	@ 0x84
 8004096:	2101      	movs	r1, #1
 8004098:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2288      	movs	r2, #136	@ 0x88
 800409e:	2124      	movs	r1, #36	@ 0x24
 80040a0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	2101      	movs	r1, #1
 80040b6:	438a      	bics	r2, r1
 80040b8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	4a0b      	ldr	r2, [pc, #44]	@ (80040ec <HAL_UARTEx_DisableFifoMode+0x70>)
 80040be:	4013      	ands	r3, r2
 80040c0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	68fa      	ldr	r2, [r7, #12]
 80040ce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2288      	movs	r2, #136	@ 0x88
 80040d4:	2120      	movs	r1, #32
 80040d6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2284      	movs	r2, #132	@ 0x84
 80040dc:	2100      	movs	r1, #0
 80040de:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80040e0:	2300      	movs	r3, #0
}
 80040e2:	0018      	movs	r0, r3
 80040e4:	46bd      	mov	sp, r7
 80040e6:	b004      	add	sp, #16
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	46c0      	nop			@ (mov r8, r8)
 80040ec:	dfffffff 	.word	0xdfffffff

080040f0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2284      	movs	r2, #132	@ 0x84
 80040fe:	5c9b      	ldrb	r3, [r3, r2]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d101      	bne.n	8004108 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004104:	2302      	movs	r3, #2
 8004106:	e02e      	b.n	8004166 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2284      	movs	r2, #132	@ 0x84
 800410c:	2101      	movs	r1, #1
 800410e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2288      	movs	r2, #136	@ 0x88
 8004114:	2124      	movs	r1, #36	@ 0x24
 8004116:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	2101      	movs	r1, #1
 800412c:	438a      	bics	r2, r1
 800412e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	00db      	lsls	r3, r3, #3
 8004138:	08d9      	lsrs	r1, r3, #3
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	683a      	ldr	r2, [r7, #0]
 8004140:	430a      	orrs	r2, r1
 8004142:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	0018      	movs	r0, r3
 8004148:	f000 f854 	bl	80041f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	68fa      	ldr	r2, [r7, #12]
 8004152:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2288      	movs	r2, #136	@ 0x88
 8004158:	2120      	movs	r1, #32
 800415a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2284      	movs	r2, #132	@ 0x84
 8004160:	2100      	movs	r1, #0
 8004162:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004164:	2300      	movs	r3, #0
}
 8004166:	0018      	movs	r0, r3
 8004168:	46bd      	mov	sp, r7
 800416a:	b004      	add	sp, #16
 800416c:	bd80      	pop	{r7, pc}
	...

08004170 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2284      	movs	r2, #132	@ 0x84
 800417e:	5c9b      	ldrb	r3, [r3, r2]
 8004180:	2b01      	cmp	r3, #1
 8004182:	d101      	bne.n	8004188 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004184:	2302      	movs	r3, #2
 8004186:	e02f      	b.n	80041e8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2284      	movs	r2, #132	@ 0x84
 800418c:	2101      	movs	r1, #1
 800418e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2288      	movs	r2, #136	@ 0x88
 8004194:	2124      	movs	r1, #36	@ 0x24
 8004196:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2101      	movs	r1, #1
 80041ac:	438a      	bics	r2, r1
 80041ae:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	4a0e      	ldr	r2, [pc, #56]	@ (80041f0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80041b8:	4013      	ands	r3, r2
 80041ba:	0019      	movs	r1, r3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	683a      	ldr	r2, [r7, #0]
 80041c2:	430a      	orrs	r2, r1
 80041c4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	0018      	movs	r0, r3
 80041ca:	f000 f813 	bl	80041f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	68fa      	ldr	r2, [r7, #12]
 80041d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2288      	movs	r2, #136	@ 0x88
 80041da:	2120      	movs	r1, #32
 80041dc:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2284      	movs	r2, #132	@ 0x84
 80041e2:	2100      	movs	r1, #0
 80041e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80041e6:	2300      	movs	r3, #0
}
 80041e8:	0018      	movs	r0, r3
 80041ea:	46bd      	mov	sp, r7
 80041ec:	b004      	add	sp, #16
 80041ee:	bd80      	pop	{r7, pc}
 80041f0:	f1ffffff 	.word	0xf1ffffff

080041f4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80041f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041f6:	b085      	sub	sp, #20
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004200:	2b00      	cmp	r3, #0
 8004202:	d108      	bne.n	8004216 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	226a      	movs	r2, #106	@ 0x6a
 8004208:	2101      	movs	r1, #1
 800420a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2268      	movs	r2, #104	@ 0x68
 8004210:	2101      	movs	r1, #1
 8004212:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004214:	e043      	b.n	800429e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004216:	260f      	movs	r6, #15
 8004218:	19bb      	adds	r3, r7, r6
 800421a:	2208      	movs	r2, #8
 800421c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800421e:	200e      	movs	r0, #14
 8004220:	183b      	adds	r3, r7, r0
 8004222:	2208      	movs	r2, #8
 8004224:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	0e5b      	lsrs	r3, r3, #25
 800422e:	b2da      	uxtb	r2, r3
 8004230:	240d      	movs	r4, #13
 8004232:	193b      	adds	r3, r7, r4
 8004234:	2107      	movs	r1, #7
 8004236:	400a      	ands	r2, r1
 8004238:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	0f5b      	lsrs	r3, r3, #29
 8004242:	b2da      	uxtb	r2, r3
 8004244:	250c      	movs	r5, #12
 8004246:	197b      	adds	r3, r7, r5
 8004248:	2107      	movs	r1, #7
 800424a:	400a      	ands	r2, r1
 800424c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800424e:	183b      	adds	r3, r7, r0
 8004250:	781b      	ldrb	r3, [r3, #0]
 8004252:	197a      	adds	r2, r7, r5
 8004254:	7812      	ldrb	r2, [r2, #0]
 8004256:	4914      	ldr	r1, [pc, #80]	@ (80042a8 <UARTEx_SetNbDataToProcess+0xb4>)
 8004258:	5c8a      	ldrb	r2, [r1, r2]
 800425a:	435a      	muls	r2, r3
 800425c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800425e:	197b      	adds	r3, r7, r5
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	4a12      	ldr	r2, [pc, #72]	@ (80042ac <UARTEx_SetNbDataToProcess+0xb8>)
 8004264:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004266:	0019      	movs	r1, r3
 8004268:	f7fb ffea 	bl	8000240 <__divsi3>
 800426c:	0003      	movs	r3, r0
 800426e:	b299      	uxth	r1, r3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	226a      	movs	r2, #106	@ 0x6a
 8004274:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004276:	19bb      	adds	r3, r7, r6
 8004278:	781b      	ldrb	r3, [r3, #0]
 800427a:	193a      	adds	r2, r7, r4
 800427c:	7812      	ldrb	r2, [r2, #0]
 800427e:	490a      	ldr	r1, [pc, #40]	@ (80042a8 <UARTEx_SetNbDataToProcess+0xb4>)
 8004280:	5c8a      	ldrb	r2, [r1, r2]
 8004282:	435a      	muls	r2, r3
 8004284:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004286:	193b      	adds	r3, r7, r4
 8004288:	781b      	ldrb	r3, [r3, #0]
 800428a:	4a08      	ldr	r2, [pc, #32]	@ (80042ac <UARTEx_SetNbDataToProcess+0xb8>)
 800428c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800428e:	0019      	movs	r1, r3
 8004290:	f7fb ffd6 	bl	8000240 <__divsi3>
 8004294:	0003      	movs	r3, r0
 8004296:	b299      	uxth	r1, r3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2268      	movs	r2, #104	@ 0x68
 800429c:	5299      	strh	r1, [r3, r2]
}
 800429e:	46c0      	nop			@ (mov r8, r8)
 80042a0:	46bd      	mov	sp, r7
 80042a2:	b005      	add	sp, #20
 80042a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042a6:	46c0      	nop			@ (mov r8, r8)
 80042a8:	08005a68 	.word	0x08005a68
 80042ac:	08005a70 	.word	0x08005a70

080042b0 <ds1307_init>:
extern I2C_HandleTypeDef hi2c1;

// Returns 1 : CH = 1; init failed
// Returns 0 : CH = 0; init success
uint8_t ds1307_init()
{
 80042b0:	b590      	push	{r4, r7, lr}
 80042b2:	b083      	sub	sp, #12
 80042b4:	af00      	add	r7, sp, #0
	// Make clock halt = 0
	uint8_t sec = ds1307_read(DS1307_ADDR_SEC);
 80042b6:	1dfc      	adds	r4, r7, #7
 80042b8:	2000      	movs	r0, #0
 80042ba:	f000 f951 	bl	8004560 <ds1307_read>
 80042be:	0003      	movs	r3, r0
 80042c0:	7023      	strb	r3, [r4, #0]
	sec &= ~(1 << 7);   // Clear CH
 80042c2:	1dfb      	adds	r3, r7, #7
 80042c4:	1dfa      	adds	r2, r7, #7
 80042c6:	7812      	ldrb	r2, [r2, #0]
 80042c8:	217f      	movs	r1, #127	@ 0x7f
 80042ca:	400a      	ands	r2, r1
 80042cc:	701a      	strb	r2, [r3, #0]

	ds1307_write(sec, DS1307_ADDR_SEC);
 80042ce:	1dfb      	adds	r3, r7, #7
 80042d0:	781b      	ldrb	r3, [r3, #0]
 80042d2:	2100      	movs	r1, #0
 80042d4:	0018      	movs	r0, r3
 80042d6:	f000 f925 	bl	8004524 <ds1307_write>

	// Read Back Clock Halt Bit
	uint8_t clock_state = ds1307_read(DS1307_ADDR_SEC);
 80042da:	1dbc      	adds	r4, r7, #6
 80042dc:	2000      	movs	r0, #0
 80042de:	f000 f93f 	bl	8004560 <ds1307_read>
 80042e2:	0003      	movs	r3, r0
 80042e4:	7023      	strb	r3, [r4, #0]

	return (clock_state >> 7) & 0x1;
 80042e6:	1dbb      	adds	r3, r7, #6
 80042e8:	781b      	ldrb	r3, [r3, #0]
 80042ea:	09db      	lsrs	r3, r3, #7
 80042ec:	b2db      	uxtb	r3, r3
}
 80042ee:	0018      	movs	r0, r3
 80042f0:	46bd      	mov	sp, r7
 80042f2:	b003      	add	sp, #12
 80042f4:	bd90      	pop	{r4, r7, pc}

080042f6 <ds1307_set_current_time>:


void ds1307_set_current_time(RTC_Time_t *rtc_time)
{
 80042f6:	b5b0      	push	{r4, r5, r7, lr}
 80042f8:	b084      	sub	sp, #16
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	6078      	str	r0, [r7, #4]
	uint8_t seconds, hrs;
	seconds = binary_to_bcd(rtc_time->seconds);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	781b      	ldrb	r3, [r3, #0]
 8004302:	250e      	movs	r5, #14
 8004304:	197c      	adds	r4, r7, r5
 8004306:	0018      	movs	r0, r3
 8004308:	f000 f948 	bl	800459c <binary_to_bcd>
 800430c:	0003      	movs	r3, r0
 800430e:	7023      	strb	r3, [r4, #0]
	seconds &= ~(1 << 7);
 8004310:	0028      	movs	r0, r5
 8004312:	183b      	adds	r3, r7, r0
 8004314:	183a      	adds	r2, r7, r0
 8004316:	7812      	ldrb	r2, [r2, #0]
 8004318:	217f      	movs	r1, #127	@ 0x7f
 800431a:	400a      	ands	r2, r1
 800431c:	701a      	strb	r2, [r3, #0]
	ds1307_write(seconds, DS1307_ADDR_SEC);
 800431e:	183b      	adds	r3, r7, r0
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	2100      	movs	r1, #0
 8004324:	0018      	movs	r0, r3
 8004326:	f000 f8fd 	bl	8004524 <ds1307_write>

	ds1307_write(binary_to_bcd(rtc_time->minutes), DS1307_ADDR_MIN);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	785b      	ldrb	r3, [r3, #1]
 800432e:	0018      	movs	r0, r3
 8004330:	f000 f934 	bl	800459c <binary_to_bcd>
 8004334:	0003      	movs	r3, r0
 8004336:	2101      	movs	r1, #1
 8004338:	0018      	movs	r0, r3
 800433a:	f000 f8f3 	bl	8004524 <ds1307_write>

	hrs = binary_to_bcd(rtc_time->hours);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	789b      	ldrb	r3, [r3, #2]
 8004342:	250f      	movs	r5, #15
 8004344:	197c      	adds	r4, r7, r5
 8004346:	0018      	movs	r0, r3
 8004348:	f000 f928 	bl	800459c <binary_to_bcd>
 800434c:	0003      	movs	r3, r0
 800434e:	7023      	strb	r3, [r4, #0]
	if(rtc_time->time_format == TIME_FORMAT_24HRS)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	78db      	ldrb	r3, [r3, #3]
 8004354:	2b02      	cmp	r3, #2
 8004356:	d106      	bne.n	8004366 <ds1307_set_current_time+0x70>
	{
		hrs &= ~(1 << 6);
 8004358:	197b      	adds	r3, r7, r5
 800435a:	197a      	adds	r2, r7, r5
 800435c:	7812      	ldrb	r2, [r2, #0]
 800435e:	2140      	movs	r1, #64	@ 0x40
 8004360:	438a      	bics	r2, r1
 8004362:	701a      	strb	r2, [r3, #0]
 8004364:	e019      	b.n	800439a <ds1307_set_current_time+0xa4>
	}
	else
	{
		hrs |= (1 << 6);
 8004366:	200f      	movs	r0, #15
 8004368:	183b      	adds	r3, r7, r0
 800436a:	183a      	adds	r2, r7, r0
 800436c:	7812      	ldrb	r2, [r2, #0]
 800436e:	2140      	movs	r1, #64	@ 0x40
 8004370:	430a      	orrs	r2, r1
 8004372:	701a      	strb	r2, [r3, #0]
		hrs = (rtc_time->time_format == TIME_FORMAT_12HRS_PM) ? hrs | (1 << 5) : hrs & ~(1 << 5);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	78db      	ldrb	r3, [r3, #3]
 8004378:	2b01      	cmp	r3, #1
 800437a:	d105      	bne.n	8004388 <ds1307_set_current_time+0x92>
 800437c:	183b      	adds	r3, r7, r0
 800437e:	781b      	ldrb	r3, [r3, #0]
 8004380:	2220      	movs	r2, #32
 8004382:	4313      	orrs	r3, r2
 8004384:	b2db      	uxtb	r3, r3
 8004386:	e005      	b.n	8004394 <ds1307_set_current_time+0x9e>
 8004388:	230f      	movs	r3, #15
 800438a:	18fb      	adds	r3, r7, r3
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	2220      	movs	r2, #32
 8004390:	4393      	bics	r3, r2
 8004392:	b2db      	uxtb	r3, r3
 8004394:	220f      	movs	r2, #15
 8004396:	18ba      	adds	r2, r7, r2
 8004398:	7013      	strb	r3, [r2, #0]
	}
	ds1307_write(hrs, DS1307_ADDR_HOURS);
 800439a:	230f      	movs	r3, #15
 800439c:	18fb      	adds	r3, r7, r3
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	2102      	movs	r1, #2
 80043a2:	0018      	movs	r0, r3
 80043a4:	f000 f8be 	bl	8004524 <ds1307_write>

}
 80043a8:	46c0      	nop			@ (mov r8, r8)
 80043aa:	46bd      	mov	sp, r7
 80043ac:	b004      	add	sp, #16
 80043ae:	bdb0      	pop	{r4, r5, r7, pc}

080043b0 <ds1307_get_current_time>:


void ds1307_get_current_time(RTC_Time_t *rtc_time)
{
 80043b0:	b5b0      	push	{r4, r5, r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
	uint8_t seconds, hrs;
	seconds = ds1307_read(DS1307_ADDR_SEC);
 80043b8:	250e      	movs	r5, #14
 80043ba:	197c      	adds	r4, r7, r5
 80043bc:	2000      	movs	r0, #0
 80043be:	f000 f8cf 	bl	8004560 <ds1307_read>
 80043c2:	0003      	movs	r3, r0
 80043c4:	7023      	strb	r3, [r4, #0]
	seconds &= ~(1 << 7); // Clear 7th bit
 80043c6:	0028      	movs	r0, r5
 80043c8:	183b      	adds	r3, r7, r0
 80043ca:	183a      	adds	r2, r7, r0
 80043cc:	7812      	ldrb	r2, [r2, #0]
 80043ce:	217f      	movs	r1, #127	@ 0x7f
 80043d0:	400a      	ands	r2, r1
 80043d2:	701a      	strb	r2, [r3, #0]
	rtc_time->seconds = bcd_to_binary(seconds);
 80043d4:	183b      	adds	r3, r7, r0
 80043d6:	781b      	ldrb	r3, [r3, #0]
 80043d8:	0018      	movs	r0, r3
 80043da:	f000 f916 	bl	800460a <bcd_to_binary>
 80043de:	0003      	movs	r3, r0
 80043e0:	001a      	movs	r2, r3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	701a      	strb	r2, [r3, #0]
	rtc_time->minutes = bcd_to_binary(ds1307_read(DS1307_ADDR_MIN));
 80043e6:	2001      	movs	r0, #1
 80043e8:	f000 f8ba 	bl	8004560 <ds1307_read>
 80043ec:	0003      	movs	r3, r0
 80043ee:	0018      	movs	r0, r3
 80043f0:	f000 f90b 	bl	800460a <bcd_to_binary>
 80043f4:	0003      	movs	r3, r0
 80043f6:	001a      	movs	r2, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	705a      	strb	r2, [r3, #1]

	hrs = ds1307_read(DS1307_ADDR_HOURS);
 80043fc:	250f      	movs	r5, #15
 80043fe:	197c      	adds	r4, r7, r5
 8004400:	2002      	movs	r0, #2
 8004402:	f000 f8ad 	bl	8004560 <ds1307_read>
 8004406:	0003      	movs	r3, r0
 8004408:	7023      	strb	r3, [r4, #0]
	if(hrs & (1 << 6))
 800440a:	0029      	movs	r1, r5
 800440c:	187b      	adds	r3, r7, r1
 800440e:	781b      	ldrb	r3, [r3, #0]
 8004410:	2240      	movs	r2, #64	@ 0x40
 8004412:	4013      	ands	r3, r2
 8004414:	d010      	beq.n	8004438 <ds1307_get_current_time+0x88>
	{
		// 12 hour format
		rtc_time->time_format = !((hrs & (1 << 5)) == 0);
 8004416:	187b      	adds	r3, r7, r1
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	2220      	movs	r2, #32
 800441c:	4013      	ands	r3, r2
 800441e:	1e5a      	subs	r2, r3, #1
 8004420:	4193      	sbcs	r3, r2
 8004422:	b2db      	uxtb	r3, r3
 8004424:	001a      	movs	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	70da      	strb	r2, [r3, #3]
		hrs &= ~(0x3 << 5); // clear 5th and 6th position
 800442a:	187b      	adds	r3, r7, r1
 800442c:	187a      	adds	r2, r7, r1
 800442e:	7812      	ldrb	r2, [r2, #0]
 8004430:	2160      	movs	r1, #96	@ 0x60
 8004432:	438a      	bics	r2, r1
 8004434:	701a      	strb	r2, [r3, #0]
 8004436:	e002      	b.n	800443e <ds1307_get_current_time+0x8e>
	}
	else
	{
		// 24 hour format
		rtc_time->time_format = TIME_FORMAT_24HRS;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2202      	movs	r2, #2
 800443c:	70da      	strb	r2, [r3, #3]
	}
	rtc_time->hours = bcd_to_binary(hrs);
 800443e:	230f      	movs	r3, #15
 8004440:	18fb      	adds	r3, r7, r3
 8004442:	781b      	ldrb	r3, [r3, #0]
 8004444:	0018      	movs	r0, r3
 8004446:	f000 f8e0 	bl	800460a <bcd_to_binary>
 800444a:	0003      	movs	r3, r0
 800444c:	001a      	movs	r2, r3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	709a      	strb	r2, [r3, #2]
}
 8004452:	46c0      	nop			@ (mov r8, r8)
 8004454:	46bd      	mov	sp, r7
 8004456:	b004      	add	sp, #16
 8004458:	bdb0      	pop	{r4, r5, r7, pc}

0800445a <ds1307_set_current_date>:


void ds1307_set_current_date(RTC_Date_t *rtc_date)
{
 800445a:	b580      	push	{r7, lr}
 800445c:	b082      	sub	sp, #8
 800445e:	af00      	add	r7, sp, #0
 8004460:	6078      	str	r0, [r7, #4]

	ds1307_write(binary_to_bcd(rtc_date->date), DS1307_ADDR_DATE);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	78db      	ldrb	r3, [r3, #3]
 8004466:	0018      	movs	r0, r3
 8004468:	f000 f898 	bl	800459c <binary_to_bcd>
 800446c:	0003      	movs	r3, r0
 800446e:	2104      	movs	r1, #4
 8004470:	0018      	movs	r0, r3
 8004472:	f000 f857 	bl	8004524 <ds1307_write>
	ds1307_write(binary_to_bcd(rtc_date->month), DS1307_ADDR_MONTH);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	785b      	ldrb	r3, [r3, #1]
 800447a:	0018      	movs	r0, r3
 800447c:	f000 f88e 	bl	800459c <binary_to_bcd>
 8004480:	0003      	movs	r3, r0
 8004482:	2105      	movs	r1, #5
 8004484:	0018      	movs	r0, r3
 8004486:	f000 f84d 	bl	8004524 <ds1307_write>
	ds1307_write(binary_to_bcd(rtc_date->year), DS1307_ADDR_YEAR);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	789b      	ldrb	r3, [r3, #2]
 800448e:	0018      	movs	r0, r3
 8004490:	f000 f884 	bl	800459c <binary_to_bcd>
 8004494:	0003      	movs	r3, r0
 8004496:	2106      	movs	r1, #6
 8004498:	0018      	movs	r0, r3
 800449a:	f000 f843 	bl	8004524 <ds1307_write>
	ds1307_write(binary_to_bcd(rtc_date->day), DS1307_ADDR_DAY);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	781b      	ldrb	r3, [r3, #0]
 80044a2:	0018      	movs	r0, r3
 80044a4:	f000 f87a 	bl	800459c <binary_to_bcd>
 80044a8:	0003      	movs	r3, r0
 80044aa:	2103      	movs	r1, #3
 80044ac:	0018      	movs	r0, r3
 80044ae:	f000 f839 	bl	8004524 <ds1307_write>
}
 80044b2:	46c0      	nop			@ (mov r8, r8)
 80044b4:	46bd      	mov	sp, r7
 80044b6:	b002      	add	sp, #8
 80044b8:	bd80      	pop	{r7, pc}

080044ba <ds1307_get_current_date>:


void ds1307_get_current_date(RTC_Date_t *rtc_date)
{
 80044ba:	b580      	push	{r7, lr}
 80044bc:	b082      	sub	sp, #8
 80044be:	af00      	add	r7, sp, #0
 80044c0:	6078      	str	r0, [r7, #4]
	rtc_date->date = bcd_to_binary(ds1307_read(DS1307_ADDR_DATE));
 80044c2:	2004      	movs	r0, #4
 80044c4:	f000 f84c 	bl	8004560 <ds1307_read>
 80044c8:	0003      	movs	r3, r0
 80044ca:	0018      	movs	r0, r3
 80044cc:	f000 f89d 	bl	800460a <bcd_to_binary>
 80044d0:	0003      	movs	r3, r0
 80044d2:	001a      	movs	r2, r3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	70da      	strb	r2, [r3, #3]
	rtc_date->month = bcd_to_binary(ds1307_read(DS1307_ADDR_MONTH));
 80044d8:	2005      	movs	r0, #5
 80044da:	f000 f841 	bl	8004560 <ds1307_read>
 80044de:	0003      	movs	r3, r0
 80044e0:	0018      	movs	r0, r3
 80044e2:	f000 f892 	bl	800460a <bcd_to_binary>
 80044e6:	0003      	movs	r3, r0
 80044e8:	001a      	movs	r2, r3
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	705a      	strb	r2, [r3, #1]
	rtc_date->year = bcd_to_binary(ds1307_read(DS1307_ADDR_YEAR));
 80044ee:	2006      	movs	r0, #6
 80044f0:	f000 f836 	bl	8004560 <ds1307_read>
 80044f4:	0003      	movs	r3, r0
 80044f6:	0018      	movs	r0, r3
 80044f8:	f000 f887 	bl	800460a <bcd_to_binary>
 80044fc:	0003      	movs	r3, r0
 80044fe:	001a      	movs	r2, r3
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	709a      	strb	r2, [r3, #2]
	rtc_date->day = bcd_to_binary(ds1307_read(DS1307_ADDR_DAY));
 8004504:	2003      	movs	r0, #3
 8004506:	f000 f82b 	bl	8004560 <ds1307_read>
 800450a:	0003      	movs	r3, r0
 800450c:	0018      	movs	r0, r3
 800450e:	f000 f87c 	bl	800460a <bcd_to_binary>
 8004512:	0003      	movs	r3, r0
 8004514:	001a      	movs	r2, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	701a      	strb	r2, [r3, #0]
}
 800451a:	46c0      	nop			@ (mov r8, r8)
 800451c:	46bd      	mov	sp, r7
 800451e:	b002      	add	sp, #8
 8004520:	bd80      	pop	{r7, pc}
	...

08004524 <ds1307_write>:

static void ds1307_write(uint8_t value, uint8_t reg_address)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b086      	sub	sp, #24
 8004528:	af04      	add	r7, sp, #16
 800452a:	0002      	movs	r2, r0
 800452c:	1dfb      	adds	r3, r7, #7
 800452e:	701a      	strb	r2, [r3, #0]
 8004530:	1dbb      	adds	r3, r7, #6
 8004532:	1c0a      	adds	r2, r1, #0
 8004534:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(
 8004536:	1dbb      	adds	r3, r7, #6
 8004538:	781b      	ldrb	r3, [r3, #0]
 800453a:	b29a      	uxth	r2, r3
 800453c:	4807      	ldr	r0, [pc, #28]	@ (800455c <ds1307_write+0x38>)
 800453e:	23fa      	movs	r3, #250	@ 0xfa
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	9302      	str	r3, [sp, #8]
 8004544:	2301      	movs	r3, #1
 8004546:	9301      	str	r3, [sp, #4]
 8004548:	1dfb      	adds	r3, r7, #7
 800454a:	9300      	str	r3, [sp, #0]
 800454c:	2301      	movs	r3, #1
 800454e:	21d0      	movs	r1, #208	@ 0xd0
 8004550:	f7fd f926 	bl	80017a0 <HAL_I2C_Mem_Write>
	    I2C_MEMADD_SIZE_8BIT,
	    &value,
	    1,
	    1000
	);
}
 8004554:	46c0      	nop			@ (mov r8, r8)
 8004556:	46bd      	mov	sp, r7
 8004558:	b002      	add	sp, #8
 800455a:	bd80      	pop	{r7, pc}
 800455c:	20000078 	.word	0x20000078

08004560 <ds1307_read>:


static uint8_t ds1307_read(uint8_t reg_address)
{
 8004560:	b590      	push	{r4, r7, lr}
 8004562:	b089      	sub	sp, #36	@ 0x24
 8004564:	af04      	add	r7, sp, #16
 8004566:	0002      	movs	r2, r0
 8004568:	1dfb      	adds	r3, r7, #7
 800456a:	701a      	strb	r2, [r3, #0]
	uint8_t rx;
	HAL_I2C_Mem_Read(
 800456c:	1dfb      	adds	r3, r7, #7
 800456e:	781b      	ldrb	r3, [r3, #0]
 8004570:	b29a      	uxth	r2, r3
 8004572:	4809      	ldr	r0, [pc, #36]	@ (8004598 <ds1307_read+0x38>)
 8004574:	23fa      	movs	r3, #250	@ 0xfa
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	9302      	str	r3, [sp, #8]
 800457a:	2301      	movs	r3, #1
 800457c:	9301      	str	r3, [sp, #4]
 800457e:	240f      	movs	r4, #15
 8004580:	193b      	adds	r3, r7, r4
 8004582:	9300      	str	r3, [sp, #0]
 8004584:	2301      	movs	r3, #1
 8004586:	21d0      	movs	r1, #208	@ 0xd0
 8004588:	f7fd fa38 	bl	80019fc <HAL_I2C_Mem_Read>
	    I2C_MEMADD_SIZE_8BIT,
	    &rx,
	    1,
	    1000
	);
	return rx;
 800458c:	193b      	adds	r3, r7, r4
 800458e:	781b      	ldrb	r3, [r3, #0]
}
 8004590:	0018      	movs	r0, r3
 8004592:	46bd      	mov	sp, r7
 8004594:	b005      	add	sp, #20
 8004596:	bd90      	pop	{r4, r7, pc}
 8004598:	20000078 	.word	0x20000078

0800459c <binary_to_bcd>:


static uint8_t binary_to_bcd(uint8_t value)
{
 800459c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800459e:	b085      	sub	sp, #20
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	0002      	movs	r2, r0
 80045a4:	1dfb      	adds	r3, r7, #7
 80045a6:	701a      	strb	r2, [r3, #0]
	uint8_t m, n;
	uint8_t bcd;
	bcd = value;
 80045a8:	250f      	movs	r5, #15
 80045aa:	197b      	adds	r3, r7, r5
 80045ac:	1dfa      	adds	r2, r7, #7
 80045ae:	7812      	ldrb	r2, [r2, #0]
 80045b0:	701a      	strb	r2, [r3, #0]
	if(value >= 10)
 80045b2:	1dfb      	adds	r3, r7, #7
 80045b4:	781b      	ldrb	r3, [r3, #0]
 80045b6:	2b09      	cmp	r3, #9
 80045b8:	d920      	bls.n	80045fc <binary_to_bcd+0x60>
	{
		m = value / 10;
 80045ba:	260e      	movs	r6, #14
 80045bc:	19bc      	adds	r4, r7, r6
 80045be:	1dfb      	adds	r3, r7, #7
 80045c0:	781b      	ldrb	r3, [r3, #0]
 80045c2:	210a      	movs	r1, #10
 80045c4:	0018      	movs	r0, r3
 80045c6:	f7fb fdb1 	bl	800012c <__udivsi3>
 80045ca:	0003      	movs	r3, r0
 80045cc:	7023      	strb	r3, [r4, #0]
		n = value % 10;
 80045ce:	230d      	movs	r3, #13
 80045d0:	18fc      	adds	r4, r7, r3
 80045d2:	1dfb      	adds	r3, r7, #7
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	210a      	movs	r1, #10
 80045d8:	0018      	movs	r0, r3
 80045da:	f7fb fe2d 	bl	8000238 <__aeabi_uidivmod>
 80045de:	000b      	movs	r3, r1
 80045e0:	7023      	strb	r3, [r4, #0]
		bcd = (uint8_t) ((m << 4) | n);
 80045e2:	19bb      	adds	r3, r7, r6
 80045e4:	781b      	ldrb	r3, [r3, #0]
 80045e6:	b25b      	sxtb	r3, r3
 80045e8:	011b      	lsls	r3, r3, #4
 80045ea:	b25a      	sxtb	r2, r3
 80045ec:	230d      	movs	r3, #13
 80045ee:	18fb      	adds	r3, r7, r3
 80045f0:	781b      	ldrb	r3, [r3, #0]
 80045f2:	b25b      	sxtb	r3, r3
 80045f4:	4313      	orrs	r3, r2
 80045f6:	b25a      	sxtb	r2, r3
 80045f8:	197b      	adds	r3, r7, r5
 80045fa:	701a      	strb	r2, [r3, #0]
	}

	return bcd;
 80045fc:	230f      	movs	r3, #15
 80045fe:	18fb      	adds	r3, r7, r3
 8004600:	781b      	ldrb	r3, [r3, #0]
}
 8004602:	0018      	movs	r0, r3
 8004604:	46bd      	mov	sp, r7
 8004606:	b005      	add	sp, #20
 8004608:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800460a <bcd_to_binary>:


static uint8_t bcd_to_binary(uint8_t value)
{
 800460a:	b580      	push	{r7, lr}
 800460c:	b082      	sub	sp, #8
 800460e:	af00      	add	r7, sp, #0
 8004610:	0002      	movs	r2, r0
 8004612:	1dfb      	adds	r3, r7, #7
 8004614:	701a      	strb	r2, [r3, #0]
	return (uint8_t)(((value >> 4) * 10) + (value & (uint8_t)0x0F));
 8004616:	1dfb      	adds	r3, r7, #7
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	091b      	lsrs	r3, r3, #4
 800461c:	b2db      	uxtb	r3, r3
 800461e:	1c1a      	adds	r2, r3, #0
 8004620:	0092      	lsls	r2, r2, #2
 8004622:	18d3      	adds	r3, r2, r3
 8004624:	18db      	adds	r3, r3, r3
 8004626:	b2da      	uxtb	r2, r3
 8004628:	1dfb      	adds	r3, r7, #7
 800462a:	781b      	ldrb	r3, [r3, #0]
 800462c:	210f      	movs	r1, #15
 800462e:	400b      	ands	r3, r1
 8004630:	b2db      	uxtb	r3, r3
 8004632:	18d3      	adds	r3, r2, r3
 8004634:	b2db      	uxtb	r3, r3
}
 8004636:	0018      	movs	r0, r3
 8004638:	46bd      	mov	sp, r7
 800463a:	b002      	add	sp, #8
 800463c:	bd80      	pop	{r7, pc}

0800463e <atoi_n>:
#include <stdio.h>
#include "esp8266ex_driver.h"


static uint16_t atoi_n(const char *s, uint8_t n)
{
 800463e:	b580      	push	{r7, lr}
 8004640:	b084      	sub	sp, #16
 8004642:	af00      	add	r7, sp, #0
 8004644:	6078      	str	r0, [r7, #4]
 8004646:	000a      	movs	r2, r1
 8004648:	1cfb      	adds	r3, r7, #3
 800464a:	701a      	strb	r2, [r3, #0]
    uint16_t val = 0;
 800464c:	230e      	movs	r3, #14
 800464e:	18fb      	adds	r3, r7, r3
 8004650:	2200      	movs	r2, #0
 8004652:	801a      	strh	r2, [r3, #0]
    while (n--) {
 8004654:	e010      	b.n	8004678 <atoi_n+0x3a>
        val = val * 10 + (*s++ - '0');
 8004656:	200e      	movs	r0, #14
 8004658:	183b      	adds	r3, r7, r0
 800465a:	881b      	ldrh	r3, [r3, #0]
 800465c:	1c1a      	adds	r2, r3, #0
 800465e:	0092      	lsls	r2, r2, #2
 8004660:	18d3      	adds	r3, r2, r3
 8004662:	18db      	adds	r3, r3, r3
 8004664:	b29a      	uxth	r2, r3
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	1c59      	adds	r1, r3, #1
 800466a:	6079      	str	r1, [r7, #4]
 800466c:	781b      	ldrb	r3, [r3, #0]
 800466e:	18d3      	adds	r3, r2, r3
 8004670:	b29a      	uxth	r2, r3
 8004672:	183b      	adds	r3, r7, r0
 8004674:	3a30      	subs	r2, #48	@ 0x30
 8004676:	801a      	strh	r2, [r3, #0]
    while (n--) {
 8004678:	1cfb      	adds	r3, r7, #3
 800467a:	781b      	ldrb	r3, [r3, #0]
 800467c:	1cfa      	adds	r2, r7, #3
 800467e:	1e59      	subs	r1, r3, #1
 8004680:	7011      	strb	r1, [r2, #0]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d1e7      	bne.n	8004656 <atoi_n+0x18>
    }
    return val;
 8004686:	230e      	movs	r3, #14
 8004688:	18fb      	adds	r3, r7, r3
 800468a:	881b      	ldrh	r3, [r3, #0]
}
 800468c:	0018      	movs	r0, r3
 800468e:	46bd      	mov	sp, r7
 8004690:	b004      	add	sp, #16
 8004692:	bd80      	pop	{r7, pc}

08004694 <parse_datetime>:
                    uint8_t *month,
                    uint8_t *date,
                    uint8_t *hour,
                    uint8_t *minute,
                    uint8_t *second)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
 800469a:	60f8      	str	r0, [r7, #12]
 800469c:	60b9      	str	r1, [r7, #8]
 800469e:	607a      	str	r2, [r7, #4]
 80046a0:	603b      	str	r3, [r7, #0]
    // Year: take last two digits only
    *year   = (uint8_t)atoi_n(&dt[2], 2);  // "2026"  "26"
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	3302      	adds	r3, #2
 80046a6:	2102      	movs	r1, #2
 80046a8:	0018      	movs	r0, r3
 80046aa:	f7ff ffc8 	bl	800463e <atoi_n>
 80046ae:	0003      	movs	r3, r0
 80046b0:	b2da      	uxtb	r2, r3
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	701a      	strb	r2, [r3, #0]
    *month  = (uint8_t)atoi_n(&dt[5], 2);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	3305      	adds	r3, #5
 80046ba:	2102      	movs	r1, #2
 80046bc:	0018      	movs	r0, r3
 80046be:	f7ff ffbe 	bl	800463e <atoi_n>
 80046c2:	0003      	movs	r3, r0
 80046c4:	b2da      	uxtb	r2, r3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	701a      	strb	r2, [r3, #0]
    *date    = (uint8_t)atoi_n(&dt[8], 2);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	3308      	adds	r3, #8
 80046ce:	2102      	movs	r1, #2
 80046d0:	0018      	movs	r0, r3
 80046d2:	f7ff ffb4 	bl	800463e <atoi_n>
 80046d6:	0003      	movs	r3, r0
 80046d8:	b2da      	uxtb	r2, r3
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	701a      	strb	r2, [r3, #0]
    *hour   = (uint8_t)atoi_n(&dt[11], 2);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	330b      	adds	r3, #11
 80046e2:	2102      	movs	r1, #2
 80046e4:	0018      	movs	r0, r3
 80046e6:	f7ff ffaa 	bl	800463e <atoi_n>
 80046ea:	0003      	movs	r3, r0
 80046ec:	b2da      	uxtb	r2, r3
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	701a      	strb	r2, [r3, #0]
    *minute = (uint8_t)atoi_n(&dt[14], 2);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	330e      	adds	r3, #14
 80046f6:	2102      	movs	r1, #2
 80046f8:	0018      	movs	r0, r3
 80046fa:	f7ff ffa0 	bl	800463e <atoi_n>
 80046fe:	0003      	movs	r3, r0
 8004700:	b2da      	uxtb	r2, r3
 8004702:	69fb      	ldr	r3, [r7, #28]
 8004704:	701a      	strb	r2, [r3, #0]
    *second = (uint8_t)atoi_n(&dt[17], 2);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	3311      	adds	r3, #17
 800470a:	2102      	movs	r1, #2
 800470c:	0018      	movs	r0, r3
 800470e:	f7ff ff96 	bl	800463e <atoi_n>
 8004712:	0003      	movs	r3, r0
 8004714:	b2da      	uxtb	r2, r3
 8004716:	6a3b      	ldr	r3, [r7, #32]
 8004718:	701a      	strb	r2, [r3, #0]
}
 800471a:	46c0      	nop			@ (mov r8, r8)
 800471c:	46bd      	mov	sp, r7
 800471e:	b004      	add	sp, #16
 8004720:	bd80      	pop	{r7, pc}
	...

08004724 <parse_time_response>:




static Clock parse_time_response(char* response)
{
 8004724:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004726:	b097      	sub	sp, #92	@ 0x5c
 8004728:	af04      	add	r7, sp, #16
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
	Clock clock = {0};
 800472e:	2434      	movs	r4, #52	@ 0x34
 8004730:	193b      	adds	r3, r7, r4
 8004732:	0018      	movs	r0, r3
 8004734:	2308      	movs	r3, #8
 8004736:	001a      	movs	r2, r3
 8004738:	2100      	movs	r1, #0
 800473a:	f000 fbc3 	bl	8004ec4 <memset>
    char datetime[32] = {0};
 800473e:	2314      	movs	r3, #20
 8004740:	18fb      	adds	r3, r7, r3
 8004742:	0018      	movs	r0, r3
 8004744:	2320      	movs	r3, #32
 8004746:	001a      	movs	r2, r3
 8004748:	2100      	movs	r1, #0
 800474a:	f000 fbbb 	bl	8004ec4 <memset>

    char weekday;
    uint8_t month, date, hour, minute, second, year;

    char* json_start = strchr(response, '{');
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	217b      	movs	r1, #123	@ 0x7b
 8004752:	0018      	movs	r0, r3
 8004754:	f000 fbbe 	bl	8004ed4 <strchr>
 8004758:	0003      	movs	r3, r0
 800475a:	647b      	str	r3, [r7, #68]	@ 0x44

    char* dt = strstr(json_start, "\"datetime\": \"");
 800475c:	4a3b      	ldr	r2, [pc, #236]	@ (800484c <parse_time_response+0x128>)
 800475e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004760:	0011      	movs	r1, r2
 8004762:	0018      	movs	r0, r3
 8004764:	f000 fbc4 	bl	8004ef0 <strstr>
 8004768:	0003      	movs	r3, r0
 800476a:	643b      	str	r3, [r7, #64]	@ 0x40
    if (!dt) return clock;
 800476c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800476e:	2b00      	cmp	r3, #0
 8004770:	d108      	bne.n	8004784 <parse_time_response+0x60>
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	193b      	adds	r3, r7, r4
 8004776:	0010      	movs	r0, r2
 8004778:	0019      	movs	r1, r3
 800477a:	2308      	movs	r3, #8
 800477c:	001a      	movs	r2, r3
 800477e:	f000 fbf9 	bl	8004f74 <memcpy>
 8004782:	e05e      	b.n	8004842 <parse_time_response+0x11e>

    dt += strlen("\"datetime\": \"");
 8004784:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004786:	330d      	adds	r3, #13
 8004788:	643b      	str	r3, [r7, #64]	@ 0x40
    memcpy(datetime, dt, 19);
 800478a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800478c:	2414      	movs	r4, #20
 800478e:	193b      	adds	r3, r7, r4
 8004790:	2213      	movs	r2, #19
 8004792:	0018      	movs	r0, r3
 8004794:	f000 fbee 	bl	8004f74 <memcpy>
    datetime[19] = '\0';
 8004798:	0020      	movs	r0, r4
 800479a:	183b      	adds	r3, r7, r0
 800479c:	2200      	movs	r2, #0
 800479e:	74da      	strb	r2, [r3, #19]

    parse_datetime(
 80047a0:	2512      	movs	r5, #18
 80047a2:	197c      	adds	r4, r7, r5
 80047a4:	2613      	movs	r6, #19
 80047a6:	19ba      	adds	r2, r7, r6
 80047a8:	230e      	movs	r3, #14
 80047aa:	18f9      	adds	r1, r7, r3
 80047ac:	1838      	adds	r0, r7, r0
 80047ae:	230f      	movs	r3, #15
 80047b0:	18fb      	adds	r3, r7, r3
 80047b2:	9302      	str	r3, [sp, #8]
 80047b4:	2310      	movs	r3, #16
 80047b6:	18fb      	adds	r3, r7, r3
 80047b8:	9301      	str	r3, [sp, #4]
 80047ba:	2311      	movs	r3, #17
 80047bc:	18fb      	adds	r3, r7, r3
 80047be:	9300      	str	r3, [sp, #0]
 80047c0:	0023      	movs	r3, r4
 80047c2:	f7ff ff67 	bl	8004694 <parse_datetime>
			&date,
			&hour,
			&minute,
			&second);

    clock.date.year = year;
 80047c6:	230e      	movs	r3, #14
 80047c8:	18fb      	adds	r3, r7, r3
 80047ca:	781a      	ldrb	r2, [r3, #0]
 80047cc:	2434      	movs	r4, #52	@ 0x34
 80047ce:	193b      	adds	r3, r7, r4
 80047d0:	709a      	strb	r2, [r3, #2]
    clock.date.date = date;
 80047d2:	197b      	adds	r3, r7, r5
 80047d4:	781a      	ldrb	r2, [r3, #0]
 80047d6:	193b      	adds	r3, r7, r4
 80047d8:	70da      	strb	r2, [r3, #3]
    clock.date.month = month;
 80047da:	19bb      	adds	r3, r7, r6
 80047dc:	781a      	ldrb	r2, [r3, #0]
 80047de:	193b      	adds	r3, r7, r4
 80047e0:	705a      	strb	r2, [r3, #1]
    clock.time.hours = hour;
 80047e2:	2211      	movs	r2, #17
 80047e4:	18bb      	adds	r3, r7, r2
 80047e6:	781a      	ldrb	r2, [r3, #0]
 80047e8:	193b      	adds	r3, r7, r4
 80047ea:	719a      	strb	r2, [r3, #6]
    clock.time.seconds = second;
 80047ec:	230f      	movs	r3, #15
 80047ee:	18fb      	adds	r3, r7, r3
 80047f0:	781a      	ldrb	r2, [r3, #0]
 80047f2:	193b      	adds	r3, r7, r4
 80047f4:	711a      	strb	r2, [r3, #4]
    clock.time.minutes = minute;
 80047f6:	2310      	movs	r3, #16
 80047f8:	18fb      	adds	r3, r7, r3
 80047fa:	781a      	ldrb	r2, [r3, #0]
 80047fc:	193b      	adds	r3, r7, r4
 80047fe:	715a      	strb	r2, [r3, #5]
    clock.time.time_format = TIME_FORMAT_24HRS;
 8004800:	193b      	adds	r3, r7, r4
 8004802:	2202      	movs	r2, #2
 8004804:	71da      	strb	r2, [r3, #7]

    dt = strstr(json_start, "\"weekday\": ");
 8004806:	4a12      	ldr	r2, [pc, #72]	@ (8004850 <parse_time_response+0x12c>)
 8004808:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800480a:	0011      	movs	r1, r2
 800480c:	0018      	movs	r0, r3
 800480e:	f000 fb6f 	bl	8004ef0 <strstr>
 8004812:	0003      	movs	r3, r0
 8004814:	643b      	str	r3, [r7, #64]	@ 0x40
    dt += strlen("\"weekday\": ");
 8004816:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004818:	330b      	adds	r3, #11
 800481a:	643b      	str	r3, [r7, #64]	@ 0x40
    weekday = *(dt);
 800481c:	213f      	movs	r1, #63	@ 0x3f
 800481e:	187b      	adds	r3, r7, r1
 8004820:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004822:	7812      	ldrb	r2, [r2, #0]
 8004824:	701a      	strb	r2, [r3, #0]
    clock.date.day = (uint8_t)(weekday - '0'); // Convert character number to uint8
 8004826:	187b      	adds	r3, r7, r1
 8004828:	781b      	ldrb	r3, [r3, #0]
 800482a:	3b30      	subs	r3, #48	@ 0x30
 800482c:	b2da      	uxtb	r2, r3
 800482e:	193b      	adds	r3, r7, r4
 8004830:	701a      	strb	r2, [r3, #0]

    return clock;
 8004832:	687a      	ldr	r2, [r7, #4]
 8004834:	193b      	adds	r3, r7, r4
 8004836:	0010      	movs	r0, r2
 8004838:	0019      	movs	r1, r3
 800483a:	2308      	movs	r3, #8
 800483c:	001a      	movs	r2, r3
 800483e:	f000 fb99 	bl	8004f74 <memcpy>
}
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	46bd      	mov	sp, r7
 8004846:	b013      	add	sp, #76	@ 0x4c
 8004848:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800484a:	46c0      	nop			@ (mov r8, r8)
 800484c:	080058bc 	.word	0x080058bc
 8004850:	080058cc 	.word	0x080058cc

08004854 <esp8266ex_send_command>:


void esp8266ex_send_command(UART_HandleTypeDef* huart, char* cmd, char* rcv_buf, uint16_t buf_sz, uint32_t timeout)
{
 8004854:	b590      	push	{r4, r7, lr}
 8004856:	b085      	sub	sp, #20
 8004858:	af00      	add	r7, sp, #0
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	607a      	str	r2, [r7, #4]
 8004860:	001a      	movs	r2, r3
 8004862:	1cbb      	adds	r3, r7, #2
 8004864:	801a      	strh	r2, [r3, #0]
//    printf("Sending: %s\n", cmd);
    HAL_UART_Transmit(huart, (uint8_t*)cmd, strlen(cmd), timeout);
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	0018      	movs	r0, r3
 800486a:	f7fb fc4d 	bl	8000108 <strlen>
 800486e:	0003      	movs	r3, r0
 8004870:	b29a      	uxth	r2, r3
 8004872:	6a3b      	ldr	r3, [r7, #32]
 8004874:	68b9      	ldr	r1, [r7, #8]
 8004876:	68f8      	ldr	r0, [r7, #12]
 8004878:	f7fe fec4 	bl	8003604 <HAL_UART_Transmit>
    HAL_UART_Receive(huart, (uint8_t*)rcv_buf, buf_sz, timeout);
 800487c:	6a3c      	ldr	r4, [r7, #32]
 800487e:	1cbb      	adds	r3, r7, #2
 8004880:	881a      	ldrh	r2, [r3, #0]
 8004882:	6879      	ldr	r1, [r7, #4]
 8004884:	68f8      	ldr	r0, [r7, #12]
 8004886:	0023      	movs	r3, r4
 8004888:	f7fe ff60 	bl	800374c <HAL_UART_Receive>
//    printf("Received: %s\n", rcv_buf);
}
 800488c:	46c0      	nop			@ (mov r8, r8)
 800488e:	46bd      	mov	sp, r7
 8004890:	b005      	add	sp, #20
 8004892:	bd90      	pop	{r4, r7, pc}

08004894 <esp8266ex_wifi_mode>:
	esp8266ex_send_command(huart, "AT+CWLAP\r\n", rcv_buf, sizeof(rcv_buf), 1000);
}


void esp8266ex_wifi_mode(UART_HandleTypeDef* huart, uint8_t cwmode)
{
 8004894:	b590      	push	{r4, r7, lr}
 8004896:	b0c7      	sub	sp, #284	@ 0x11c
 8004898:	af02      	add	r7, sp, #8
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	000a      	movs	r2, r1
 800489e:	4b23      	ldr	r3, [pc, #140]	@ (800492c <esp8266ex_wifi_mode+0x98>)
 80048a0:	2188      	movs	r1, #136	@ 0x88
 80048a2:	0049      	lsls	r1, r1, #1
 80048a4:	185b      	adds	r3, r3, r1
 80048a6:	19db      	adds	r3, r3, r7
 80048a8:	701a      	strb	r2, [r3, #0]
	char* cmd;
	switch (cwmode) {
 80048aa:	4b20      	ldr	r3, [pc, #128]	@ (800492c <esp8266ex_wifi_mode+0x98>)
 80048ac:	185b      	adds	r3, r3, r1
 80048ae:	19db      	adds	r3, r3, r7
 80048b0:	781b      	ldrb	r3, [r3, #0]
 80048b2:	2b03      	cmp	r3, #3
 80048b4:	d01a      	beq.n	80048ec <esp8266ex_wifi_mode+0x58>
 80048b6:	dc1f      	bgt.n	80048f8 <esp8266ex_wifi_mode+0x64>
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d011      	beq.n	80048e0 <esp8266ex_wifi_mode+0x4c>
 80048bc:	dc1c      	bgt.n	80048f8 <esp8266ex_wifi_mode+0x64>
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d002      	beq.n	80048c8 <esp8266ex_wifi_mode+0x34>
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d006      	beq.n	80048d4 <esp8266ex_wifi_mode+0x40>
 80048c6:	e017      	b.n	80048f8 <esp8266ex_wifi_mode+0x64>
		case ESP8266EX_MODE_NULL:
			cmd = "AT+CWMODE=0\r\n";
 80048c8:	4b19      	ldr	r3, [pc, #100]	@ (8004930 <esp8266ex_wifi_mode+0x9c>)
 80048ca:	2286      	movs	r2, #134	@ 0x86
 80048cc:	0052      	lsls	r2, r2, #1
 80048ce:	18ba      	adds	r2, r7, r2
 80048d0:	6013      	str	r3, [r2, #0]
			break;
 80048d2:	e017      	b.n	8004904 <esp8266ex_wifi_mode+0x70>
		case ESP8266EX_MODE_STATION:
			cmd = "AT+CWMODE=1\r\n";
 80048d4:	4b17      	ldr	r3, [pc, #92]	@ (8004934 <esp8266ex_wifi_mode+0xa0>)
 80048d6:	2286      	movs	r2, #134	@ 0x86
 80048d8:	0052      	lsls	r2, r2, #1
 80048da:	18ba      	adds	r2, r7, r2
 80048dc:	6013      	str	r3, [r2, #0]
			break;
 80048de:	e011      	b.n	8004904 <esp8266ex_wifi_mode+0x70>
		case ESP8266EX_MODE_SOFTAP:
			cmd = "AT+CWMODE=2\r\n";
 80048e0:	4b15      	ldr	r3, [pc, #84]	@ (8004938 <esp8266ex_wifi_mode+0xa4>)
 80048e2:	2286      	movs	r2, #134	@ 0x86
 80048e4:	0052      	lsls	r2, r2, #1
 80048e6:	18ba      	adds	r2, r7, r2
 80048e8:	6013      	str	r3, [r2, #0]
			break;
 80048ea:	e00b      	b.n	8004904 <esp8266ex_wifi_mode+0x70>
		case ESP8266EX_MODE_SOFTAP_STATION:
			cmd = "AT+CWMODE=3\r\n";
 80048ec:	4b13      	ldr	r3, [pc, #76]	@ (800493c <esp8266ex_wifi_mode+0xa8>)
 80048ee:	2286      	movs	r2, #134	@ 0x86
 80048f0:	0052      	lsls	r2, r2, #1
 80048f2:	18ba      	adds	r2, r7, r2
 80048f4:	6013      	str	r3, [r2, #0]
			break;
 80048f6:	e005      	b.n	8004904 <esp8266ex_wifi_mode+0x70>
		default:
            cmd = "AT+CWMODE?\r\n";  // or return without sending
 80048f8:	4b11      	ldr	r3, [pc, #68]	@ (8004940 <esp8266ex_wifi_mode+0xac>)
 80048fa:	2286      	movs	r2, #134	@ 0x86
 80048fc:	0052      	lsls	r2, r2, #1
 80048fe:	18ba      	adds	r2, r7, r2
 8004900:	6013      	str	r3, [r2, #0]
			break;
 8004902:	46c0      	nop			@ (mov r8, r8)
	}

	char rcv_buf[256];
	esp8266ex_send_command(huart, cmd, rcv_buf, sizeof(rcv_buf), 1000);
 8004904:	2380      	movs	r3, #128	@ 0x80
 8004906:	005c      	lsls	r4, r3, #1
 8004908:	230c      	movs	r3, #12
 800490a:	18fa      	adds	r2, r7, r3
 800490c:	2386      	movs	r3, #134	@ 0x86
 800490e:	005b      	lsls	r3, r3, #1
 8004910:	18fb      	adds	r3, r7, r3
 8004912:	6819      	ldr	r1, [r3, #0]
 8004914:	6878      	ldr	r0, [r7, #4]
 8004916:	23fa      	movs	r3, #250	@ 0xfa
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	9300      	str	r3, [sp, #0]
 800491c:	0023      	movs	r3, r4
 800491e:	f7ff ff99 	bl	8004854 <esp8266ex_send_command>
}
 8004922:	46c0      	nop			@ (mov r8, r8)
 8004924:	46bd      	mov	sp, r7
 8004926:	b045      	add	sp, #276	@ 0x114
 8004928:	bd90      	pop	{r4, r7, pc}
 800492a:	46c0      	nop			@ (mov r8, r8)
 800492c:	fffffef3 	.word	0xfffffef3
 8004930:	080058e4 	.word	0x080058e4
 8004934:	080058f4 	.word	0x080058f4
 8004938:	08005904 	.word	0x08005904
 800493c:	08005914 	.word	0x08005914
 8004940:	08005924 	.word	0x08005924

08004944 <esp8266ex_connect_ap>:


void esp8266ex_connect_ap(UART_HandleTypeDef* huart, char* ssid, char* password)
{
 8004944:	b5b0      	push	{r4, r5, r7, lr}
 8004946:	4c12      	ldr	r4, [pc, #72]	@ (8004990 <esp8266ex_connect_ap+0x4c>)
 8004948:	44a5      	add	sp, r4
 800494a:	af02      	add	r7, sp, #8
 800494c:	60f8      	str	r0, [r7, #12]
 800494e:	60b9      	str	r1, [r7, #8]
 8004950:	607a      	str	r2, [r7, #4]
	char cmd[256];

	snprintf(cmd, sizeof(cmd),
 8004952:	68bc      	ldr	r4, [r7, #8]
 8004954:	4a0f      	ldr	r2, [pc, #60]	@ (8004994 <esp8266ex_connect_ap+0x50>)
 8004956:	2380      	movs	r3, #128	@ 0x80
 8004958:	0059      	lsls	r1, r3, #1
 800495a:	2588      	movs	r5, #136	@ 0x88
 800495c:	006d      	lsls	r5, r5, #1
 800495e:	1978      	adds	r0, r7, r5
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	9300      	str	r3, [sp, #0]
 8004964:	0023      	movs	r3, r4
 8004966:	f000 fa77 	bl	8004e58 <sniprintf>
	         "AT+CWJAP=\"%s\",\"%s\"\r\n",
	         ssid, password);

	char rcv_buf[256];
	esp8266ex_send_command(huart, cmd, rcv_buf, sizeof(rcv_buf), 2000);
 800496a:	2380      	movs	r3, #128	@ 0x80
 800496c:	005c      	lsls	r4, r3, #1
 800496e:	2310      	movs	r3, #16
 8004970:	18fa      	adds	r2, r7, r3
 8004972:	1979      	adds	r1, r7, r5
 8004974:	68f8      	ldr	r0, [r7, #12]
 8004976:	23fa      	movs	r3, #250	@ 0xfa
 8004978:	00db      	lsls	r3, r3, #3
 800497a:	9300      	str	r3, [sp, #0]
 800497c:	0023      	movs	r3, r4
 800497e:	f7ff ff69 	bl	8004854 <esp8266ex_send_command>
}
 8004982:	46c0      	nop			@ (mov r8, r8)
 8004984:	46bd      	mov	sp, r7
 8004986:	2384      	movs	r3, #132	@ 0x84
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	449d      	add	sp, r3
 800498c:	bdb0      	pop	{r4, r5, r7, pc}
 800498e:	46c0      	nop			@ (mov r8, r8)
 8004990:	fffffde8 	.word	0xfffffde8
 8004994:	08005934 	.word	0x08005934

08004998 <esp8266ex_cipstart>:
	esp8266ex_send_command(huart, cmd, rcv_buf, sizeof(rcv_buf), 5000);
}


void esp8266ex_cipstart(UART_HandleTypeDef* huart, char* connection_type, char* ip, uint16_t port)
{
 8004998:	b5b0      	push	{r4, r5, r7, lr}
 800499a:	4c18      	ldr	r4, [pc, #96]	@ (80049fc <esp8266ex_cipstart+0x64>)
 800499c:	44a5      	add	sp, r4
 800499e:	af02      	add	r7, sp, #8
 80049a0:	60f8      	str	r0, [r7, #12]
 80049a2:	60b9      	str	r1, [r7, #8]
 80049a4:	607a      	str	r2, [r7, #4]
 80049a6:	001a      	movs	r2, r3
 80049a8:	4b15      	ldr	r3, [pc, #84]	@ (8004a00 <esp8266ex_cipstart+0x68>)
 80049aa:	2184      	movs	r1, #132	@ 0x84
 80049ac:	0089      	lsls	r1, r1, #2
 80049ae:	185b      	adds	r3, r3, r1
 80049b0:	19db      	adds	r3, r3, r7
 80049b2:	801a      	strh	r2, [r3, #0]
	char cmd[256];

	snprintf(cmd, sizeof(cmd),
 80049b4:	4b12      	ldr	r3, [pc, #72]	@ (8004a00 <esp8266ex_cipstart+0x68>)
 80049b6:	185b      	adds	r3, r3, r1
 80049b8:	19db      	adds	r3, r3, r7
 80049ba:	881b      	ldrh	r3, [r3, #0]
 80049bc:	68bc      	ldr	r4, [r7, #8]
 80049be:	4a11      	ldr	r2, [pc, #68]	@ (8004a04 <esp8266ex_cipstart+0x6c>)
 80049c0:	2180      	movs	r1, #128	@ 0x80
 80049c2:	0049      	lsls	r1, r1, #1
 80049c4:	2588      	movs	r5, #136	@ 0x88
 80049c6:	006d      	lsls	r5, r5, #1
 80049c8:	1978      	adds	r0, r7, r5
 80049ca:	9301      	str	r3, [sp, #4]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	9300      	str	r3, [sp, #0]
 80049d0:	0023      	movs	r3, r4
 80049d2:	f000 fa41 	bl	8004e58 <sniprintf>
	         "AT+CIPSTART=\"%s\",\"%s\",%d\r\n",
			 connection_type,ip, port);

	char rcv_buf[256];
	esp8266ex_send_command(huart, cmd, rcv_buf, sizeof(rcv_buf), 2000);
 80049d6:	2380      	movs	r3, #128	@ 0x80
 80049d8:	005c      	lsls	r4, r3, #1
 80049da:	2310      	movs	r3, #16
 80049dc:	18fa      	adds	r2, r7, r3
 80049de:	1979      	adds	r1, r7, r5
 80049e0:	68f8      	ldr	r0, [r7, #12]
 80049e2:	23fa      	movs	r3, #250	@ 0xfa
 80049e4:	00db      	lsls	r3, r3, #3
 80049e6:	9300      	str	r3, [sp, #0]
 80049e8:	0023      	movs	r3, r4
 80049ea:	f7ff ff33 	bl	8004854 <esp8266ex_send_command>
}
 80049ee:	46c0      	nop			@ (mov r8, r8)
 80049f0:	46bd      	mov	sp, r7
 80049f2:	2384      	movs	r3, #132	@ 0x84
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	449d      	add	sp, r3
 80049f8:	bdb0      	pop	{r4, r5, r7, pc}
 80049fa:	46c0      	nop			@ (mov r8, r8)
 80049fc:	fffffde8 	.word	0xfffffde8
 8004a00:	fffffdf2 	.word	0xfffffdf2
 8004a04:	08005960 	.word	0x08005960

08004a08 <esp8266ex_get_req>:


void esp8266ex_get_req(UART_HandleTypeDef* huart, char* query, char* rcv_buf, uint16_t buf_sz)
{
 8004a08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a0a:	b0c9      	sub	sp, #292	@ 0x124
 8004a0c:	af02      	add	r7, sp, #8
 8004a0e:	60f8      	str	r0, [r7, #12]
 8004a10:	60b9      	str	r1, [r7, #8]
 8004a12:	607a      	str	r2, [r7, #4]
 8004a14:	001a      	movs	r2, r3
 8004a16:	4b24      	ldr	r3, [pc, #144]	@ (8004aa8 <esp8266ex_get_req+0xa0>)
 8004a18:	248c      	movs	r4, #140	@ 0x8c
 8004a1a:	0064      	lsls	r4, r4, #1
 8004a1c:	191b      	adds	r3, r3, r4
 8004a1e:	19db      	adds	r3, r3, r7
 8004a20:	801a      	strh	r2, [r3, #0]
	char cmd[256];

	uint8_t sz = 64 + strlen(query);
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	0018      	movs	r0, r3
 8004a26:	f7fb fb6f 	bl	8000108 <strlen>
 8004a2a:	0003      	movs	r3, r0
 8004a2c:	b2da      	uxtb	r2, r3
 8004a2e:	2118      	movs	r1, #24
 8004a30:	31ff      	adds	r1, #255	@ 0xff
 8004a32:	187b      	adds	r3, r7, r1
 8004a34:	3240      	adds	r2, #64	@ 0x40
 8004a36:	701a      	strb	r2, [r3, #0]
	snprintf(cmd, sizeof(cmd),
 8004a38:	187b      	adds	r3, r7, r1
 8004a3a:	781b      	ldrb	r3, [r3, #0]
 8004a3c:	4a1b      	ldr	r2, [pc, #108]	@ (8004aac <esp8266ex_get_req+0xa4>)
 8004a3e:	2180      	movs	r1, #128	@ 0x80
 8004a40:	0049      	lsls	r1, r1, #1
 8004a42:	2614      	movs	r6, #20
 8004a44:	19b8      	adds	r0, r7, r6
 8004a46:	f000 fa07 	bl	8004e58 <sniprintf>
	         "AT+CIPSEND=%d\r\n", sz);

	esp8266ex_send_command(huart, cmd, rcv_buf, buf_sz, 1000);
 8004a4a:	4b17      	ldr	r3, [pc, #92]	@ (8004aa8 <esp8266ex_get_req+0xa0>)
 8004a4c:	0025      	movs	r5, r4
 8004a4e:	191b      	adds	r3, r3, r4
 8004a50:	19db      	adds	r3, r3, r7
 8004a52:	881c      	ldrh	r4, [r3, #0]
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	19b9      	adds	r1, r7, r6
 8004a58:	68f8      	ldr	r0, [r7, #12]
 8004a5a:	23fa      	movs	r3, #250	@ 0xfa
 8004a5c:	009b      	lsls	r3, r3, #2
 8004a5e:	9300      	str	r3, [sp, #0]
 8004a60:	0023      	movs	r3, r4
 8004a62:	f7ff fef7 	bl	8004854 <esp8266ex_send_command>

	snprintf(cmd, sizeof(cmd),
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	4a11      	ldr	r2, [pc, #68]	@ (8004ab0 <esp8266ex_get_req+0xa8>)
 8004a6a:	2180      	movs	r1, #128	@ 0x80
 8004a6c:	0049      	lsls	r1, r1, #1
 8004a6e:	19b8      	adds	r0, r7, r6
 8004a70:	f000 f9f2 	bl	8004e58 <sniprintf>
	         "GET /%s HTTP/1.1\r\nHost: 192.168.40.252:5000\r\nConnection: close\r\n\r\n",
			 query);

	memset(rcv_buf, 0, buf_sz);
 8004a74:	4b0c      	ldr	r3, [pc, #48]	@ (8004aa8 <esp8266ex_get_req+0xa0>)
 8004a76:	195b      	adds	r3, r3, r5
 8004a78:	19db      	adds	r3, r3, r7
 8004a7a:	881a      	ldrh	r2, [r3, #0]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2100      	movs	r1, #0
 8004a80:	0018      	movs	r0, r3
 8004a82:	f000 fa1f 	bl	8004ec4 <memset>
	esp8266ex_send_command(huart, cmd, rcv_buf, buf_sz, 1000);
 8004a86:	4b08      	ldr	r3, [pc, #32]	@ (8004aa8 <esp8266ex_get_req+0xa0>)
 8004a88:	195b      	adds	r3, r3, r5
 8004a8a:	19db      	adds	r3, r3, r7
 8004a8c:	881c      	ldrh	r4, [r3, #0]
 8004a8e:	687a      	ldr	r2, [r7, #4]
 8004a90:	19b9      	adds	r1, r7, r6
 8004a92:	68f8      	ldr	r0, [r7, #12]
 8004a94:	23fa      	movs	r3, #250	@ 0xfa
 8004a96:	009b      	lsls	r3, r3, #2
 8004a98:	9300      	str	r3, [sp, #0]
 8004a9a:	0023      	movs	r3, r4
 8004a9c:	f7ff feda 	bl	8004854 <esp8266ex_send_command>
}
 8004aa0:	46c0      	nop			@ (mov r8, r8)
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	b047      	add	sp, #284	@ 0x11c
 8004aa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004aa8:	fffffeea 	.word	0xfffffeea
 8004aac:	0800597c 	.word	0x0800597c
 8004ab0:	0800598c 	.word	0x0800598c

08004ab4 <esp8266ex_get_time>:


Clock esp8266ex_get_time(UART_HandleTypeDef* huart)
{
 8004ab4:	b590      	push	{r4, r7, lr}
 8004ab6:	4c0b      	ldr	r4, [pc, #44]	@ (8004ae4 <esp8266ex_get_time+0x30>)
 8004ab8:	44a5      	add	sp, r4
 8004aba:	af00      	add	r7, sp, #0
 8004abc:	6078      	str	r0, [r7, #4]
 8004abe:	6039      	str	r1, [r7, #0]
	char res[1028];
	esp8266ex_get_req(huart, "time", res, sizeof(res));
 8004ac0:	4b09      	ldr	r3, [pc, #36]	@ (8004ae8 <esp8266ex_get_time+0x34>)
 8004ac2:	240c      	movs	r4, #12
 8004ac4:	193a      	adds	r2, r7, r4
 8004ac6:	4909      	ldr	r1, [pc, #36]	@ (8004aec <esp8266ex_get_time+0x38>)
 8004ac8:	6838      	ldr	r0, [r7, #0]
 8004aca:	f7ff ff9d 	bl	8004a08 <esp8266ex_get_req>
	return parse_time_response(res);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	193a      	adds	r2, r7, r4
 8004ad2:	0011      	movs	r1, r2
 8004ad4:	0018      	movs	r0, r3
 8004ad6:	f7ff fe25 	bl	8004724 <parse_time_response>
}
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	46bd      	mov	sp, r7
 8004ade:	4b04      	ldr	r3, [pc, #16]	@ (8004af0 <esp8266ex_get_time+0x3c>)
 8004ae0:	449d      	add	sp, r3
 8004ae2:	bd90      	pop	{r4, r7, pc}
 8004ae4:	fffffbec 	.word	0xfffffbec
 8004ae8:	00000404 	.word	0x00000404
 8004aec:	080059d0 	.word	0x080059d0
 8004af0:	00000414 	.word	0x00000414

08004af4 <lcd_send_command>:
extern void delay_us(uint32_t us);



void lcd_send_command(uint8_t cmd)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b082      	sub	sp, #8
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	0002      	movs	r2, r0
 8004afc:	1dfb      	adds	r3, r7, #7
 8004afe:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RS, GPIO_PIN_RESET);
 8004b00:	4b0f      	ldr	r3, [pc, #60]	@ (8004b40 <lcd_send_command+0x4c>)
 8004b02:	2200      	movs	r2, #0
 8004b04:	2101      	movs	r1, #1
 8004b06:	0018      	movs	r0, r3
 8004b08:	f7fc fd52 	bl	80015b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RW, GPIO_PIN_RESET);
 8004b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8004b40 <lcd_send_command+0x4c>)
 8004b0e:	2200      	movs	r2, #0
 8004b10:	2102      	movs	r1, #2
 8004b12:	0018      	movs	r0, r3
 8004b14:	f7fc fd4c 	bl	80015b0 <HAL_GPIO_WritePin>

	write_4_bits(cmd >> 4);   // higher nibble
 8004b18:	1dfb      	adds	r3, r7, #7
 8004b1a:	781b      	ldrb	r3, [r3, #0]
 8004b1c:	091b      	lsrs	r3, r3, #4
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	0018      	movs	r0, r3
 8004b22:	f000 f941 	bl	8004da8 <write_4_bits>

	write_4_bits(cmd & 0x0F); // lower nibble
 8004b26:	1dfb      	adds	r3, r7, #7
 8004b28:	781b      	ldrb	r3, [r3, #0]
 8004b2a:	220f      	movs	r2, #15
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	b2db      	uxtb	r3, r3
 8004b30:	0018      	movs	r0, r3
 8004b32:	f000 f939 	bl	8004da8 <write_4_bits>
}
 8004b36:	46c0      	nop			@ (mov r8, r8)
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	b002      	add	sp, #8
 8004b3c:	bd80      	pop	{r7, pc}
 8004b3e:	46c0      	nop			@ (mov r8, r8)
 8004b40:	50000400 	.word	0x50000400

08004b44 <lcd_print_char>:


void lcd_print_char(uint8_t data)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b082      	sub	sp, #8
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	0002      	movs	r2, r0
 8004b4c:	1dfb      	adds	r3, r7, #7
 8004b4e:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RS, GPIO_PIN_SET);
 8004b50:	4b0f      	ldr	r3, [pc, #60]	@ (8004b90 <lcd_print_char+0x4c>)
 8004b52:	2201      	movs	r2, #1
 8004b54:	2101      	movs	r1, #1
 8004b56:	0018      	movs	r0, r3
 8004b58:	f7fc fd2a 	bl	80015b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RW, GPIO_PIN_RESET);
 8004b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8004b90 <lcd_print_char+0x4c>)
 8004b5e:	2200      	movs	r2, #0
 8004b60:	2102      	movs	r1, #2
 8004b62:	0018      	movs	r0, r3
 8004b64:	f7fc fd24 	bl	80015b0 <HAL_GPIO_WritePin>

	write_4_bits(data >> 4);  // higher nibble
 8004b68:	1dfb      	adds	r3, r7, #7
 8004b6a:	781b      	ldrb	r3, [r3, #0]
 8004b6c:	091b      	lsrs	r3, r3, #4
 8004b6e:	b2db      	uxtb	r3, r3
 8004b70:	0018      	movs	r0, r3
 8004b72:	f000 f919 	bl	8004da8 <write_4_bits>
	write_4_bits(data & 0x0F); // lower nibble
 8004b76:	1dfb      	adds	r3, r7, #7
 8004b78:	781b      	ldrb	r3, [r3, #0]
 8004b7a:	220f      	movs	r2, #15
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	0018      	movs	r0, r3
 8004b82:	f000 f911 	bl	8004da8 <write_4_bits>
}
 8004b86:	46c0      	nop			@ (mov r8, r8)
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	b002      	add	sp, #8
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	46c0      	nop			@ (mov r8, r8)
 8004b90:	50000400 	.word	0x50000400

08004b94 <lcd_print_string>:


void lcd_print_string(char *message)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b082      	sub	sp, #8
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
	do
	{
		lcd_print_char((uint8_t)*message++);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	1c5a      	adds	r2, r3, #1
 8004ba0:	607a      	str	r2, [r7, #4]
 8004ba2:	781b      	ldrb	r3, [r3, #0]
 8004ba4:	0018      	movs	r0, r3
 8004ba6:	f7ff ffcd 	bl	8004b44 <lcd_print_char>
	}
	while(*message != '\0');
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	781b      	ldrb	r3, [r3, #0]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d1f4      	bne.n	8004b9c <lcd_print_string+0x8>
}
 8004bb2:	46c0      	nop			@ (mov r8, r8)
 8004bb4:	46c0      	nop			@ (mov r8, r8)
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	b002      	add	sp, #8
 8004bba:	bd80      	pop	{r7, pc}

08004bbc <lcd_display_clear>:


void lcd_display_clear()
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	af00      	add	r7, sp, #0
	lcd_send_command(LCD_CMD_DIS_CLEAR);
 8004bc0:	2001      	movs	r0, #1
 8004bc2:	f7ff ff97 	bl	8004af4 <lcd_send_command>
	HAL_Delay(2);
 8004bc6:	2002      	movs	r0, #2
 8004bc8:	f7fc fa7e 	bl	80010c8 <HAL_Delay>
}
 8004bcc:	46c0      	nop			@ (mov r8, r8)
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}

08004bd2 <lcd_set_cursor>:
	HAL_Delay(2);
}


void lcd_set_cursor(uint8_t row, uint8_t col)
{
 8004bd2:	b580      	push	{r7, lr}
 8004bd4:	b082      	sub	sp, #8
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	0002      	movs	r2, r0
 8004bda:	1dfb      	adds	r3, r7, #7
 8004bdc:	701a      	strb	r2, [r3, #0]
 8004bde:	1dbb      	adds	r3, r7, #6
 8004be0:	1c0a      	adds	r2, r1, #0
 8004be2:	701a      	strb	r2, [r3, #0]
	col--;
 8004be4:	1dbb      	adds	r3, r7, #6
 8004be6:	781a      	ldrb	r2, [r3, #0]
 8004be8:	1dbb      	adds	r3, r7, #6
 8004bea:	3a01      	subs	r2, #1
 8004bec:	701a      	strb	r2, [r3, #0]
	switch(row)
 8004bee:	1dfb      	adds	r3, r7, #7
 8004bf0:	781b      	ldrb	r3, [r3, #0]
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d002      	beq.n	8004bfc <lcd_set_cursor+0x2a>
 8004bf6:	2b02      	cmp	r3, #2
 8004bf8:	d00d      	beq.n	8004c16 <lcd_set_cursor+0x44>
		case 2:
			// Set cursor to 2nd row address and add index
			lcd_send_command((col |= 0xC0));
			break;
		default:
			break;
 8004bfa:	e019      	b.n	8004c30 <lcd_set_cursor+0x5e>
			lcd_send_command((col |= 0x80));
 8004bfc:	1dbb      	adds	r3, r7, #6
 8004bfe:	1dba      	adds	r2, r7, #6
 8004c00:	7812      	ldrb	r2, [r2, #0]
 8004c02:	2180      	movs	r1, #128	@ 0x80
 8004c04:	4249      	negs	r1, r1
 8004c06:	430a      	orrs	r2, r1
 8004c08:	701a      	strb	r2, [r3, #0]
 8004c0a:	1dbb      	adds	r3, r7, #6
 8004c0c:	781b      	ldrb	r3, [r3, #0]
 8004c0e:	0018      	movs	r0, r3
 8004c10:	f7ff ff70 	bl	8004af4 <lcd_send_command>
			break;
 8004c14:	e00c      	b.n	8004c30 <lcd_set_cursor+0x5e>
			lcd_send_command((col |= 0xC0));
 8004c16:	1dbb      	adds	r3, r7, #6
 8004c18:	1dba      	adds	r2, r7, #6
 8004c1a:	7812      	ldrb	r2, [r2, #0]
 8004c1c:	2140      	movs	r1, #64	@ 0x40
 8004c1e:	4249      	negs	r1, r1
 8004c20:	430a      	orrs	r2, r1
 8004c22:	701a      	strb	r2, [r3, #0]
 8004c24:	1dbb      	adds	r3, r7, #6
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	0018      	movs	r0, r3
 8004c2a:	f7ff ff63 	bl	8004af4 <lcd_send_command>
			break;
 8004c2e:	46c0      	nop			@ (mov r8, r8)
	}
}
 8004c30:	46c0      	nop			@ (mov r8, r8)
 8004c32:	46bd      	mov	sp, r7
 8004c34:	b002      	add	sp, #8
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <lcd_init>:


void lcd_init()
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b086      	sub	sp, #24
 8004c3c:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004c3e:	4b58      	ldr	r3, [pc, #352]	@ (8004da0 <lcd_init+0x168>)
 8004c40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c42:	4b57      	ldr	r3, [pc, #348]	@ (8004da0 <lcd_init+0x168>)
 8004c44:	2102      	movs	r1, #2
 8004c46:	430a      	orrs	r2, r1
 8004c48:	635a      	str	r2, [r3, #52]	@ 0x34
 8004c4a:	4b55      	ldr	r3, [pc, #340]	@ (8004da0 <lcd_init+0x168>)
 8004c4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c4e:	2202      	movs	r2, #2
 8004c50:	4013      	ands	r3, r2
 8004c52:	603b      	str	r3, [r7, #0]
 8004c54:	683b      	ldr	r3, [r7, #0]

	// Configure GPIO Pins used for LCD Connections
	GPIO_InitTypeDef init_scruct;

	init_scruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c56:	1d3b      	adds	r3, r7, #4
 8004c58:	2201      	movs	r2, #1
 8004c5a:	605a      	str	r2, [r3, #4]
	init_scruct.Pull  = GPIO_NOPULL;
 8004c5c:	1d3b      	adds	r3, r7, #4
 8004c5e:	2200      	movs	r2, #0
 8004c60:	609a      	str	r2, [r3, #8]
	init_scruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004c62:	1d3b      	adds	r3, r7, #4
 8004c64:	2202      	movs	r2, #2
 8004c66:	60da      	str	r2, [r3, #12]
	init_scruct.Pin = LCD_GPIO_RS;
 8004c68:	1d3b      	adds	r3, r7, #4
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	601a      	str	r2, [r3, #0]

	// Enable Peri Clock
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8004c6e:	1d3b      	adds	r3, r7, #4
 8004c70:	4a4c      	ldr	r2, [pc, #304]	@ (8004da4 <lcd_init+0x16c>)
 8004c72:	0019      	movs	r1, r3
 8004c74:	0010      	movs	r0, r2
 8004c76:	f7fc fb29 	bl	80012cc <HAL_GPIO_Init>

	init_scruct.Pin  = LCD_GPIO_RW;
 8004c7a:	1d3b      	adds	r3, r7, #4
 8004c7c:	2202      	movs	r2, #2
 8004c7e:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8004c80:	1d3b      	adds	r3, r7, #4
 8004c82:	4a48      	ldr	r2, [pc, #288]	@ (8004da4 <lcd_init+0x16c>)
 8004c84:	0019      	movs	r1, r3
 8004c86:	0010      	movs	r0, r2
 8004c88:	f7fc fb20 	bl	80012cc <HAL_GPIO_Init>
	init_scruct.Pin  = LCD_GPIO_EN;
 8004c8c:	1d3b      	adds	r3, r7, #4
 8004c8e:	2204      	movs	r2, #4
 8004c90:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8004c92:	1d3b      	adds	r3, r7, #4
 8004c94:	4a43      	ldr	r2, [pc, #268]	@ (8004da4 <lcd_init+0x16c>)
 8004c96:	0019      	movs	r1, r3
 8004c98:	0010      	movs	r0, r2
 8004c9a:	f7fc fb17 	bl	80012cc <HAL_GPIO_Init>
	init_scruct.Pin  = LCD_GPIO_D4;
 8004c9e:	1d3b      	adds	r3, r7, #4
 8004ca0:	2208      	movs	r2, #8
 8004ca2:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8004ca4:	1d3b      	adds	r3, r7, #4
 8004ca6:	4a3f      	ldr	r2, [pc, #252]	@ (8004da4 <lcd_init+0x16c>)
 8004ca8:	0019      	movs	r1, r3
 8004caa:	0010      	movs	r0, r2
 8004cac:	f7fc fb0e 	bl	80012cc <HAL_GPIO_Init>
	init_scruct.Pin = LCD_GPIO_D5;
 8004cb0:	1d3b      	adds	r3, r7, #4
 8004cb2:	2210      	movs	r2, #16
 8004cb4:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8004cb6:	1d3b      	adds	r3, r7, #4
 8004cb8:	4a3a      	ldr	r2, [pc, #232]	@ (8004da4 <lcd_init+0x16c>)
 8004cba:	0019      	movs	r1, r3
 8004cbc:	0010      	movs	r0, r2
 8004cbe:	f7fc fb05 	bl	80012cc <HAL_GPIO_Init>
	init_scruct.Pin  = LCD_GPIO_D6;
 8004cc2:	1d3b      	adds	r3, r7, #4
 8004cc4:	2220      	movs	r2, #32
 8004cc6:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8004cc8:	1d3b      	adds	r3, r7, #4
 8004cca:	4a36      	ldr	r2, [pc, #216]	@ (8004da4 <lcd_init+0x16c>)
 8004ccc:	0019      	movs	r1, r3
 8004cce:	0010      	movs	r0, r2
 8004cd0:	f7fc fafc 	bl	80012cc <HAL_GPIO_Init>
	init_scruct.Pin  = LCD_GPIO_D7;
 8004cd4:	1d3b      	adds	r3, r7, #4
 8004cd6:	2280      	movs	r2, #128	@ 0x80
 8004cd8:	0152      	lsls	r2, r2, #5
 8004cda:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8004cdc:	1d3b      	adds	r3, r7, #4
 8004cde:	4a31      	ldr	r2, [pc, #196]	@ (8004da4 <lcd_init+0x16c>)
 8004ce0:	0019      	movs	r1, r3
 8004ce2:	0010      	movs	r0, r2
 8004ce4:	f7fc faf2 	bl	80012cc <HAL_GPIO_Init>

	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RS, GPIO_PIN_RESET);
 8004ce8:	4b2e      	ldr	r3, [pc, #184]	@ (8004da4 <lcd_init+0x16c>)
 8004cea:	2200      	movs	r2, #0
 8004cec:	2101      	movs	r1, #1
 8004cee:	0018      	movs	r0, r3
 8004cf0:	f7fc fc5e 	bl	80015b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RW, GPIO_PIN_RESET);
 8004cf4:	4b2b      	ldr	r3, [pc, #172]	@ (8004da4 <lcd_init+0x16c>)
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	2102      	movs	r1, #2
 8004cfa:	0018      	movs	r0, r3
 8004cfc:	f7fc fc58 	bl	80015b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_EN, GPIO_PIN_RESET);
 8004d00:	4b28      	ldr	r3, [pc, #160]	@ (8004da4 <lcd_init+0x16c>)
 8004d02:	2200      	movs	r2, #0
 8004d04:	2104      	movs	r1, #4
 8004d06:	0018      	movs	r0, r3
 8004d08:	f7fc fc52 	bl	80015b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D4, GPIO_PIN_RESET);
 8004d0c:	4b25      	ldr	r3, [pc, #148]	@ (8004da4 <lcd_init+0x16c>)
 8004d0e:	2200      	movs	r2, #0
 8004d10:	2108      	movs	r1, #8
 8004d12:	0018      	movs	r0, r3
 8004d14:	f7fc fc4c 	bl	80015b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D5, GPIO_PIN_RESET);
 8004d18:	4b22      	ldr	r3, [pc, #136]	@ (8004da4 <lcd_init+0x16c>)
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	2110      	movs	r1, #16
 8004d1e:	0018      	movs	r0, r3
 8004d20:	f7fc fc46 	bl	80015b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D6, GPIO_PIN_RESET);
 8004d24:	4b1f      	ldr	r3, [pc, #124]	@ (8004da4 <lcd_init+0x16c>)
 8004d26:	2200      	movs	r2, #0
 8004d28:	2120      	movs	r1, #32
 8004d2a:	0018      	movs	r0, r3
 8004d2c:	f7fc fc40 	bl	80015b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D7, GPIO_PIN_RESET);
 8004d30:	2380      	movs	r3, #128	@ 0x80
 8004d32:	015b      	lsls	r3, r3, #5
 8004d34:	481b      	ldr	r0, [pc, #108]	@ (8004da4 <lcd_init+0x16c>)
 8004d36:	2200      	movs	r2, #0
 8004d38:	0019      	movs	r1, r3
 8004d3a:	f7fc fc39 	bl	80015b0 <HAL_GPIO_WritePin>


	// LCD Initialization
	HAL_Delay(40);
 8004d3e:	2028      	movs	r0, #40	@ 0x28
 8004d40:	f7fc f9c2 	bl	80010c8 <HAL_Delay>

	// RS = 0; For LCD Command
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RS, GPIO_PIN_RESET);
 8004d44:	4b17      	ldr	r3, [pc, #92]	@ (8004da4 <lcd_init+0x16c>)
 8004d46:	2200      	movs	r2, #0
 8004d48:	2101      	movs	r1, #1
 8004d4a:	0018      	movs	r0, r3
 8004d4c:	f7fc fc30 	bl	80015b0 <HAL_GPIO_WritePin>
	// RW = 0
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RW, GPIO_PIN_RESET);
 8004d50:	4b14      	ldr	r3, [pc, #80]	@ (8004da4 <lcd_init+0x16c>)
 8004d52:	2200      	movs	r2, #0
 8004d54:	2102      	movs	r1, #2
 8004d56:	0018      	movs	r0, r3
 8004d58:	f7fc fc2a 	bl	80015b0 <HAL_GPIO_WritePin>

	write_4_bits(0b0011);
 8004d5c:	2003      	movs	r0, #3
 8004d5e:	f000 f823 	bl	8004da8 <write_4_bits>
	HAL_Delay(5);
 8004d62:	2005      	movs	r0, #5
 8004d64:	f7fc f9b0 	bl	80010c8 <HAL_Delay>
	write_4_bits(0b0011);
 8004d68:	2003      	movs	r0, #3
 8004d6a:	f000 f81d 	bl	8004da8 <write_4_bits>
	delay_us(150);
 8004d6e:	2096      	movs	r0, #150	@ 0x96
 8004d70:	f7fb fc02 	bl	8000578 <delay_us>
	write_4_bits(0b0011);
 8004d74:	2003      	movs	r0, #3
 8004d76:	f000 f817 	bl	8004da8 <write_4_bits>
	write_4_bits(0b0010);
 8004d7a:	2002      	movs	r0, #2
 8004d7c:	f000 f814 	bl	8004da8 <write_4_bits>

	// function set command
	lcd_send_command(LCD_CMD_4DL_2N_5x8F);
 8004d80:	2028      	movs	r0, #40	@ 0x28
 8004d82:	f7ff feb7 	bl	8004af4 <lcd_send_command>

	// display on and cursor on
	lcd_send_command(LCD_CMD_DON_CURON);
 8004d86:	200e      	movs	r0, #14
 8004d88:	f7ff feb4 	bl	8004af4 <lcd_send_command>

	// display clear
	lcd_display_clear();
 8004d8c:	f7ff ff16 	bl	8004bbc <lcd_display_clear>

	// entry mode set
	lcd_send_command(LCD_CMD_INCADD);
 8004d90:	2006      	movs	r0, #6
 8004d92:	f7ff feaf 	bl	8004af4 <lcd_send_command>
}
 8004d96:	46c0      	nop			@ (mov r8, r8)
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	b006      	add	sp, #24
 8004d9c:	bd80      	pop	{r7, pc}
 8004d9e:	46c0      	nop			@ (mov r8, r8)
 8004da0:	40021000 	.word	0x40021000
 8004da4:	50000400 	.word	0x50000400

08004da8 <write_4_bits>:


// Writes 4 bits through D4-7
static void write_4_bits(uint8_t value)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b082      	sub	sp, #8
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	0002      	movs	r2, r0
 8004db0:	1dfb      	adds	r3, r7, #7
 8004db2:	701a      	strb	r2, [r3, #0]
//	GPIO_WriteToOutputPin(LCD_GPIO_PORT, LCD_GPIO_D4, (value >> 0) & 0x1);
//	GPIO_WriteToOutputPin(LCD_GPIO_PORT, LCD_GPIO_D5, (value >> 1) & 0x1);
//	GPIO_WriteToOutputPin(LCD_GPIO_PORT, LCD_GPIO_D6, (value >> 2) & 0x1);
//	GPIO_WriteToOutputPin(LCD_GPIO_PORT, LCD_GPIO_D7, (value >> 3) & 0x1);

	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D4, (value >> 0) & 0x1);
 8004db4:	1dfb      	adds	r3, r7, #7
 8004db6:	781b      	ldrb	r3, [r3, #0]
 8004db8:	2201      	movs	r2, #1
 8004dba:	4013      	ands	r3, r2
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	4818      	ldr	r0, [pc, #96]	@ (8004e20 <write_4_bits+0x78>)
 8004dc0:	001a      	movs	r2, r3
 8004dc2:	2108      	movs	r1, #8
 8004dc4:	f7fc fbf4 	bl	80015b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D5, (value >> 1) & 0x1);
 8004dc8:	1dfb      	adds	r3, r7, #7
 8004dca:	781b      	ldrb	r3, [r3, #0]
 8004dcc:	085b      	lsrs	r3, r3, #1
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	4013      	ands	r3, r2
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	4812      	ldr	r0, [pc, #72]	@ (8004e20 <write_4_bits+0x78>)
 8004dd8:	001a      	movs	r2, r3
 8004dda:	2110      	movs	r1, #16
 8004ddc:	f7fc fbe8 	bl	80015b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D6, (value >> 2) & 0x1);
 8004de0:	1dfb      	adds	r3, r7, #7
 8004de2:	781b      	ldrb	r3, [r3, #0]
 8004de4:	089b      	lsrs	r3, r3, #2
 8004de6:	b2db      	uxtb	r3, r3
 8004de8:	2201      	movs	r2, #1
 8004dea:	4013      	ands	r3, r2
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	480c      	ldr	r0, [pc, #48]	@ (8004e20 <write_4_bits+0x78>)
 8004df0:	001a      	movs	r2, r3
 8004df2:	2120      	movs	r1, #32
 8004df4:	f7fc fbdc 	bl	80015b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D7, (value >> 3) & 0x1);
 8004df8:	1dfb      	adds	r3, r7, #7
 8004dfa:	781b      	ldrb	r3, [r3, #0]
 8004dfc:	08db      	lsrs	r3, r3, #3
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	2201      	movs	r2, #1
 8004e02:	4013      	ands	r3, r2
 8004e04:	b2da      	uxtb	r2, r3
 8004e06:	2380      	movs	r3, #128	@ 0x80
 8004e08:	015b      	lsls	r3, r3, #5
 8004e0a:	4805      	ldr	r0, [pc, #20]	@ (8004e20 <write_4_bits+0x78>)
 8004e0c:	0019      	movs	r1, r3
 8004e0e:	f7fc fbcf 	bl	80015b0 <HAL_GPIO_WritePin>

	lcd_enable();
 8004e12:	f000 f807 	bl	8004e24 <lcd_enable>
}
 8004e16:	46c0      	nop			@ (mov r8, r8)
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	b002      	add	sp, #8
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	46c0      	nop			@ (mov r8, r8)
 8004e20:	50000400 	.word	0x50000400

08004e24 <lcd_enable>:


static void lcd_enable()
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_EN, GPIO_PIN_SET);
 8004e28:	4b0a      	ldr	r3, [pc, #40]	@ (8004e54 <lcd_enable+0x30>)
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	2104      	movs	r1, #4
 8004e2e:	0018      	movs	r0, r3
 8004e30:	f7fc fbbe 	bl	80015b0 <HAL_GPIO_WritePin>
	delay_us(10);
 8004e34:	200a      	movs	r0, #10
 8004e36:	f7fb fb9f 	bl	8000578 <delay_us>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_EN, GPIO_PIN_RESET);
 8004e3a:	4b06      	ldr	r3, [pc, #24]	@ (8004e54 <lcd_enable+0x30>)
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	2104      	movs	r1, #4
 8004e40:	0018      	movs	r0, r3
 8004e42:	f7fc fbb5 	bl	80015b0 <HAL_GPIO_WritePin>
	delay_us(100);
 8004e46:	2064      	movs	r0, #100	@ 0x64
 8004e48:	f7fb fb96 	bl	8000578 <delay_us>
}
 8004e4c:	46c0      	nop			@ (mov r8, r8)
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}
 8004e52:	46c0      	nop			@ (mov r8, r8)
 8004e54:	50000400 	.word	0x50000400

08004e58 <sniprintf>:
 8004e58:	b40c      	push	{r2, r3}
 8004e5a:	b530      	push	{r4, r5, lr}
 8004e5c:	4b18      	ldr	r3, [pc, #96]	@ (8004ec0 <sniprintf+0x68>)
 8004e5e:	000c      	movs	r4, r1
 8004e60:	681d      	ldr	r5, [r3, #0]
 8004e62:	b09d      	sub	sp, #116	@ 0x74
 8004e64:	2900      	cmp	r1, #0
 8004e66:	da08      	bge.n	8004e7a <sniprintf+0x22>
 8004e68:	238b      	movs	r3, #139	@ 0x8b
 8004e6a:	2001      	movs	r0, #1
 8004e6c:	602b      	str	r3, [r5, #0]
 8004e6e:	4240      	negs	r0, r0
 8004e70:	b01d      	add	sp, #116	@ 0x74
 8004e72:	bc30      	pop	{r4, r5}
 8004e74:	bc08      	pop	{r3}
 8004e76:	b002      	add	sp, #8
 8004e78:	4718      	bx	r3
 8004e7a:	2382      	movs	r3, #130	@ 0x82
 8004e7c:	466a      	mov	r2, sp
 8004e7e:	009b      	lsls	r3, r3, #2
 8004e80:	8293      	strh	r3, [r2, #20]
 8004e82:	2300      	movs	r3, #0
 8004e84:	9002      	str	r0, [sp, #8]
 8004e86:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004e88:	9006      	str	r0, [sp, #24]
 8004e8a:	4299      	cmp	r1, r3
 8004e8c:	d000      	beq.n	8004e90 <sniprintf+0x38>
 8004e8e:	1e4b      	subs	r3, r1, #1
 8004e90:	9304      	str	r3, [sp, #16]
 8004e92:	9307      	str	r3, [sp, #28]
 8004e94:	2301      	movs	r3, #1
 8004e96:	466a      	mov	r2, sp
 8004e98:	425b      	negs	r3, r3
 8004e9a:	82d3      	strh	r3, [r2, #22]
 8004e9c:	0028      	movs	r0, r5
 8004e9e:	ab21      	add	r3, sp, #132	@ 0x84
 8004ea0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004ea2:	a902      	add	r1, sp, #8
 8004ea4:	9301      	str	r3, [sp, #4]
 8004ea6:	f000 f9cb 	bl	8005240 <_svfiprintf_r>
 8004eaa:	1c43      	adds	r3, r0, #1
 8004eac:	da01      	bge.n	8004eb2 <sniprintf+0x5a>
 8004eae:	238b      	movs	r3, #139	@ 0x8b
 8004eb0:	602b      	str	r3, [r5, #0]
 8004eb2:	2c00      	cmp	r4, #0
 8004eb4:	d0dc      	beq.n	8004e70 <sniprintf+0x18>
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	9b02      	ldr	r3, [sp, #8]
 8004eba:	701a      	strb	r2, [r3, #0]
 8004ebc:	e7d8      	b.n	8004e70 <sniprintf+0x18>
 8004ebe:	46c0      	nop			@ (mov r8, r8)
 8004ec0:	2000000c 	.word	0x2000000c

08004ec4 <memset>:
 8004ec4:	0003      	movs	r3, r0
 8004ec6:	1882      	adds	r2, r0, r2
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d100      	bne.n	8004ece <memset+0xa>
 8004ecc:	4770      	bx	lr
 8004ece:	7019      	strb	r1, [r3, #0]
 8004ed0:	3301      	adds	r3, #1
 8004ed2:	e7f9      	b.n	8004ec8 <memset+0x4>

08004ed4 <strchr>:
 8004ed4:	b2c9      	uxtb	r1, r1
 8004ed6:	7803      	ldrb	r3, [r0, #0]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d004      	beq.n	8004ee6 <strchr+0x12>
 8004edc:	428b      	cmp	r3, r1
 8004ede:	d100      	bne.n	8004ee2 <strchr+0xe>
 8004ee0:	4770      	bx	lr
 8004ee2:	3001      	adds	r0, #1
 8004ee4:	e7f7      	b.n	8004ed6 <strchr+0x2>
 8004ee6:	424b      	negs	r3, r1
 8004ee8:	4159      	adcs	r1, r3
 8004eea:	4249      	negs	r1, r1
 8004eec:	4008      	ands	r0, r1
 8004eee:	e7f7      	b.n	8004ee0 <strchr+0xc>

08004ef0 <strstr>:
 8004ef0:	780a      	ldrb	r2, [r1, #0]
 8004ef2:	b530      	push	{r4, r5, lr}
 8004ef4:	2a00      	cmp	r2, #0
 8004ef6:	d10c      	bne.n	8004f12 <strstr+0x22>
 8004ef8:	bd30      	pop	{r4, r5, pc}
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d108      	bne.n	8004f10 <strstr+0x20>
 8004efe:	2301      	movs	r3, #1
 8004f00:	5ccc      	ldrb	r4, [r1, r3]
 8004f02:	2c00      	cmp	r4, #0
 8004f04:	d0f8      	beq.n	8004ef8 <strstr+0x8>
 8004f06:	5cc5      	ldrb	r5, [r0, r3]
 8004f08:	42a5      	cmp	r5, r4
 8004f0a:	d101      	bne.n	8004f10 <strstr+0x20>
 8004f0c:	3301      	adds	r3, #1
 8004f0e:	e7f7      	b.n	8004f00 <strstr+0x10>
 8004f10:	3001      	adds	r0, #1
 8004f12:	7803      	ldrb	r3, [r0, #0]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d1f0      	bne.n	8004efa <strstr+0xa>
 8004f18:	0018      	movs	r0, r3
 8004f1a:	e7ed      	b.n	8004ef8 <strstr+0x8>

08004f1c <__errno>:
 8004f1c:	4b01      	ldr	r3, [pc, #4]	@ (8004f24 <__errno+0x8>)
 8004f1e:	6818      	ldr	r0, [r3, #0]
 8004f20:	4770      	bx	lr
 8004f22:	46c0      	nop			@ (mov r8, r8)
 8004f24:	2000000c 	.word	0x2000000c

08004f28 <__libc_init_array>:
 8004f28:	b570      	push	{r4, r5, r6, lr}
 8004f2a:	2600      	movs	r6, #0
 8004f2c:	4c0c      	ldr	r4, [pc, #48]	@ (8004f60 <__libc_init_array+0x38>)
 8004f2e:	4d0d      	ldr	r5, [pc, #52]	@ (8004f64 <__libc_init_array+0x3c>)
 8004f30:	1b64      	subs	r4, r4, r5
 8004f32:	10a4      	asrs	r4, r4, #2
 8004f34:	42a6      	cmp	r6, r4
 8004f36:	d109      	bne.n	8004f4c <__libc_init_array+0x24>
 8004f38:	2600      	movs	r6, #0
 8004f3a:	f000 fc63 	bl	8005804 <_init>
 8004f3e:	4c0a      	ldr	r4, [pc, #40]	@ (8004f68 <__libc_init_array+0x40>)
 8004f40:	4d0a      	ldr	r5, [pc, #40]	@ (8004f6c <__libc_init_array+0x44>)
 8004f42:	1b64      	subs	r4, r4, r5
 8004f44:	10a4      	asrs	r4, r4, #2
 8004f46:	42a6      	cmp	r6, r4
 8004f48:	d105      	bne.n	8004f56 <__libc_init_array+0x2e>
 8004f4a:	bd70      	pop	{r4, r5, r6, pc}
 8004f4c:	00b3      	lsls	r3, r6, #2
 8004f4e:	58eb      	ldr	r3, [r5, r3]
 8004f50:	4798      	blx	r3
 8004f52:	3601      	adds	r6, #1
 8004f54:	e7ee      	b.n	8004f34 <__libc_init_array+0xc>
 8004f56:	00b3      	lsls	r3, r6, #2
 8004f58:	58eb      	ldr	r3, [r5, r3]
 8004f5a:	4798      	blx	r3
 8004f5c:	3601      	adds	r6, #1
 8004f5e:	e7f2      	b.n	8004f46 <__libc_init_array+0x1e>
 8004f60:	08005aac 	.word	0x08005aac
 8004f64:	08005aac 	.word	0x08005aac
 8004f68:	08005ab0 	.word	0x08005ab0
 8004f6c:	08005aac 	.word	0x08005aac

08004f70 <__retarget_lock_acquire_recursive>:
 8004f70:	4770      	bx	lr

08004f72 <__retarget_lock_release_recursive>:
 8004f72:	4770      	bx	lr

08004f74 <memcpy>:
 8004f74:	2300      	movs	r3, #0
 8004f76:	b510      	push	{r4, lr}
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d100      	bne.n	8004f7e <memcpy+0xa>
 8004f7c:	bd10      	pop	{r4, pc}
 8004f7e:	5ccc      	ldrb	r4, [r1, r3]
 8004f80:	54c4      	strb	r4, [r0, r3]
 8004f82:	3301      	adds	r3, #1
 8004f84:	e7f8      	b.n	8004f78 <memcpy+0x4>
	...

08004f88 <_free_r>:
 8004f88:	b570      	push	{r4, r5, r6, lr}
 8004f8a:	0005      	movs	r5, r0
 8004f8c:	1e0c      	subs	r4, r1, #0
 8004f8e:	d010      	beq.n	8004fb2 <_free_r+0x2a>
 8004f90:	3c04      	subs	r4, #4
 8004f92:	6823      	ldr	r3, [r4, #0]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	da00      	bge.n	8004f9a <_free_r+0x12>
 8004f98:	18e4      	adds	r4, r4, r3
 8004f9a:	0028      	movs	r0, r5
 8004f9c:	f000 f8e0 	bl	8005160 <__malloc_lock>
 8004fa0:	4a1d      	ldr	r2, [pc, #116]	@ (8005018 <_free_r+0x90>)
 8004fa2:	6813      	ldr	r3, [r2, #0]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d105      	bne.n	8004fb4 <_free_r+0x2c>
 8004fa8:	6063      	str	r3, [r4, #4]
 8004faa:	6014      	str	r4, [r2, #0]
 8004fac:	0028      	movs	r0, r5
 8004fae:	f000 f8df 	bl	8005170 <__malloc_unlock>
 8004fb2:	bd70      	pop	{r4, r5, r6, pc}
 8004fb4:	42a3      	cmp	r3, r4
 8004fb6:	d908      	bls.n	8004fca <_free_r+0x42>
 8004fb8:	6820      	ldr	r0, [r4, #0]
 8004fba:	1821      	adds	r1, r4, r0
 8004fbc:	428b      	cmp	r3, r1
 8004fbe:	d1f3      	bne.n	8004fa8 <_free_r+0x20>
 8004fc0:	6819      	ldr	r1, [r3, #0]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	1809      	adds	r1, r1, r0
 8004fc6:	6021      	str	r1, [r4, #0]
 8004fc8:	e7ee      	b.n	8004fa8 <_free_r+0x20>
 8004fca:	001a      	movs	r2, r3
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d001      	beq.n	8004fd6 <_free_r+0x4e>
 8004fd2:	42a3      	cmp	r3, r4
 8004fd4:	d9f9      	bls.n	8004fca <_free_r+0x42>
 8004fd6:	6811      	ldr	r1, [r2, #0]
 8004fd8:	1850      	adds	r0, r2, r1
 8004fda:	42a0      	cmp	r0, r4
 8004fdc:	d10b      	bne.n	8004ff6 <_free_r+0x6e>
 8004fde:	6820      	ldr	r0, [r4, #0]
 8004fe0:	1809      	adds	r1, r1, r0
 8004fe2:	1850      	adds	r0, r2, r1
 8004fe4:	6011      	str	r1, [r2, #0]
 8004fe6:	4283      	cmp	r3, r0
 8004fe8:	d1e0      	bne.n	8004fac <_free_r+0x24>
 8004fea:	6818      	ldr	r0, [r3, #0]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	1841      	adds	r1, r0, r1
 8004ff0:	6011      	str	r1, [r2, #0]
 8004ff2:	6053      	str	r3, [r2, #4]
 8004ff4:	e7da      	b.n	8004fac <_free_r+0x24>
 8004ff6:	42a0      	cmp	r0, r4
 8004ff8:	d902      	bls.n	8005000 <_free_r+0x78>
 8004ffa:	230c      	movs	r3, #12
 8004ffc:	602b      	str	r3, [r5, #0]
 8004ffe:	e7d5      	b.n	8004fac <_free_r+0x24>
 8005000:	6820      	ldr	r0, [r4, #0]
 8005002:	1821      	adds	r1, r4, r0
 8005004:	428b      	cmp	r3, r1
 8005006:	d103      	bne.n	8005010 <_free_r+0x88>
 8005008:	6819      	ldr	r1, [r3, #0]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	1809      	adds	r1, r1, r0
 800500e:	6021      	str	r1, [r4, #0]
 8005010:	6063      	str	r3, [r4, #4]
 8005012:	6054      	str	r4, [r2, #4]
 8005014:	e7ca      	b.n	8004fac <_free_r+0x24>
 8005016:	46c0      	nop			@ (mov r8, r8)
 8005018:	20000368 	.word	0x20000368

0800501c <sbrk_aligned>:
 800501c:	b570      	push	{r4, r5, r6, lr}
 800501e:	4e0f      	ldr	r6, [pc, #60]	@ (800505c <sbrk_aligned+0x40>)
 8005020:	000d      	movs	r5, r1
 8005022:	6831      	ldr	r1, [r6, #0]
 8005024:	0004      	movs	r4, r0
 8005026:	2900      	cmp	r1, #0
 8005028:	d102      	bne.n	8005030 <sbrk_aligned+0x14>
 800502a:	f000 fb95 	bl	8005758 <_sbrk_r>
 800502e:	6030      	str	r0, [r6, #0]
 8005030:	0029      	movs	r1, r5
 8005032:	0020      	movs	r0, r4
 8005034:	f000 fb90 	bl	8005758 <_sbrk_r>
 8005038:	1c43      	adds	r3, r0, #1
 800503a:	d103      	bne.n	8005044 <sbrk_aligned+0x28>
 800503c:	2501      	movs	r5, #1
 800503e:	426d      	negs	r5, r5
 8005040:	0028      	movs	r0, r5
 8005042:	bd70      	pop	{r4, r5, r6, pc}
 8005044:	2303      	movs	r3, #3
 8005046:	1cc5      	adds	r5, r0, #3
 8005048:	439d      	bics	r5, r3
 800504a:	42a8      	cmp	r0, r5
 800504c:	d0f8      	beq.n	8005040 <sbrk_aligned+0x24>
 800504e:	1a29      	subs	r1, r5, r0
 8005050:	0020      	movs	r0, r4
 8005052:	f000 fb81 	bl	8005758 <_sbrk_r>
 8005056:	3001      	adds	r0, #1
 8005058:	d1f2      	bne.n	8005040 <sbrk_aligned+0x24>
 800505a:	e7ef      	b.n	800503c <sbrk_aligned+0x20>
 800505c:	20000364 	.word	0x20000364

08005060 <_malloc_r>:
 8005060:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005062:	2203      	movs	r2, #3
 8005064:	1ccb      	adds	r3, r1, #3
 8005066:	4393      	bics	r3, r2
 8005068:	3308      	adds	r3, #8
 800506a:	0005      	movs	r5, r0
 800506c:	001f      	movs	r7, r3
 800506e:	2b0c      	cmp	r3, #12
 8005070:	d234      	bcs.n	80050dc <_malloc_r+0x7c>
 8005072:	270c      	movs	r7, #12
 8005074:	42b9      	cmp	r1, r7
 8005076:	d833      	bhi.n	80050e0 <_malloc_r+0x80>
 8005078:	0028      	movs	r0, r5
 800507a:	f000 f871 	bl	8005160 <__malloc_lock>
 800507e:	4e37      	ldr	r6, [pc, #220]	@ (800515c <_malloc_r+0xfc>)
 8005080:	6833      	ldr	r3, [r6, #0]
 8005082:	001c      	movs	r4, r3
 8005084:	2c00      	cmp	r4, #0
 8005086:	d12f      	bne.n	80050e8 <_malloc_r+0x88>
 8005088:	0039      	movs	r1, r7
 800508a:	0028      	movs	r0, r5
 800508c:	f7ff ffc6 	bl	800501c <sbrk_aligned>
 8005090:	0004      	movs	r4, r0
 8005092:	1c43      	adds	r3, r0, #1
 8005094:	d15f      	bne.n	8005156 <_malloc_r+0xf6>
 8005096:	6834      	ldr	r4, [r6, #0]
 8005098:	9400      	str	r4, [sp, #0]
 800509a:	9b00      	ldr	r3, [sp, #0]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d14a      	bne.n	8005136 <_malloc_r+0xd6>
 80050a0:	2c00      	cmp	r4, #0
 80050a2:	d052      	beq.n	800514a <_malloc_r+0xea>
 80050a4:	6823      	ldr	r3, [r4, #0]
 80050a6:	0028      	movs	r0, r5
 80050a8:	18e3      	adds	r3, r4, r3
 80050aa:	9900      	ldr	r1, [sp, #0]
 80050ac:	9301      	str	r3, [sp, #4]
 80050ae:	f000 fb53 	bl	8005758 <_sbrk_r>
 80050b2:	9b01      	ldr	r3, [sp, #4]
 80050b4:	4283      	cmp	r3, r0
 80050b6:	d148      	bne.n	800514a <_malloc_r+0xea>
 80050b8:	6823      	ldr	r3, [r4, #0]
 80050ba:	0028      	movs	r0, r5
 80050bc:	1aff      	subs	r7, r7, r3
 80050be:	0039      	movs	r1, r7
 80050c0:	f7ff ffac 	bl	800501c <sbrk_aligned>
 80050c4:	3001      	adds	r0, #1
 80050c6:	d040      	beq.n	800514a <_malloc_r+0xea>
 80050c8:	6823      	ldr	r3, [r4, #0]
 80050ca:	19db      	adds	r3, r3, r7
 80050cc:	6023      	str	r3, [r4, #0]
 80050ce:	6833      	ldr	r3, [r6, #0]
 80050d0:	685a      	ldr	r2, [r3, #4]
 80050d2:	2a00      	cmp	r2, #0
 80050d4:	d133      	bne.n	800513e <_malloc_r+0xde>
 80050d6:	9b00      	ldr	r3, [sp, #0]
 80050d8:	6033      	str	r3, [r6, #0]
 80050da:	e019      	b.n	8005110 <_malloc_r+0xb0>
 80050dc:	2b00      	cmp	r3, #0
 80050de:	dac9      	bge.n	8005074 <_malloc_r+0x14>
 80050e0:	230c      	movs	r3, #12
 80050e2:	602b      	str	r3, [r5, #0]
 80050e4:	2000      	movs	r0, #0
 80050e6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80050e8:	6821      	ldr	r1, [r4, #0]
 80050ea:	1bc9      	subs	r1, r1, r7
 80050ec:	d420      	bmi.n	8005130 <_malloc_r+0xd0>
 80050ee:	290b      	cmp	r1, #11
 80050f0:	d90a      	bls.n	8005108 <_malloc_r+0xa8>
 80050f2:	19e2      	adds	r2, r4, r7
 80050f4:	6027      	str	r7, [r4, #0]
 80050f6:	42a3      	cmp	r3, r4
 80050f8:	d104      	bne.n	8005104 <_malloc_r+0xa4>
 80050fa:	6032      	str	r2, [r6, #0]
 80050fc:	6863      	ldr	r3, [r4, #4]
 80050fe:	6011      	str	r1, [r2, #0]
 8005100:	6053      	str	r3, [r2, #4]
 8005102:	e005      	b.n	8005110 <_malloc_r+0xb0>
 8005104:	605a      	str	r2, [r3, #4]
 8005106:	e7f9      	b.n	80050fc <_malloc_r+0x9c>
 8005108:	6862      	ldr	r2, [r4, #4]
 800510a:	42a3      	cmp	r3, r4
 800510c:	d10e      	bne.n	800512c <_malloc_r+0xcc>
 800510e:	6032      	str	r2, [r6, #0]
 8005110:	0028      	movs	r0, r5
 8005112:	f000 f82d 	bl	8005170 <__malloc_unlock>
 8005116:	0020      	movs	r0, r4
 8005118:	2207      	movs	r2, #7
 800511a:	300b      	adds	r0, #11
 800511c:	1d23      	adds	r3, r4, #4
 800511e:	4390      	bics	r0, r2
 8005120:	1ac2      	subs	r2, r0, r3
 8005122:	4298      	cmp	r0, r3
 8005124:	d0df      	beq.n	80050e6 <_malloc_r+0x86>
 8005126:	1a1b      	subs	r3, r3, r0
 8005128:	50a3      	str	r3, [r4, r2]
 800512a:	e7dc      	b.n	80050e6 <_malloc_r+0x86>
 800512c:	605a      	str	r2, [r3, #4]
 800512e:	e7ef      	b.n	8005110 <_malloc_r+0xb0>
 8005130:	0023      	movs	r3, r4
 8005132:	6864      	ldr	r4, [r4, #4]
 8005134:	e7a6      	b.n	8005084 <_malloc_r+0x24>
 8005136:	9c00      	ldr	r4, [sp, #0]
 8005138:	6863      	ldr	r3, [r4, #4]
 800513a:	9300      	str	r3, [sp, #0]
 800513c:	e7ad      	b.n	800509a <_malloc_r+0x3a>
 800513e:	001a      	movs	r2, r3
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	42a3      	cmp	r3, r4
 8005144:	d1fb      	bne.n	800513e <_malloc_r+0xde>
 8005146:	2300      	movs	r3, #0
 8005148:	e7da      	b.n	8005100 <_malloc_r+0xa0>
 800514a:	230c      	movs	r3, #12
 800514c:	0028      	movs	r0, r5
 800514e:	602b      	str	r3, [r5, #0]
 8005150:	f000 f80e 	bl	8005170 <__malloc_unlock>
 8005154:	e7c6      	b.n	80050e4 <_malloc_r+0x84>
 8005156:	6007      	str	r7, [r0, #0]
 8005158:	e7da      	b.n	8005110 <_malloc_r+0xb0>
 800515a:	46c0      	nop			@ (mov r8, r8)
 800515c:	20000368 	.word	0x20000368

08005160 <__malloc_lock>:
 8005160:	b510      	push	{r4, lr}
 8005162:	4802      	ldr	r0, [pc, #8]	@ (800516c <__malloc_lock+0xc>)
 8005164:	f7ff ff04 	bl	8004f70 <__retarget_lock_acquire_recursive>
 8005168:	bd10      	pop	{r4, pc}
 800516a:	46c0      	nop			@ (mov r8, r8)
 800516c:	20000360 	.word	0x20000360

08005170 <__malloc_unlock>:
 8005170:	b510      	push	{r4, lr}
 8005172:	4802      	ldr	r0, [pc, #8]	@ (800517c <__malloc_unlock+0xc>)
 8005174:	f7ff fefd 	bl	8004f72 <__retarget_lock_release_recursive>
 8005178:	bd10      	pop	{r4, pc}
 800517a:	46c0      	nop			@ (mov r8, r8)
 800517c:	20000360 	.word	0x20000360

08005180 <__ssputs_r>:
 8005180:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005182:	688e      	ldr	r6, [r1, #8]
 8005184:	b085      	sub	sp, #20
 8005186:	001f      	movs	r7, r3
 8005188:	000c      	movs	r4, r1
 800518a:	680b      	ldr	r3, [r1, #0]
 800518c:	9002      	str	r0, [sp, #8]
 800518e:	9203      	str	r2, [sp, #12]
 8005190:	42be      	cmp	r6, r7
 8005192:	d830      	bhi.n	80051f6 <__ssputs_r+0x76>
 8005194:	210c      	movs	r1, #12
 8005196:	5e62      	ldrsh	r2, [r4, r1]
 8005198:	2190      	movs	r1, #144	@ 0x90
 800519a:	00c9      	lsls	r1, r1, #3
 800519c:	420a      	tst	r2, r1
 800519e:	d028      	beq.n	80051f2 <__ssputs_r+0x72>
 80051a0:	2003      	movs	r0, #3
 80051a2:	6921      	ldr	r1, [r4, #16]
 80051a4:	1a5b      	subs	r3, r3, r1
 80051a6:	9301      	str	r3, [sp, #4]
 80051a8:	6963      	ldr	r3, [r4, #20]
 80051aa:	4343      	muls	r3, r0
 80051ac:	9801      	ldr	r0, [sp, #4]
 80051ae:	0fdd      	lsrs	r5, r3, #31
 80051b0:	18ed      	adds	r5, r5, r3
 80051b2:	1c7b      	adds	r3, r7, #1
 80051b4:	181b      	adds	r3, r3, r0
 80051b6:	106d      	asrs	r5, r5, #1
 80051b8:	42ab      	cmp	r3, r5
 80051ba:	d900      	bls.n	80051be <__ssputs_r+0x3e>
 80051bc:	001d      	movs	r5, r3
 80051be:	0552      	lsls	r2, r2, #21
 80051c0:	d528      	bpl.n	8005214 <__ssputs_r+0x94>
 80051c2:	0029      	movs	r1, r5
 80051c4:	9802      	ldr	r0, [sp, #8]
 80051c6:	f7ff ff4b 	bl	8005060 <_malloc_r>
 80051ca:	1e06      	subs	r6, r0, #0
 80051cc:	d02c      	beq.n	8005228 <__ssputs_r+0xa8>
 80051ce:	9a01      	ldr	r2, [sp, #4]
 80051d0:	6921      	ldr	r1, [r4, #16]
 80051d2:	f7ff fecf 	bl	8004f74 <memcpy>
 80051d6:	89a2      	ldrh	r2, [r4, #12]
 80051d8:	4b18      	ldr	r3, [pc, #96]	@ (800523c <__ssputs_r+0xbc>)
 80051da:	401a      	ands	r2, r3
 80051dc:	2380      	movs	r3, #128	@ 0x80
 80051de:	4313      	orrs	r3, r2
 80051e0:	81a3      	strh	r3, [r4, #12]
 80051e2:	9b01      	ldr	r3, [sp, #4]
 80051e4:	6126      	str	r6, [r4, #16]
 80051e6:	18f6      	adds	r6, r6, r3
 80051e8:	6026      	str	r6, [r4, #0]
 80051ea:	003e      	movs	r6, r7
 80051ec:	6165      	str	r5, [r4, #20]
 80051ee:	1aed      	subs	r5, r5, r3
 80051f0:	60a5      	str	r5, [r4, #8]
 80051f2:	42be      	cmp	r6, r7
 80051f4:	d900      	bls.n	80051f8 <__ssputs_r+0x78>
 80051f6:	003e      	movs	r6, r7
 80051f8:	0032      	movs	r2, r6
 80051fa:	9903      	ldr	r1, [sp, #12]
 80051fc:	6820      	ldr	r0, [r4, #0]
 80051fe:	f000 fa99 	bl	8005734 <memmove>
 8005202:	2000      	movs	r0, #0
 8005204:	68a3      	ldr	r3, [r4, #8]
 8005206:	1b9b      	subs	r3, r3, r6
 8005208:	60a3      	str	r3, [r4, #8]
 800520a:	6823      	ldr	r3, [r4, #0]
 800520c:	199b      	adds	r3, r3, r6
 800520e:	6023      	str	r3, [r4, #0]
 8005210:	b005      	add	sp, #20
 8005212:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005214:	002a      	movs	r2, r5
 8005216:	9802      	ldr	r0, [sp, #8]
 8005218:	f000 fabb 	bl	8005792 <_realloc_r>
 800521c:	1e06      	subs	r6, r0, #0
 800521e:	d1e0      	bne.n	80051e2 <__ssputs_r+0x62>
 8005220:	6921      	ldr	r1, [r4, #16]
 8005222:	9802      	ldr	r0, [sp, #8]
 8005224:	f7ff feb0 	bl	8004f88 <_free_r>
 8005228:	230c      	movs	r3, #12
 800522a:	2001      	movs	r0, #1
 800522c:	9a02      	ldr	r2, [sp, #8]
 800522e:	4240      	negs	r0, r0
 8005230:	6013      	str	r3, [r2, #0]
 8005232:	89a2      	ldrh	r2, [r4, #12]
 8005234:	3334      	adds	r3, #52	@ 0x34
 8005236:	4313      	orrs	r3, r2
 8005238:	81a3      	strh	r3, [r4, #12]
 800523a:	e7e9      	b.n	8005210 <__ssputs_r+0x90>
 800523c:	fffffb7f 	.word	0xfffffb7f

08005240 <_svfiprintf_r>:
 8005240:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005242:	b0a1      	sub	sp, #132	@ 0x84
 8005244:	9003      	str	r0, [sp, #12]
 8005246:	001d      	movs	r5, r3
 8005248:	898b      	ldrh	r3, [r1, #12]
 800524a:	000f      	movs	r7, r1
 800524c:	0016      	movs	r6, r2
 800524e:	061b      	lsls	r3, r3, #24
 8005250:	d511      	bpl.n	8005276 <_svfiprintf_r+0x36>
 8005252:	690b      	ldr	r3, [r1, #16]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d10e      	bne.n	8005276 <_svfiprintf_r+0x36>
 8005258:	2140      	movs	r1, #64	@ 0x40
 800525a:	f7ff ff01 	bl	8005060 <_malloc_r>
 800525e:	6038      	str	r0, [r7, #0]
 8005260:	6138      	str	r0, [r7, #16]
 8005262:	2800      	cmp	r0, #0
 8005264:	d105      	bne.n	8005272 <_svfiprintf_r+0x32>
 8005266:	230c      	movs	r3, #12
 8005268:	9a03      	ldr	r2, [sp, #12]
 800526a:	6013      	str	r3, [r2, #0]
 800526c:	2001      	movs	r0, #1
 800526e:	4240      	negs	r0, r0
 8005270:	e0cf      	b.n	8005412 <_svfiprintf_r+0x1d2>
 8005272:	2340      	movs	r3, #64	@ 0x40
 8005274:	617b      	str	r3, [r7, #20]
 8005276:	2300      	movs	r3, #0
 8005278:	ac08      	add	r4, sp, #32
 800527a:	6163      	str	r3, [r4, #20]
 800527c:	3320      	adds	r3, #32
 800527e:	7663      	strb	r3, [r4, #25]
 8005280:	3310      	adds	r3, #16
 8005282:	76a3      	strb	r3, [r4, #26]
 8005284:	9507      	str	r5, [sp, #28]
 8005286:	0035      	movs	r5, r6
 8005288:	782b      	ldrb	r3, [r5, #0]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d001      	beq.n	8005292 <_svfiprintf_r+0x52>
 800528e:	2b25      	cmp	r3, #37	@ 0x25
 8005290:	d148      	bne.n	8005324 <_svfiprintf_r+0xe4>
 8005292:	1bab      	subs	r3, r5, r6
 8005294:	9305      	str	r3, [sp, #20]
 8005296:	42b5      	cmp	r5, r6
 8005298:	d00b      	beq.n	80052b2 <_svfiprintf_r+0x72>
 800529a:	0032      	movs	r2, r6
 800529c:	0039      	movs	r1, r7
 800529e:	9803      	ldr	r0, [sp, #12]
 80052a0:	f7ff ff6e 	bl	8005180 <__ssputs_r>
 80052a4:	3001      	adds	r0, #1
 80052a6:	d100      	bne.n	80052aa <_svfiprintf_r+0x6a>
 80052a8:	e0ae      	b.n	8005408 <_svfiprintf_r+0x1c8>
 80052aa:	6963      	ldr	r3, [r4, #20]
 80052ac:	9a05      	ldr	r2, [sp, #20]
 80052ae:	189b      	adds	r3, r3, r2
 80052b0:	6163      	str	r3, [r4, #20]
 80052b2:	782b      	ldrb	r3, [r5, #0]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d100      	bne.n	80052ba <_svfiprintf_r+0x7a>
 80052b8:	e0a6      	b.n	8005408 <_svfiprintf_r+0x1c8>
 80052ba:	2201      	movs	r2, #1
 80052bc:	2300      	movs	r3, #0
 80052be:	4252      	negs	r2, r2
 80052c0:	6062      	str	r2, [r4, #4]
 80052c2:	a904      	add	r1, sp, #16
 80052c4:	3254      	adds	r2, #84	@ 0x54
 80052c6:	1852      	adds	r2, r2, r1
 80052c8:	1c6e      	adds	r6, r5, #1
 80052ca:	6023      	str	r3, [r4, #0]
 80052cc:	60e3      	str	r3, [r4, #12]
 80052ce:	60a3      	str	r3, [r4, #8]
 80052d0:	7013      	strb	r3, [r2, #0]
 80052d2:	65a3      	str	r3, [r4, #88]	@ 0x58
 80052d4:	4b54      	ldr	r3, [pc, #336]	@ (8005428 <_svfiprintf_r+0x1e8>)
 80052d6:	2205      	movs	r2, #5
 80052d8:	0018      	movs	r0, r3
 80052da:	7831      	ldrb	r1, [r6, #0]
 80052dc:	9305      	str	r3, [sp, #20]
 80052de:	f000 fa4d 	bl	800577c <memchr>
 80052e2:	1c75      	adds	r5, r6, #1
 80052e4:	2800      	cmp	r0, #0
 80052e6:	d11f      	bne.n	8005328 <_svfiprintf_r+0xe8>
 80052e8:	6822      	ldr	r2, [r4, #0]
 80052ea:	06d3      	lsls	r3, r2, #27
 80052ec:	d504      	bpl.n	80052f8 <_svfiprintf_r+0xb8>
 80052ee:	2353      	movs	r3, #83	@ 0x53
 80052f0:	a904      	add	r1, sp, #16
 80052f2:	185b      	adds	r3, r3, r1
 80052f4:	2120      	movs	r1, #32
 80052f6:	7019      	strb	r1, [r3, #0]
 80052f8:	0713      	lsls	r3, r2, #28
 80052fa:	d504      	bpl.n	8005306 <_svfiprintf_r+0xc6>
 80052fc:	2353      	movs	r3, #83	@ 0x53
 80052fe:	a904      	add	r1, sp, #16
 8005300:	185b      	adds	r3, r3, r1
 8005302:	212b      	movs	r1, #43	@ 0x2b
 8005304:	7019      	strb	r1, [r3, #0]
 8005306:	7833      	ldrb	r3, [r6, #0]
 8005308:	2b2a      	cmp	r3, #42	@ 0x2a
 800530a:	d016      	beq.n	800533a <_svfiprintf_r+0xfa>
 800530c:	0035      	movs	r5, r6
 800530e:	2100      	movs	r1, #0
 8005310:	200a      	movs	r0, #10
 8005312:	68e3      	ldr	r3, [r4, #12]
 8005314:	782a      	ldrb	r2, [r5, #0]
 8005316:	1c6e      	adds	r6, r5, #1
 8005318:	3a30      	subs	r2, #48	@ 0x30
 800531a:	2a09      	cmp	r2, #9
 800531c:	d950      	bls.n	80053c0 <_svfiprintf_r+0x180>
 800531e:	2900      	cmp	r1, #0
 8005320:	d111      	bne.n	8005346 <_svfiprintf_r+0x106>
 8005322:	e017      	b.n	8005354 <_svfiprintf_r+0x114>
 8005324:	3501      	adds	r5, #1
 8005326:	e7af      	b.n	8005288 <_svfiprintf_r+0x48>
 8005328:	9b05      	ldr	r3, [sp, #20]
 800532a:	6822      	ldr	r2, [r4, #0]
 800532c:	1ac0      	subs	r0, r0, r3
 800532e:	2301      	movs	r3, #1
 8005330:	4083      	lsls	r3, r0
 8005332:	4313      	orrs	r3, r2
 8005334:	002e      	movs	r6, r5
 8005336:	6023      	str	r3, [r4, #0]
 8005338:	e7cc      	b.n	80052d4 <_svfiprintf_r+0x94>
 800533a:	9b07      	ldr	r3, [sp, #28]
 800533c:	1d19      	adds	r1, r3, #4
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	9107      	str	r1, [sp, #28]
 8005342:	2b00      	cmp	r3, #0
 8005344:	db01      	blt.n	800534a <_svfiprintf_r+0x10a>
 8005346:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005348:	e004      	b.n	8005354 <_svfiprintf_r+0x114>
 800534a:	425b      	negs	r3, r3
 800534c:	60e3      	str	r3, [r4, #12]
 800534e:	2302      	movs	r3, #2
 8005350:	4313      	orrs	r3, r2
 8005352:	6023      	str	r3, [r4, #0]
 8005354:	782b      	ldrb	r3, [r5, #0]
 8005356:	2b2e      	cmp	r3, #46	@ 0x2e
 8005358:	d10c      	bne.n	8005374 <_svfiprintf_r+0x134>
 800535a:	786b      	ldrb	r3, [r5, #1]
 800535c:	2b2a      	cmp	r3, #42	@ 0x2a
 800535e:	d134      	bne.n	80053ca <_svfiprintf_r+0x18a>
 8005360:	9b07      	ldr	r3, [sp, #28]
 8005362:	3502      	adds	r5, #2
 8005364:	1d1a      	adds	r2, r3, #4
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	9207      	str	r2, [sp, #28]
 800536a:	2b00      	cmp	r3, #0
 800536c:	da01      	bge.n	8005372 <_svfiprintf_r+0x132>
 800536e:	2301      	movs	r3, #1
 8005370:	425b      	negs	r3, r3
 8005372:	9309      	str	r3, [sp, #36]	@ 0x24
 8005374:	4e2d      	ldr	r6, [pc, #180]	@ (800542c <_svfiprintf_r+0x1ec>)
 8005376:	2203      	movs	r2, #3
 8005378:	0030      	movs	r0, r6
 800537a:	7829      	ldrb	r1, [r5, #0]
 800537c:	f000 f9fe 	bl	800577c <memchr>
 8005380:	2800      	cmp	r0, #0
 8005382:	d006      	beq.n	8005392 <_svfiprintf_r+0x152>
 8005384:	2340      	movs	r3, #64	@ 0x40
 8005386:	1b80      	subs	r0, r0, r6
 8005388:	4083      	lsls	r3, r0
 800538a:	6822      	ldr	r2, [r4, #0]
 800538c:	3501      	adds	r5, #1
 800538e:	4313      	orrs	r3, r2
 8005390:	6023      	str	r3, [r4, #0]
 8005392:	7829      	ldrb	r1, [r5, #0]
 8005394:	2206      	movs	r2, #6
 8005396:	4826      	ldr	r0, [pc, #152]	@ (8005430 <_svfiprintf_r+0x1f0>)
 8005398:	1c6e      	adds	r6, r5, #1
 800539a:	7621      	strb	r1, [r4, #24]
 800539c:	f000 f9ee 	bl	800577c <memchr>
 80053a0:	2800      	cmp	r0, #0
 80053a2:	d038      	beq.n	8005416 <_svfiprintf_r+0x1d6>
 80053a4:	4b23      	ldr	r3, [pc, #140]	@ (8005434 <_svfiprintf_r+0x1f4>)
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d122      	bne.n	80053f0 <_svfiprintf_r+0x1b0>
 80053aa:	2207      	movs	r2, #7
 80053ac:	9b07      	ldr	r3, [sp, #28]
 80053ae:	3307      	adds	r3, #7
 80053b0:	4393      	bics	r3, r2
 80053b2:	3308      	adds	r3, #8
 80053b4:	9307      	str	r3, [sp, #28]
 80053b6:	6963      	ldr	r3, [r4, #20]
 80053b8:	9a04      	ldr	r2, [sp, #16]
 80053ba:	189b      	adds	r3, r3, r2
 80053bc:	6163      	str	r3, [r4, #20]
 80053be:	e762      	b.n	8005286 <_svfiprintf_r+0x46>
 80053c0:	4343      	muls	r3, r0
 80053c2:	0035      	movs	r5, r6
 80053c4:	2101      	movs	r1, #1
 80053c6:	189b      	adds	r3, r3, r2
 80053c8:	e7a4      	b.n	8005314 <_svfiprintf_r+0xd4>
 80053ca:	2300      	movs	r3, #0
 80053cc:	200a      	movs	r0, #10
 80053ce:	0019      	movs	r1, r3
 80053d0:	3501      	adds	r5, #1
 80053d2:	6063      	str	r3, [r4, #4]
 80053d4:	782a      	ldrb	r2, [r5, #0]
 80053d6:	1c6e      	adds	r6, r5, #1
 80053d8:	3a30      	subs	r2, #48	@ 0x30
 80053da:	2a09      	cmp	r2, #9
 80053dc:	d903      	bls.n	80053e6 <_svfiprintf_r+0x1a6>
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d0c8      	beq.n	8005374 <_svfiprintf_r+0x134>
 80053e2:	9109      	str	r1, [sp, #36]	@ 0x24
 80053e4:	e7c6      	b.n	8005374 <_svfiprintf_r+0x134>
 80053e6:	4341      	muls	r1, r0
 80053e8:	0035      	movs	r5, r6
 80053ea:	2301      	movs	r3, #1
 80053ec:	1889      	adds	r1, r1, r2
 80053ee:	e7f1      	b.n	80053d4 <_svfiprintf_r+0x194>
 80053f0:	aa07      	add	r2, sp, #28
 80053f2:	9200      	str	r2, [sp, #0]
 80053f4:	0021      	movs	r1, r4
 80053f6:	003a      	movs	r2, r7
 80053f8:	4b0f      	ldr	r3, [pc, #60]	@ (8005438 <_svfiprintf_r+0x1f8>)
 80053fa:	9803      	ldr	r0, [sp, #12]
 80053fc:	e000      	b.n	8005400 <_svfiprintf_r+0x1c0>
 80053fe:	bf00      	nop
 8005400:	9004      	str	r0, [sp, #16]
 8005402:	9b04      	ldr	r3, [sp, #16]
 8005404:	3301      	adds	r3, #1
 8005406:	d1d6      	bne.n	80053b6 <_svfiprintf_r+0x176>
 8005408:	89bb      	ldrh	r3, [r7, #12]
 800540a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800540c:	065b      	lsls	r3, r3, #25
 800540e:	d500      	bpl.n	8005412 <_svfiprintf_r+0x1d2>
 8005410:	e72c      	b.n	800526c <_svfiprintf_r+0x2c>
 8005412:	b021      	add	sp, #132	@ 0x84
 8005414:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005416:	aa07      	add	r2, sp, #28
 8005418:	9200      	str	r2, [sp, #0]
 800541a:	0021      	movs	r1, r4
 800541c:	003a      	movs	r2, r7
 800541e:	4b06      	ldr	r3, [pc, #24]	@ (8005438 <_svfiprintf_r+0x1f8>)
 8005420:	9803      	ldr	r0, [sp, #12]
 8005422:	f000 f87b 	bl	800551c <_printf_i>
 8005426:	e7eb      	b.n	8005400 <_svfiprintf_r+0x1c0>
 8005428:	08005a78 	.word	0x08005a78
 800542c:	08005a7e 	.word	0x08005a7e
 8005430:	08005a82 	.word	0x08005a82
 8005434:	00000000 	.word	0x00000000
 8005438:	08005181 	.word	0x08005181

0800543c <_printf_common>:
 800543c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800543e:	0016      	movs	r6, r2
 8005440:	9301      	str	r3, [sp, #4]
 8005442:	688a      	ldr	r2, [r1, #8]
 8005444:	690b      	ldr	r3, [r1, #16]
 8005446:	000c      	movs	r4, r1
 8005448:	9000      	str	r0, [sp, #0]
 800544a:	4293      	cmp	r3, r2
 800544c:	da00      	bge.n	8005450 <_printf_common+0x14>
 800544e:	0013      	movs	r3, r2
 8005450:	0022      	movs	r2, r4
 8005452:	6033      	str	r3, [r6, #0]
 8005454:	3243      	adds	r2, #67	@ 0x43
 8005456:	7812      	ldrb	r2, [r2, #0]
 8005458:	2a00      	cmp	r2, #0
 800545a:	d001      	beq.n	8005460 <_printf_common+0x24>
 800545c:	3301      	adds	r3, #1
 800545e:	6033      	str	r3, [r6, #0]
 8005460:	6823      	ldr	r3, [r4, #0]
 8005462:	069b      	lsls	r3, r3, #26
 8005464:	d502      	bpl.n	800546c <_printf_common+0x30>
 8005466:	6833      	ldr	r3, [r6, #0]
 8005468:	3302      	adds	r3, #2
 800546a:	6033      	str	r3, [r6, #0]
 800546c:	6822      	ldr	r2, [r4, #0]
 800546e:	2306      	movs	r3, #6
 8005470:	0015      	movs	r5, r2
 8005472:	401d      	ands	r5, r3
 8005474:	421a      	tst	r2, r3
 8005476:	d027      	beq.n	80054c8 <_printf_common+0x8c>
 8005478:	0023      	movs	r3, r4
 800547a:	3343      	adds	r3, #67	@ 0x43
 800547c:	781b      	ldrb	r3, [r3, #0]
 800547e:	1e5a      	subs	r2, r3, #1
 8005480:	4193      	sbcs	r3, r2
 8005482:	6822      	ldr	r2, [r4, #0]
 8005484:	0692      	lsls	r2, r2, #26
 8005486:	d430      	bmi.n	80054ea <_printf_common+0xae>
 8005488:	0022      	movs	r2, r4
 800548a:	9901      	ldr	r1, [sp, #4]
 800548c:	9800      	ldr	r0, [sp, #0]
 800548e:	9d08      	ldr	r5, [sp, #32]
 8005490:	3243      	adds	r2, #67	@ 0x43
 8005492:	47a8      	blx	r5
 8005494:	3001      	adds	r0, #1
 8005496:	d025      	beq.n	80054e4 <_printf_common+0xa8>
 8005498:	2206      	movs	r2, #6
 800549a:	6823      	ldr	r3, [r4, #0]
 800549c:	2500      	movs	r5, #0
 800549e:	4013      	ands	r3, r2
 80054a0:	2b04      	cmp	r3, #4
 80054a2:	d105      	bne.n	80054b0 <_printf_common+0x74>
 80054a4:	6833      	ldr	r3, [r6, #0]
 80054a6:	68e5      	ldr	r5, [r4, #12]
 80054a8:	1aed      	subs	r5, r5, r3
 80054aa:	43eb      	mvns	r3, r5
 80054ac:	17db      	asrs	r3, r3, #31
 80054ae:	401d      	ands	r5, r3
 80054b0:	68a3      	ldr	r3, [r4, #8]
 80054b2:	6922      	ldr	r2, [r4, #16]
 80054b4:	4293      	cmp	r3, r2
 80054b6:	dd01      	ble.n	80054bc <_printf_common+0x80>
 80054b8:	1a9b      	subs	r3, r3, r2
 80054ba:	18ed      	adds	r5, r5, r3
 80054bc:	2600      	movs	r6, #0
 80054be:	42b5      	cmp	r5, r6
 80054c0:	d120      	bne.n	8005504 <_printf_common+0xc8>
 80054c2:	2000      	movs	r0, #0
 80054c4:	e010      	b.n	80054e8 <_printf_common+0xac>
 80054c6:	3501      	adds	r5, #1
 80054c8:	68e3      	ldr	r3, [r4, #12]
 80054ca:	6832      	ldr	r2, [r6, #0]
 80054cc:	1a9b      	subs	r3, r3, r2
 80054ce:	42ab      	cmp	r3, r5
 80054d0:	ddd2      	ble.n	8005478 <_printf_common+0x3c>
 80054d2:	0022      	movs	r2, r4
 80054d4:	2301      	movs	r3, #1
 80054d6:	9901      	ldr	r1, [sp, #4]
 80054d8:	9800      	ldr	r0, [sp, #0]
 80054da:	9f08      	ldr	r7, [sp, #32]
 80054dc:	3219      	adds	r2, #25
 80054de:	47b8      	blx	r7
 80054e0:	3001      	adds	r0, #1
 80054e2:	d1f0      	bne.n	80054c6 <_printf_common+0x8a>
 80054e4:	2001      	movs	r0, #1
 80054e6:	4240      	negs	r0, r0
 80054e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80054ea:	2030      	movs	r0, #48	@ 0x30
 80054ec:	18e1      	adds	r1, r4, r3
 80054ee:	3143      	adds	r1, #67	@ 0x43
 80054f0:	7008      	strb	r0, [r1, #0]
 80054f2:	0021      	movs	r1, r4
 80054f4:	1c5a      	adds	r2, r3, #1
 80054f6:	3145      	adds	r1, #69	@ 0x45
 80054f8:	7809      	ldrb	r1, [r1, #0]
 80054fa:	18a2      	adds	r2, r4, r2
 80054fc:	3243      	adds	r2, #67	@ 0x43
 80054fe:	3302      	adds	r3, #2
 8005500:	7011      	strb	r1, [r2, #0]
 8005502:	e7c1      	b.n	8005488 <_printf_common+0x4c>
 8005504:	0022      	movs	r2, r4
 8005506:	2301      	movs	r3, #1
 8005508:	9901      	ldr	r1, [sp, #4]
 800550a:	9800      	ldr	r0, [sp, #0]
 800550c:	9f08      	ldr	r7, [sp, #32]
 800550e:	321a      	adds	r2, #26
 8005510:	47b8      	blx	r7
 8005512:	3001      	adds	r0, #1
 8005514:	d0e6      	beq.n	80054e4 <_printf_common+0xa8>
 8005516:	3601      	adds	r6, #1
 8005518:	e7d1      	b.n	80054be <_printf_common+0x82>
	...

0800551c <_printf_i>:
 800551c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800551e:	b08b      	sub	sp, #44	@ 0x2c
 8005520:	9206      	str	r2, [sp, #24]
 8005522:	000a      	movs	r2, r1
 8005524:	3243      	adds	r2, #67	@ 0x43
 8005526:	9307      	str	r3, [sp, #28]
 8005528:	9005      	str	r0, [sp, #20]
 800552a:	9203      	str	r2, [sp, #12]
 800552c:	7e0a      	ldrb	r2, [r1, #24]
 800552e:	000c      	movs	r4, r1
 8005530:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005532:	2a78      	cmp	r2, #120	@ 0x78
 8005534:	d809      	bhi.n	800554a <_printf_i+0x2e>
 8005536:	2a62      	cmp	r2, #98	@ 0x62
 8005538:	d80b      	bhi.n	8005552 <_printf_i+0x36>
 800553a:	2a00      	cmp	r2, #0
 800553c:	d100      	bne.n	8005540 <_printf_i+0x24>
 800553e:	e0ba      	b.n	80056b6 <_printf_i+0x19a>
 8005540:	497a      	ldr	r1, [pc, #488]	@ (800572c <_printf_i+0x210>)
 8005542:	9104      	str	r1, [sp, #16]
 8005544:	2a58      	cmp	r2, #88	@ 0x58
 8005546:	d100      	bne.n	800554a <_printf_i+0x2e>
 8005548:	e08e      	b.n	8005668 <_printf_i+0x14c>
 800554a:	0025      	movs	r5, r4
 800554c:	3542      	adds	r5, #66	@ 0x42
 800554e:	702a      	strb	r2, [r5, #0]
 8005550:	e022      	b.n	8005598 <_printf_i+0x7c>
 8005552:	0010      	movs	r0, r2
 8005554:	3863      	subs	r0, #99	@ 0x63
 8005556:	2815      	cmp	r0, #21
 8005558:	d8f7      	bhi.n	800554a <_printf_i+0x2e>
 800555a:	f7fa fddd 	bl	8000118 <__gnu_thumb1_case_shi>
 800555e:	0016      	.short	0x0016
 8005560:	fff6001f 	.word	0xfff6001f
 8005564:	fff6fff6 	.word	0xfff6fff6
 8005568:	001ffff6 	.word	0x001ffff6
 800556c:	fff6fff6 	.word	0xfff6fff6
 8005570:	fff6fff6 	.word	0xfff6fff6
 8005574:	0036009f 	.word	0x0036009f
 8005578:	fff6007e 	.word	0xfff6007e
 800557c:	00b0fff6 	.word	0x00b0fff6
 8005580:	0036fff6 	.word	0x0036fff6
 8005584:	fff6fff6 	.word	0xfff6fff6
 8005588:	0082      	.short	0x0082
 800558a:	0025      	movs	r5, r4
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	3542      	adds	r5, #66	@ 0x42
 8005590:	1d11      	adds	r1, r2, #4
 8005592:	6019      	str	r1, [r3, #0]
 8005594:	6813      	ldr	r3, [r2, #0]
 8005596:	702b      	strb	r3, [r5, #0]
 8005598:	2301      	movs	r3, #1
 800559a:	e09e      	b.n	80056da <_printf_i+0x1be>
 800559c:	6818      	ldr	r0, [r3, #0]
 800559e:	6809      	ldr	r1, [r1, #0]
 80055a0:	1d02      	adds	r2, r0, #4
 80055a2:	060d      	lsls	r5, r1, #24
 80055a4:	d50b      	bpl.n	80055be <_printf_i+0xa2>
 80055a6:	6806      	ldr	r6, [r0, #0]
 80055a8:	601a      	str	r2, [r3, #0]
 80055aa:	2e00      	cmp	r6, #0
 80055ac:	da03      	bge.n	80055b6 <_printf_i+0x9a>
 80055ae:	232d      	movs	r3, #45	@ 0x2d
 80055b0:	9a03      	ldr	r2, [sp, #12]
 80055b2:	4276      	negs	r6, r6
 80055b4:	7013      	strb	r3, [r2, #0]
 80055b6:	4b5d      	ldr	r3, [pc, #372]	@ (800572c <_printf_i+0x210>)
 80055b8:	270a      	movs	r7, #10
 80055ba:	9304      	str	r3, [sp, #16]
 80055bc:	e018      	b.n	80055f0 <_printf_i+0xd4>
 80055be:	6806      	ldr	r6, [r0, #0]
 80055c0:	601a      	str	r2, [r3, #0]
 80055c2:	0649      	lsls	r1, r1, #25
 80055c4:	d5f1      	bpl.n	80055aa <_printf_i+0x8e>
 80055c6:	b236      	sxth	r6, r6
 80055c8:	e7ef      	b.n	80055aa <_printf_i+0x8e>
 80055ca:	6808      	ldr	r0, [r1, #0]
 80055cc:	6819      	ldr	r1, [r3, #0]
 80055ce:	c940      	ldmia	r1!, {r6}
 80055d0:	0605      	lsls	r5, r0, #24
 80055d2:	d402      	bmi.n	80055da <_printf_i+0xbe>
 80055d4:	0640      	lsls	r0, r0, #25
 80055d6:	d500      	bpl.n	80055da <_printf_i+0xbe>
 80055d8:	b2b6      	uxth	r6, r6
 80055da:	6019      	str	r1, [r3, #0]
 80055dc:	4b53      	ldr	r3, [pc, #332]	@ (800572c <_printf_i+0x210>)
 80055de:	270a      	movs	r7, #10
 80055e0:	9304      	str	r3, [sp, #16]
 80055e2:	2a6f      	cmp	r2, #111	@ 0x6f
 80055e4:	d100      	bne.n	80055e8 <_printf_i+0xcc>
 80055e6:	3f02      	subs	r7, #2
 80055e8:	0023      	movs	r3, r4
 80055ea:	2200      	movs	r2, #0
 80055ec:	3343      	adds	r3, #67	@ 0x43
 80055ee:	701a      	strb	r2, [r3, #0]
 80055f0:	6863      	ldr	r3, [r4, #4]
 80055f2:	60a3      	str	r3, [r4, #8]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	db06      	blt.n	8005606 <_printf_i+0xea>
 80055f8:	2104      	movs	r1, #4
 80055fa:	6822      	ldr	r2, [r4, #0]
 80055fc:	9d03      	ldr	r5, [sp, #12]
 80055fe:	438a      	bics	r2, r1
 8005600:	6022      	str	r2, [r4, #0]
 8005602:	4333      	orrs	r3, r6
 8005604:	d00c      	beq.n	8005620 <_printf_i+0x104>
 8005606:	9d03      	ldr	r5, [sp, #12]
 8005608:	0030      	movs	r0, r6
 800560a:	0039      	movs	r1, r7
 800560c:	f7fa fe14 	bl	8000238 <__aeabi_uidivmod>
 8005610:	9b04      	ldr	r3, [sp, #16]
 8005612:	3d01      	subs	r5, #1
 8005614:	5c5b      	ldrb	r3, [r3, r1]
 8005616:	702b      	strb	r3, [r5, #0]
 8005618:	0033      	movs	r3, r6
 800561a:	0006      	movs	r6, r0
 800561c:	429f      	cmp	r7, r3
 800561e:	d9f3      	bls.n	8005608 <_printf_i+0xec>
 8005620:	2f08      	cmp	r7, #8
 8005622:	d109      	bne.n	8005638 <_printf_i+0x11c>
 8005624:	6823      	ldr	r3, [r4, #0]
 8005626:	07db      	lsls	r3, r3, #31
 8005628:	d506      	bpl.n	8005638 <_printf_i+0x11c>
 800562a:	6862      	ldr	r2, [r4, #4]
 800562c:	6923      	ldr	r3, [r4, #16]
 800562e:	429a      	cmp	r2, r3
 8005630:	dc02      	bgt.n	8005638 <_printf_i+0x11c>
 8005632:	2330      	movs	r3, #48	@ 0x30
 8005634:	3d01      	subs	r5, #1
 8005636:	702b      	strb	r3, [r5, #0]
 8005638:	9b03      	ldr	r3, [sp, #12]
 800563a:	1b5b      	subs	r3, r3, r5
 800563c:	6123      	str	r3, [r4, #16]
 800563e:	9b07      	ldr	r3, [sp, #28]
 8005640:	0021      	movs	r1, r4
 8005642:	9300      	str	r3, [sp, #0]
 8005644:	9805      	ldr	r0, [sp, #20]
 8005646:	9b06      	ldr	r3, [sp, #24]
 8005648:	aa09      	add	r2, sp, #36	@ 0x24
 800564a:	f7ff fef7 	bl	800543c <_printf_common>
 800564e:	3001      	adds	r0, #1
 8005650:	d148      	bne.n	80056e4 <_printf_i+0x1c8>
 8005652:	2001      	movs	r0, #1
 8005654:	4240      	negs	r0, r0
 8005656:	b00b      	add	sp, #44	@ 0x2c
 8005658:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800565a:	2220      	movs	r2, #32
 800565c:	6809      	ldr	r1, [r1, #0]
 800565e:	430a      	orrs	r2, r1
 8005660:	6022      	str	r2, [r4, #0]
 8005662:	2278      	movs	r2, #120	@ 0x78
 8005664:	4932      	ldr	r1, [pc, #200]	@ (8005730 <_printf_i+0x214>)
 8005666:	9104      	str	r1, [sp, #16]
 8005668:	0021      	movs	r1, r4
 800566a:	3145      	adds	r1, #69	@ 0x45
 800566c:	700a      	strb	r2, [r1, #0]
 800566e:	6819      	ldr	r1, [r3, #0]
 8005670:	6822      	ldr	r2, [r4, #0]
 8005672:	c940      	ldmia	r1!, {r6}
 8005674:	0610      	lsls	r0, r2, #24
 8005676:	d402      	bmi.n	800567e <_printf_i+0x162>
 8005678:	0650      	lsls	r0, r2, #25
 800567a:	d500      	bpl.n	800567e <_printf_i+0x162>
 800567c:	b2b6      	uxth	r6, r6
 800567e:	6019      	str	r1, [r3, #0]
 8005680:	07d3      	lsls	r3, r2, #31
 8005682:	d502      	bpl.n	800568a <_printf_i+0x16e>
 8005684:	2320      	movs	r3, #32
 8005686:	4313      	orrs	r3, r2
 8005688:	6023      	str	r3, [r4, #0]
 800568a:	2e00      	cmp	r6, #0
 800568c:	d001      	beq.n	8005692 <_printf_i+0x176>
 800568e:	2710      	movs	r7, #16
 8005690:	e7aa      	b.n	80055e8 <_printf_i+0xcc>
 8005692:	2220      	movs	r2, #32
 8005694:	6823      	ldr	r3, [r4, #0]
 8005696:	4393      	bics	r3, r2
 8005698:	6023      	str	r3, [r4, #0]
 800569a:	e7f8      	b.n	800568e <_printf_i+0x172>
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	680d      	ldr	r5, [r1, #0]
 80056a0:	1d10      	adds	r0, r2, #4
 80056a2:	6949      	ldr	r1, [r1, #20]
 80056a4:	6018      	str	r0, [r3, #0]
 80056a6:	6813      	ldr	r3, [r2, #0]
 80056a8:	062e      	lsls	r6, r5, #24
 80056aa:	d501      	bpl.n	80056b0 <_printf_i+0x194>
 80056ac:	6019      	str	r1, [r3, #0]
 80056ae:	e002      	b.n	80056b6 <_printf_i+0x19a>
 80056b0:	066d      	lsls	r5, r5, #25
 80056b2:	d5fb      	bpl.n	80056ac <_printf_i+0x190>
 80056b4:	8019      	strh	r1, [r3, #0]
 80056b6:	2300      	movs	r3, #0
 80056b8:	9d03      	ldr	r5, [sp, #12]
 80056ba:	6123      	str	r3, [r4, #16]
 80056bc:	e7bf      	b.n	800563e <_printf_i+0x122>
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	1d11      	adds	r1, r2, #4
 80056c2:	6019      	str	r1, [r3, #0]
 80056c4:	6815      	ldr	r5, [r2, #0]
 80056c6:	2100      	movs	r1, #0
 80056c8:	0028      	movs	r0, r5
 80056ca:	6862      	ldr	r2, [r4, #4]
 80056cc:	f000 f856 	bl	800577c <memchr>
 80056d0:	2800      	cmp	r0, #0
 80056d2:	d001      	beq.n	80056d8 <_printf_i+0x1bc>
 80056d4:	1b40      	subs	r0, r0, r5
 80056d6:	6060      	str	r0, [r4, #4]
 80056d8:	6863      	ldr	r3, [r4, #4]
 80056da:	6123      	str	r3, [r4, #16]
 80056dc:	2300      	movs	r3, #0
 80056de:	9a03      	ldr	r2, [sp, #12]
 80056e0:	7013      	strb	r3, [r2, #0]
 80056e2:	e7ac      	b.n	800563e <_printf_i+0x122>
 80056e4:	002a      	movs	r2, r5
 80056e6:	6923      	ldr	r3, [r4, #16]
 80056e8:	9906      	ldr	r1, [sp, #24]
 80056ea:	9805      	ldr	r0, [sp, #20]
 80056ec:	9d07      	ldr	r5, [sp, #28]
 80056ee:	47a8      	blx	r5
 80056f0:	3001      	adds	r0, #1
 80056f2:	d0ae      	beq.n	8005652 <_printf_i+0x136>
 80056f4:	6823      	ldr	r3, [r4, #0]
 80056f6:	079b      	lsls	r3, r3, #30
 80056f8:	d415      	bmi.n	8005726 <_printf_i+0x20a>
 80056fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056fc:	68e0      	ldr	r0, [r4, #12]
 80056fe:	4298      	cmp	r0, r3
 8005700:	daa9      	bge.n	8005656 <_printf_i+0x13a>
 8005702:	0018      	movs	r0, r3
 8005704:	e7a7      	b.n	8005656 <_printf_i+0x13a>
 8005706:	0022      	movs	r2, r4
 8005708:	2301      	movs	r3, #1
 800570a:	9906      	ldr	r1, [sp, #24]
 800570c:	9805      	ldr	r0, [sp, #20]
 800570e:	9e07      	ldr	r6, [sp, #28]
 8005710:	3219      	adds	r2, #25
 8005712:	47b0      	blx	r6
 8005714:	3001      	adds	r0, #1
 8005716:	d09c      	beq.n	8005652 <_printf_i+0x136>
 8005718:	3501      	adds	r5, #1
 800571a:	68e3      	ldr	r3, [r4, #12]
 800571c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800571e:	1a9b      	subs	r3, r3, r2
 8005720:	42ab      	cmp	r3, r5
 8005722:	dcf0      	bgt.n	8005706 <_printf_i+0x1ea>
 8005724:	e7e9      	b.n	80056fa <_printf_i+0x1de>
 8005726:	2500      	movs	r5, #0
 8005728:	e7f7      	b.n	800571a <_printf_i+0x1fe>
 800572a:	46c0      	nop			@ (mov r8, r8)
 800572c:	08005a89 	.word	0x08005a89
 8005730:	08005a9a 	.word	0x08005a9a

08005734 <memmove>:
 8005734:	b510      	push	{r4, lr}
 8005736:	4288      	cmp	r0, r1
 8005738:	d902      	bls.n	8005740 <memmove+0xc>
 800573a:	188b      	adds	r3, r1, r2
 800573c:	4298      	cmp	r0, r3
 800573e:	d308      	bcc.n	8005752 <memmove+0x1e>
 8005740:	2300      	movs	r3, #0
 8005742:	429a      	cmp	r2, r3
 8005744:	d007      	beq.n	8005756 <memmove+0x22>
 8005746:	5ccc      	ldrb	r4, [r1, r3]
 8005748:	54c4      	strb	r4, [r0, r3]
 800574a:	3301      	adds	r3, #1
 800574c:	e7f9      	b.n	8005742 <memmove+0xe>
 800574e:	5c8b      	ldrb	r3, [r1, r2]
 8005750:	5483      	strb	r3, [r0, r2]
 8005752:	3a01      	subs	r2, #1
 8005754:	d2fb      	bcs.n	800574e <memmove+0x1a>
 8005756:	bd10      	pop	{r4, pc}

08005758 <_sbrk_r>:
 8005758:	2300      	movs	r3, #0
 800575a:	b570      	push	{r4, r5, r6, lr}
 800575c:	4d06      	ldr	r5, [pc, #24]	@ (8005778 <_sbrk_r+0x20>)
 800575e:	0004      	movs	r4, r0
 8005760:	0008      	movs	r0, r1
 8005762:	602b      	str	r3, [r5, #0]
 8005764:	f7fb fbc8 	bl	8000ef8 <_sbrk>
 8005768:	1c43      	adds	r3, r0, #1
 800576a:	d103      	bne.n	8005774 <_sbrk_r+0x1c>
 800576c:	682b      	ldr	r3, [r5, #0]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d000      	beq.n	8005774 <_sbrk_r+0x1c>
 8005772:	6023      	str	r3, [r4, #0]
 8005774:	bd70      	pop	{r4, r5, r6, pc}
 8005776:	46c0      	nop			@ (mov r8, r8)
 8005778:	2000035c 	.word	0x2000035c

0800577c <memchr>:
 800577c:	b2c9      	uxtb	r1, r1
 800577e:	1882      	adds	r2, r0, r2
 8005780:	4290      	cmp	r0, r2
 8005782:	d101      	bne.n	8005788 <memchr+0xc>
 8005784:	2000      	movs	r0, #0
 8005786:	4770      	bx	lr
 8005788:	7803      	ldrb	r3, [r0, #0]
 800578a:	428b      	cmp	r3, r1
 800578c:	d0fb      	beq.n	8005786 <memchr+0xa>
 800578e:	3001      	adds	r0, #1
 8005790:	e7f6      	b.n	8005780 <memchr+0x4>

08005792 <_realloc_r>:
 8005792:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005794:	0006      	movs	r6, r0
 8005796:	000c      	movs	r4, r1
 8005798:	0015      	movs	r5, r2
 800579a:	2900      	cmp	r1, #0
 800579c:	d105      	bne.n	80057aa <_realloc_r+0x18>
 800579e:	0011      	movs	r1, r2
 80057a0:	f7ff fc5e 	bl	8005060 <_malloc_r>
 80057a4:	0004      	movs	r4, r0
 80057a6:	0020      	movs	r0, r4
 80057a8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80057aa:	2a00      	cmp	r2, #0
 80057ac:	d103      	bne.n	80057b6 <_realloc_r+0x24>
 80057ae:	f7ff fbeb 	bl	8004f88 <_free_r>
 80057b2:	002c      	movs	r4, r5
 80057b4:	e7f7      	b.n	80057a6 <_realloc_r+0x14>
 80057b6:	f000 f81c 	bl	80057f2 <_malloc_usable_size_r>
 80057ba:	0007      	movs	r7, r0
 80057bc:	4285      	cmp	r5, r0
 80057be:	d802      	bhi.n	80057c6 <_realloc_r+0x34>
 80057c0:	0843      	lsrs	r3, r0, #1
 80057c2:	42ab      	cmp	r3, r5
 80057c4:	d3ef      	bcc.n	80057a6 <_realloc_r+0x14>
 80057c6:	0029      	movs	r1, r5
 80057c8:	0030      	movs	r0, r6
 80057ca:	f7ff fc49 	bl	8005060 <_malloc_r>
 80057ce:	9001      	str	r0, [sp, #4]
 80057d0:	2800      	cmp	r0, #0
 80057d2:	d101      	bne.n	80057d8 <_realloc_r+0x46>
 80057d4:	9c01      	ldr	r4, [sp, #4]
 80057d6:	e7e6      	b.n	80057a6 <_realloc_r+0x14>
 80057d8:	002a      	movs	r2, r5
 80057da:	42bd      	cmp	r5, r7
 80057dc:	d900      	bls.n	80057e0 <_realloc_r+0x4e>
 80057de:	003a      	movs	r2, r7
 80057e0:	0021      	movs	r1, r4
 80057e2:	9801      	ldr	r0, [sp, #4]
 80057e4:	f7ff fbc6 	bl	8004f74 <memcpy>
 80057e8:	0021      	movs	r1, r4
 80057ea:	0030      	movs	r0, r6
 80057ec:	f7ff fbcc 	bl	8004f88 <_free_r>
 80057f0:	e7f0      	b.n	80057d4 <_realloc_r+0x42>

080057f2 <_malloc_usable_size_r>:
 80057f2:	1f0b      	subs	r3, r1, #4
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	1f18      	subs	r0, r3, #4
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	da01      	bge.n	8005800 <_malloc_usable_size_r+0xe>
 80057fc:	580b      	ldr	r3, [r1, r0]
 80057fe:	18c0      	adds	r0, r0, r3
 8005800:	4770      	bx	lr
	...

08005804 <_init>:
 8005804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005806:	46c0      	nop			@ (mov r8, r8)
 8005808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800580a:	bc08      	pop	{r3}
 800580c:	469e      	mov	lr, r3
 800580e:	4770      	bx	lr

08005810 <_fini>:
 8005810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005812:	46c0      	nop			@ (mov r8, r8)
 8005814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005816:	bc08      	pop	{r3}
 8005818:	469e      	mov	lr, r3
 800581a:	4770      	bx	lr
