Version 0.9
==========================================================================================================================
1 - Asking before compillling for compilling all project or not (C and VHDL) or (C) only
2 - Add complement(ANDN, ORN, XORN) and branch operations(ANDB, ORB, XORB) with compilation of software (Need Test)(No HW)
3 - Sebarate generated hdl files into basic files and software compilation files (preparing to add variable hdl files)
4 - Making CPU freq and Timer freq changable
5 - Add "Two_Branches_One_Output" project on "RV_FPGA_PLC_IDE_Projects"

Version 0.10
==========================================================================================================================
1 - Making output ports in "In_Out_Peripheral.vhd" preparing to compile as hardware (Need Test)(No HW)

Version 0.11
==========================================================================================================================
1 - Add "Timer_Test_3" project on "RV_FPGA_PLC_IDE_Projects" (Need Test)(No HW)
2 - Fix error "The 'output_clock_frequency' is '100000000.0 MHz"
3 - Writting initial C file in compilling as HW
4 - Writting HDL files with supporting TON function block only
5 - Modify ".rfpinfo" file to hold which compiler is used (SW or HW) and number of timers
6 - Adding check_hardware_change() function
7 - Compile the program as hardware is finished initially

Version 0.12
==========================================================================================================================
1  - Fix reading T# type (small digits)
2  - Adding clock_generator.vho for simulation to work
3  - Fix TON (timer1) write Elapsed_Time_2 instead of Preset_Time_2 in initialization (after testing "Timer_Test_3")
4  - Adding folder timer_test_3 in software
5  - Adding liberary timer_hw.h (initial version)
6  - Adding comment in TON_Peripheral.vhd to describe register adress
7  - Remove "Timer_on_64_Controller.vhd" (no need for it)
8  - Finish writing c file and compile it successfully
12 - Add "Timer_Test_4_1" project on "RV_FPGA_PLC_IDE_Projects"
10 - Adding option to choose compiler type when downloading it to SoC if not compiled.
11 - (TON, IO, ROM) now take two cycles instead of three cycles.
12 - Make time calculation more stable.
13 - Hardware compilation with TON is now working.

Version 0.13
==========================================================================================================================
1 - Add "Timer_Test_ET" project on "RV_FPGA_PLC_IDE_Projects"
2 - Solve ET in SW compiling (minuse)
3 - Make timer in function
4 - Add PWM support SW compilation
5 - In PWM REAL type can only work in instanse SW compilation
6 - change int to uint32_t
7 - Add PWM support HW compilation
8 - Add Div and Mult 32 bit to hdl files
9 - Add PWM_32_bit to hdl files

Version 0.14
==========================================================================================================================
1 - Update riscv-gnu-toolchain commands to the latest (add -march=rv32i -mabi=ilp32 instead of -march=rv32i)
2 - resolve some warinig in QSF file
3 - stop compilation when error occured in (compile_c_file_.c) 

Version 0.15
==========================================================================================================================
1 - Update liberaries in Software folder with the latest (timer_hw and pwm_hw)
2 - Add support for Set and Reset commands
3 - Add project "Timer_PWM_MUL_DIV" to start changing memory arch and making Memory Controle Unit

Version 0.16
==========================================================================================================================
1 - Update compiler path in "compile_c_file.c" to be variable in case of changing compiler path
2 - Upadte project files to be compatable with netbeans 11.1 instead of 10.0
3 - Update java files to jvm 11 instead of 1.8.0

Version 0.20
==========================================================================================================================
1 - Adding River Soc project in FPGA folder.
2 - Copy River files from the repo (TAG ver. 9.0) https://github.com/sergeykhbr/riscv_vhdl
3 - Modefy files to be compatable with cyclone_v FPGA (Previous: xilinx)
4 - Making FPU, MUL and DIV configurable in confg design file.
5 - IO-Perepheral and TON are working on axi4.
