{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 11:42:15 2016 " "Info: Processing started: Sun May 15 11:42:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HWProject -c HWProject --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HWProject -c HWProject --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[0\]\$latch " "Warning: Node \"toMemory\[0\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[1\]\$latch " "Warning: Node \"toMemory\[1\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[2\]\$latch " "Warning: Node \"toMemory\[2\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[3\]\$latch " "Warning: Node \"toMemory\[3\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[4\]\$latch " "Warning: Node \"toMemory\[4\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[5\]\$latch " "Warning: Node \"toMemory\[5\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[6\]\$latch " "Warning: Node \"toMemory\[6\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[7\]\$latch " "Warning: Node \"toMemory\[7\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[8\]\$latch " "Warning: Node \"toMemory\[8\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[9\]\$latch " "Warning: Node \"toMemory\[9\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[10\]\$latch " "Warning: Node \"toMemory\[10\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[11\]\$latch " "Warning: Node \"toMemory\[11\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[12\]\$latch " "Warning: Node \"toMemory\[12\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[13\]\$latch " "Warning: Node \"toMemory\[13\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[14\]\$latch " "Warning: Node \"toMemory\[14\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[15\]\$latch " "Warning: Node \"toMemory\[15\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[16\]\$latch " "Warning: Node \"toMemory\[16\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[17\]\$latch " "Warning: Node \"toMemory\[17\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[18\]\$latch " "Warning: Node \"toMemory\[18\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[19\]\$latch " "Warning: Node \"toMemory\[19\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[20\]\$latch " "Warning: Node \"toMemory\[20\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[21\]\$latch " "Warning: Node \"toMemory\[21\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[22\]\$latch " "Warning: Node \"toMemory\[22\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[23\]\$latch " "Warning: Node \"toMemory\[23\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[24\]\$latch " "Warning: Node \"toMemory\[24\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[25\]\$latch " "Warning: Node \"toMemory\[25\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[26\]\$latch " "Warning: Node \"toMemory\[26\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[27\]\$latch " "Warning: Node \"toMemory\[27\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[28\]\$latch " "Warning: Node \"toMemory\[28\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[29\]\$latch " "Warning: Node \"toMemory\[29\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[30\]\$latch " "Warning: Node \"toMemory\[30\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "toMemory\[31\]\$latch " "Warning: Node \"toMemory\[31\]\$latch\" is a latch" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "STRCtrl\[0\] " "Info: Assuming node \"STRCtrl\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "STRCtrl\[1\] " "Info: Assuming node \"STRCtrl\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux24~0 " "Info: Detected gated clock \"Mux24~0\" as buffer" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "toMemory\[9\]\$latch STRCtrl\[1\] STRCtrl\[0\] 4.930 ns register " "Info: tsu for register \"toMemory\[9\]\$latch\" (data pin = \"STRCtrl\[1\]\", clock pin = \"STRCtrl\[0\]\") is 4.930 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.874 ns + Longest pin register " "Info: + Longest pin to register delay is 9.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns STRCtrl\[1\] 1 CLK PIN_AB23 25 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_AB23; Fanout = 25; CLK Node = 'STRCtrl\[1\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { STRCtrl[1] } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.697 ns) + CELL(0.521 ns) 9.052 ns Mux1~0 2 COMB LCCOMB_X1_Y4_N18 1 " "Info: 2: + IC(7.697 ns) + CELL(0.521 ns) = 9.052 ns; Loc. = LCCOMB_X1_Y4_N18; Fanout = 1; COMB Node = 'Mux1~0'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "8.218 ns" { STRCtrl[1] Mux1~0 } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.521 ns) 9.874 ns toMemory\[9\]\$latch 3 REG LCCOMB_X1_Y4_N10 1 " "Info: 3: + IC(0.301 ns) + CELL(0.521 ns) = 9.874 ns; Loc. = LCCOMB_X1_Y4_N10; Fanout = 1; REG Node = 'toMemory\[9\]\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { Mux1~0 toMemory[9]$latch } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.876 ns ( 19.00 % ) " "Info: Total cell delay = 1.876 ns ( 19.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.998 ns ( 81.00 % ) " "Info: Total interconnect delay = 7.998 ns ( 81.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.874 ns" { STRCtrl[1] Mux1~0 toMemory[9]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.874 ns" { STRCtrl[1] {} STRCtrl[1]~combout {} Mux1~0 {} toMemory[9]$latch {} } { 0.000ns 0.000ns 7.697ns 0.301ns } { 0.000ns 0.834ns 0.521ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.046 ns + " "Info: + Micro setup delay of destination is 1.046 ns" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STRCtrl\[0\] destination 5.990 ns - Shortest register " "Info: - Shortest clock path from clock \"STRCtrl\[0\]\" to destination register is 5.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.833 ns) 0.833 ns STRCtrl\[0\] 1 CLK PIN_AD19 17 " "Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_AD19; Fanout = 17; CLK Node = 'STRCtrl\[0\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { STRCtrl[0] } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.178 ns) 2.214 ns Mux24~0 2 COMB LCCOMB_X75_Y1_N30 1 " "Info: 2: + IC(1.203 ns) + CELL(0.178 ns) = 2.214 ns; Loc. = LCCOMB_X75_Y1_N30; Fanout = 1; COMB Node = 'Mux24~0'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { STRCtrl[0] Mux24~0 } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.832 ns) + CELL(0.000 ns) 4.046 ns Mux24~0clkctrl 3 COMB CLKCTRL_G15 32 " "Info: 3: + IC(1.832 ns) + CELL(0.000 ns) = 4.046 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'Mux24~0clkctrl'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { Mux24~0 Mux24~0clkctrl } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.766 ns) + CELL(0.178 ns) 5.990 ns toMemory\[9\]\$latch 4 REG LCCOMB_X1_Y4_N10 1 " "Info: 4: + IC(1.766 ns) + CELL(0.178 ns) = 5.990 ns; Loc. = LCCOMB_X1_Y4_N10; Fanout = 1; REG Node = 'toMemory\[9\]\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { Mux24~0clkctrl toMemory[9]$latch } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.189 ns ( 19.85 % ) " "Info: Total cell delay = 1.189 ns ( 19.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.801 ns ( 80.15 % ) " "Info: Total interconnect delay = 4.801 ns ( 80.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.990 ns" { STRCtrl[0] Mux24~0 Mux24~0clkctrl toMemory[9]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.990 ns" { STRCtrl[0] {} STRCtrl[0]~combout {} Mux24~0 {} Mux24~0clkctrl {} toMemory[9]$latch {} } { 0.000ns 0.000ns 1.203ns 1.832ns 1.766ns } { 0.000ns 0.833ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.874 ns" { STRCtrl[1] Mux1~0 toMemory[9]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.874 ns" { STRCtrl[1] {} STRCtrl[1]~combout {} Mux1~0 {} toMemory[9]$latch {} } { 0.000ns 0.000ns 7.697ns 0.301ns } { 0.000ns 0.834ns 0.521ns 0.521ns } "" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.990 ns" { STRCtrl[0] Mux24~0 Mux24~0clkctrl toMemory[9]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.990 ns" { STRCtrl[0] {} STRCtrl[0]~combout {} Mux24~0 {} Mux24~0clkctrl {} toMemory[9]$latch {} } { 0.000ns 0.000ns 1.203ns 1.832ns 1.766ns } { 0.000ns 0.833ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "STRCtrl\[1\] toMemory\[19\] toMemory\[19\]\$latch 11.551 ns register " "Info: tco from clock \"STRCtrl\[1\]\" to destination pin \"toMemory\[19\]\" through register \"toMemory\[19\]\$latch\" is 11.551 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STRCtrl\[1\] source 6.514 ns + Longest register " "Info: + Longest clock path from clock \"STRCtrl\[1\]\" to source register is 6.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns STRCtrl\[1\] 1 CLK PIN_AB23 25 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_AB23; Fanout = 25; CLK Node = 'STRCtrl\[1\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { STRCtrl[1] } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.319 ns) 2.760 ns Mux24~0 2 COMB LCCOMB_X75_Y1_N30 1 " "Info: 2: + IC(1.607 ns) + CELL(0.319 ns) = 2.760 ns; Loc. = LCCOMB_X75_Y1_N30; Fanout = 1; COMB Node = 'Mux24~0'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { STRCtrl[1] Mux24~0 } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.832 ns) + CELL(0.000 ns) 4.592 ns Mux24~0clkctrl 3 COMB CLKCTRL_G15 32 " "Info: 3: + IC(1.832 ns) + CELL(0.000 ns) = 4.592 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'Mux24~0clkctrl'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { Mux24~0 Mux24~0clkctrl } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.744 ns) + CELL(0.178 ns) 6.514 ns toMemory\[19\]\$latch 4 REG LCCOMB_X75_Y1_N20 1 " "Info: 4: + IC(1.744 ns) + CELL(0.178 ns) = 6.514 ns; Loc. = LCCOMB_X75_Y1_N20; Fanout = 1; REG Node = 'toMemory\[19\]\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { Mux24~0clkctrl toMemory[19]$latch } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.331 ns ( 20.43 % ) " "Info: Total cell delay = 1.331 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.183 ns ( 79.57 % ) " "Info: Total interconnect delay = 5.183 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.514 ns" { STRCtrl[1] Mux24~0 Mux24~0clkctrl toMemory[19]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.514 ns" { STRCtrl[1] {} STRCtrl[1]~combout {} Mux24~0 {} Mux24~0clkctrl {} toMemory[19]$latch {} } { 0.000ns 0.000ns 1.607ns 1.832ns 1.744ns } { 0.000ns 0.834ns 0.319ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.037 ns + Longest register pin " "Info: + Longest register to pin delay is 5.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns toMemory\[19\]\$latch 1 REG LCCOMB_X75_Y1_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X75_Y1_N20; Fanout = 1; REG Node = 'toMemory\[19\]\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { toMemory[19]$latch } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.217 ns) + CELL(2.820 ns) 5.037 ns toMemory\[19\] 2 PIN PIN_AC24 0 " "Info: 2: + IC(2.217 ns) + CELL(2.820 ns) = 5.037 ns; Loc. = PIN_AC24; Fanout = 0; PIN Node = 'toMemory\[19\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.037 ns" { toMemory[19]$latch toMemory[19] } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.820 ns ( 55.99 % ) " "Info: Total cell delay = 2.820 ns ( 55.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.217 ns ( 44.01 % ) " "Info: Total interconnect delay = 2.217 ns ( 44.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.037 ns" { toMemory[19]$latch toMemory[19] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.037 ns" { toMemory[19]$latch {} toMemory[19] {} } { 0.000ns 2.217ns } { 0.000ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.514 ns" { STRCtrl[1] Mux24~0 Mux24~0clkctrl toMemory[19]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.514 ns" { STRCtrl[1] {} STRCtrl[1]~combout {} Mux24~0 {} Mux24~0clkctrl {} toMemory[19]$latch {} } { 0.000ns 0.000ns 1.607ns 1.832ns 1.744ns } { 0.000ns 0.834ns 0.319ns 0.000ns 0.178ns } "" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.037 ns" { toMemory[19]$latch toMemory[19] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.037 ns" { toMemory[19]$latch {} toMemory[19] {} } { 0.000ns 2.217ns } { 0.000ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "toMemory\[7\]\$latch B\[7\] STRCtrl\[1\] 0.338 ns register " "Info: th for register \"toMemory\[7\]\$latch\" (data pin = \"B\[7\]\", clock pin = \"STRCtrl\[1\]\") is 0.338 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STRCtrl\[1\] destination 6.568 ns + Longest register " "Info: + Longest clock path from clock \"STRCtrl\[1\]\" to destination register is 6.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns STRCtrl\[1\] 1 CLK PIN_AB23 25 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_AB23; Fanout = 25; CLK Node = 'STRCtrl\[1\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { STRCtrl[1] } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.319 ns) 2.760 ns Mux24~0 2 COMB LCCOMB_X75_Y1_N30 1 " "Info: 2: + IC(1.607 ns) + CELL(0.319 ns) = 2.760 ns; Loc. = LCCOMB_X75_Y1_N30; Fanout = 1; COMB Node = 'Mux24~0'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { STRCtrl[1] Mux24~0 } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.832 ns) + CELL(0.000 ns) 4.592 ns Mux24~0clkctrl 3 COMB CLKCTRL_G15 32 " "Info: 3: + IC(1.832 ns) + CELL(0.000 ns) = 4.592 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'Mux24~0clkctrl'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { Mux24~0 Mux24~0clkctrl } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.319 ns) 6.568 ns toMemory\[7\]\$latch 4 REG LCCOMB_X94_Y13_N0 1 " "Info: 4: + IC(1.657 ns) + CELL(0.319 ns) = 6.568 ns; Loc. = LCCOMB_X94_Y13_N0; Fanout = 1; REG Node = 'toMemory\[7\]\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.976 ns" { Mux24~0clkctrl toMemory[7]$latch } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 22.41 % ) " "Info: Total cell delay = 1.472 ns ( 22.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.096 ns ( 77.59 % ) " "Info: Total interconnect delay = 5.096 ns ( 77.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.568 ns" { STRCtrl[1] Mux24~0 Mux24~0clkctrl toMemory[7]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.568 ns" { STRCtrl[1] {} STRCtrl[1]~combout {} Mux24~0 {} Mux24~0clkctrl {} toMemory[7]$latch {} } { 0.000ns 0.000ns 1.607ns 1.832ns 1.657ns } { 0.000ns 0.834ns 0.319ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.230 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns B\[7\] 1 PIN PIN_AA27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_AA27; Fanout = 1; PIN Node = 'B\[7\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.845 ns) + CELL(0.521 ns) 6.230 ns toMemory\[7\]\$latch 2 REG LCCOMB_X94_Y13_N0 1 " "Info: 2: + IC(4.845 ns) + CELL(0.521 ns) = 6.230 ns; Loc. = LCCOMB_X94_Y13_N0; Fanout = 1; REG Node = 'toMemory\[7\]\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.366 ns" { B[7] toMemory[7]$latch } "NODE_NAME" } } { "Store_Control.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Store_Control.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 22.23 % ) " "Info: Total cell delay = 1.385 ns ( 22.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.845 ns ( 77.77 % ) " "Info: Total interconnect delay = 4.845 ns ( 77.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.230 ns" { B[7] toMemory[7]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.230 ns" { B[7] {} B[7]~combout {} toMemory[7]$latch {} } { 0.000ns 0.000ns 4.845ns } { 0.000ns 0.864ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.568 ns" { STRCtrl[1] Mux24~0 Mux24~0clkctrl toMemory[7]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.568 ns" { STRCtrl[1] {} STRCtrl[1]~combout {} Mux24~0 {} Mux24~0clkctrl {} toMemory[7]$latch {} } { 0.000ns 0.000ns 1.607ns 1.832ns 1.657ns } { 0.000ns 0.834ns 0.319ns 0.000ns 0.319ns } "" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.230 ns" { B[7] toMemory[7]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.230 ns" { B[7] {} B[7]~combout {} toMemory[7]$latch {} } { 0.000ns 0.000ns 4.845ns } { 0.000ns 0.864ns 0.521ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 35 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 11:42:15 2016 " "Info: Processing ended: Sun May 15 11:42:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
