<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="b4_strg.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="b4_strg.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="b4_strg.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="b4_strg.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="b4_strg.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="b4_strg.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="b4_strg.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="b4_strg.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="b4_strg.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="b4_strg.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="b4_strg.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="b4_strg.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="b4_strg.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="b4_strg.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="b4_strg.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="b4_strg.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="b4_strg.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="b4_strg.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="b4_strg.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="b4_strg.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="b4_strg.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="b4_strg.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="b4_strg.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="b4_strg.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="b4_strg_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="b4_strg_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="b4_strg_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="b4_strg_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="b4_strg_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="b4_strg_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="b4_strg_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="b4_strg_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="b4_strg_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="b4_strg_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="b4_strg_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="b4_strg_sim_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="b4_strg_sim_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="b4_strg_sim_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="b4_strg_sim_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="b4_strg_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="b4_strg_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="b4_strg_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="b4_strg_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1464696284" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="6722788503651541364" xil_pn:start_ts="1464696284">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464689084" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1464689084">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464753441" xil_pn:in_ck="9195276477794237626" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1464753435">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="b4_strg.v"/>
      <outfile xil_pn:name="b4_strg_sim.v"/>
    </transform>
    <transform xil_pn:end_ts="1464689090" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4209237273349578796" xil_pn:start_ts="1464689090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464689090" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2820466610238996444" xil_pn:start_ts="1464689090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464689090" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2291016729991285005" xil_pn:start_ts="1464689090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464753441" xil_pn:in_ck="9195276477794237626" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1464753441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="b4_strg.v"/>
      <outfile xil_pn:name="b4_strg_sim.v"/>
    </transform>
    <transform xil_pn:end_ts="1464753470" xil_pn:in_ck="9195276477794237626" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7304209711936756667" xil_pn:start_ts="1464753441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="b4_strg_sim_beh.prj"/>
      <outfile xil_pn:name="b4_strg_sim_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1464753470" xil_pn:in_ck="1486530155251092332" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8861698221066080936" xil_pn:start_ts="1464753470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="b4_strg_sim_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1464688042" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1464688042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464688042" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="724925888971021140" xil_pn:start_ts="1464688042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464688042" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2291016729991285005" xil_pn:start_ts="1464688042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464688042" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1464688042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464688042" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2784023168680693460" xil_pn:start_ts="1464688042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464688042" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4579864356909105255" xil_pn:start_ts="1464688042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464688042" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7152966031765852969" xil_pn:start_ts="1464688042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464696420" xil_pn:in_ck="140171535427129" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8653869899624528679" xil_pn:start_ts="1464696411">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="b4_strg.lso"/>
      <outfile xil_pn:name="b4_strg.ngc"/>
      <outfile xil_pn:name="b4_strg.ngr"/>
      <outfile xil_pn:name="b4_strg.prj"/>
      <outfile xil_pn:name="b4_strg.stx"/>
      <outfile xil_pn:name="b4_strg.syr"/>
      <outfile xil_pn:name="b4_strg.xst"/>
      <outfile xil_pn:name="b4_strg_sim_beh.prj"/>
      <outfile xil_pn:name="b4_strg_sim_stx_beh.prj"/>
      <outfile xil_pn:name="b4_strg_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1464688364" xil_pn:in_ck="152646802080145761" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981258660960215" xil_pn:start_ts="1464688364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464688369" xil_pn:in_ck="3864126145428225692" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2243222918437782650" xil_pn:start_ts="1464688364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="b4_strg.bld"/>
      <outfile xil_pn:name="b4_strg.ngd"/>
      <outfile xil_pn:name="b4_strg_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1464688374" xil_pn:in_ck="3914668251941952509" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-7410414435433027546" xil_pn:start_ts="1464688369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="b4_strg.pcf"/>
      <outfile xil_pn:name="b4_strg_map.map"/>
      <outfile xil_pn:name="b4_strg_map.mrp"/>
      <outfile xil_pn:name="b4_strg_map.ncd"/>
      <outfile xil_pn:name="b4_strg_map.ngm"/>
      <outfile xil_pn:name="b4_strg_map.xrpt"/>
      <outfile xil_pn:name="b4_strg_summary.xml"/>
      <outfile xil_pn:name="b4_strg_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1464688392" xil_pn:in_ck="4802256464441957494" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5764071517887183578" xil_pn:start_ts="1464688374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="b4_strg.ncd"/>
      <outfile xil_pn:name="b4_strg.pad"/>
      <outfile xil_pn:name="b4_strg.par"/>
      <outfile xil_pn:name="b4_strg.ptwx"/>
      <outfile xil_pn:name="b4_strg.unroutes"/>
      <outfile xil_pn:name="b4_strg.xpi"/>
      <outfile xil_pn:name="b4_strg_pad.csv"/>
      <outfile xil_pn:name="b4_strg_pad.txt"/>
      <outfile xil_pn:name="b4_strg_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1464688659" xil_pn:in_ck="152646802080138136" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="-1760146062475039321" xil_pn:start_ts="1464688649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="b4_strg.bgn"/>
      <outfile xil_pn:name="b4_strg.bit"/>
      <outfile xil_pn:name="b4_strg.drc"/>
      <outfile xil_pn:name="b4_strg.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1464688681" xil_pn:in_ck="152646802080125282" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="7115266323808781642" xil_pn:start_ts="1464688680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1464688392" xil_pn:in_ck="-2756889807869987335" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-7836983387856768746" xil_pn:start_ts="1464688388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="b4_strg.twr"/>
      <outfile xil_pn:name="b4_strg.twx"/>
    </transform>
  </transforms>

</generated_project>
