{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 17:45:50 2020 " "Info: Processing started: Fri Sep 11 17:45:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/adder_8bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/adder_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_8bits-rtl " "Info: Found design unit 1: adder_8bits-rtl" {  } { { "../src/adder_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/adder_8bits.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder_8bits " "Info: Found entity 1: adder_8bits" {  } { { "../src/adder_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/adder_8bits.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/codeur_bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/codeur_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codeur_bcd-rtl " "Info: Found design unit 1: codeur_bcd-rtl" {  } { { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/codeur_bcd.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 codeur_bcd " "Info: Found entity 1: codeur_bcd" {  } { { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/codeur_bcd.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/compare_4bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/compare_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_4bits-rtl " "Info: Found design unit 1: compare_4bits-rtl" {  } { { "../src/compare_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/compare_4bits.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compare_4bits " "Info: Found entity 1: compare_4bits" {  } { { "../src/compare_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/compare_4bits.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/compt_4bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/compt_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compt_4bits-rtl " "Info: Found design unit 1: compt_4bits-rtl" {  } { { "../src/compt_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/compt_4bits.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compt_4bits " "Info: Found entity 1: compt_4bits" {  } { { "../src/compt_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/compt_4bits.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/control_part.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/control_part.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_part-rtl " "Info: Found design unit 1: control_part-rtl" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_part " "Info: Found entity 1: control_part" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/demux_2_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/demux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_2_1-rtl " "Info: Found design unit 1: demux_2_1-rtl" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 demux_2_1 " "Info: Found entity 1: demux_2_1" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/memoire_16bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/memoire_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoire_16bits-rtl " "Info: Found design unit 1: memoire_16bits-rtl" {  } { { "../src/memoire_16bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/memoire_16bits.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 memoire_16bits " "Info: Found entity 1: memoire_16bits" {  } { { "../src/memoire_16bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/memoire_16bits.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/mux_2_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1-rtl " "Info: Found design unit 1: mux_2_1-rtl" {  } { { "../src/mux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/mux_2_1.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Info: Found entity 1: mux_2_1" {  } { { "../src/mux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/mux_2_1.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/not_gate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/not_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_gate-rtl " "Info: Found design unit 1: not_gate-rtl" {  } { { "../src/not_gate.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/not_gate.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Info: Found entity 1: not_gate" {  } { { "../src/not_gate.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/not_gate.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/operative_part.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/operative_part.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operative_part-rtl " "Info: Found design unit 1: operative_part-rtl" {  } { { "../src/operative_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 operative_part " "Info: Found entity 1: operative_part" {  } { { "../src/operative_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/reg_4bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/reg_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_4bits-rtl " "Info: Found design unit 1: reg_4bits-rtl" {  } { { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_4bits.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_4bits " "Info: Found entity 1: reg_4bits" {  } { { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_4bits.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/reg_8bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/reg_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8bits-rtl " "Info: Found design unit 1: reg_8bits-rtl" {  } { { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_8bits " "Info: Found entity 1: reg_8bits" {  } { { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/seven_sg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/seven_sg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_sg-rtl " "Info: Found design unit 1: seven_sg-rtl" {  } { { "../src/seven_sg.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/seven_sg.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seven_sg " "Info: Found entity 1: seven_sg" {  } { { "../src/seven_sg.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/seven_sg.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Info: Found design unit 1: top-rtl" {  } { { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_part control_part:CTRL_PART " "Info: Elaborating entity \"control_part\" for hierarchy \"control_part:CTRL_PART\"" {  } { { "../src/top.vhd" "CTRL_PART" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_reg4 control_part.vhd(88) " "Warning (10631): VHDL Process Statement warning at control_part.vhd(88): inferring latch(es) for signal or variable \"en_reg4\", which holds its previous value in one or more paths through the process" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_compt control_part.vhd(88) " "Warning (10631): VHDL Process Statement warning at control_part.vhd(88): inferring latch(es) for signal or variable \"en_compt\", which holds its previous value in one or more paths through the process" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_mem control_part.vhd(88) " "Warning (10631): VHDL Process Statement warning at control_part.vhd(88): inferring latch(es) for signal or variable \"en_mem\", which holds its previous value in one or more paths through the process" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel control_part.vhd(88) " "Warning (10631): VHDL Process Statement warning at control_part.vhd(88): inferring latch(es) for signal or variable \"sel\", which holds its previous value in one or more paths through the process" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst_reg8 control_part.vhd(88) " "Warning (10631): VHDL Process Statement warning at control_part.vhd(88): inferring latch(es) for signal or variable \"rst_reg8\", which holds its previous value in one or more paths through the process" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_reg8 control_part.vhd(88) " "Info (10041): Inferred latch for \"rst_reg8\" at control_part.vhd(88)" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel control_part.vhd(88) " "Info (10041): Inferred latch for \"sel\" at control_part.vhd(88)" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_mem control_part.vhd(88) " "Info (10041): Inferred latch for \"en_mem\" at control_part.vhd(88)" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_compt control_part.vhd(88) " "Info (10041): Inferred latch for \"en_compt\" at control_part.vhd(88)" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_reg4 control_part.vhd(88) " "Info (10041): Inferred latch for \"en_reg4\" at control_part.vhd(88)" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operative_part operative_part:OP_PART " "Info: Elaborating entity \"operative_part\" for hierarchy \"operative_part:OP_PART\"" {  } { { "../src/top.vhd" "OP_PART" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeur_bcd operative_part:OP_PART\|codeur_bcd:Codeur " "Info: Elaborating entity \"codeur_bcd\" for hierarchy \"operative_part:OP_PART\|codeur_bcd:Codeur\"" {  } { { "../src/operative_part.vhd" "Codeur" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_4bits operative_part:OP_PART\|reg_4bits:Registre4bit " "Info: Elaborating entity \"reg_4bits\" for hierarchy \"operative_part:OP_PART\|reg_4bits:Registre4bit\"" {  } { { "../src/operative_part.vhd" "Registre4bit" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_sg operative_part:OP_PART\|seven_sg:Affich1 " "Info: Elaborating entity \"seven_sg\" for hierarchy \"operative_part:OP_PART\|seven_sg:Affich1\"" {  } { { "../src/operative_part.vhd" "Affich1" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg_out seven_sg.vhd(38) " "Warning (10631): VHDL Process Statement warning at seven_sg.vhd(38): inferring latch(es) for signal or variable \"seg_out\", which holds its previous value in one or more paths through the process" {  } { { "../src/seven_sg.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/seven_sg.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_4bits operative_part:OP_PART\|compare_4bits:Comparateur " "Info: Elaborating entity \"compare_4bits\" for hierarchy \"operative_part:OP_PART\|compare_4bits:Comparateur\"" {  } { { "../src/operative_part.vhd" "Comparateur" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compt_4bits operative_part:OP_PART\|compt_4bits:Compteur " "Info: Elaborating entity \"compt_4bits\" for hierarchy \"operative_part:OP_PART\|compt_4bits:Compteur\"" {  } { { "../src/operative_part.vhd" "Compteur" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 143 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 operative_part:OP_PART\|mux_2_1:Multiplexeur " "Info: Elaborating entity \"mux_2_1\" for hierarchy \"operative_part:OP_PART\|mux_2_1:Multiplexeur\"" {  } { { "../src/operative_part.vhd" "Multiplexeur" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] mux_2_1.vhd(41) " "Info (10041): Inferred latch for \"output\[0\]\" at mux_2_1.vhd(41)" {  } { { "../src/mux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/mux_2_1.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] mux_2_1.vhd(41) " "Info (10041): Inferred latch for \"output\[1\]\" at mux_2_1.vhd(41)" {  } { { "../src/mux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/mux_2_1.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] mux_2_1.vhd(41) " "Info (10041): Inferred latch for \"output\[2\]\" at mux_2_1.vhd(41)" {  } { { "../src/mux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/mux_2_1.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] mux_2_1.vhd(41) " "Info (10041): Inferred latch for \"output\[3\]\" at mux_2_1.vhd(41)" {  } { { "../src/mux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/mux_2_1.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8bits operative_part:OP_PART\|adder_8bits:Additionneur " "Info: Elaborating entity \"adder_8bits\" for hierarchy \"operative_part:OP_PART\|adder_8bits:Additionneur\"" {  } { { "../src/operative_part.vhd" "Additionneur" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 145 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bits operative_part:OP_PART\|reg_8bits:Registre8bit1 " "Info: Elaborating entity \"reg_8bits\" for hierarchy \"operative_part:OP_PART\|reg_8bits:Registre8bit1\"" {  } { { "../src/operative_part.vhd" "Registre8bit1" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoire_16bits operative_part:OP_PART\|memoire_16bits:Memoire " "Info: Elaborating entity \"memoire_16bits\" for hierarchy \"operative_part:OP_PART\|memoire_16bits:Memoire\"" {  } { { "../src/operative_part.vhd" "Memoire" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 148 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_2_1 operative_part:OP_PART\|demux_2_1:Demuxtiplex " "Info: Elaborating entity \"demux_2_1\" for hierarchy \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\"" {  } { { "../src/operative_part.vhd" "Demuxtiplex" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 150 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output2\[0\] demux_2_1.vhd(42) " "Info (10041): Inferred latch for \"output2\[0\]\" at demux_2_1.vhd(42)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output2\[1\] demux_2_1.vhd(42) " "Info (10041): Inferred latch for \"output2\[1\]\" at demux_2_1.vhd(42)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output2\[2\] demux_2_1.vhd(42) " "Info (10041): Inferred latch for \"output2\[2\]\" at demux_2_1.vhd(42)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output2\[3\] demux_2_1.vhd(42) " "Info (10041): Inferred latch for \"output2\[3\]\" at demux_2_1.vhd(42)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output2\[4\] demux_2_1.vhd(42) " "Info (10041): Inferred latch for \"output2\[4\]\" at demux_2_1.vhd(42)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output2\[5\] demux_2_1.vhd(42) " "Info (10041): Inferred latch for \"output2\[5\]\" at demux_2_1.vhd(42)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output2\[6\] demux_2_1.vhd(42) " "Info (10041): Inferred latch for \"output2\[6\]\" at demux_2_1.vhd(42)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output2\[7\] demux_2_1.vhd(42) " "Info (10041): Inferred latch for \"output2\[7\]\" at demux_2_1.vhd(42)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[0\] demux_2_1.vhd(41) " "Info (10041): Inferred latch for \"output1\[0\]\" at demux_2_1.vhd(41)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[1\] demux_2_1.vhd(41) " "Info (10041): Inferred latch for \"output1\[1\]\" at demux_2_1.vhd(41)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[2\] demux_2_1.vhd(41) " "Info (10041): Inferred latch for \"output1\[2\]\" at demux_2_1.vhd(41)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[3\] demux_2_1.vhd(41) " "Info (10041): Inferred latch for \"output1\[3\]\" at demux_2_1.vhd(41)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[4\] demux_2_1.vhd(41) " "Info (10041): Inferred latch for \"output1\[4\]\" at demux_2_1.vhd(41)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[5\] demux_2_1.vhd(41) " "Info (10041): Inferred latch for \"output1\[5\]\" at demux_2_1.vhd(41)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[6\] demux_2_1.vhd(41) " "Info (10041): Inferred latch for \"output1\[6\]\" at demux_2_1.vhd(41)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[7\] demux_2_1.vhd(41) " "Info (10041): Inferred latch for \"output1\[7\]\" at demux_2_1.vhd(41)" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate operative_part:OP_PART\|not_gate:Porte_Not " "Info: Elaborating entity \"not_gate\" for hierarchy \"operative_part:OP_PART\|not_gate:Porte_Not\"" {  } { { "../src/operative_part.vhd" "Porte_Not" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/operative_part.vhd" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "operative_part:OP_PART\|codeur_bcd:Codeur\|data_out\[1\] " "Warning: Converted tri-state buffer \"operative_part:OP_PART\|codeur_bcd:Codeur\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/codeur_bcd.vhd" 32 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "operative_part:OP_PART\|codeur_bcd:Codeur\|data_out\[0\] " "Warning: Converted tri-state buffer \"operative_part:OP_PART\|codeur_bcd:Codeur\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/codeur_bcd.vhd" 32 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "operative_part:OP_PART\|codeur_bcd:Codeur\|data_out\[2\] " "Warning: Converted tri-state buffer \"operative_part:OP_PART\|codeur_bcd:Codeur\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/codeur_bcd.vhd" 32 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "operative_part:OP_PART\|codeur_bcd:Codeur\|data_out\[3\] " "Warning: Converted tri-state buffer \"operative_part:OP_PART\|codeur_bcd:Codeur\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/codeur_bcd.vhd" 32 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "control_part:CTRL_PART\|rst_reg8 control_part:CTRL_PART\|en_reg4 " "Info: Duplicate LATCH primitive \"control_part:CTRL_PART\|rst_reg8\" merged with LATCH primitive \"control_part:CTRL_PART\|en_reg4\"" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 37 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control_part:CTRL_PART\|en_reg4 " "Warning: Latch control_part:CTRL_PART\|en_reg4 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_part:CTRL_PART\|c_state.S1 " "Warning: Ports D and ENA on the latch are fed by the same signal control_part:CTRL_PART\|c_state.S1" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 33 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control_part:CTRL_PART\|en_mem " "Warning: Latch control_part:CTRL_PART\|en_mem has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_part:CTRL_PART\|c_state.S4 " "Warning: Ports D and ENA on the latch are fed by the same signal control_part:CTRL_PART\|c_state.S4" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 35 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Info: Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Info: Implemented 30 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Info: Implemented 106 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 17:45:52 2020 " "Info: Processing ended: Fri Sep 11 17:45:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 17:45:53 2020 " "Info: Processing started: Fri Sep 11 17:45:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"top\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 46 " "Warning: No exact pin location assignment(s) for 46 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jour1\[0\] " "Info: Pin jour1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { jour1[0] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 13 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { jour1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jour1\[1\] " "Info: Pin jour1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { jour1[1] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 13 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { jour1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jour1\[2\] " "Info: Pin jour1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { jour1[2] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 13 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { jour1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jour1\[3\] " "Info: Pin jour1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { jour1[3] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 13 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { jour1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jour1\[4\] " "Info: Pin jour1\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { jour1[4] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 13 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { jour1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jour1\[5\] " "Info: Pin jour1\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { jour1[5] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 13 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { jour1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jour1\[6\] " "Info: Pin jour1\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { jour1[6] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 13 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { jour1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jour1\[7\] " "Info: Pin jour1\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { jour1[7] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 13 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { jour1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jour2\[0\] " "Info: Pin jour2\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { jour2[0] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 14 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { jour2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jour2\[1\] " "Info: Pin jour2\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { jour2[1] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 14 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { jour2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jour2\[2\] " "Info: Pin jour2\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { jour2[2] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 14 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { jour2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jour2\[3\] " "Info: Pin jour2\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { jour2[3] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 14 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { jour2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jour2\[4\] " "Info: Pin jour2\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { jour2[4] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 14 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { jour2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jour2\[5\] " "Info: Pin jour2\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { jour2[5] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 14 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { jour2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jour2\[6\] " "Info: Pin jour2\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { jour2[6] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 14 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { jour2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jour2\[7\] " "Info: Pin jour2\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { jour2[7] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 14 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { jour2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "max_nb\[0\] " "Info: Pin max_nb\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { max_nb[0] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 15 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_nb[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "max_nb\[1\] " "Info: Pin max_nb\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { max_nb[1] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 15 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_nb[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "max_nb\[2\] " "Info: Pin max_nb\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { max_nb[2] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 15 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_nb[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "max_nb\[3\] " "Info: Pin max_nb\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { max_nb[3] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 15 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_nb[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "max_nb\[4\] " "Info: Pin max_nb\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { max_nb[4] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 15 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_nb[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "max_nb\[5\] " "Info: Pin max_nb\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { max_nb[5] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 15 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_nb[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "max_nb\[6\] " "Info: Pin max_nb\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { max_nb[6] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 15 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_nb[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_nb\[0\] " "Info: Pin current_nb\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { current_nb[0] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 16 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_nb[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_nb\[1\] " "Info: Pin current_nb\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { current_nb[1] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 16 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_nb[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_nb\[2\] " "Info: Pin current_nb\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { current_nb[2] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 16 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_nb[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_nb\[3\] " "Info: Pin current_nb\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { current_nb[3] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 16 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_nb[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_nb\[4\] " "Info: Pin current_nb\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { current_nb[4] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 16 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_nb[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_nb\[5\] " "Info: Pin current_nb\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { current_nb[5] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 16 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_nb[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_nb\[6\] " "Info: Pin current_nb\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { current_nb[6] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 16 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_nb[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "demux_sel " "Info: Pin demux_sel not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { demux_sel } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 10 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { demux_sel } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Info: Pin data\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { data[6] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 12 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Info: Pin data\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { data[5] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 12 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Info: Pin data\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { data[7] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 12 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[8\] " "Info: Pin data\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { data[8] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 12 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Info: Pin data\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { data[4] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 12 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Info: Pin data\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { data[2] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 12 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Info: Pin data\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { data[1] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 12 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Info: Pin data\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { data[3] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 12 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[9\] " "Info: Pin data\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { data[9] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 12 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Info: Pin data\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { data[0] } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 12 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_sig " "Info: Pin pwm_sig not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { pwm_sig } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_sig } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "timer " "Info: Pin timer not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { timer } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "indicateur " "Info: Pin indicateur not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { indicateur } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 11 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { indicateur } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { rst } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 6 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_part:CTRL_PART\|c_state.S4 " "Info: Destination node control_part:CTRL_PART\|c_state.S4" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_part:CTRL_PART|c_state.S4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_part:CTRL_PART\|c_state.S1 " "Info: Destination node control_part:CTRL_PART\|c_state.S1" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_part:CTRL_PART|c_state.S1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_part:CTRL_PART\|c_state.S0 " "Info: Destination node control_part:CTRL_PART\|c_state.S0" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_part:CTRL_PART|c_state.S0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "demux_sel (placed in PIN T3 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node demux_sel (placed in PIN T3 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { demux_sel } } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 10 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { demux_sel } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_part:CTRL_PART\|rst_compt  " "Info: Automatically promoted node control_part:CTRL_PART\|rst_compt " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 39 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_part:CTRL_PART|rst_compt } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "44 unused 3.3V 14 30 0 " "Info: Number of I/O pins in group: 44 (unused VREF, 3.3V VCCIO, 14 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 83 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  83 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register control_part:CTRL_PART\|sel register operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[7\] -4.417 ns " "Info: Slack time is -4.417 ns between source register \"control_part:CTRL_PART\|sel\" and destination register \"operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-1.139 ns + Largest register register " "Info: + Largest register to register requirement is -1.139 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.661 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 0.873 ns clk~clkctrl 2 COMB Unassigned 42 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 0.873 ns; Loc. = Unassigned; Fanout = 42; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.537 ns) 2.661 ns operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[7\] 3 REG Unassigned 1 " "Info: 3: + IC(1.251 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { clk~clkctrl operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7] } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 48.74 % ) " "Info: Total cell delay = 1.297 ns ( 48.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.364 ns ( 51.26 % ) " "Info: Total interconnect delay = 1.364 ns ( 51.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.661 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 0.873 ns clk~clkctrl 2 COMB Unassigned 42 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 0.873 ns; Loc. = Unassigned; Fanout = 42; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.537 ns) 2.661 ns operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[7\] 3 REG Unassigned 1 " "Info: 3: + IC(1.251 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { clk~clkctrl operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7] } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 48.74 % ) " "Info: Total cell delay = 1.297 ns ( 48.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.364 ns ( 51.26 % ) " "Info: Total interconnect delay = 1.364 ns ( 51.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.836 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 4.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.101 ns) + CELL(0.787 ns) 3.648 ns control_part:CTRL_PART\|c_state.S1 2 REG Unassigned 5 " "Info: 2: + IC(2.101 ns) + CELL(0.787 ns) = 3.648 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'control_part:CTRL_PART\|c_state.S1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { clk control_part:CTRL_PART|c_state.S1 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.420 ns) 4.271 ns control_part:CTRL_PART\|sel~0 3 COMB Unassigned 1 " "Info: 3: + IC(0.203 ns) + CELL(0.420 ns) = 4.271 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'control_part:CTRL_PART\|sel~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { control_part:CTRL_PART|c_state.S1 control_part:CTRL_PART|sel~0 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 4.836 ns control_part:CTRL_PART\|sel 4 REG Unassigned 4 " "Info: 4: + IC(0.415 ns) + CELL(0.150 ns) = 4.836 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'control_part:CTRL_PART\|sel'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { control_part:CTRL_PART|sel~0 control_part:CTRL_PART|sel } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.117 ns ( 43.78 % ) " "Info: Total cell delay = 2.117 ns ( 43.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.719 ns ( 56.22 % ) " "Info: Total interconnect delay = 2.719 ns ( 56.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.836 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 4.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.101 ns) + CELL(0.787 ns) 3.648 ns control_part:CTRL_PART\|c_state.S1 2 REG Unassigned 5 " "Info: 2: + IC(2.101 ns) + CELL(0.787 ns) = 3.648 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'control_part:CTRL_PART\|c_state.S1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { clk control_part:CTRL_PART|c_state.S1 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.420 ns) 4.271 ns control_part:CTRL_PART\|sel~0 3 COMB Unassigned 1 " "Info: 3: + IC(0.203 ns) + CELL(0.420 ns) = 4.271 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'control_part:CTRL_PART\|sel~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { control_part:CTRL_PART|c_state.S1 control_part:CTRL_PART|sel~0 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 4.836 ns control_part:CTRL_PART\|sel 4 REG Unassigned 4 " "Info: 4: + IC(0.415 ns) + CELL(0.150 ns) = 4.836 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'control_part:CTRL_PART\|sel'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { control_part:CTRL_PART|sel~0 control_part:CTRL_PART|sel } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.117 ns ( 43.78 % ) " "Info: Total cell delay = 2.117 ns ( 43.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.719 ns ( 56.22 % ) " "Info: Total interconnect delay = 2.719 ns ( 56.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.278 ns - Longest register register " "Info: - Longest register to register delay is 3.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control_part:CTRL_PART\|sel 1 REG Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'control_part:CTRL_PART\|sel'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_part:CTRL_PART|sel } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.420 ns) 1.056 ns operative_part:OP_PART\|mux_2_1:Multiplexeur\|output\[0\]~4 2 COMB Unassigned 2 " "Info: 2: + IC(0.636 ns) + CELL(0.420 ns) = 1.056 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'operative_part:OP_PART\|mux_2_1:Multiplexeur\|output\[0\]~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { control_part:CTRL_PART|sel operative_part:OP_PART|mux_2_1:Multiplexeur|output[0]~4 } "NODE_NAME" } } { "../src/mux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/mux_2_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.414 ns) 2.358 ns operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[0\]~25 3 COMB Unassigned 2 " "Info: 3: + IC(0.888 ns) + CELL(0.414 ns) = 2.358 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[0\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { operative_part:OP_PART|mux_2_1:Multiplexeur|output[0]~4 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[0]~25 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.429 ns operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[1\]~28 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.429 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[1\]~28'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[0]~25 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[1]~28 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.500 ns operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[2\]~30 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.500 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[2\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[1]~28 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[2]~30 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.571 ns operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[3\]~32 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.571 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[3\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[2]~30 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[3]~32 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.642 ns operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[4\]~34 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.642 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[4\]~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[3]~32 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[4]~34 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.713 ns operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[5\]~36 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.713 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[5\]~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[4]~34 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[5]~36 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.784 ns operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[6\]~38 9 COMB Unassigned 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.784 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[6\]~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[5]~36 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]~38 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.194 ns operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[7\]~39 10 COMB Unassigned 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.194 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[7\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]~38 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]~39 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.278 ns operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[7\] 11 REG Unassigned 1 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 3.278 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]~39 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7] } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.754 ns ( 53.51 % ) " "Info: Total cell delay = 1.754 ns ( 53.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.524 ns ( 46.49 % ) " "Info: Total interconnect delay = 1.524 ns ( 46.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.278 ns" { control_part:CTRL_PART|sel operative_part:OP_PART|mux_2_1:Multiplexeur|output[0]~4 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[0]~25 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[1]~28 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[2]~30 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[3]~32 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[4]~34 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[5]~36 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]~38 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]~39 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.278 ns" { control_part:CTRL_PART|sel operative_part:OP_PART|mux_2_1:Multiplexeur|output[0]~4 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[0]~25 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[1]~28 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[2]~30 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[3]~32 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[4]~34 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[5]~36 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]~38 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]~39 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.278 ns register register " "Info: Estimated most critical path is register to register delay of 3.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control_part:CTRL_PART\|sel 1 REG LAB_X33_Y44 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X33_Y44; Fanout = 4; REG Node = 'control_part:CTRL_PART\|sel'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_part:CTRL_PART|sel } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.420 ns) 1.056 ns operative_part:OP_PART\|mux_2_1:Multiplexeur\|output\[0\]~4 2 COMB LAB_X33_Y47 2 " "Info: 2: + IC(0.636 ns) + CELL(0.420 ns) = 1.056 ns; Loc. = LAB_X33_Y47; Fanout = 2; COMB Node = 'operative_part:OP_PART\|mux_2_1:Multiplexeur\|output\[0\]~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { control_part:CTRL_PART|sel operative_part:OP_PART|mux_2_1:Multiplexeur|output[0]~4 } "NODE_NAME" } } { "../src/mux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/mux_2_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.414 ns) 2.358 ns operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[0\]~25 3 COMB LAB_X34_Y44 2 " "Info: 3: + IC(0.888 ns) + CELL(0.414 ns) = 2.358 ns; Loc. = LAB_X34_Y44; Fanout = 2; COMB Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[0\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { operative_part:OP_PART|mux_2_1:Multiplexeur|output[0]~4 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[0]~25 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.429 ns operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[1\]~28 4 COMB LAB_X34_Y44 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.429 ns; Loc. = LAB_X34_Y44; Fanout = 2; COMB Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[1\]~28'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[0]~25 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[1]~28 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.500 ns operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[2\]~30 5 COMB LAB_X34_Y44 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.500 ns; Loc. = LAB_X34_Y44; Fanout = 2; COMB Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[2\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[1]~28 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[2]~30 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.571 ns operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[3\]~32 6 COMB LAB_X34_Y44 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.571 ns; Loc. = LAB_X34_Y44; Fanout = 2; COMB Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[3\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[2]~30 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[3]~32 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.642 ns operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[4\]~34 7 COMB LAB_X34_Y44 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.642 ns; Loc. = LAB_X34_Y44; Fanout = 2; COMB Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[4\]~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[3]~32 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[4]~34 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.713 ns operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[5\]~36 8 COMB LAB_X34_Y44 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.713 ns; Loc. = LAB_X34_Y44; Fanout = 2; COMB Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[5\]~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[4]~34 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[5]~36 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.784 ns operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[6\]~38 9 COMB LAB_X34_Y44 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.784 ns; Loc. = LAB_X34_Y44; Fanout = 1; COMB Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[6\]~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[5]~36 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]~38 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.194 ns operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[7\]~39 10 COMB LAB_X34_Y44 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.194 ns; Loc. = LAB_X34_Y44; Fanout = 1; COMB Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[7\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]~38 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]~39 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.278 ns operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[7\] 11 REG LAB_X34_Y44 1 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 3.278 ns; Loc. = LAB_X34_Y44; Fanout = 1; REG Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit1\|data_out\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]~39 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7] } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.754 ns ( 53.51 % ) " "Info: Total cell delay = 1.754 ns ( 53.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.524 ns ( 46.49 % ) " "Info: Total interconnect delay = 1.524 ns ( 46.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.278 ns" { control_part:CTRL_PART|sel operative_part:OP_PART|mux_2_1:Multiplexeur|output[0]~4 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[0]~25 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[1]~28 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[2]~30 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[3]~32 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[4]~34 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[5]~36 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[6]~38 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7]~39 operative_part:OP_PART|reg_8bits:Registre8bit1|data_out[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X24_Y39 X35_Y51 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X24_Y39 to location X35_Y51" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "30 " "Warning: Found 30 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jour1\[0\] 0 " "Info: Pin \"jour1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jour1\[1\] 0 " "Info: Pin \"jour1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jour1\[2\] 0 " "Info: Pin \"jour1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jour1\[3\] 0 " "Info: Pin \"jour1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jour1\[4\] 0 " "Info: Pin \"jour1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jour1\[5\] 0 " "Info: Pin \"jour1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jour1\[6\] 0 " "Info: Pin \"jour1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jour1\[7\] 0 " "Info: Pin \"jour1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jour2\[0\] 0 " "Info: Pin \"jour2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jour2\[1\] 0 " "Info: Pin \"jour2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jour2\[2\] 0 " "Info: Pin \"jour2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jour2\[3\] 0 " "Info: Pin \"jour2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jour2\[4\] 0 " "Info: Pin \"jour2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jour2\[5\] 0 " "Info: Pin \"jour2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jour2\[6\] 0 " "Info: Pin \"jour2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jour2\[7\] 0 " "Info: Pin \"jour2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "max_nb\[0\] 0 " "Info: Pin \"max_nb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "max_nb\[1\] 0 " "Info: Pin \"max_nb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "max_nb\[2\] 0 " "Info: Pin \"max_nb\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "max_nb\[3\] 0 " "Info: Pin \"max_nb\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "max_nb\[4\] 0 " "Info: Pin \"max_nb\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "max_nb\[5\] 0 " "Info: Pin \"max_nb\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "max_nb\[6\] 0 " "Info: Pin \"max_nb\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_nb\[0\] 0 " "Info: Pin \"current_nb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_nb\[1\] 0 " "Info: Pin \"current_nb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_nb\[2\] 0 " "Info: Pin \"current_nb\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_nb\[3\] 0 " "Info: Pin \"current_nb\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_nb\[4\] 0 " "Info: Pin \"current_nb\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_nb\[5\] 0 " "Info: Pin \"current_nb\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_nb\[6\] 0 " "Info: Pin \"current_nb\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DODO_MAMANE_ABARI/partie_CT/quartus/top.fit.smsg " "Info: Generated suppressed messages file D:/DODO_MAMANE_ABARI/partie_CT/quartus/top.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Info: Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 17:46:04 2020 " "Info: Processing ended: Fri Sep 11 17:46:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 17:46:05 2020 " "Info: Processing started: Fri Sep 11 17:46:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Info: Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 17:46:10 2020 " "Info: Processing ended: Fri Sep 11 17:46:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 17:46:11 2020 " "Info: Processing started: Fri Sep 11 17:46:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top -c top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top -c top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "control_part:CTRL_PART\|en_reg4 " "Warning: Node \"control_part:CTRL_PART\|en_reg4\" is a latch" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_part:CTRL_PART\|sel " "Warning: Node \"control_part:CTRL_PART\|sel\" is a latch" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_part:CTRL_PART\|en_compt " "Warning: Node \"control_part:CTRL_PART\|en_compt\" is a latch" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_part:CTRL_PART\|en_mem " "Warning: Node \"control_part:CTRL_PART\|en_mem\" is a latch" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[0\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[0\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[1\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[1\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[2\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[2\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[3\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[3\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[4\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[4\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[5\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[5\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[6\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[6\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[7\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[7\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[0\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[0\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 42 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[1\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[1\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 42 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[2\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[2\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 42 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[3\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[3\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 42 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[4\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[4\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 42 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[5\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[5\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 42 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[6\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[6\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 42 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[7\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[7\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 42 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "demux_sel " "Info: Assuming node \"demux_sel\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "control_part:CTRL_PART\|WideOr3~1 " "Info: Detected gated clock \"control_part:CTRL_PART\|WideOr3~1\" as buffer" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 90 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_part:CTRL_PART\|WideOr3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control_part:CTRL_PART\|c_state.S4 " "Info: Detected ripple clock \"control_part:CTRL_PART\|c_state.S4\" as buffer" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_part:CTRL_PART\|c_state.S4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control_part:CTRL_PART\|sel~0 " "Info: Detected gated clock \"control_part:CTRL_PART\|sel~0\" as buffer" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 36 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_part:CTRL_PART\|sel~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control_part:CTRL_PART\|c_state.S0 " "Info: Detected ripple clock \"control_part:CTRL_PART\|c_state.S0\" as buffer" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_part:CTRL_PART\|c_state.S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control_part:CTRL_PART\|WideOr1~0 " "Info: Detected gated clock \"control_part:CTRL_PART\|WideOr1~0\" as buffer" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 90 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_part:CTRL_PART\|WideOr1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control_part:CTRL_PART\|c_state.S1 " "Info: Detected ripple clock \"control_part:CTRL_PART\|c_state.S1\" as buffer" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_part:CTRL_PART\|c_state.S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register control_part:CTRL_PART\|en_reg4 register operative_part:OP_PART\|reg_8bits:Registre8bit2\|data_out\[2\] 134.73 MHz 7.422 ns Internal " "Info: Clock \"clk\" has Internal fmax of 134.73 MHz between source register \"control_part:CTRL_PART\|en_reg4\" and destination register \"operative_part:OP_PART\|reg_8bits:Registre8bit2\|data_out\[2\]\" (period= 7.422 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.547 ns + Longest register register " "Info: + Longest register to register delay is 1.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control_part:CTRL_PART\|en_reg4 1 REG LCCOMB_X34_Y44_N30 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y44_N30; Fanout = 22; REG Node = 'control_part:CTRL_PART\|en_reg4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_part:CTRL_PART|en_reg4 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.149 ns) 0.464 ns operative_part:OP_PART\|reg_8bits:Registre8bit2\|data_out\[0\]~17 2 COMB LCCOMB_X34_Y44_N2 8 " "Info: 2: + IC(0.315 ns) + CELL(0.149 ns) = 0.464 ns; Loc. = LCCOMB_X34_Y44_N2; Fanout = 8; COMB Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit2\|data_out\[0\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { control_part:CTRL_PART|en_reg4 operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[0]~17 } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.660 ns) 1.547 ns operative_part:OP_PART\|reg_8bits:Registre8bit2\|data_out\[2\] 3 REG LCFF_X35_Y44_N9 3 " "Info: 3: + IC(0.423 ns) + CELL(0.660 ns) = 1.547 ns; Loc. = LCFF_X35_Y44_N9; Fanout = 3; REG Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit2\|data_out\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[0]~17 operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2] } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.809 ns ( 52.29 % ) " "Info: Total cell delay = 0.809 ns ( 52.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.738 ns ( 47.71 % ) " "Info: Total interconnect delay = 0.738 ns ( 47.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { control_part:CTRL_PART|en_reg4 operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[0]~17 operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.547 ns" { control_part:CTRL_PART|en_reg4 {} operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[0]~17 {} operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2] {} } { 0.000ns 0.315ns 0.423ns } { 0.000ns 0.149ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.200 ns - Smallest " "Info: - Smallest clock skew is -2.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.869 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 42 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.537 ns) 2.869 ns operative_part:OP_PART\|reg_8bits:Registre8bit2\|data_out\[2\] 3 REG LCFF_X35_Y44_N9 3 " "Info: 3: + IC(1.229 ns) + CELL(0.537 ns) = 2.869 ns; Loc. = LCFF_X35_Y44_N9; Fanout = 3; REG Node = 'operative_part:OP_PART\|reg_8bits:Registre8bit2\|data_out\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { clk~clkctrl operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2] } "NODE_NAME" } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.19 % ) " "Info: Total cell delay = 1.526 ns ( 53.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.343 ns ( 46.81 % ) " "Info: Total interconnect delay = 1.343 ns ( 46.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { clk clk~clkctrl operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.869 ns" { clk {} clk~combout {} clk~clkctrl {} operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2] {} } { 0.000ns 0.000ns 0.114ns 1.229ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.069 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.931 ns) + CELL(0.787 ns) 3.707 ns control_part:CTRL_PART\|c_state.S0 2 REG LCFF_X33_Y44_N25 4 " "Info: 2: + IC(1.931 ns) + CELL(0.787 ns) = 3.707 ns; Loc. = LCFF_X33_Y44_N25; Fanout = 4; REG Node = 'control_part:CTRL_PART\|c_state.S0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clk control_part:CTRL_PART|c_state.S0 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.438 ns) 4.489 ns control_part:CTRL_PART\|WideOr1~0 3 COMB LCCOMB_X33_Y44_N28 1 " "Info: 3: + IC(0.344 ns) + CELL(0.438 ns) = 4.489 ns; Loc. = LCCOMB_X33_Y44_N28; Fanout = 1; COMB Node = 'control_part:CTRL_PART\|WideOr1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { control_part:CTRL_PART|c_state.S0 control_part:CTRL_PART|WideOr1~0 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.150 ns) 5.069 ns control_part:CTRL_PART\|en_reg4 4 REG LCCOMB_X34_Y44_N30 22 " "Info: 4: + IC(0.430 ns) + CELL(0.150 ns) = 5.069 ns; Loc. = LCCOMB_X34_Y44_N30; Fanout = 22; REG Node = 'control_part:CTRL_PART\|en_reg4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { control_part:CTRL_PART|WideOr1~0 control_part:CTRL_PART|en_reg4 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.364 ns ( 46.64 % ) " "Info: Total cell delay = 2.364 ns ( 46.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.705 ns ( 53.36 % ) " "Info: Total interconnect delay = 2.705 ns ( 53.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { clk control_part:CTRL_PART|c_state.S0 control_part:CTRL_PART|WideOr1~0 control_part:CTRL_PART|en_reg4 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { clk {} clk~combout {} control_part:CTRL_PART|c_state.S0 {} control_part:CTRL_PART|WideOr1~0 {} control_part:CTRL_PART|en_reg4 {} } { 0.000ns 0.000ns 1.931ns 0.344ns 0.430ns } { 0.000ns 0.989ns 0.787ns 0.438ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { clk clk~clkctrl operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.869 ns" { clk {} clk~combout {} clk~clkctrl {} operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2] {} } { 0.000ns 0.000ns 0.114ns 1.229ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { clk control_part:CTRL_PART|c_state.S0 control_part:CTRL_PART|WideOr1~0 control_part:CTRL_PART|en_reg4 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { clk {} clk~combout {} control_part:CTRL_PART|c_state.S0 {} control_part:CTRL_PART|WideOr1~0 {} control_part:CTRL_PART|en_reg4 {} } { 0.000ns 0.000ns 1.931ns 0.344ns 0.430ns } { 0.000ns 0.989ns 0.787ns 0.438ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 33 -1 0 } } { "../src/reg_8bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_8bits.vhd" 41 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { control_part:CTRL_PART|en_reg4 operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[0]~17 operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.547 ns" { control_part:CTRL_PART|en_reg4 {} operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[0]~17 {} operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2] {} } { 0.000ns 0.315ns 0.423ns } { 0.000ns 0.149ns 0.660ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { clk clk~clkctrl operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.869 ns" { clk {} clk~combout {} clk~clkctrl {} operative_part:OP_PART|reg_8bits:Registre8bit2|data_out[2] {} } { 0.000ns 0.000ns 0.114ns 1.229ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { clk control_part:CTRL_PART|c_state.S0 control_part:CTRL_PART|WideOr1~0 control_part:CTRL_PART|en_reg4 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { clk {} clk~combout {} control_part:CTRL_PART|c_state.S0 {} control_part:CTRL_PART|WideOr1~0 {} control_part:CTRL_PART|en_reg4 {} } { 0.000ns 0.000ns 1.931ns 0.344ns 0.430ns } { 0.000ns 0.989ns 0.787ns 0.438ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control_part:CTRL_PART\|c_state.S2 control_part:CTRL_PART\|sel clk 979 ps " "Info: Found hold time violation between source  pin or register \"control_part:CTRL_PART\|c_state.S2\" and destination pin or register \"control_part:CTRL_PART\|sel\" for clock \"clk\" (Hold time is 979 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.998 ns + Largest " "Info: + Largest clock skew is 1.998 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.862 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.931 ns) + CELL(0.787 ns) 3.707 ns control_part:CTRL_PART\|c_state.S4 2 REG LCFF_X33_Y44_N1 6 " "Info: 2: + IC(1.931 ns) + CELL(0.787 ns) = 3.707 ns; Loc. = LCFF_X33_Y44_N1; Fanout = 6; REG Node = 'control_part:CTRL_PART\|c_state.S4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clk control_part:CTRL_PART|c_state.S4 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.420 ns) 4.469 ns control_part:CTRL_PART\|sel~0 3 COMB LCCOMB_X33_Y44_N18 1 " "Info: 3: + IC(0.342 ns) + CELL(0.420 ns) = 4.469 ns; Loc. = LCCOMB_X33_Y44_N18; Fanout = 1; COMB Node = 'control_part:CTRL_PART\|sel~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { control_part:CTRL_PART|c_state.S4 control_part:CTRL_PART|sel~0 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.862 ns control_part:CTRL_PART\|sel 4 REG LCCOMB_X33_Y44_N26 4 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 4.862 ns; Loc. = LCCOMB_X33_Y44_N26; Fanout = 4; REG Node = 'control_part:CTRL_PART\|sel'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { control_part:CTRL_PART|sel~0 control_part:CTRL_PART|sel } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.346 ns ( 48.25 % ) " "Info: Total cell delay = 2.346 ns ( 48.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.516 ns ( 51.75 % ) " "Info: Total interconnect delay = 2.516 ns ( 51.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.862 ns" { clk control_part:CTRL_PART|c_state.S4 control_part:CTRL_PART|sel~0 control_part:CTRL_PART|sel } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.862 ns" { clk {} clk~combout {} control_part:CTRL_PART|c_state.S4 {} control_part:CTRL_PART|sel~0 {} control_part:CTRL_PART|sel {} } { 0.000ns 0.000ns 1.931ns 0.342ns 0.243ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.864 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 42 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.537 ns) 2.864 ns control_part:CTRL_PART\|c_state.S2 3 REG LCFF_X33_Y44_N3 2 " "Info: 3: + IC(1.224 ns) + CELL(0.537 ns) = 2.864 ns; Loc. = LCFF_X33_Y44_N3; Fanout = 2; REG Node = 'control_part:CTRL_PART\|c_state.S2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { clk~clkctrl control_part:CTRL_PART|c_state.S2 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.28 % ) " "Info: Total cell delay = 1.526 ns ( 53.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.338 ns ( 46.72 % ) " "Info: Total interconnect delay = 1.338 ns ( 46.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl control_part:CTRL_PART|c_state.S2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk {} clk~combout {} clk~clkctrl {} control_part:CTRL_PART|c_state.S2 {} } { 0.000ns 0.000ns 0.114ns 1.224ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.862 ns" { clk control_part:CTRL_PART|c_state.S4 control_part:CTRL_PART|sel~0 control_part:CTRL_PART|sel } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.862 ns" { clk {} clk~combout {} control_part:CTRL_PART|c_state.S4 {} control_part:CTRL_PART|sel~0 {} control_part:CTRL_PART|sel {} } { 0.000ns 0.000ns 1.931ns 0.342ns 0.243ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.150ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl control_part:CTRL_PART|c_state.S2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk {} clk~combout {} clk~clkctrl {} control_part:CTRL_PART|c_state.S2 {} } { 0.000ns 0.000ns 0.114ns 1.224ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.769 ns - Shortest register register " "Info: - Shortest register to register delay is 0.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control_part:CTRL_PART\|c_state.S2 1 REG LCFF_X33_Y44_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y44_N3; Fanout = 2; REG Node = 'control_part:CTRL_PART\|c_state.S2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_part:CTRL_PART|c_state.S2 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.275 ns) 0.769 ns control_part:CTRL_PART\|sel 2 REG LCCOMB_X33_Y44_N26 4 " "Info: 2: + IC(0.494 ns) + CELL(0.275 ns) = 0.769 ns; Loc. = LCCOMB_X33_Y44_N26; Fanout = 4; REG Node = 'control_part:CTRL_PART\|sel'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { control_part:CTRL_PART|c_state.S2 control_part:CTRL_PART|sel } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.275 ns ( 35.76 % ) " "Info: Total cell delay = 0.275 ns ( 35.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.494 ns ( 64.24 % ) " "Info: Total interconnect delay = 0.494 ns ( 64.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { control_part:CTRL_PART|c_state.S2 control_part:CTRL_PART|sel } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.769 ns" { control_part:CTRL_PART|c_state.S2 {} control_part:CTRL_PART|sel {} } { 0.000ns 0.494ns } { 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.862 ns" { clk control_part:CTRL_PART|c_state.S4 control_part:CTRL_PART|sel~0 control_part:CTRL_PART|sel } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.862 ns" { clk {} clk~combout {} control_part:CTRL_PART|c_state.S4 {} control_part:CTRL_PART|sel~0 {} control_part:CTRL_PART|sel {} } { 0.000ns 0.000ns 1.931ns 0.342ns 0.243ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.150ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl control_part:CTRL_PART|c_state.S2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk {} clk~combout {} clk~clkctrl {} control_part:CTRL_PART|c_state.S2 {} } { 0.000ns 0.000ns 0.114ns 1.224ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { control_part:CTRL_PART|c_state.S2 control_part:CTRL_PART|sel } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.769 ns" { control_part:CTRL_PART|c_state.S2 {} control_part:CTRL_PART|sel {} } { 0.000ns 0.494ns } { 0.000ns 0.275ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[0\] data\[2\] clk 5.919 ns register " "Info: tsu for register \"operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[0\]\" (data pin = \"data\[2\]\", clock pin = \"clk\") is 5.919 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.840 ns + Longest pin register " "Info: + Longest pin to register delay is 8.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns data\[2\] 1 PIN PIN_E14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E14; Fanout = 5; PIN Node = 'data\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.384 ns) + CELL(0.416 ns) 6.630 ns operative_part:OP_PART\|codeur_bcd:Codeur\|WideOr6~7 2 COMB LCCOMB_X35_Y47_N20 1 " "Info: 2: + IC(5.384 ns) + CELL(0.416 ns) = 6.630 ns; Loc. = LCCOMB_X35_Y47_N20; Fanout = 1; COMB Node = 'operative_part:OP_PART\|codeur_bcd:Codeur\|WideOr6~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { data[2] operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~7 } "NODE_NAME" } } { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/codeur_bcd.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.438 ns) 7.341 ns operative_part:OP_PART\|codeur_bcd:Codeur\|WideOr6~6 3 COMB LCCOMB_X35_Y47_N8 1 " "Info: 3: + IC(0.273 ns) + CELL(0.438 ns) = 7.341 ns; Loc. = LCCOMB_X35_Y47_N8; Fanout = 1; COMB Node = 'operative_part:OP_PART\|codeur_bcd:Codeur\|WideOr6~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~7 operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~6 } "NODE_NAME" } } { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/codeur_bcd.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 7.872 ns operative_part:OP_PART\|codeur_bcd:Codeur\|WideOr6~3 4 COMB LCCOMB_X35_Y47_N26 1 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 7.872 ns; Loc. = LCCOMB_X35_Y47_N26; Fanout = 1; COMB Node = 'operative_part:OP_PART\|codeur_bcd:Codeur\|WideOr6~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~6 operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~3 } "NODE_NAME" } } { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/codeur_bcd.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.438 ns) 8.756 ns operative_part:OP_PART\|codeur_bcd:Codeur\|WideOr6 5 COMB LCCOMB_X35_Y47_N24 1 " "Info: 5: + IC(0.446 ns) + CELL(0.438 ns) = 8.756 ns; Loc. = LCCOMB_X35_Y47_N24; Fanout = 1; COMB Node = 'operative_part:OP_PART\|codeur_bcd:Codeur\|WideOr6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~3 operative_part:OP_PART|codeur_bcd:Codeur|WideOr6 } "NODE_NAME" } } { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/codeur_bcd.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.840 ns operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[0\] 6 REG LCFF_X35_Y47_N25 8 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 8.840 ns; Loc. = LCFF_X35_Y47_N25; Fanout = 8; REG Node = 'operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { operative_part:OP_PART|codeur_bcd:Codeur|WideOr6 operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_4bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.481 ns ( 28.07 % ) " "Info: Total cell delay = 2.481 ns ( 28.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.359 ns ( 71.93 % ) " "Info: Total interconnect delay = 6.359 ns ( 71.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.840 ns" { data[2] operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~7 operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~6 operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~3 operative_part:OP_PART|codeur_bcd:Codeur|WideOr6 operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.840 ns" { data[2] {} data[2]~combout {} operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~7 {} operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~6 {} operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~3 {} operative_part:OP_PART|codeur_bcd:Codeur|WideOr6 {} operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] {} } { 0.000ns 0.000ns 5.384ns 0.273ns 0.256ns 0.446ns 0.000ns } { 0.000ns 0.830ns 0.416ns 0.438ns 0.275ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_4bits.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.885 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 42 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.537 ns) 2.885 ns operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[0\] 3 REG LCFF_X35_Y47_N25 8 " "Info: 3: + IC(1.245 ns) + CELL(0.537 ns) = 2.885 ns; Loc. = LCFF_X35_Y47_N25; Fanout = 8; REG Node = 'operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { clk~clkctrl operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_4bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.89 % ) " "Info: Total cell delay = 1.526 ns ( 52.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.359 ns ( 47.11 % ) " "Info: Total interconnect delay = 1.359 ns ( 47.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { clk clk~clkctrl operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { clk {} clk~combout {} clk~clkctrl {} operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] {} } { 0.000ns 0.000ns 0.114ns 1.245ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.840 ns" { data[2] operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~7 operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~6 operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~3 operative_part:OP_PART|codeur_bcd:Codeur|WideOr6 operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.840 ns" { data[2] {} data[2]~combout {} operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~7 {} operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~6 {} operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~3 {} operative_part:OP_PART|codeur_bcd:Codeur|WideOr6 {} operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] {} } { 0.000ns 0.000ns 5.384ns 0.273ns 0.256ns 0.446ns 0.000ns } { 0.000ns 0.830ns 0.416ns 0.438ns 0.275ns 0.438ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { clk clk~clkctrl operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { clk {} clk~combout {} clk~clkctrl {} operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] {} } { 0.000ns 0.000ns 0.114ns 1.245ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk max_nb\[5\] operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[1\] 8.742 ns register " "Info: tco from clock \"clk\" to destination pin \"max_nb\[5\]\" through register \"operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[1\]\" is 8.742 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.885 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 42 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.537 ns) 2.885 ns operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[1\] 3 REG LCFF_X35_Y47_N11 8 " "Info: 3: + IC(1.245 ns) + CELL(0.537 ns) = 2.885 ns; Loc. = LCFF_X35_Y47_N11; Fanout = 8; REG Node = 'operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { clk~clkctrl operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] } "NODE_NAME" } } { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_4bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.89 % ) " "Info: Total cell delay = 1.526 ns ( 52.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.359 ns ( 47.11 % ) " "Info: Total interconnect delay = 1.359 ns ( 47.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { clk clk~clkctrl operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { clk {} clk~combout {} clk~clkctrl {} operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] {} } { 0.000ns 0.000ns 0.114ns 1.245ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_4bits.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.607 ns + Longest register pin " "Info: + Longest register to pin delay is 5.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[1\] 1 REG LCFF_X35_Y47_N11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y47_N11; Fanout = 8; REG Node = 'operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] } "NODE_NAME" } } { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_4bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.438 ns) 1.668 ns operative_part:OP_PART\|seven_sg:Affich1\|Mux1~0 2 COMB LCCOMB_X27_Y47_N6 1 " "Info: 2: + IC(1.230 ns) + CELL(0.438 ns) = 1.668 ns; Loc. = LCCOMB_X27_Y47_N6; Fanout = 1; COMB Node = 'operative_part:OP_PART\|seven_sg:Affich1\|Mux1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] operative_part:OP_PART|seven_sg:Affich1|Mux1~0 } "NODE_NAME" } } { "../src/seven_sg.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/seven_sg.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.131 ns) + CELL(2.808 ns) 5.607 ns max_nb\[5\] 3 PIN PIN_A8 0 " "Info: 3: + IC(1.131 ns) + CELL(2.808 ns) = 5.607 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'max_nb\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.939 ns" { operative_part:OP_PART|seven_sg:Affich1|Mux1~0 max_nb[5] } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 57.89 % ) " "Info: Total cell delay = 3.246 ns ( 57.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.361 ns ( 42.11 % ) " "Info: Total interconnect delay = 2.361 ns ( 42.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.607 ns" { operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] operative_part:OP_PART|seven_sg:Affich1|Mux1~0 max_nb[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.607 ns" { operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] {} operative_part:OP_PART|seven_sg:Affich1|Mux1~0 {} max_nb[5] {} } { 0.000ns 1.230ns 1.131ns } { 0.000ns 0.438ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { clk clk~clkctrl operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { clk {} clk~combout {} clk~clkctrl {} operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] {} } { 0.000ns 0.000ns 0.114ns 1.245ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.607 ns" { operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] operative_part:OP_PART|seven_sg:Affich1|Mux1~0 max_nb[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.607 ns" { operative_part:OP_PART|reg_4bits:Registre4bit|data_out[1] {} operative_part:OP_PART|seven_sg:Affich1|Mux1~0 {} max_nb[5] {} } { 0.000ns 1.230ns 1.131ns } { 0.000ns 0.438ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[3\] data\[6\] clk 0.460 ns register " "Info: th for register \"operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[3\]\" (data pin = \"data\[6\]\", clock pin = \"clk\") is 0.460 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.885 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 42 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.537 ns) 2.885 ns operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[3\] 3 REG LCFF_X35_Y47_N7 8 " "Info: 3: + IC(1.245 ns) + CELL(0.537 ns) = 2.885 ns; Loc. = LCFF_X35_Y47_N7; Fanout = 8; REG Node = 'operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { clk~clkctrl operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] } "NODE_NAME" } } { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_4bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.89 % ) " "Info: Total cell delay = 1.526 ns ( 52.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.359 ns ( 47.11 % ) " "Info: Total interconnect delay = 1.359 ns ( 47.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { clk clk~clkctrl operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { clk {} clk~combout {} clk~clkctrl {} operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] {} } { 0.000ns 0.000ns 0.114ns 1.245ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_4bits.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.691 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns data\[6\] 1 PIN PIN_G15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 5; PIN Node = 'data\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.275 ns) 2.607 ns operative_part:OP_PART\|codeur_bcd:Codeur\|data_out~4 2 COMB LCCOMB_X35_Y47_N6 1 " "Info: 2: + IC(1.373 ns) + CELL(0.275 ns) = 2.607 ns; Loc. = LCCOMB_X35_Y47_N6; Fanout = 1; COMB Node = 'operative_part:OP_PART\|codeur_bcd:Codeur\|data_out~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { data[6] operative_part:OP_PART|codeur_bcd:Codeur|data_out~4 } "NODE_NAME" } } { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/codeur_bcd.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.691 ns operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[3\] 3 REG LCFF_X35_Y47_N7 8 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.691 ns; Loc. = LCFF_X35_Y47_N7; Fanout = 8; REG Node = 'operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { operative_part:OP_PART|codeur_bcd:Codeur|data_out~4 operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] } "NODE_NAME" } } { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_4bits.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.318 ns ( 48.98 % ) " "Info: Total cell delay = 1.318 ns ( 48.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.373 ns ( 51.02 % ) " "Info: Total interconnect delay = 1.373 ns ( 51.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { data[6] operative_part:OP_PART|codeur_bcd:Codeur|data_out~4 operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { data[6] {} data[6]~combout {} operative_part:OP_PART|codeur_bcd:Codeur|data_out~4 {} operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] {} } { 0.000ns 0.000ns 1.373ns 0.000ns } { 0.000ns 0.959ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { clk clk~clkctrl operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { clk {} clk~combout {} clk~clkctrl {} operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] {} } { 0.000ns 0.000ns 0.114ns 1.245ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { data[6] operative_part:OP_PART|codeur_bcd:Codeur|data_out~4 operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { data[6] {} data[6]~combout {} operative_part:OP_PART|codeur_bcd:Codeur|data_out~4 {} operative_part:OP_PART|reg_4bits:Registre4bit|data_out[3] {} } { 0.000ns 0.000ns 1.373ns 0.000ns } { 0.000ns 0.959ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 24 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 17:46:12 2020 " "Info: Processing ended: Fri Sep 11 17:46:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Info: Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 17:47:06 2020 " "Info: Processing started: Fri Sep 11 17:47:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp top -c top --netlist_type=sgate " "Info: Command: quartus_rpp top -c top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 17:47:06 2020 " "Info: Processing ended: Fri Sep 11 17:47:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
