static int F_1 ( void * V_1 , void * V_2 ,\r\nstruct V_3 * V_4 )\r\n{\r\nstruct V_5 * V_6 ;\r\nT_1 V_7 ;\r\nF_2 ( 4 , L_1 , V_8 ) ;\r\nV_6 = V_1 ;\r\nF_3 (self != NULL, return -1;) ;\r\nF_3 (self->magic == IRLAN_MAGIC, return -1;) ;\r\nF_3 (skb != NULL, return -1;) ;\r\nV_7 = V_4 -> V_9 [ 0 ] ;\r\nswitch( V_7 ) {\r\ncase V_10 :\r\nF_2 ( 4 , L_2 ) ;\r\nF_4 ( V_6 , V_11 , V_4 ) ;\r\nbreak;\r\ncase V_12 :\r\nF_2 ( 4 , L_3 ) ;\r\nF_4 ( V_6 , V_13 , V_4 ) ;\r\nbreak;\r\ncase V_14 :\r\nF_2 ( 4 , L_4 ) ;\r\nF_4 ( V_6 , V_15 , V_4 ) ;\r\nbreak;\r\ncase V_16 :\r\nF_2 ( 4 , L_5 ) ;\r\nF_4 ( V_6 , V_17 , V_4 ) ;\r\nbreak;\r\ncase V_18 :\r\nF_2 ( 2 , L_6 , V_8 ) ;\r\nF_2 ( 2 , L_7 , V_8 ) ;\r\nbreak;\r\ncase V_19 :\r\nF_2 ( 2 , L_8 ) ;\r\nF_2 ( 2 , L_7 , V_8 ) ;\r\nbreak;\r\ndefault:\r\nF_2 ( 2 , L_9 , V_8 ) ;\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_5 ( void * V_1 , void * V_2 ,\r\nstruct V_20 * V_21 ,\r\nT_2 V_22 ,\r\nT_1 V_23 ,\r\nstruct V_3 * V_4 )\r\n{\r\nstruct V_5 * V_6 ;\r\nstruct V_24 * V_25 ;\r\nF_2 ( 0 , L_1 , V_8 ) ;\r\nV_6 = V_1 ;\r\nV_25 = V_2 ;\r\nF_3 (self != NULL, return;) ;\r\nF_3 (self->magic == IRLAN_MAGIC, return;) ;\r\nF_3 (tsap == self->provider.tsap_ctrl,return;) ;\r\nF_3 (self->provider.state == IRLAN_IDLE, return;) ;\r\nV_6 -> V_26 . V_22 = V_22 ;\r\nV_6 -> V_26 . V_23 = V_23 ;\r\nF_4 ( V_6 , V_27 , NULL ) ;\r\nif ( ( V_6 -> V_26 . V_28 == V_29 ) &&\r\n( V_6 -> V_30 . V_31 == V_32 ) )\r\n{\r\nF_6 ( V_6 , V_6 -> V_33 , V_6 -> V_34 ) ;\r\n}\r\n}\r\nvoid F_7 ( struct V_5 * V_6 ,\r\nstruct V_24 * V_25 )\r\n{\r\nF_3 (self != NULL, return;) ;\r\nF_3 (self->magic == IRLAN_MAGIC, return;) ;\r\nF_8 ( V_25 , V_35 , NULL ) ;\r\n}\r\nstatic void F_9 ( void * V_1 , void * V_2 ,\r\nT_3 V_36 ,\r\nstruct V_3 * V_37 )\r\n{\r\nstruct V_5 * V_6 ;\r\nstruct V_24 * V_25 ;\r\nF_2 ( 4 , L_10 , V_8 , V_36 ) ;\r\nV_6 = V_1 ;\r\nV_25 = V_2 ;\r\nF_3 (self != NULL, return;) ;\r\nF_3 (self->magic == IRLAN_MAGIC, return;) ;\r\nF_3 (tsap != NULL, return;) ;\r\nF_3 (tsap->magic == TTP_TSAP_MAGIC, return;) ;\r\nF_3 (tsap == self->provider.tsap_ctrl, return;) ;\r\nF_4 ( V_6 , V_38 , NULL ) ;\r\n}\r\nint F_10 ( struct V_5 * V_6 , struct V_3 * V_4 )\r\n{\r\nint V_39 ;\r\nV_39 = F_11 ( V_6 , V_14 , V_4 ) ;\r\nF_12 ( V_6 ) ;\r\nreturn V_39 ;\r\n}\r\nint F_11 ( struct V_5 * V_6 , int V_40 ,\r\nstruct V_3 * V_4 )\r\n{\r\nT_1 * V_41 ;\r\nT_1 * V_42 ;\r\nint V_43 ;\r\nT_4 V_44 ;\r\nint V_45 ;\r\nchar * V_46 ;\r\nchar * V_47 ;\r\nint V_39 = V_48 ;\r\nF_3 (skb != NULL, return -RSP_PROTOCOL_ERROR;) ;\r\nF_2 ( 4 , L_11 , V_8 , ( int ) V_4 -> V_49 ) ;\r\nF_3 (self != NULL, return -RSP_PROTOCOL_ERROR;) ;\r\nF_3 (self->magic == IRLAN_MAGIC, return -RSP_PROTOCOL_ERROR;) ;\r\nif ( ! V_4 )\r\nreturn - V_50 ;\r\nV_41 = V_4 -> V_9 ;\r\nV_46 = F_13 ( 255 , V_51 ) ;\r\nif ( ! V_46 )\r\nreturn - V_52 ;\r\nV_47 = F_13 ( 1016 , V_51 ) ;\r\nif ( ! V_47 ) {\r\nF_14 ( V_46 ) ;\r\nreturn - V_52 ;\r\n}\r\nV_43 = V_41 [ 1 ] ;\r\nF_2 ( 4 , L_12 , V_43 ) ;\r\nV_42 = V_41 + 2 ;\r\nfor ( V_45 = 0 ; V_45 < V_43 ; V_45 ++ ) {\r\nV_39 = F_15 ( V_42 , V_46 , V_47 , & V_44 ) ;\r\nif ( V_39 < 0 ) {\r\nF_2 ( 2 , L_13 , V_8 ) ;\r\nbreak;\r\n}\r\nV_42 += V_39 ;\r\nV_39 = V_48 ;\r\nF_16 ( V_6 , V_46 , V_47 ) ;\r\n}\r\nF_14 ( V_46 ) ;\r\nF_14 ( V_47 ) ;\r\nreturn V_39 ;\r\n}\r\nvoid F_17 ( struct V_5 * V_6 , int V_53 ,\r\nint V_54 )\r\n{\r\nstruct V_3 * V_4 ;\r\nF_2 ( 4 , L_1 , V_8 ) ;\r\nF_3 (self != NULL, return;) ;\r\nF_3 (self->magic == IRLAN_MAGIC, return;) ;\r\nV_4 = F_18 ( V_55 + V_56 +\r\nF_19 ( L_14 , L_15 ) +\r\nF_19 ( L_14 , L_16 ) +\r\nF_19 ( L_14 , L_17 ) +\r\nF_19 ( L_18 , L_19 ) ,\r\nV_51 ) ;\r\nif ( ! V_4 )\r\nreturn;\r\nF_20 ( V_4 , V_6 -> V_26 . V_23 ) ;\r\nF_21 ( V_4 , 2 ) ;\r\nswitch ( V_53 ) {\r\ncase V_10 :\r\nV_4 -> V_9 [ 0 ] = 0x00 ;\r\nV_4 -> V_9 [ 1 ] = 0x02 ;\r\nswitch ( V_6 -> V_57 ) {\r\ncase V_58 :\r\nF_22 ( V_4 , L_20 , L_21 ) ;\r\nbreak;\r\ncase V_59 :\r\nF_22 ( V_4 , L_20 , L_22 ) ;\r\nbreak;\r\ndefault:\r\nF_2 ( 2 , L_23 , V_8 ) ;\r\nbreak;\r\n}\r\nF_23 ( V_4 , L_24 , 0x0101 ) ;\r\nbreak;\r\ncase V_12 :\r\nV_4 -> V_9 [ 0 ] = 0x00 ;\r\nV_4 -> V_9 [ 1 ] = 0x05 ;\r\nF_22 ( V_4 , L_14 , L_15 ) ;\r\nF_22 ( V_4 , L_14 , L_25 ) ;\r\nF_22 ( V_4 , L_14 , L_17 ) ;\r\nswitch ( V_6 -> V_26 . V_28 ) {\r\ncase V_60 :\r\nF_22 ( V_4 , L_18 , L_26 ) ;\r\nbreak;\r\ncase V_29 :\r\nF_22 ( V_4 , L_18 , L_27 ) ;\r\nbreak;\r\ncase V_61 :\r\nF_22 ( V_4 , L_18 , L_19 ) ;\r\nbreak;\r\ndefault:\r\nF_2 ( 2 , L_28 , V_8 ) ;\r\nbreak;\r\n}\r\nF_23 ( V_4 , L_29 , 0x05ee ) ;\r\nbreak;\r\ncase V_14 :\r\nV_4 -> V_9 [ 0 ] = 0x00 ;\r\nif ( V_6 -> V_26 . V_62 ) {\r\nV_4 -> V_9 [ 1 ] = 0x03 ;\r\nF_23 ( V_4 , L_30 ,\r\nV_6 -> V_26 . V_62 ) ;\r\n} else\r\nV_4 -> V_9 [ 1 ] = 0x02 ;\r\nF_24 ( V_4 , L_31 , V_6 -> V_63 ) ;\r\nF_22 ( V_4 , L_32 , L_33 ) ;\r\nbreak;\r\ncase V_16 :\r\nF_25 ( V_6 , V_4 ) ;\r\nbreak;\r\ndefault:\r\nF_2 ( 2 , L_9 , V_8 ) ;\r\nbreak;\r\n}\r\nF_26 ( V_6 -> V_26 . V_64 , V_4 ) ;\r\n}\r\nint F_27 ( struct V_5 * V_6 )\r\n{\r\nstruct V_24 * V_25 ;\r\nT_5 V_65 ;\r\nF_2 ( 4 , L_1 , V_8 ) ;\r\nF_3 (self != NULL, return -1;) ;\r\nF_3 (self->magic == IRLAN_MAGIC, return -1;) ;\r\nif ( V_6 -> V_26 . V_64 )\r\nreturn - 1 ;\r\nF_28 ( & V_65 ) ;\r\nV_65 . V_66 = F_1 ;\r\nV_65 . V_67 = F_5 ;\r\nV_65 . V_68 = F_9 ;\r\nV_65 . V_1 = V_6 ;\r\nF_29 ( V_65 . V_46 , L_34 , sizeof( V_65 . V_46 ) ) ;\r\nV_25 = F_30 ( V_69 , 1 , & V_65 ) ;\r\nif ( ! V_25 ) {\r\nF_2 ( 2 , L_35 , V_8 ) ;\r\nreturn - 1 ;\r\n}\r\nV_6 -> V_26 . V_64 = V_25 ;\r\nF_31 ( V_6 , V_25 -> V_70 ) ;\r\nreturn 0 ;\r\n}
