[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  14323       tick       2311253       1046767       1000050       2311253 
      2  14323       tick       4252279       2071760       2053637       4252279 
      3  14323       tick       4252113       2070674       2052151       4252113 
      4  14323       tick       4245096       2067639       2052543       4245096 
      5  14323       tick       4247344       2070004       2049970       4247344 
      6  14323       tick       4202625       2049176       1985563       4202625 
      7  14323       tick       4256282       2073143       2038496       4256282 
      8  14323       tick       4250028       2069485       2051004       4250028 
      9  14323       tick       4250778       2071923       2054253       4250778 
     10  14323       tick       4252189       2071751       2052824       4252189 
     11  14323       tick       4246693       2068942       2053396       4246693 
     12  14323       tick       4248674       2070365       2050380       4248674 
     13  14323       tick       4248883       2070420       2047983       4248883 
     14  14323       tick       4249353       2070551       2053256       4249353 
     15  14323       tick       4249669       2070455       2051290       4249669 
     16  14323       tick       4244489       2068182       2049216       4244489 
     17  14323       tick       4248426       2070320       2055289       4248426 
     18  14323       tick       4245322       2068232       2049899       4245322 
     19  14323       tick       4253055       2071725       2050788       4253055 
     20  14323       tick       4248999       2070907       2052972       4248999 
     21  14323       tick       4237450       2063596       2043138       4237450 
     22  14323       exit       3099963       1510352       1498403       3099963 
