$date
	Sun Jun  9 12:19:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module req_div_tb $end
$scope module fd $end
$var wire 1 ! clk $end
$var wire 1 " clk_3 $end
$var wire 1 # clk_2 $end
$var wire 1 $ clk_1 $end
$var reg 2 % counter [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
0"
0!
$end
#5
1$
b1 %
1!
#10
0!
#15
0$
1#
b10 %
1!
#20
0!
#25
0#
1"
b11 %
1!
#30
0!
#35
0"
b0 %
1!
#40
0!
#45
1$
b1 %
1!
#50
0!
#55
0$
1#
b10 %
1!
#60
0!
#65
0#
1"
b11 %
1!
#70
0!
#75
0"
b0 %
1!
#80
0!
#85
1$
b1 %
1!
#90
0!
#95
0$
1#
b10 %
1!
#100
0!
