
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.082419                       # Number of seconds simulated
sim_ticks                                 82419363000                       # Number of ticks simulated
final_tick                               1327990623500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65460                       # Simulator instruction rate (inst/s)
host_op_rate                                   141659                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               53951823                       # Simulator tick rate (ticks/s)
host_mem_usage                                2223916                       # Number of bytes of host memory used
host_seconds                                  1527.65                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     216404767                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             42496                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           7435264                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7477760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        42496                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           42496                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5244544                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5244544                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                664                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             116176                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                116840                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           81946                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                81946                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               515607                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             90212588                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                90728195                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          515607                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             515607                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          63632426                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               63632426                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          63632426                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              515607                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            90212588                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              154360620                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                         112756                       # number of replacements
system.l2.tagsinuse                       3822.955539                       # Cycle average of tags in use
system.l2.total_refs                           611904                       # Total number of references to valid blocks.
system.l2.sampled_refs                         116749                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.241193                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   1285204426000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1498.657321                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              80.134203                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            2244.164016                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.365883                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.019564                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.547892                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.933339                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               501241                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                38965                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  540206                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            93485                       # number of Writeback hits
system.l2.Writeback_hits::total                 93485                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               3644                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3644                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                501241                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 42609                       # number of demand (read+write) hits
system.l2.demand_hits::total                   543850                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               501241                       # number of overall hits
system.l2.overall_hits::cpu.data                42609                       # number of overall hits
system.l2.overall_hits::total                  543850                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                664                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              94313                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 94977                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            21863                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21863                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 664                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              116176                       # number of demand (read+write) misses
system.l2.demand_misses::total                 116840                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                664                       # number of overall misses
system.l2.overall_misses::cpu.data             116176                       # number of overall misses
system.l2.overall_misses::total                116840                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     35696500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   5088625500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5124322000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1142264000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1142264000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      35696500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    6230889500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6266586000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     35696500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   6230889500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6266586000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           501905                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           133278                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              635183                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        93485                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             93485                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          25507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             25507                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            501905                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            158785                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               660690                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           501905                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           158785                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              660690                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.001323                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.707641                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.149527                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.857137                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.857137                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001323                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.731656                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.176845                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001323                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.731656                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.176845                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53759.789157                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53954.656304                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53953.293955                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52246.443763                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52246.443763                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53759.789157                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53633.190160                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53633.909620                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53759.789157                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53633.190160                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53633.909620                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                81946                       # number of writebacks
system.l2.writebacks::total                     81946                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           664                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         94313                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            94977                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        21863                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21863                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            664                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         116176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            116840                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           664                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        116176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           116840                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     27620000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   3951383500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3979003500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    874904000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    874904000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     27620000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   4826287500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4853907500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     27620000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   4826287500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4853907500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.001323                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.707641                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.149527                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.857137                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.857137                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.731656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.176845                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.731656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.176845                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41596.385542                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41896.488289                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41894.390221                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40017.563921                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40017.563921                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41596.385542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41542.896123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41543.200103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41596.385542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41542.896123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41543.200103                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                38937649                       # Number of BP lookups
system.cpu.branchPred.condPredicted          38937649                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           6084675                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             16252333                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                14810239                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.126849                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                  212                       # Number of system calls
system.cpu.numCycles                        164838726                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           33852191                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      172817705                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    38937649                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14810239                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      99577877                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                25850310                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                5820374                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  23726794                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                355487                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          159015162                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.185995                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.865175                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 60562968     38.09%     38.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  8386873      5.27%     43.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5460389      3.43%     46.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 10121065      6.36%     53.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 74483867     46.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            159015162                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.236217                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.048405                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 41181252                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5282174                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  92086498                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                700500                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               19764720                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              325545161                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               19764720                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 47558972                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3017215                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5990                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  86348252                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2319995                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              302984073                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 18566                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1076874                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                774995                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           373019585                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             843392527                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        815806692                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          27585835                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             264155446                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                108864105                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                214                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            214                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4126815                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             29988706                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13841521                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            313441                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2944                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  279538649                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 240                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 254053024                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3625141                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        62984090                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    103084171                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             28                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     159015162                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.597665                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.427810                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            60037261     37.76%     37.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            15046543      9.46%     47.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            24575394     15.45%     62.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            47568163     29.91%     92.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11787801      7.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       159015162                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                14843223     88.95%     88.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     88.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     88.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               1843453     11.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          11457763      4.51%      4.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             197192453     77.62%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             5135585      2.02%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             27345337     10.76%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12921886      5.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              254053024                       # Type of FU issued
system.cpu.iq.rate                           1.541222                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    16686676                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.065682                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          669799479                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         329065629                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    231136133                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            17633547                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           13458083                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      7500566                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              249744128                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 9537809                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           696758                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      9715123                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          960                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          733                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1908894                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        12209                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         12707                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               19764720                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1869334                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                195654                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           279538889                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             59273                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              29988706                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13841521                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                216                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 108692                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    12                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            733                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1035004                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      5308816                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              6343820                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             239579968                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22716842                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          14473055                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     35379857                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 28723653                       # Number of branches executed
system.cpu.iew.exec_stores                   12663015                       # Number of stores executed
system.cpu.iew.exec_rate                     1.453420                       # Inst execution rate
system.cpu.iew.wb_sent                      239019852                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     238636699                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 170907170                       # num instructions producing a value
system.cpu.iew.wb_consumers                 310725489                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.447698                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.550026                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        63134384                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             212                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           6084675                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    139250442                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.554069                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.623531                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     58142776     41.75%     41.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     22351710     16.05%     57.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     13850058      9.95%     67.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     13270651      9.53%     77.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     31635247     22.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    139250442                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              216404767                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32206205                       # Number of memory references committed
system.cpu.commit.loads                      20273578                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   27540820                       # Number of branches committed
system.cpu.commit.fp_insts                    6696612                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 211807121                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              31635247                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    387154346                       # The number of ROB reads
system.cpu.rob.rob_writes                   578854802                       # The number of ROB writes
system.cpu.timesIdled                          292983                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         5823564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     216404767                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               1.648387                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.648387                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.606654                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.606654                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                527249932                       # number of integer regfile reads
system.cpu.int_regfile_writes               277942017                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  10913299                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  6075463                       # number of floating regfile writes
system.cpu.misc_regfile_reads                82616570                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                 501550                       # number of replacements
system.cpu.icache.tagsinuse                316.568420                       # Cycle average of tags in use
system.cpu.icache.total_refs                 23222223                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 501905                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  46.268164                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     316.568420                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.618298                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.618298                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     23222223                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        23222223                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      23222223                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         23222223                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     23222223                       # number of overall hits
system.cpu.icache.overall_hits::total        23222223                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       504571                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        504571                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       504571                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         504571                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       504571                       # number of overall misses
system.cpu.icache.overall_misses::total        504571                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6577301000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6577301000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6577301000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6577301000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6577301000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6577301000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     23726794                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     23726794                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     23726794                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     23726794                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     23726794                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     23726794                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.021266                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021266                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.021266                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021266                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.021266                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021266                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13035.432080                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13035.432080                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13035.432080                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13035.432080                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13035.432080                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13035.432080                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2666                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2666                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2666                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2666                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2666                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2666                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       501905                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       501905                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       501905                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       501905                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       501905                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       501905                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5550458000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5550458000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5550458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5550458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5550458000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5550458000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.021154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.021154                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021154                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.021154                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021154                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11058.782040                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11058.782040                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11058.782040                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11058.782040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11058.782040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11058.782040                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 158273                       # number of replacements
system.cpu.dcache.tagsinuse                509.808752                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33770447                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 158785                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 212.680335                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           1247916528000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     509.808752                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.995720                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.995720                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21837456                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21837456                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11932991                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11932991                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      33770447                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33770447                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33770447                       # number of overall hits
system.cpu.dcache.overall_hits::total        33770447                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       196503                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        196503                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        25579                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25579                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       222082                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         222082                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       222082                       # number of overall misses
system.cpu.dcache.overall_misses::total        222082                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7470969500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7470969500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1256319000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1256319000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   8727288500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8727288500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   8727288500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8727288500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22033959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22033959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11958570                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11958570                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     33992529                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33992529                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     33992529                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33992529                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008918                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008918                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002139                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002139                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006533                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006533                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006533                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006533                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 38019.620566                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38019.620566                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 49115.250792                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49115.250792                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 39297.595032                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39297.595032                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 39297.595032                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39297.595032                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       469821                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12407                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.867414                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        93485                       # number of writebacks
system.cpu.dcache.writebacks::total             93485                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        63224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        63224                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           73                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        63297                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        63297                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        63297                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        63297                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       133279                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       133279                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        25506                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25506                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       158785                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       158785                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       158785                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       158785                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5612544500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5612544500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1204191500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1204191500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6816736000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6816736000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6816736000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6816736000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002133                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002133                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004671                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004671                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004671                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004671                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 42111.244082                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42111.244082                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 47212.087352                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47212.087352                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42930.604276                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42930.604276                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 42930.604276                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42930.604276                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
