--
--	Conversion of RC_Car_LE_Bluetooth.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sat Oct 17 17:15:28 2020
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \UART:Net_847\ : bit;
SIGNAL \UART:select_s_wire\ : bit;
SIGNAL \UART:rx_wire\ : bit;
SIGNAL \UART:Net_1268\ : bit;
SIGNAL \UART:Net_1257\ : bit;
SIGNAL \UART:uncfg_rx_irq\ : bit;
SIGNAL \UART:Net_1170\ : bit;
SIGNAL \UART:sclk_s_wire\ : bit;
SIGNAL \UART:mosi_s_wire\ : bit;
SIGNAL \UART:miso_m_wire\ : bit;
SIGNAL \UART:tmpOE__tx_net_0\ : bit;
SIGNAL \UART:tx_wire\ : bit;
SIGNAL \UART:tmpFB_0__tx_net_0\ : bit;
SIGNAL \UART:tmpIO_0__tx_net_0\ : bit;
TERMINAL \UART:tmpSIOVREF__tx_net_0\ : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL \UART:tmpINTERRUPT_0__tx_net_0\ : bit;
SIGNAL \UART:Net_1099\ : bit;
SIGNAL \UART:Net_1258\ : bit;
SIGNAL \UART:tmpOE__rx_net_0\ : bit;
SIGNAL \UART:tmpIO_0__rx_net_0\ : bit;
TERMINAL \UART:tmpSIOVREF__rx_net_0\ : bit;
SIGNAL \UART:tmpINTERRUPT_0__rx_net_0\ : bit;
SIGNAL \UART:cts_wire\ : bit;
SIGNAL Net_44 : bit;
SIGNAL \UART:rts_wire\ : bit;
SIGNAL \UART:mosi_m_wire\ : bit;
SIGNAL \UART:select_m_wire_3\ : bit;
SIGNAL \UART:select_m_wire_2\ : bit;
SIGNAL \UART:select_m_wire_1\ : bit;
SIGNAL \UART:select_m_wire_0\ : bit;
SIGNAL \UART:sclk_m_wire\ : bit;
SIGNAL \UART:miso_s_wire\ : bit;
SIGNAL Net_61 : bit;
SIGNAL Net_62 : bit;
SIGNAL Net_47 : bit;
SIGNAL Net_46 : bit;
SIGNAL \UART:Net_1000\ : bit;
SIGNAL Net_43 : bit;
SIGNAL Net_52 : bit;
SIGNAL Net_53 : bit;
SIGNAL Net_54 : bit;
SIGNAL Net_55 : bit;
SIGNAL Net_56 : bit;
SIGNAL Net_57 : bit;
SIGNAL Net_58 : bit;
SIGNAL Net_60 : bit;
SIGNAL Net_63 : bit;
SIGNAL tmpOE__Echo_L_net_0 : bit;
SIGNAL Net_101 : bit;
SIGNAL tmpIO_0__Echo_L_net_0 : bit;
TERMINAL tmpSIOVREF__Echo_L_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo_L_net_0 : bit;
SIGNAL \UltraSoon_Links:Net_81\ : bit;
SIGNAL \UltraSoon_Links:Net_75\ : bit;
SIGNAL \UltraSoon_Links:Net_69\ : bit;
SIGNAL \UltraSoon_Links:Net_66\ : bit;
SIGNAL \UltraSoon_Links:Net_82\ : bit;
SIGNAL \UltraSoon_Links:Net_72\ : bit;
SIGNAL Net_67 : bit;
SIGNAL Net_66 : bit;
SIGNAL Net_68 : bit;
SIGNAL Net_69 : bit;
SIGNAL Net_70 : bit;
SIGNAL Net_65 : bit;
SIGNAL Net_73 : bit;
SIGNAL tmpOE__Trigger_Midden_net_0 : bit;
SIGNAL Net_466 : bit;
SIGNAL tmpFB_0__Trigger_Midden_net_0 : bit;
SIGNAL tmpIO_0__Trigger_Midden_net_0 : bit;
TERMINAL tmpSIOVREF__Trigger_Midden_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Trigger_Midden_net_0 : bit;
SIGNAL \UltraSoon_Midden:Net_81\ : bit;
SIGNAL \UltraSoon_Midden:Net_75\ : bit;
SIGNAL \UltraSoon_Midden:Net_69\ : bit;
SIGNAL \UltraSoon_Midden:Net_66\ : bit;
SIGNAL \UltraSoon_Midden:Net_82\ : bit;
SIGNAL \UltraSoon_Midden:Net_72\ : bit;
SIGNAL Net_87 : bit;
SIGNAL Net_86 : bit;
SIGNAL Net_88 : bit;
SIGNAL Net_89 : bit;
SIGNAL Net_90 : bit;
SIGNAL Net_85 : bit;
SIGNAL Net_83 : bit;
SIGNAL tmpOE__Echo_R_net_0 : bit;
SIGNAL Net_91 : bit;
SIGNAL tmpIO_0__Echo_R_net_0 : bit;
TERMINAL tmpSIOVREF__Echo_R_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo_R_net_0 : bit;
SIGNAL \UltraSoon_Rechts:Net_81\ : bit;
SIGNAL \UltraSoon_Rechts:Net_75\ : bit;
SIGNAL \UltraSoon_Rechts:Net_69\ : bit;
SIGNAL \UltraSoon_Rechts:Net_66\ : bit;
SIGNAL \UltraSoon_Rechts:Net_82\ : bit;
SIGNAL \UltraSoon_Rechts:Net_72\ : bit;
SIGNAL Net_95 : bit;
SIGNAL Net_94 : bit;
SIGNAL Net_96 : bit;
SIGNAL Net_97 : bit;
SIGNAL Net_98 : bit;
SIGNAL Net_93 : bit;
SIGNAL tmpOE__Echo_M_net_0 : bit;
SIGNAL tmpIO_0__Echo_M_net_0 : bit;
TERMINAL tmpSIOVREF__Echo_M_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo_M_net_0 : bit;
SIGNAL Net_446 : bit;
SIGNAL tmpOE__Trigger_Rechts_net_0 : bit;
SIGNAL tmpFB_0__Trigger_Rechts_net_0 : bit;
SIGNAL tmpIO_0__Trigger_Rechts_net_0 : bit;
TERMINAL tmpSIOVREF__Trigger_Rechts_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Trigger_Rechts_net_0 : bit;
SIGNAL tmpOE__Trigger_Links_net_0 : bit;
SIGNAL tmpFB_0__Trigger_Links_net_0 : bit;
SIGNAL tmpIO_0__Trigger_Links_net_0 : bit;
TERMINAL tmpSIOVREF__Trigger_Links_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Trigger_Links_net_0 : bit;
SIGNAL \BLE:Net_15\ : bit;
SIGNAL Net_855 : bit;
SIGNAL \BLE:Net_53\ : bit;
SIGNAL Net_854 : bit;
SIGNAL \BLE:Net_55\ : bit;
SIGNAL \PWM:PWMUDB:km_run\ : bit;
SIGNAL \PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM:Net_68\ : bit;
SIGNAL \PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM:PWMUDB:control_7\ : bit;
SIGNAL \PWM:PWMUDB:control_6\ : bit;
SIGNAL \PWM:PWMUDB:control_5\ : bit;
SIGNAL \PWM:PWMUDB:control_4\ : bit;
SIGNAL \PWM:PWMUDB:control_3\ : bit;
SIGNAL \PWM:PWMUDB:control_2\ : bit;
SIGNAL \PWM:PWMUDB:control_1\ : bit;
SIGNAL \PWM:PWMUDB:control_0\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM:Net_180\ : bit;
SIGNAL \PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM:PWMUDB:trig_last\ : bit;
SIGNAL \PWM:Net_178\ : bit;
SIGNAL \PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM:PWMUDB:trig_out\ : bit;
SIGNAL \PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM:Net_186\ : bit;
SIGNAL \PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM:PWMUDB:final_enable\ : bit;
SIGNAL \PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM:PWMUDB:tc_i\ : bit;
SIGNAL \PWM:Net_179\ : bit;
SIGNAL \PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:km_tc\ : bit;
SIGNAL \PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM:PWMUDB:min_kill\ : bit;
SIGNAL \PWM:PWMUDB:final_kill\ : bit;
SIGNAL \PWM:PWMUDB:db_tc\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM:PWMUDB:status_6\ : bit;
SIGNAL \PWM:PWMUDB:status_5\ : bit;
SIGNAL \PWM:PWMUDB:status_4\ : bit;
SIGNAL \PWM:PWMUDB:status_3\ : bit;
SIGNAL \PWM:PWMUDB:status_2\ : bit;
SIGNAL \PWM:PWMUDB:status_1\ : bit;
SIGNAL \PWM:PWMUDB:status_0\ : bit;
SIGNAL Net_452 : bit;
SIGNAL \PWM:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM:PWMUDB:cmp1\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM:PWMUDB:cmp2\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM:PWMUDB:final_capture\ : bit;
SIGNAL \PWM:PWMUDB:nc2\ : bit;
SIGNAL \PWM:PWMUDB:nc3\ : bit;
SIGNAL \PWM:PWMUDB:nc1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:nc4\ : bit;
SIGNAL \PWM:PWMUDB:nc5\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:nc6\ : bit;
SIGNAL \PWM:PWMUDB:nc7\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:compare1\ : bit;
SIGNAL \PWM:PWMUDB:compare2\ : bit;
SIGNAL \PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL Net_449 : bit;
SIGNAL Net_450 : bit;
SIGNAL Net_451 : bit;
SIGNAL \PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PWM:PWMUDB:MODIN1_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PWM:PWMUDB:MODIN1_0\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \PWM:Net_139\ : bit;
SIGNAL \PWM:Net_138\ : bit;
SIGNAL \PWM:Net_125\ : bit;
SIGNAL \PWM:Net_183\ : bit;
SIGNAL \PWM:Net_181\ : bit;
SIGNAL tmpOE__T_Motor_R_Groen_net_0 : bit;
SIGNAL tmpFB_0__T_Motor_R_Groen_net_0 : bit;
SIGNAL tmpIO_0__T_Motor_R_Groen_net_0 : bit;
TERMINAL tmpSIOVREF__T_Motor_R_Groen_net_0 : bit;
SIGNAL tmpINTERRUPT_0__T_Motor_R_Groen_net_0 : bit;
SIGNAL tmpOE__T_Motor_R_Geel_net_0 : bit;
SIGNAL tmpFB_0__T_Motor_R_Geel_net_0 : bit;
SIGNAL tmpIO_0__T_Motor_R_Geel_net_0 : bit;
TERMINAL tmpSIOVREF__T_Motor_R_Geel_net_0 : bit;
SIGNAL tmpINTERRUPT_0__T_Motor_R_Geel_net_0 : bit;
SIGNAL tmpOE__T_Motor_R_Rood_net_0 : bit;
SIGNAL tmpFB_0__T_Motor_R_Rood_net_0 : bit;
SIGNAL tmpIO_0__T_Motor_R_Rood_net_0 : bit;
TERMINAL tmpSIOVREF__T_Motor_R_Rood_net_0 : bit;
SIGNAL tmpINTERRUPT_0__T_Motor_R_Rood_net_0 : bit;
SIGNAL tmpOE__T_Motor_L_Groen_net_0 : bit;
SIGNAL tmpFB_0__T_Motor_L_Groen_net_0 : bit;
SIGNAL tmpIO_0__T_Motor_L_Groen_net_0 : bit;
TERMINAL tmpSIOVREF__T_Motor_L_Groen_net_0 : bit;
SIGNAL tmpINTERRUPT_0__T_Motor_L_Groen_net_0 : bit;
SIGNAL tmpOE__T_Motor_L_Geel_net_0 : bit;
SIGNAL tmpFB_0__T_Motor_L_Geel_net_0 : bit;
SIGNAL tmpIO_0__T_Motor_L_Geel_net_0 : bit;
TERMINAL tmpSIOVREF__T_Motor_L_Geel_net_0 : bit;
SIGNAL tmpINTERRUPT_0__T_Motor_L_Geel_net_0 : bit;
SIGNAL tmpOE__T_Motor_L_Rood_net_0 : bit;
SIGNAL tmpFB_0__T_Motor_L_Rood_net_0 : bit;
SIGNAL tmpIO_0__T_Motor_L_Rood_net_0 : bit;
TERMINAL tmpSIOVREF__T_Motor_L_Rood_net_0 : bit;
SIGNAL tmpINTERRUPT_0__T_Motor_L_Rood_net_0 : bit;
SIGNAL \Motor_Rechts:PWMUDB:km_run\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Motor_Rechts:Net_68\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:control_7\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:control_6\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:control_5\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:control_4\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:control_3\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:control_2\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:control_1\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:control_0\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_Rechts:Net_180\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_Rechts:Net_178\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Motor_Rechts:Net_186\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_Rechts:Net_179\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:status_6\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:status_5\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:status_4\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:status_3\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:status_2\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:status_1\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:status_0\ : bit;
SIGNAL Net_1006 : bit;
SIGNAL \Motor_Rechts:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Rechts:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_Rechts:PWMUDB:compare1\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:compare2\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:tc_i_reg\ : bit;
SIGNAL Net_1003 : bit;
SIGNAL Net_1012 : bit;
SIGNAL Net_1004 : bit;
SIGNAL Net_1005 : bit;
SIGNAL \Motor_Rechts:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODIN2_1\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODIN2_0\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1030 : bit;
SIGNAL \Motor_Rechts:Net_139\ : bit;
SIGNAL \Motor_Rechts:Net_138\ : bit;
SIGNAL \Motor_Rechts:Net_125\ : bit;
SIGNAL \Motor_Rechts:Net_183\ : bit;
SIGNAL \Motor_Rechts:Net_181\ : bit;
SIGNAL \Motor_Links:PWMUDB:km_run\ : bit;
SIGNAL \Motor_Links:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Motor_Links:Net_68\ : bit;
SIGNAL \Motor_Links:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_Links:PWMUDB:control_7\ : bit;
SIGNAL \Motor_Links:PWMUDB:control_6\ : bit;
SIGNAL \Motor_Links:PWMUDB:control_5\ : bit;
SIGNAL \Motor_Links:PWMUDB:control_4\ : bit;
SIGNAL \Motor_Links:PWMUDB:control_3\ : bit;
SIGNAL \Motor_Links:PWMUDB:control_2\ : bit;
SIGNAL \Motor_Links:PWMUDB:control_1\ : bit;
SIGNAL \Motor_Links:PWMUDB:control_0\ : bit;
SIGNAL \Motor_Links:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_Links:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_Links:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_Links:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_Links:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_Links:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_Links:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_Links:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_Links:Net_180\ : bit;
SIGNAL \Motor_Links:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_Links:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_Links:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_Links:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_Links:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_Links:Net_178\ : bit;
SIGNAL \Motor_Links:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_Links:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_Links:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_Links:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_Links:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Motor_Links:Net_186\ : bit;
SIGNAL \Motor_Links:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_Links:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_Links:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_Links:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_Links:Net_179\ : bit;
SIGNAL \Motor_Links:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_Links:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_Links:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_Links:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_Links:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_Links:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_Links:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_Links:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_Links:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_Links:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_Links:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \Motor_Links:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \Motor_Links:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_Links:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_Links:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_Links:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_Links:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_Links:PWMUDB:status_6\ : bit;
SIGNAL \Motor_Links:PWMUDB:status_5\ : bit;
SIGNAL \Motor_Links:PWMUDB:status_4\ : bit;
SIGNAL \Motor_Links:PWMUDB:status_3\ : bit;
SIGNAL \Motor_Links:PWMUDB:status_2\ : bit;
SIGNAL \Motor_Links:PWMUDB:status_1\ : bit;
SIGNAL \Motor_Links:PWMUDB:status_0\ : bit;
SIGNAL Net_1034 : bit;
SIGNAL \Motor_Links:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_Links:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_Links:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_Links:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_Links:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_Links:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_Links:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_Links:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_Links:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_Links:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_Links:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_Links:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_Links:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_Links:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_Links:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_Links:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_Links:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_Links:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_Links:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_Links:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_Links:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_Links:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Links:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_Links:PWMUDB:compare1\ : bit;
SIGNAL \Motor_Links:PWMUDB:compare2\ : bit;
SIGNAL \Motor_Links:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Motor_Links:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_Links:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Motor_Links:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_Links:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Motor_Links:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_Links:PWMUDB:tc_i_reg\ : bit;
SIGNAL Net_1031 : bit;
SIGNAL Net_1040 : bit;
SIGNAL Net_1032 : bit;
SIGNAL Net_1033 : bit;
SIGNAL \Motor_Links:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODIN3_1\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODIN3_0\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Motor_Links:Net_139\ : bit;
SIGNAL \Motor_Links:Net_138\ : bit;
SIGNAL \Motor_Links:Net_125\ : bit;
SIGNAL \Motor_Links:Net_183\ : bit;
SIGNAL \Motor_Links:Net_181\ : bit;
SIGNAL tmpOE__Start_Switch_net_0 : bit;
SIGNAL tmpFB_0__Start_Switch_net_0 : bit;
SIGNAL tmpIO_0__Start_Switch_net_0 : bit;
TERMINAL tmpSIOVREF__Start_Switch_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Start_Switch_net_0 : bit;
SIGNAL tmpOE__To_Motor_L_net_0 : bit;
SIGNAL tmpFB_0__To_Motor_L_net_0 : bit;
SIGNAL tmpIO_0__To_Motor_L_net_0 : bit;
TERMINAL tmpSIOVREF__To_Motor_L_net_0 : bit;
SIGNAL tmpINTERRUPT_0__To_Motor_L_net_0 : bit;
SIGNAL tmpOE__To_Motor_R_net_0 : bit;
SIGNAL tmpFB_0__To_Motor_R_net_0 : bit;
SIGNAL tmpIO_0__To_Motor_R_net_0 : bit;
TERMINAL tmpSIOVREF__To_Motor_R_net_0 : bit;
SIGNAL tmpINTERRUPT_0__To_Motor_R_net_0 : bit;
SIGNAL \PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Motor_Rechts:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Motor_Links:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_Links:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_Links:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_Links:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_Links:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_Links:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_Links:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_Links:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_Links:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Motor_Links:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_Links:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_Links:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_Links:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Motor_Links:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Motor_Links:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Motor_Links:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

\PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM:PWMUDB:tc_i\);

\PWM:PWMUDB:dith_count_1\\D\ <= ((not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:tc_i\ and \PWM:PWMUDB:dith_count_0\)
	OR (not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:tc_i\ and \PWM:PWMUDB:dith_count_1\));

\PWM:PWMUDB:dith_count_0\\D\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:tc_i\)
	OR (not \PWM:PWMUDB:tc_i\ and \PWM:PWMUDB:dith_count_0\));

\PWM:PWMUDB:cmp1_status\ <= ((not \PWM:PWMUDB:prevCompare1\ and \PWM:PWMUDB:cmp1_less\));

\PWM:PWMUDB:status_2\ <= ((\PWM:PWMUDB:runmode_enable\ and \PWM:PWMUDB:tc_i\));

\PWM:PWMUDB:pwm_i\ <= ((\PWM:PWMUDB:runmode_enable\ and \PWM:PWMUDB:cmp1_less\));

\Motor_Rechts:PWMUDB:sc_kill_tmp\\D\ <= (not \Motor_Rechts:PWMUDB:tc_i\);

\Motor_Rechts:PWMUDB:dith_count_1\\D\ <= ((not \Motor_Rechts:PWMUDB:dith_count_1\ and \Motor_Rechts:PWMUDB:tc_i\ and \Motor_Rechts:PWMUDB:dith_count_0\)
	OR (not \Motor_Rechts:PWMUDB:dith_count_0\ and \Motor_Rechts:PWMUDB:dith_count_1\)
	OR (not \Motor_Rechts:PWMUDB:tc_i\ and \Motor_Rechts:PWMUDB:dith_count_1\));

\Motor_Rechts:PWMUDB:dith_count_0\\D\ <= ((not \Motor_Rechts:PWMUDB:dith_count_0\ and \Motor_Rechts:PWMUDB:tc_i\)
	OR (not \Motor_Rechts:PWMUDB:tc_i\ and \Motor_Rechts:PWMUDB:dith_count_0\));

\Motor_Rechts:PWMUDB:cmp1_status\ <= ((not \Motor_Rechts:PWMUDB:prevCompare1\ and \Motor_Rechts:PWMUDB:cmp1_less\));

\Motor_Rechts:PWMUDB:status_2\ <= ((\Motor_Rechts:PWMUDB:runmode_enable\ and \Motor_Rechts:PWMUDB:tc_i\));

\Motor_Rechts:PWMUDB:pwm_i\ <= ((\Motor_Rechts:PWMUDB:runmode_enable\ and \Motor_Rechts:PWMUDB:cmp1_less\));

\Motor_Links:PWMUDB:sc_kill_tmp\\D\ <= (not \Motor_Links:PWMUDB:tc_i\);

\Motor_Links:PWMUDB:dith_count_1\\D\ <= ((not \Motor_Links:PWMUDB:dith_count_1\ and \Motor_Links:PWMUDB:tc_i\ and \Motor_Links:PWMUDB:dith_count_0\)
	OR (not \Motor_Links:PWMUDB:dith_count_0\ and \Motor_Links:PWMUDB:dith_count_1\)
	OR (not \Motor_Links:PWMUDB:tc_i\ and \Motor_Links:PWMUDB:dith_count_1\));

\Motor_Links:PWMUDB:dith_count_0\\D\ <= ((not \Motor_Links:PWMUDB:dith_count_0\ and \Motor_Links:PWMUDB:tc_i\)
	OR (not \Motor_Links:PWMUDB:tc_i\ and \Motor_Links:PWMUDB:dith_count_0\));

\Motor_Links:PWMUDB:cmp1_status\ <= ((not \Motor_Links:PWMUDB:prevCompare1\ and \Motor_Links:PWMUDB:cmp1_less\));

\Motor_Links:PWMUDB:status_2\ <= ((\Motor_Links:PWMUDB:runmode_enable\ and \Motor_Links:PWMUDB:tc_i\));

\Motor_Links:PWMUDB:pwm_i\ <= ((\Motor_Links:PWMUDB:runmode_enable\ and \Motor_Links:PWMUDB:cmp1_less\));

\UART:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/2dc2d7a8-ce2b-43c7-af4a-821c8cd73ccf",
		source_clock_id=>"",
		divisor=>0,
		period=>"8680555555.55556",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\UART:Net_847\,
		dig_domain_out=>open);
\UART:tx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/23b8206d-1c77-4e61-be4a-b4037d5de5fc",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>\UART:tx_wire\,
		fb=>(\UART:tmpFB_0__tx_net_0\),
		analog=>(open),
		io=>(\UART:tmpIO_0__tx_net_0\),
		siovref=>(\UART:tmpSIOVREF__tx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\UART:tmpINTERRUPT_0__tx_net_0\);
\UART:rx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/78e33e5d-45ea-4b75-88d5-73274e8a7ce4",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>\UART:rx_wire\,
		analog=>(open),
		io=>(\UART:tmpIO_0__rx_net_0\),
		siovref=>(\UART:tmpSIOVREF__rx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\UART:tmpINTERRUPT_0__rx_net_0\);
\UART:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>2)
	PORT MAP(clock=>\UART:Net_847\,
		interrupt=>Net_44,
		rx=>\UART:rx_wire\,
		tx=>\UART:tx_wire\,
		cts=>zero,
		rts=>\UART:rts_wire\,
		mosi_m=>\UART:mosi_m_wire\,
		miso_m=>zero,
		select_m=>(\UART:select_m_wire_3\, \UART:select_m_wire_2\, \UART:select_m_wire_1\, \UART:select_m_wire_0\),
		sclk_m=>\UART:sclk_m_wire\,
		mosi_s=>zero,
		miso_s=>\UART:miso_s_wire\,
		select_s=>zero,
		sclk_s=>zero,
		scl=>Net_61,
		sda=>Net_62,
		tx_req=>Net_47,
		rx_req=>Net_46);
Echo_L:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_101,
		analog=>(open),
		io=>(tmpIO_0__Echo_L_net_0),
		siovref=>(tmpSIOVREF__Echo_L_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo_L_net_0);
\UltraSoon_Links:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_73,
		capture=>Net_101,
		count=>one,
		reload=>Net_101,
		stop=>Net_101,
		start=>Net_101,
		underflow=>Net_67,
		overflow=>Net_66,
		compare_match=>Net_68,
		line_out=>Net_69,
		line_out_compl=>Net_70,
		interrupt=>Net_65);
Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"108d94da-deb6-4030-adf9-5b6954ac26d6",
		source_clock_id=>"",
		divisor=>0,
		period=>"58823529411.7647",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_73,
		dig_domain_out=>open);
Trigger_Midden:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_466,
		fb=>(tmpFB_0__Trigger_Midden_net_0),
		analog=>(open),
		io=>(tmpIO_0__Trigger_Midden_net_0),
		siovref=>(tmpSIOVREF__Trigger_Midden_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Trigger_Midden_net_0);
\UltraSoon_Midden:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_73,
		capture=>Net_83,
		count=>one,
		reload=>Net_83,
		stop=>Net_83,
		start=>Net_83,
		underflow=>Net_87,
		overflow=>Net_86,
		compare_match=>Net_88,
		line_out=>Net_89,
		line_out_compl=>Net_90,
		interrupt=>Net_85);
Echo_R:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d79d121a-c6f0-4cd3-a002-1f4018bf2321",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_91,
		analog=>(open),
		io=>(tmpIO_0__Echo_R_net_0),
		siovref=>(tmpSIOVREF__Echo_R_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo_R_net_0);
\UltraSoon_Rechts:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_73,
		capture=>Net_91,
		count=>one,
		reload=>Net_91,
		stop=>Net_91,
		start=>Net_91,
		underflow=>Net_95,
		overflow=>Net_94,
		compare_match=>Net_96,
		line_out=>Net_97,
		line_out_compl=>Net_98,
		interrupt=>Net_93);
Echo_M:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"299a869b-09ab-474d-a4c6-0e446e5f5e59",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_83,
		analog=>(open),
		io=>(tmpIO_0__Echo_M_net_0),
		siovref=>(tmpSIOVREF__Echo_M_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo_M_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a2a51a53-1930-478c-afb0-23f0a511d6e2",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_446,
		dig_domain_out=>open);
Trigger_Rechts:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"819607a1-e7f7-490d-9800-97d3f3c1fad2",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_466,
		fb=>(tmpFB_0__Trigger_Rechts_net_0),
		analog=>(open),
		io=>(tmpIO_0__Trigger_Rechts_net_0),
		siovref=>(tmpSIOVREF__Trigger_Rechts_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Trigger_Rechts_net_0);
Trigger_Links:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1ea03a96-7218-4280-a800-fad25c86ccb3",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_466,
		fb=>(tmpFB_0__Trigger_Links_net_0),
		analog=>(open),
		io=>(tmpIO_0__Trigger_Links_net_0),
		siovref=>(tmpSIOVREF__Trigger_Links_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Trigger_Links_net_0);
\BLE:cy_m0s8_ble\:cy_m0s8_ble_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(interrupt=>\BLE:Net_15\,
		rf_ext_pa_en=>Net_855);
\BLE:bless_isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\BLE:Net_15\);
\BLE:LFCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"cfc1a53b-c046-4e4d-bd20-827019e44e5b/5ae6fa4d-f41a-4a35-8821-7ce70389cb0c",
		source_clock_id=>"9A908CA6-5BB3-4db0-B098-959E5D90882B",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'0')
	PORT MAP(clock_out=>\BLE:Net_53\,
		dig_domain_out=>open);
\PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_446,
		enable=>one,
		clock_out=>\PWM:PWMUDB:ClockOutFromEnBlock\);
\PWM:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM:PWMUDB:control_7\, \PWM:PWMUDB:control_6\, \PWM:PWMUDB:control_5\, \PWM:PWMUDB:control_4\,
			\PWM:PWMUDB:control_3\, \PWM:PWMUDB:control_2\, \PWM:PWMUDB:control_1\, \PWM:PWMUDB:control_0\));
\PWM:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM:PWMUDB:status_5\, zero, \PWM:PWMUDB:status_3\,
			\PWM:PWMUDB:status_2\, \PWM:PWMUDB:status_1\, \PWM:PWMUDB:status_0\),
		interrupt=>Net_452);
\PWM:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM:PWMUDB:tc_i\, \PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM:PWMUDB:nc2\,
		cl0=>\PWM:PWMUDB:nc3\,
		z0=>\PWM:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM:PWMUDB:nc4\,
		cl1=>\PWM:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM:PWMUDB:nc6\,
		f1_blk_stat=>\PWM:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM:PWMUDB:sP16:pwmdp:cap_1\, \PWM:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM:PWMUDB:tc_i\, \PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM:PWMUDB:cmp1_eq\,
		cl0=>\PWM:PWMUDB:cmp1_less\,
		z0=>\PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM:PWMUDB:cmp2_eq\,
		cl1=>\PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM:PWMUDB:sP16:pwmdp:cap_1\, \PWM:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
T_Motor_R_Groen:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"470c6ace-d56e-4479-8fac-34e5b612764f",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__T_Motor_R_Groen_net_0),
		analog=>(open),
		io=>(tmpIO_0__T_Motor_R_Groen_net_0),
		siovref=>(tmpSIOVREF__T_Motor_R_Groen_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__T_Motor_R_Groen_net_0);
T_Motor_R_Geel:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1a4d14b7-83a9-4858-943b-c201d033c43c",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__T_Motor_R_Geel_net_0),
		analog=>(open),
		io=>(tmpIO_0__T_Motor_R_Geel_net_0),
		siovref=>(tmpSIOVREF__T_Motor_R_Geel_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__T_Motor_R_Geel_net_0);
T_Motor_R_Rood:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0e7ba302-8f7b-4a8d-b18f-e1f4fac184db",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__T_Motor_R_Rood_net_0),
		analog=>(open),
		io=>(tmpIO_0__T_Motor_R_Rood_net_0),
		siovref=>(tmpSIOVREF__T_Motor_R_Rood_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__T_Motor_R_Rood_net_0);
T_Motor_L_Groen:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7564c6c3-7b55-4446-b090-7c3a5686ba98",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__T_Motor_L_Groen_net_0),
		analog=>(open),
		io=>(tmpIO_0__T_Motor_L_Groen_net_0),
		siovref=>(tmpSIOVREF__T_Motor_L_Groen_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__T_Motor_L_Groen_net_0);
T_Motor_L_Geel:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b0f8fa16-9264-48d8-9996-62c81ee13acb",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__T_Motor_L_Geel_net_0),
		analog=>(open),
		io=>(tmpIO_0__T_Motor_L_Geel_net_0),
		siovref=>(tmpSIOVREF__T_Motor_L_Geel_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__T_Motor_L_Geel_net_0);
T_Motor_L_Rood:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aa62121a-9b8c-4251-ad8c-bc85093a4342",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__T_Motor_L_Rood_net_0),
		analog=>(open),
		io=>(tmpIO_0__T_Motor_L_Rood_net_0),
		siovref=>(tmpSIOVREF__T_Motor_L_Rood_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__T_Motor_L_Rood_net_0);
\Motor_Rechts:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1030,
		enable=>one,
		clock_out=>\Motor_Rechts:PWMUDB:ClockOutFromEnBlock\);
\Motor_Rechts:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Motor_Rechts:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Motor_Rechts:PWMUDB:control_7\, \Motor_Rechts:PWMUDB:control_6\, \Motor_Rechts:PWMUDB:control_5\, \Motor_Rechts:PWMUDB:control_4\,
			\Motor_Rechts:PWMUDB:control_3\, \Motor_Rechts:PWMUDB:control_2\, \Motor_Rechts:PWMUDB:control_1\, \Motor_Rechts:PWMUDB:control_0\));
\Motor_Rechts:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_Rechts:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_Rechts:PWMUDB:status_5\, zero, \Motor_Rechts:PWMUDB:status_3\,
			\Motor_Rechts:PWMUDB:status_2\, \Motor_Rechts:PWMUDB:status_1\, \Motor_Rechts:PWMUDB:status_0\),
		interrupt=>Net_1006);
\Motor_Rechts:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_Rechts:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_Rechts:PWMUDB:tc_i\, \Motor_Rechts:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_Rechts:PWMUDB:cmp1_eq\,
		cl0=>\Motor_Rechts:PWMUDB:cmp1_less\,
		z0=>\Motor_Rechts:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_Rechts:PWMUDB:cmp2_eq\,
		cl1=>\Motor_Rechts:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_Rechts:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_Rechts:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Motor_Links:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1030,
		enable=>one,
		clock_out=>\Motor_Links:PWMUDB:ClockOutFromEnBlock\);
\Motor_Links:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Motor_Links:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Motor_Links:PWMUDB:control_7\, \Motor_Links:PWMUDB:control_6\, \Motor_Links:PWMUDB:control_5\, \Motor_Links:PWMUDB:control_4\,
			\Motor_Links:PWMUDB:control_3\, \Motor_Links:PWMUDB:control_2\, \Motor_Links:PWMUDB:control_1\, \Motor_Links:PWMUDB:control_0\));
\Motor_Links:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_Links:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_Links:PWMUDB:status_5\, zero, \Motor_Links:PWMUDB:status_3\,
			\Motor_Links:PWMUDB:status_2\, \Motor_Links:PWMUDB:status_1\, \Motor_Links:PWMUDB:status_0\),
		interrupt=>Net_1034);
\Motor_Links:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_Links:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_Links:PWMUDB:tc_i\, \Motor_Links:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_Links:PWMUDB:cmp1_eq\,
		cl0=>\Motor_Links:PWMUDB:cmp1_less\,
		z0=>\Motor_Links:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_Links:PWMUDB:cmp2_eq\,
		cl1=>\Motor_Links:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_Links:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_Links:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
Start_Switch:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2e5e43c6-0fef-4fa1-b1eb-2c74beb3d131",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Start_Switch_net_0),
		analog=>(open),
		io=>(tmpIO_0__Start_Switch_net_0),
		siovref=>(tmpSIOVREF__Start_Switch_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Start_Switch_net_0);
Motors:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ff43cc32-d5cd-492a-b1c2-ed64ad06d9e1",
		source_clock_id=>"",
		divisor=>0,
		period=>"21276595744.6809",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1030,
		dig_domain_out=>open);
To_Motor_L:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c2314ea5-e98a-4840-a49a-7336cbe60a08",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1040,
		fb=>(tmpFB_0__To_Motor_L_net_0),
		analog=>(open),
		io=>(tmpIO_0__To_Motor_L_net_0),
		siovref=>(tmpSIOVREF__To_Motor_L_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__To_Motor_L_net_0);
To_Motor_R:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5748e8cb-b7b6-4706-a4bc-a670b463fe8a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1012,
		fb=>(tmpFB_0__To_Motor_R_net_0),
		analog=>(open),
		io=>(tmpIO_0__To_Motor_R_net_0),
		siovref=>(tmpSIOVREF__To_Motor_R_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__To_Motor_R_net_0);
\PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:min_kill_reg\);
\PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:prevCapture\);
\PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:trig_last\);
\PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:runmode_enable\);
\PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:sc_kill_tmp\);
\PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:ltch_kill_reg\);
\PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:dith_count_1\);
\PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:dith_count_0\);
\PWM:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:cmp1_less\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:prevCompare1\);
\PWM:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:status_0\);
\PWM:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:status_1\);
\PWM:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:status_5\);
\PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:pwm_i\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_466);
\PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:pwm1_i_reg\);
\PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:pwm2_i_reg\);
\PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:status_2\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:tc_i_reg\);
\Motor_Rechts:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Motor_Rechts:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Rechts:PWMUDB:min_kill_reg\);
\Motor_Rechts:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_Rechts:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Rechts:PWMUDB:prevCapture\);
\Motor_Rechts:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_Rechts:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Rechts:PWMUDB:trig_last\);
\Motor_Rechts:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_Rechts:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Motor_Rechts:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Rechts:PWMUDB:runmode_enable\);
\Motor_Rechts:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_Rechts:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_Rechts:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Rechts:PWMUDB:sc_kill_tmp\);
\Motor_Rechts:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Motor_Rechts:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Rechts:PWMUDB:ltch_kill_reg\);
\Motor_Rechts:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_Rechts:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Motor_Rechts:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Rechts:PWMUDB:dith_count_1\);
\Motor_Rechts:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_Rechts:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Motor_Rechts:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Rechts:PWMUDB:dith_count_0\);
\Motor_Rechts:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_Rechts:PWMUDB:cmp1_less\,
		clk=>\Motor_Rechts:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Rechts:PWMUDB:prevCompare1\);
\Motor_Rechts:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_Rechts:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Motor_Rechts:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Rechts:PWMUDB:status_0\);
\Motor_Rechts:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Motor_Rechts:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Rechts:PWMUDB:status_1\);
\Motor_Rechts:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Motor_Rechts:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Rechts:PWMUDB:status_5\);
\Motor_Rechts:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\Motor_Rechts:PWMUDB:pwm_i\,
		clk=>\Motor_Rechts:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1012);
\Motor_Rechts:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_Rechts:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Rechts:PWMUDB:pwm1_i_reg\);
\Motor_Rechts:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_Rechts:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Rechts:PWMUDB:pwm2_i_reg\);
\Motor_Rechts:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Motor_Rechts:PWMUDB:status_2\,
		clk=>\Motor_Rechts:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Rechts:PWMUDB:tc_i_reg\);
\Motor_Links:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Motor_Links:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Links:PWMUDB:min_kill_reg\);
\Motor_Links:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_Links:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Links:PWMUDB:prevCapture\);
\Motor_Links:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_Links:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Links:PWMUDB:trig_last\);
\Motor_Links:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_Links:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Motor_Links:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Links:PWMUDB:runmode_enable\);
\Motor_Links:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_Links:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_Links:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Links:PWMUDB:sc_kill_tmp\);
\Motor_Links:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Motor_Links:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Links:PWMUDB:ltch_kill_reg\);
\Motor_Links:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_Links:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Motor_Links:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Links:PWMUDB:dith_count_1\);
\Motor_Links:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_Links:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Motor_Links:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Links:PWMUDB:dith_count_0\);
\Motor_Links:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_Links:PWMUDB:cmp1_less\,
		clk=>\Motor_Links:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Links:PWMUDB:prevCompare1\);
\Motor_Links:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_Links:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Motor_Links:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Links:PWMUDB:status_0\);
\Motor_Links:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Motor_Links:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Links:PWMUDB:status_1\);
\Motor_Links:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Motor_Links:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Links:PWMUDB:status_5\);
\Motor_Links:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\Motor_Links:PWMUDB:pwm_i\,
		clk=>\Motor_Links:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1040);
\Motor_Links:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_Links:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Links:PWMUDB:pwm1_i_reg\);
\Motor_Links:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_Links:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Links:PWMUDB:pwm2_i_reg\);
\Motor_Links:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Motor_Links:PWMUDB:status_2\,
		clk=>\Motor_Links:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Links:PWMUDB:tc_i_reg\);

END R_T_L;
