#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 31 01:58:33 2019
# Process ID: 1752
# Current directory: D:/DrexelStudy/ECE302/hw5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5912 D:\DrexelStudy\ECE302\hw5\hw5.xpr
# Log file: D:/DrexelStudy/ECE302/hw5/vivado.log
# Journal file: D:/DrexelStudy/ECE302/hw5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DrexelStudy/ECE302/hw5/hw5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 666.102 ; gain = 66.254
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DrexelStudy/ECE302/hw5/hw5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'twos_C_system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DrexelStudy/ECE302/hw5/hw5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj twos_C_system_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DrexelStudy/ECE302/hw5/hw5.sim/sim_1/behav/xsim'
"xelab -wto c4eaf348476342ae9fd9ce6f0b9bf423 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot twos_C_system_behav xil_defaultlib.twos_C_system -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c4eaf348476342ae9fd9ce6f0b9bf423 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot twos_C_system_behav xil_defaultlib.twos_C_system -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.twos_c_system
Built simulation snapshot twos_C_system_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DrexelStudy/ECE302/hw5/hw5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "twos_C_system_behav -key {Behavioral:sim_1:Functional:twos_C_system} -tclbatch {twos_C_system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source twos_C_system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'twos_C_system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 748.664 ; gain = 32.387
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/twos_C_system/x} -radix hex {01 0ns}
add_force {/twos_C_system/ck} -radix hex {1 0ns} {0 50ps} -repeat_every 100ps
add_force {/twos_C_system/reset} -radix hex {0 0ns}
run 100 ps
run 100 ps
add_force {/twos_C_system/go} -radix hex {1 0ns}
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 31 02:10:21 2019...
