Warning (10268): Verilog HDL information at regfile.sv(29): always construct contains both blocking and non-blocking assignments File: C:/Users/Kevin/Documents/12 Fall 2023/ECE 189/189_OoO/regfile.sv Line: 29
