.TH "Peripheral_interrupt_number_definition" 3 "Version 1.0.0" "Radar" \" -*- nroff -*-
.ad l
.nh
.SH NAME
Peripheral_interrupt_number_definition \- Peripheral_interrupt_number_definition
.SH SYNOPSIS
.br
.PP
.SS "Enumerations"

.in +1c
.ti -1c
.RI "enum \fBIRQn_Type\fP { \fBNonMaskableInt_IRQn\fP = -14, \fBHardFault_IRQn\fP = -13, \fBSVCall_IRQn\fP = -5, \fBPendSV_IRQn\fP = -2, \fBSysTick_IRQn\fP = -1, \fBWWDG_IRQn\fP = 0, \fBRTC_TAMP_IRQn\fP = 2, \fBFLASH_IRQn\fP = 3, \fBRCC_IRQn\fP = 4, \fBEXTI0_1_IRQn\fP = 5, \fBEXTI2_3_IRQn\fP = 6, \fBEXTI4_15_IRQn\fP = 7, \fBDMA1_Channel1_IRQn\fP = 9, \fBDMA1_Channel2_3_IRQn\fP = 10, \fBDMA1_Ch4_5_DMAMUX1_OVR_IRQn\fP = 11, \fBADC1_IRQn\fP = 12, \fBTIM1_BRK_UP_TRG_COM_IRQn\fP = 13, \fBTIM1_CC_IRQn\fP = 14, \fBTIM3_IRQn\fP = 16, \fBTIM14_IRQn\fP = 19, \fBTIM16_IRQn\fP = 21, \fBTIM17_IRQn\fP = 22, \fBI2C1_IRQn\fP = 23, \fBI2C2_IRQn\fP = 24, \fBSPI1_IRQn\fP = 25, \fBSPI2_IRQn\fP = 26, \fBUSART1_IRQn\fP = 27, \fBUSART2_IRQn\fP = 28 }"
.br
.RI "stm32g030xx Interrupt Number Definition, according to the selected device in \fBLibrary_configuration_section\fP "
.in -1c
.SH "Detailed Description"
.PP 

.SH "Enumeration Type Documentation"
.PP 
.SS "enum \fBIRQn_Type\fP"

.PP
stm32g030xx Interrupt Number Definition, according to the selected device in \fBLibrary_configuration_section\fP < Interrupt Number Definition 
.PP
\fBEnumerator\fP
.in +1c
.TP
\fB\fINonMaskableInt_IRQn \fP\fP
2 Non Maskable Interrupt 
.br
 
.TP
\fB\fIHardFault_IRQn \fP\fP
3 Cortex-M Hard Fault Interrupt 
.br
 
.TP
\fB\fISVCall_IRQn \fP\fP
11 Cortex-M SV Call Interrupt 
.br
 
.TP
\fB\fIPendSV_IRQn \fP\fP
14 Cortex-M Pend SV Interrupt 
.br
 
.TP
\fB\fISysTick_IRQn \fP\fP
15 Cortex-M System Tick Interrupt 
.br
 
.TP
\fB\fIWWDG_IRQn \fP\fP
Window WatchDog Interrupt 
.br
 
.TP
\fB\fIRTC_TAMP_IRQn \fP\fP
RTC interrupt through the EXTI line 19 & 21 
.br
 
.TP
\fB\fIFLASH_IRQn \fP\fP
FLASH global Interrupt 
.br
 
.TP
\fB\fIRCC_IRQn \fP\fP
RCC global Interrupt 
.br
 
.TP
\fB\fIEXTI0_1_IRQn \fP\fP
EXTI 0 and 1 Interrupts 
.br
 
.TP
\fB\fIEXTI2_3_IRQn \fP\fP
EXTI Line 2 and 3 Interrupts 
.br
 
.TP
\fB\fIEXTI4_15_IRQn \fP\fP
EXTI Line 4 to 15 Interrupts 
.br
 
.TP
\fB\fIDMA1_Channel1_IRQn \fP\fP
DMA1 Channel 1 Interrupt 
.br
 
.TP
\fB\fIDMA1_Channel2_3_IRQn \fP\fP
DMA1 Channel 2 and Channel 3 Interrupts 
.br
 
.TP
\fB\fIDMA1_Ch4_5_DMAMUX1_OVR_IRQn \fP\fP
DMA1 Channel 4 to Channel 5 and DMAMUX1 Overrun Interrupts 
.br
 
.TP
\fB\fIADC1_IRQn \fP\fP
ADC1 Interrupts 
.br
 
.TP
\fB\fITIM1_BRK_UP_TRG_COM_IRQn \fP\fP
TIM1 Break, Update, Trigger and Commutation Interrupts 
.br
 
.TP
\fB\fITIM1_CC_IRQn \fP\fP
TIM1 Capture Compare Interrupt 
.br
 
.TP
\fB\fITIM3_IRQn \fP\fP
TIM3 global Interrupt 
.br
 
.TP
\fB\fITIM14_IRQn \fP\fP
TIM14 global Interrupt 
.br
 
.TP
\fB\fITIM16_IRQn \fP\fP
TIM16 global Interrupt 
.br
 
.TP
\fB\fITIM17_IRQn \fP\fP
TIM17 global Interrupt 
.br
 
.TP
\fB\fII2C1_IRQn \fP\fP
I2C1 Interrupt (combined with EXTI 23) 
.br
 
.TP
\fB\fII2C2_IRQn \fP\fP
I2C2 Interrupt 
.br
 
.TP
\fB\fISPI1_IRQn \fP\fP
SPI1/I2S1 Interrupt 
.br
 
.TP
\fB\fISPI2_IRQn \fP\fP
SPI2 Interrupt 
.br
 
.TP
\fB\fIUSART1_IRQn \fP\fP
USART1 Interrupt 
.br
 
.TP
\fB\fIUSART2_IRQn \fP\fP
USART2 Interrupt 
.br
 
.SH "Author"
.PP 
Generated automatically by Doxygen for Radar from the source code\&.
