Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec  2 17:12:07 2019
| Host         : HIT109-13 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.830        0.000                      0                15006        0.027        0.000                      0                15006        3.750        0.000                       0                  5120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.830        0.000                      0                15006        0.027        0.000                      0                15006        3.750        0.000                       0                  5120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.830ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/tmp_14_reg_1291_reg__0/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 1.741ns (23.119%)  route 5.790ns (76.881%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 12.850 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        1.656     2.950    design_1_i/conv_0/inst/ap_clk
    SLICE_X50Y46         FDRE                                         r  design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.478     3.428 r  design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/Q
                         net (fo=72, routed)          1.620     5.048    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/j_reg_394_reg[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.323     5.371 f  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/empty_n_i_2__1/O
                         net (fo=27, routed)          0.934     6.305    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_2
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.360     6.665 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm[19]_i_2/O
                         net (fo=3, routed)           0.440     7.105    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[17]
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.332     7.437 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.151     7.588    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_5
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124     7.712 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_i_3/O
                         net (fo=7, routed)           0.882     8.595    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.719 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/tmp_16_fu_952_p2_i_1/O
                         net (fo=54, routed)          1.762    10.481    design_1_i/conv_0/inst/bus_read/rs_rdata/load_p1
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/conv_0/inst/tmp_14_reg_1291_reg__0/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        1.671    12.850    design_1_i/conv_0/inst/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/conv_0/inst/tmp_14_reg_1291_reg__0/CLK
                         clock pessimism              0.129    12.979    
                         clock uncertainty           -0.154    12.825    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.514    12.311    design_1_i/conv_0/inst/tmp_14_reg_1291_reg__0
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  1.830    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/tmp_14_reg_1291_reg__0/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 1.741ns (23.119%)  route 5.790ns (76.881%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 12.850 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        1.656     2.950    design_1_i/conv_0/inst/ap_clk
    SLICE_X50Y46         FDRE                                         r  design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.478     3.428 r  design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/Q
                         net (fo=72, routed)          1.620     5.048    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/j_reg_394_reg[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.323     5.371 f  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/empty_n_i_2__1/O
                         net (fo=27, routed)          0.934     6.305    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_2
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.360     6.665 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm[19]_i_2/O
                         net (fo=3, routed)           0.440     7.105    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[17]
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.332     7.437 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.151     7.588    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_5
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124     7.712 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_i_3/O
                         net (fo=7, routed)           0.882     8.595    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.719 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/tmp_16_fu_952_p2_i_1/O
                         net (fo=54, routed)          1.762    10.481    design_1_i/conv_0/inst/bus_read/rs_rdata/load_p1
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/conv_0/inst/tmp_14_reg_1291_reg__0/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        1.671    12.850    design_1_i/conv_0/inst/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/conv_0/inst/tmp_14_reg_1291_reg__0/CLK
                         clock pessimism              0.129    12.979    
                         clock uncertainty           -0.154    12.825    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497    12.328    design_1_i/conv_0/inst/tmp_14_reg_1291_reg__0
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/tmp_14_fu_940_p2__0/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.480ns  (logic 1.741ns (23.277%)  route 5.739ns (76.723%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 12.850 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        1.656     2.950    design_1_i/conv_0/inst/ap_clk
    SLICE_X50Y46         FDRE                                         r  design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.478     3.428 r  design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/Q
                         net (fo=72, routed)          1.620     5.048    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/j_reg_394_reg[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.323     5.371 f  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/empty_n_i_2__1/O
                         net (fo=27, routed)          0.934     6.305    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_2
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.360     6.665 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm[19]_i_2/O
                         net (fo=3, routed)           0.440     7.105    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[17]
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.332     7.437 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.151     7.588    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_5
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124     7.712 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_i_3/O
                         net (fo=7, routed)           0.882     8.595    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.719 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/tmp_16_fu_952_p2_i_1/O
                         net (fo=54, routed)          1.711    10.430    design_1_i/conv_0/inst/bus_read/rs_rdata/load_p1
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/conv_0/inst/tmp_14_fu_940_p2__0/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        1.671    12.850    design_1_i/conv_0/inst/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/conv_0/inst/tmp_14_fu_940_p2__0/CLK
                         clock pessimism              0.129    12.979    
                         clock uncertainty           -0.154    12.825    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497    12.328    design_1_i/conv_0/inst/tmp_14_fu_940_p2__0
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/tmp_14_fu_940_p2/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.444ns  (logic 1.741ns (23.387%)  route 5.703ns (76.613%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 12.849 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        1.656     2.950    design_1_i/conv_0/inst/ap_clk
    SLICE_X50Y46         FDRE                                         r  design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.478     3.428 r  design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/Q
                         net (fo=72, routed)          1.620     5.048    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/j_reg_394_reg[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.323     5.371 f  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/empty_n_i_2__1/O
                         net (fo=27, routed)          0.934     6.305    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_2
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.360     6.665 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm[19]_i_2/O
                         net (fo=3, routed)           0.440     7.105    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[17]
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.332     7.437 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.151     7.588    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_5
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124     7.712 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_i_3/O
                         net (fo=7, routed)           0.882     8.595    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.719 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/tmp_16_fu_952_p2_i_1/O
                         net (fo=54, routed)          1.675    10.394    design_1_i/conv_0/inst/bus_read/rs_rdata/load_p1
    DSP48_X0Y16          DSP48E1                                      r  design_1_i/conv_0/inst/tmp_14_fu_940_p2/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        1.670    12.849    design_1_i/conv_0/inst/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  design_1_i/conv_0/inst/tmp_14_fu_940_p2/CLK
                         clock pessimism              0.129    12.978    
                         clock uncertainty           -0.154    12.824    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.514    12.310    design_1_i/conv_0/inst/tmp_14_fu_940_p2
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/tmp_7_fu_907_p2/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.444ns  (logic 1.741ns (23.389%)  route 5.703ns (76.611%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 12.840 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        1.656     2.950    design_1_i/conv_0/inst/ap_clk
    SLICE_X50Y46         FDRE                                         r  design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.478     3.428 r  design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/Q
                         net (fo=72, routed)          1.620     5.048    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/j_reg_394_reg[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.323     5.371 f  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/empty_n_i_2__1/O
                         net (fo=27, routed)          0.934     6.305    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_2
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.360     6.665 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm[19]_i_2/O
                         net (fo=3, routed)           0.440     7.105    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[17]
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.332     7.437 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.151     7.588    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_5
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124     7.712 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_i_3/O
                         net (fo=7, routed)           0.882     8.595    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.719 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/tmp_16_fu_952_p2_i_1/O
                         net (fo=54, routed)          1.675    10.394    design_1_i/conv_0/inst/bus_read/rs_rdata/load_p1
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/conv_0/inst/tmp_7_fu_907_p2/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        1.661    12.840    design_1_i/conv_0/inst/ap_clk
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/conv_0/inst/tmp_7_fu_907_p2/CLK
                         clock pessimism              0.129    12.969    
                         clock uncertainty           -0.154    12.815    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497    12.318    design_1_i/conv_0/inst/tmp_7_fu_907_p2
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/tmp_14_fu_940_p2__0/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 1.741ns (23.735%)  route 5.594ns (76.265%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 12.850 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        1.656     2.950    design_1_i/conv_0/inst/ap_clk
    SLICE_X50Y46         FDRE                                         r  design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.478     3.428 r  design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/Q
                         net (fo=72, routed)          1.620     5.048    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/j_reg_394_reg[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.323     5.371 f  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/empty_n_i_2__1/O
                         net (fo=27, routed)          0.934     6.305    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_2
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.360     6.665 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm[19]_i_2/O
                         net (fo=3, routed)           0.440     7.105    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[17]
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.332     7.437 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.151     7.588    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_5
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124     7.712 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_i_3/O
                         net (fo=7, routed)           0.882     8.595    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.719 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/tmp_16_fu_952_p2_i_1/O
                         net (fo=54, routed)          1.566    10.285    design_1_i/conv_0/inst/bus_read/rs_rdata/load_p1
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/conv_0/inst/tmp_14_fu_940_p2__0/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        1.671    12.850    design_1_i/conv_0/inst/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/conv_0/inst/tmp_14_fu_940_p2__0/CLK
                         clock pessimism              0.129    12.979    
                         clock uncertainty           -0.154    12.825    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.514    12.311    design_1_i/conv_0/inst/tmp_14_fu_940_p2__0
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/tmp_14_fu_940_p2/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 1.741ns (23.725%)  route 5.597ns (76.275%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 12.849 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        1.656     2.950    design_1_i/conv_0/inst/ap_clk
    SLICE_X50Y46         FDRE                                         r  design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.478     3.428 r  design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/Q
                         net (fo=72, routed)          1.620     5.048    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/j_reg_394_reg[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.323     5.371 f  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/empty_n_i_2__1/O
                         net (fo=27, routed)          0.934     6.305    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_2
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.360     6.665 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm[19]_i_2/O
                         net (fo=3, routed)           0.440     7.105    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[17]
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.332     7.437 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.151     7.588    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_5
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124     7.712 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_i_3/O
                         net (fo=7, routed)           0.882     8.595    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.719 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/tmp_16_fu_952_p2_i_1/O
                         net (fo=54, routed)          1.569    10.288    design_1_i/conv_0/inst/bus_read/rs_rdata/load_p1
    DSP48_X0Y16          DSP48E1                                      r  design_1_i/conv_0/inst/tmp_14_fu_940_p2/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        1.670    12.849    design_1_i/conv_0/inst/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  design_1_i/conv_0/inst/tmp_14_fu_940_p2/CLK
                         clock pessimism              0.129    12.978    
                         clock uncertainty           -0.154    12.824    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497    12.327    design_1_i/conv_0/inst/tmp_14_fu_940_p2
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.076ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/tmp_17_reg_1346_reg__0/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.298ns  (logic 1.741ns (23.854%)  route 5.557ns (76.146%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 12.847 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        1.656     2.950    design_1_i/conv_0/inst/ap_clk
    SLICE_X50Y46         FDRE                                         r  design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.478     3.428 r  design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/Q
                         net (fo=72, routed)          1.620     5.048    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/j_reg_394_reg[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.323     5.371 f  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/empty_n_i_2__1/O
                         net (fo=27, routed)          0.934     6.305    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_2
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.360     6.665 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm[19]_i_2/O
                         net (fo=3, routed)           0.440     7.105    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[17]
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.332     7.437 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.151     7.588    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_5
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124     7.712 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_i_3/O
                         net (fo=7, routed)           0.882     8.595    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.719 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/tmp_16_fu_952_p2_i_1/O
                         net (fo=54, routed)          1.530    10.248    design_1_i/conv_0/inst/bus_read/rs_rdata/load_p1
    DSP48_X1Y16          DSP48E1                                      r  design_1_i/conv_0/inst/tmp_17_reg_1346_reg__0/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        1.668    12.847    design_1_i/conv_0/inst/ap_clk
    DSP48_X1Y16          DSP48E1                                      r  design_1_i/conv_0/inst/tmp_17_reg_1346_reg__0/CLK
                         clock pessimism              0.129    12.976    
                         clock uncertainty           -0.154    12.822    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497    12.325    design_1_i/conv_0/inst/tmp_17_reg_1346_reg__0
  -------------------------------------------------------------------
                         required time                         12.325    
                         arrival time                         -10.248    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/tmp_7_fu_907_p2/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.255ns  (logic 1.741ns (23.997%)  route 5.514ns (76.003%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 12.840 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        1.656     2.950    design_1_i/conv_0/inst/ap_clk
    SLICE_X50Y46         FDRE                                         r  design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.478     3.428 r  design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/Q
                         net (fo=72, routed)          1.620     5.048    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/j_reg_394_reg[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.323     5.371 f  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/empty_n_i_2__1/O
                         net (fo=27, routed)          0.934     6.305    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_2
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.360     6.665 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm[19]_i_2/O
                         net (fo=3, routed)           0.440     7.105    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[17]
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.332     7.437 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.151     7.588    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_5
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124     7.712 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_i_3/O
                         net (fo=7, routed)           0.882     8.595    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.719 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/tmp_16_fu_952_p2_i_1/O
                         net (fo=54, routed)          1.486    10.205    design_1_i/conv_0/inst/bus_read/rs_rdata/load_p1
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/conv_0/inst/tmp_7_fu_907_p2/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        1.661    12.840    design_1_i/conv_0/inst/ap_clk
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/conv_0/inst/tmp_7_fu_907_p2/CLK
                         clock pessimism              0.129    12.969    
                         clock uncertainty           -0.154    12.815    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.514    12.301    design_1_i/conv_0/inst/tmp_7_fu_907_p2
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -10.205    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/tmp_13_fu_936_p2__0/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.251ns  (logic 1.741ns (24.009%)  route 5.510ns (75.991%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 12.845 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        1.656     2.950    design_1_i/conv_0/inst/ap_clk
    SLICE_X50Y46         FDRE                                         r  design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.478     3.428 r  design_1_i/conv_0/inst/exitcond_flatten_reg_1084_reg[0]/Q
                         net (fo=72, routed)          1.620     5.048    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/j_reg_394_reg[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.323     5.371 f  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/empty_n_i_2__1/O
                         net (fo=27, routed)          0.934     6.305    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_2
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.360     6.665 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm[19]_i_2/O
                         net (fo=3, routed)           0.440     7.105    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[17]
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.332     7.437 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_resp_to_user/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.151     7.588    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_5
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124     7.712 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_i_3/O
                         net (fo=7, routed)           0.882     8.595    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.719 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rdata/tmp_16_fu_952_p2_i_1/O
                         net (fo=54, routed)          1.483    10.201    design_1_i/conv_0/inst/bus_read/rs_rdata/load_p1
    DSP48_X0Y14          DSP48E1                                      r  design_1_i/conv_0/inst/tmp_13_fu_936_p2__0/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        1.666    12.845    design_1_i/conv_0/inst/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  design_1_i/conv_0/inst/tmp_13_fu_936_p2__0/CLK
                         clock pessimism              0.129    12.974    
                         clock uncertainty           -0.154    12.820    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497    12.323    design_1_i/conv_0/inst/tmp_13_fu_936_p2__0
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  2.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.102%)  route 0.245ns (59.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        0.556     0.892    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X42Y56         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[11]/Q
                         net (fo=1, routed)           0.245     1.301    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[29]_0[11]
    SLICE_X46Y48         SRL16E                                       r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        0.830     1.196    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X46Y48         SRL16E                                       r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5/CLK
                         clock pessimism             -0.030     1.166    
    SLICE_X46Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.274    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/start_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.503%)  route 0.205ns (55.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        0.557     0.893    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[9]/Q
                         net (fo=1, routed)           0.205     1.261    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_wreq_n_26
    SLICE_X40Y49         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/start_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        0.830     1.196    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X40Y49         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/start_addr_reg[11]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.059     1.225    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/start_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.260%)  route 0.254ns (60.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        0.556     0.892    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X42Y53         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[6]/Q
                         net (fo=1, routed)           0.254     1.309    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[29]_0[6]
    SLICE_X50Y49         SRL16E                                       r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        0.826     1.192    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y49         SRL16E                                       r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5/CLK
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.271    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.355%)  route 0.282ns (66.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        0.557     0.893    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X40Y52         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[3]/Q
                         net (fo=1, routed)           0.282     1.315    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[29]_0[3]
    SLICE_X50Y49         SRL16E                                       r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        0.826     1.192    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y49         SRL16E                                       r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5/CLK
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.270    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/start_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/start_addr_buf_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.260%)  route 0.237ns (62.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        0.557     0.893    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X39Y51         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/start_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/start_addr_reg[24]/Q
                         net (fo=4, routed)           0.237     1.271    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/start_addr_reg_n_2_[24]
    SLICE_X42Y48         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/start_addr_buf_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        0.830     1.196    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X42Y48         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/start_addr_buf_reg[24]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.053     1.219    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/start_addr_buf_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/conv_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.098%)  route 0.300ns (58.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        0.576     0.912    design_1_i/conv_0/inst/conv_AXILiteS_s_axi_U/ap_clk
    SLICE_X30Y96         FDRE                                         r  design_1_i/conv_0/inst/conv_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  design_1_i/conv_0/inst/conv_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=3, routed)           0.300     1.375    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X28Y101        LUT4 (Prop_lut4_I0_O)        0.045     1.420 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=1, routed)           0.000     1.420    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X28Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y101        FDRE (Hold_fdre_C_D)         0.104     1.366    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1128]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.655%)  route 0.254ns (64.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        0.554     0.890    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X53Y36         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1128]/Q
                         net (fo=4, routed)           0.254     1.285    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[38]
    SLICE_X44Y36         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        0.824     1.190    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X44Y36         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1128]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X44Y36         FDRE (Hold_fdre_C_D)         0.075     1.230    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1128]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/start_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.145%)  route 0.225ns (57.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        0.563     0.899    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X46Y48         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[11]/Q
                         net (fo=1, routed)           0.225     1.288    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq_n_33
    SLICE_X50Y47         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/start_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        0.826     1.192    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/ap_clk
    SLICE_X50Y47         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/start_addr_reg[13]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.075     1.232    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/start_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.796%)  route 0.302ns (68.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        0.556     0.892    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X40Y53         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[5]/Q
                         net (fo=1, routed)           0.302     1.335    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[29]_0[5]
    SLICE_X50Y49         SRL16E                                       r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        0.826     1.192    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y49         SRL16E                                       r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5/CLK
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.277    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/start_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.148ns (41.901%)  route 0.205ns (58.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        0.557     0.893    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[13]/Q
                         net (fo=1, routed)           0.205     1.246    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/fifo_wreq_n_22
    SLICE_X39Y49         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/start_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5121, routed)        0.830     1.196    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X39Y49         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/start_addr_reg[15]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.021     1.187    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/start_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y7    design_1_i/conv_0/inst/tmp_12_fu_923_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y16   design_1_i/conv_0/inst/tmp_14_fu_940_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y14   design_1_i/conv_0/inst/tmp_16_fu_952_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y9    design_1_i/conv_0/inst/tmp_12_reg_1256_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y18   design_1_i/conv_0/inst/tmp_14_reg_1291_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y12   design_1_i/conv_0/inst/tmp_16_reg_1326_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y9    design_1_i/conv_0/inst/tmp_7_reg_1206_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y13   design_1_i/conv_0/inst/tmp_11_reg_1241_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y13   design_1_i/conv_0/inst/tmp_13_fu_936_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y15   design_1_i/conv_0/inst/tmp_13_reg_1276_reg__0/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y33  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y33  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y40  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y40  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y40  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y40  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y40  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y40  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y40  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y40  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y42  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y42  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK



