D:\ispLEVER_Classic2_1\synpbase\bin64\c_ver.exe  -osyn  D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\synwork\proj_1_comp.srs  -prodtype  synplify_pro  -nostructver -I D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\  -I D:\ispLEVER_Classic2_1\synpbase\lib  -sysv  -devicelib  D:\ispLEVER_Classic2_1\synpbase\lib\lucent\orca2.v  -encrypt  -pro  -dmgen  D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm -D_MULTIPLE_FILE_COMPILATION_UNIT_ -lib work D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\debouncer.v -lib work D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\dffre.v -lib work D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\ledscan_n.v -lib work D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\random_gen.v -lib work D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\top_level.v -lib work D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\width_trans.v -lib work D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\bit5_full_adder.v -lib work D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\clk_gen.v -lib work D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\controller.v -lib work D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\counter_n.v -loga  D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\proj_1.srr 
rc:1 success:1
D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\synwork\proj_1_comp.srs|o|1682776078|16868
D:\ispLEVER_Classic2_1\synpbase\lib\lucent\orca2.v|i|1401235584|40399
D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\debouncer.v|i|1682038022|413
D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\dffre.v|i|1682019146|281
D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\ledscan_n.v|i|1682186942|8802
D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\random_gen.v|i|1682183243|439
D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\top_level.v|i|1682641202|2184
D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\width_trans.v|i|1682068099|339
D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\bit5_full_adder.v|i|1682184336|744
D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\clk_gen.v|i|1682641146|729
D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\controller.v|i|1682063037|678
D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\counter_n.v|i|1682188048|1511
D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\proj_1.srr|o|1682776078|4778
D:\ispLEVER_Classic2_1\synpbase\bin\c_ver.exe|i|1401198650|2292224
D:\ispLEVER_Classic2_1\synpbase\bin64\c_ver.exe|i|1401198850|5829632
