###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       143820   # Number of WRITE/WRITEP commands
num_reads_done                 =       623079   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       472757   # Number of read row buffer hits
num_read_cmds                  =       623075   # Number of READ/READP commands
num_writes_done                =       143849   # Number of read requests issued
num_write_row_hits             =       114152   # Number of write row buffer hits
num_act_cmds                   =       180680   # Number of ACT commands
num_pre_cmds                   =       180650   # Number of PRE commands
num_ondemand_pres              =       156931   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9400110   # Cyles of rank active rank.0
rank_active_cycles.1           =      9095640   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       599890   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       904360   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       724334   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7505   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3250   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3314   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          722   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          652   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          788   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1089   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1110   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1598   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22572   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =          220   # Write cmd latency (cycles)
write_latency[40-59]           =          348   # Write cmd latency (cycles)
write_latency[60-79]           =          643   # Write cmd latency (cycles)
write_latency[80-99]           =         1393   # Write cmd latency (cycles)
write_latency[100-119]         =         2456   # Write cmd latency (cycles)
write_latency[120-139]         =         4052   # Write cmd latency (cycles)
write_latency[140-159]         =         5656   # Write cmd latency (cycles)
write_latency[160-179]         =         6723   # Write cmd latency (cycles)
write_latency[180-199]         =         6932   # Write cmd latency (cycles)
write_latency[200-]            =       115391   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       233971   # Read request latency (cycles)
read_latency[40-59]            =        75759   # Read request latency (cycles)
read_latency[60-79]            =        95268   # Read request latency (cycles)
read_latency[80-99]            =        41071   # Read request latency (cycles)
read_latency[100-119]          =        30104   # Read request latency (cycles)
read_latency[120-139]          =        24104   # Read request latency (cycles)
read_latency[140-159]          =        14677   # Read request latency (cycles)
read_latency[160-179]          =        11204   # Read request latency (cycles)
read_latency[180-199]          =         8843   # Read request latency (cycles)
read_latency[200-]             =        88072   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.17949e+08   # Write energy
read_energy                    =  2.51224e+09   # Read energy
act_energy                     =   4.9434e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.87947e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.34093e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86567e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67568e+09   # Active standby energy rank.1
average_read_latency           =      119.515   # Average read request latency (cycles)
average_interarrival           =      13.0387   # Average request interarrival latency (cycles)
total_energy                   =  1.66926e+10   # Total energy (pJ)
average_power                  =      1669.26   # Average power (mW)
average_bandwidth              =      6.54445   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       156495   # Number of WRITE/WRITEP commands
num_reads_done                 =       622615   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       463706   # Number of read row buffer hits
num_read_cmds                  =       622614   # Number of READ/READP commands
num_writes_done                =       156515   # Number of read requests issued
num_write_row_hits             =       117809   # Number of write row buffer hits
num_act_cmds                   =       198346   # Number of ACT commands
num_pre_cmds                   =       198316   # Number of PRE commands
num_ondemand_pres              =       174427   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9262946   # Cyles of rank active rank.0
rank_active_cycles.1           =      9226583   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       737054   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       773417   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       736125   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8030   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3475   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3019   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          697   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          626   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          789   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1119   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1139   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1617   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22504   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           16   # Write cmd latency (cycles)
write_latency[20-39]           =          274   # Write cmd latency (cycles)
write_latency[40-59]           =          382   # Write cmd latency (cycles)
write_latency[60-79]           =          728   # Write cmd latency (cycles)
write_latency[80-99]           =         1667   # Write cmd latency (cycles)
write_latency[100-119]         =         2808   # Write cmd latency (cycles)
write_latency[120-139]         =         4773   # Write cmd latency (cycles)
write_latency[140-159]         =         6590   # Write cmd latency (cycles)
write_latency[160-179]         =         7963   # Write cmd latency (cycles)
write_latency[180-199]         =         8197   # Write cmd latency (cycles)
write_latency[200-]            =       123097   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       230158   # Read request latency (cycles)
read_latency[40-59]            =        75894   # Read request latency (cycles)
read_latency[60-79]            =       100804   # Read request latency (cycles)
read_latency[80-99]            =        41960   # Read request latency (cycles)
read_latency[100-119]          =        30785   # Read request latency (cycles)
read_latency[120-139]          =        24974   # Read request latency (cycles)
read_latency[140-159]          =        14652   # Read request latency (cycles)
read_latency[160-179]          =        10654   # Read request latency (cycles)
read_latency[180-199]          =         8320   # Read request latency (cycles)
read_latency[200-]             =        84413   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.81223e+08   # Write energy
read_energy                    =  2.51038e+09   # Read energy
act_energy                     =  5.42675e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.53786e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.7124e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78008e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75739e+09   # Active standby energy rank.1
average_read_latency           =      116.387   # Average read request latency (cycles)
average_interarrival           =      12.8344   # Average request interarrival latency (cycles)
total_energy                   =  1.68014e+10   # Total energy (pJ)
average_power                  =      1680.14   # Average power (mW)
average_bandwidth              =      6.64858   # Average bandwidth
