

#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 13 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 121 clock pin(s) of sequential element(s)
0 instances converted, 121 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0003       clk0                port                   13         U13.outr[2]    
=======================================================================================
================================================= Gated/Generated Clocks ==================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            Explanation             
---------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       U14.outdiv          FD1S3DX                118        U08.outAC12bitsu_1[11]     Inferred clock from port
@K:CKID0002       U03.outFlagpc       FD1S3AX                3          U05.outcode[2]             Inferred clock from port
===========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

