/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [24:0] _06_;
  wire [8:0] _07_;
  wire [10:0] _08_;
  reg [5:0] _09_;
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_13z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [22:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [29:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = _01_ ? _00_ : celloutsig_1_4z;
  assign celloutsig_1_18z = celloutsig_1_8z ? celloutsig_1_1z : in_data[175];
  assign celloutsig_0_18z = celloutsig_0_13z[10] ? celloutsig_0_13z[11] : _02_;
  assign celloutsig_0_3z = ~(_03_ | celloutsig_0_0z);
  assign celloutsig_0_22z = ~(celloutsig_0_8z[2] | celloutsig_0_5z);
  assign celloutsig_0_0z = ~((in_data[91] | in_data[9]) & in_data[4]);
  assign celloutsig_1_1z = ~((in_data[108] | celloutsig_1_0z[0]) & celloutsig_1_0z[2]);
  assign celloutsig_1_8z = ~((celloutsig_1_1z | in_data[108]) & celloutsig_1_3z[0]);
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z[6:2], celloutsig_1_0z[1], celloutsig_1_5z[0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } + { in_data[126:122], celloutsig_1_5z[6:2], celloutsig_1_0z[1], celloutsig_1_5z[0] };
  assign celloutsig_1_19z = celloutsig_1_0z + { celloutsig_1_0z[12:0], celloutsig_1_17z };
  assign celloutsig_0_13z = in_data[71:55] + { celloutsig_0_7z[7:5], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_6z };
  reg [22:0] _21_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _21_ <= 23'h000000;
    else _21_ <= celloutsig_0_20z;
  assign out_data[54:32] = _21_;
  reg [6:0] _22_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _22_ <= 7'h00;
    else _22_ <= in_data[182:176];
  assign { _06_[20:19], _00_, _06_[17:15], _01_ } = _22_;
  reg [10:0] _23_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _23_ <= 11'h000;
    else _23_ <= { in_data[69:60], celloutsig_0_0z };
  assign { _08_[10:6], _05_, _08_[4:0] } = _23_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 6'h00;
    else _09_ <= celloutsig_0_7z[5:0];
  reg [8:0] _25_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _25_ <= 9'h000;
    else _25_ <= in_data[42:34];
  assign { _07_[8], _04_, _07_[6], _03_, _07_[4:2], _02_, _07_[0] } = _25_;
  assign celloutsig_0_35z = { celloutsig_0_6z, celloutsig_0_8z } || { celloutsig_0_20z[10:6], celloutsig_0_3z, _07_[8], _04_, _07_[6], _03_, _07_[4:2], _02_, _07_[0], celloutsig_0_18z, celloutsig_0_22z };
  assign celloutsig_0_5z = in_data[46:40] || { _07_[6], _03_, _07_[4:2], _02_, _07_[0] };
  assign celloutsig_0_9z = { _07_[3:2], _02_ } || celloutsig_0_6z[6:4];
  assign celloutsig_1_2z = { celloutsig_1_0z[12:3], celloutsig_1_0z } < { in_data[161:153], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[137:132], celloutsig_1_1z, celloutsig_1_1z } < in_data[139:132];
  assign celloutsig_0_1z = in_data[67:60] < { in_data[41:37], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_14z = ~ { celloutsig_1_6z[7:2], celloutsig_1_10z };
  assign celloutsig_0_6z = ~ { celloutsig_0_1z, _08_[10:6], _05_, _08_[4:0] };
  assign celloutsig_0_20z = ~ { _05_, _08_[4:3], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z, _09_ };
  assign celloutsig_1_17z = ^ { celloutsig_1_9z[12:3], celloutsig_1_14z };
  assign celloutsig_0_7z = { celloutsig_0_6z[9:3], celloutsig_0_1z } >> { _08_[8:6], _05_, _08_[4], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[188:175] ^ in_data[157:144];
  assign celloutsig_1_9z = { in_data[145:117], celloutsig_1_8z } ^ { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_7z[4:1], celloutsig_0_5z } ^ celloutsig_0_6z[5:1];
  assign { celloutsig_1_3z[0], celloutsig_1_3z[2] } = { celloutsig_1_1z, celloutsig_1_1z } ^ { celloutsig_1_2z, in_data[166] };
  assign { celloutsig_1_5z[0], celloutsig_1_5z[6:2] } = { celloutsig_1_4z, celloutsig_1_0z[6:2] } ^ { celloutsig_1_3z[0], in_data[108:106], celloutsig_1_1z, celloutsig_1_3z[2] };
  assign { _06_[24:21], _06_[18], _06_[14:0] } = { celloutsig_1_3z[0], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, _00_, _01_, celloutsig_1_0z };
  assign { _07_[7], _07_[5], _07_[1] } = { _04_, _03_, _02_ };
  assign _08_[5] = _05_;
  assign celloutsig_1_3z[1] = 1'h0;
  assign celloutsig_1_5z[1] = celloutsig_1_0z[1];
  assign { out_data[128], out_data[109:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z };
endmodule
