
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276631    0.010049    4.911597 ^ _468_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.069000    0.615938    1.115335    6.026932 ^ _468_/X (sky130_fd_sc_hd__o211a_2)
                                                         _074_ (net)
                      0.616576    0.016360    6.043292 ^ _470_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.046578    0.413480    0.774459    6.817751 ^ _470_/X (sky130_fd_sc_hd__o311a_2)
                                                         _076_ (net)
                      0.413497    0.003049    6.820800 ^ _473_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.049827    0.458454    0.801055    7.621855 ^ _473_/X (sky130_fd_sc_hd__o211a_2)
                                                         _079_ (net)
                      0.458614    0.008095    7.629950 ^ _474_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.023245    0.327770    0.493575    8.123526 ^ _474_/X (sky130_fd_sc_hd__a211o_1)
                                                         _080_ (net)
                      0.327780    0.002204    8.125730 ^ _475_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.048458    0.451683    0.748010    8.873739 ^ _475_/X (sky130_fd_sc_hd__o211a_2)
                                                         net82 (net)
                      0.451956    0.010228    8.883967 ^ output82/A (sky130_fd_sc_hd__buf_1)
     1    0.000793    0.045767    0.247811    9.131779 ^ output82/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[5] (net)
                      0.045767    0.000008    9.131786 ^ wbs_dat_o[5] (out)
                                              9.131786   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -9.131786   data arrival time
---------------------------------------------------------------------------------------------
                                              9.618215   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276669    0.011965    4.913512 ^ _488_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.066124    0.591327    1.099348    6.012860 ^ _488_/X (sky130_fd_sc_hd__o211a_2)
                                                         _092_ (net)
                      0.591791    0.015067    6.027927 ^ _490_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.042925    0.385111    0.743731    6.771658 ^ _490_/X (sky130_fd_sc_hd__o311a_2)
                                                         _094_ (net)
                      0.385220    0.006174    6.777832 ^ _493_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.053367    0.487895    0.813606    7.591438 ^ _493_/X (sky130_fd_sc_hd__o211a_2)
                                                         _097_ (net)
                      0.488112    0.009594    7.601032 ^ _494_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.015004    0.220598    0.427352    8.028383 ^ _494_/X (sky130_fd_sc_hd__a211o_1)
                                                         _098_ (net)
                      0.220599    0.000997    8.029380 ^ _495_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.056100    0.507861    0.749874    8.779254 ^ _495_/X (sky130_fd_sc_hd__o211a_2)
                                                         net84 (net)
                      0.508288    0.013401    8.792655 ^ output84/A (sky130_fd_sc_hd__buf_1)
     1    0.000464    0.042003    0.257637    9.050291 ^ output84/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[7] (net)
                      0.042003    0.000005    9.050297 ^ wbs_dat_o[7] (out)
                                              9.050297   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -9.050297   data arrival time
---------------------------------------------------------------------------------------------
                                              9.699704   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.977136    0.040000    3.516853 v _554_/C (sky130_fd_sc_hd__or3_1)
     1    0.013757    0.247616    1.227594    4.744447 v _554_/X (sky130_fd_sc_hd__or3_1)
                                                         _150_ (net)
                      0.247616    0.000778    4.745225 v _557_/A2 (sky130_fd_sc_hd__a311o_2)
     1    0.036491    0.240792    0.940614    5.685839 v _557_/X (sky130_fd_sc_hd__a311o_2)
                                                         _153_ (net)
                      0.240924    0.005194    5.691033 v _559_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.028603    0.278414    0.589150    6.280183 v _559_/X (sky130_fd_sc_hd__a22o_1)
                                                         _155_ (net)
                      0.278455    0.003344    6.283526 v _560_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.036246    0.235545    0.811617    7.095143 v _560_/X (sky130_fd_sc_hd__mux2_2)
                                                         _156_ (net)
                      0.235667    0.004985    7.100128 v _561_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.016446    0.228177    0.871076    7.971204 v _561_/X (sky130_fd_sc_hd__mux2_1)
                                                         _157_ (net)
                      0.228178    0.001125    7.972330 v _563_/A2 (sky130_fd_sc_hd__o211a_2)
     2    0.072302    0.338230    0.782499    8.754828 v _563_/X (sky130_fd_sc_hd__o211a_2)
                                                         net61 (net)
                      0.340520    0.021370    8.776197 v output61/A (sky130_fd_sc_hd__buf_1)
     1    0.000416    0.030914    0.246708    9.022906 v output61/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[15] (net)
                      0.030914    0.000004    9.022910 v wbs_dat_o[15] (out)
                                              9.022910   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -9.022910   data arrival time
---------------------------------------------------------------------------------------------
                                              9.727092   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276642    0.010653    4.912200 ^ _443_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.076680    0.682412    1.168251    6.080451 ^ _443_/X (sky130_fd_sc_hd__o211a_2)
                                                         _052_ (net)
                      0.682446    0.005450    6.085902 ^ _444_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.032050    0.442653    0.640677    6.726579 ^ _444_/X (sky130_fd_sc_hd__a211o_1)
                                                         _053_ (net)
                      0.442707    0.004096    6.730675 ^ _446_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.023503    0.376410    0.641190    7.371865 ^ _446_/X (sky130_fd_sc_hd__a221o_1)
                                                         _055_ (net)
                      0.376420    0.002498    7.374363 ^ _448_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.055130    0.464848    0.717010    8.091373 ^ _448_/X (sky130_fd_sc_hd__a221o_2)
                                                         _057_ (net)
                      0.465240    0.011254    8.102627 ^ _449_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.025736    0.357118    0.651502    8.754129 ^ _449_/X (sky130_fd_sc_hd__o211a_1)
                                                         net77 (net)
                      0.357124    0.002049    8.756178 ^ output77/A (sky130_fd_sc_hd__buf_1)
     1    0.000813    0.044300    0.222405    8.978583 ^ output77/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[2] (net)
                      0.044300    0.000008    8.978592 ^ wbs_dat_o[2] (out)
                                              8.978592   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.978592   data arrival time
---------------------------------------------------------------------------------------------
                                              9.771410   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276644    0.010766    4.912314 ^ _451_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.057208    0.516256    1.047504    5.959818 ^ _451_/X (sky130_fd_sc_hd__o211a_2)
                                                         _059_ (net)
                      0.516611    0.012391    5.972208 ^ _452_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.033902    0.466874    0.609973    6.582181 ^ _452_/X (sky130_fd_sc_hd__a211o_1)
                                                         _060_ (net)
                      0.466935    0.004462    6.586643 ^ _454_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.031090    0.487193    0.730802    7.317445 ^ _454_/X (sky130_fd_sc_hd__a221o_1)
                                                         _062_ (net)
                      0.487213    0.003647    7.321093 ^ _456_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.049715    0.422372    0.734258    8.055350 ^ _456_/X (sky130_fd_sc_hd__a221o_2)
                                                         _064_ (net)
                      0.422749    0.008424    8.063775 ^ _457_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.028354    0.389742    0.658233    8.722008 ^ _457_/X (sky130_fd_sc_hd__o211a_1)
                                                         net80 (net)
                      0.389770    0.003577    8.725584 ^ output80/A (sky130_fd_sc_hd__buf_1)
     1    0.000886    0.045999    0.232431    8.958015 ^ output80/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[3] (net)
                      0.045999    0.000011    8.958026 ^ wbs_dat_o[3] (out)
                                              8.958026   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.958026   data arrival time
---------------------------------------------------------------------------------------------
                                              9.791976   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276711    0.013734    4.915282 ^ _521_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.037838    0.364203    0.929715    5.844997 ^ _521_/X (sky130_fd_sc_hd__o211a_2)
                                                         _121_ (net)
                      0.364325    0.006341    5.851338 ^ _522_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.038307    0.524483    0.600863    6.452202 ^ _522_/X (sky130_fd_sc_hd__a211o_1)
                                                         _122_ (net)
                      0.524581    0.006024    6.458226 ^ _524_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.052999    0.447939    0.767845    7.226070 ^ _524_/X (sky130_fd_sc_hd__a221o_2)
                                                         _124_ (net)
                      0.448399    0.009972    7.236042 ^ _526_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.017828    0.293768    0.583899    7.819942 ^ _526_/X (sky130_fd_sc_hd__a221o_1)
                                                         _126_ (net)
                      0.293769    0.001291    7.821232 ^ _527_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.065344    0.585318    0.837598    8.658830 ^ _527_/X (sky130_fd_sc_hd__o211a_2)
                                                         net57 (net)
                      0.586063    0.013381    8.672211 ^ output57/A (sky130_fd_sc_hd__buf_1)
     1    0.000455    0.043412    0.278461    8.950671 ^ output57/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[11] (net)
                      0.043412    0.000004    8.950676 ^ wbs_dat_o[11] (out)
                                              8.950676   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.950676   data arrival time
---------------------------------------------------------------------------------------------
                                              9.799325   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276628    0.009886    4.911434 ^ _634_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.042182    0.400735    0.957255    5.868689 ^ _634_/X (sky130_fd_sc_hd__o211a_2)
                                                         _221_ (net)
                      0.400849    0.006554    5.875243 ^ _636_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.098910    0.465293    0.741634    6.616877 ^ _636_/X (sky130_fd_sc_hd__o311a_4)
                                                         _223_ (net)
                      0.468812    0.032661    6.649538 ^ _639_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.065506    0.585054    0.907455    7.556993 ^ _639_/X (sky130_fd_sc_hd__o211a_2)
                                                         _226_ (net)
                      0.585770    0.016858    7.573850 ^ _640_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.009022    0.146650    0.401674    7.975524 ^ _640_/X (sky130_fd_sc_hd__a211o_1)
                                                         _227_ (net)
                      0.146650    0.000415    7.975939 ^ _641_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.096983    0.476691    0.634864    8.610803 ^ _641_/X (sky130_fd_sc_hd__o211a_4)
                                                         net71 (net)
                      0.481435    0.038414    8.649217 ^ output71/A (sky130_fd_sc_hd__buf_1)
     1    0.000900    0.047891    0.257573    8.906790 ^ output71/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[24] (net)
                      0.047891    0.000010    8.906799 ^ wbs_dat_o[24] (out)
                                              8.906799   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.906799   data arrival time
---------------------------------------------------------------------------------------------
                                              9.843202   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276679    0.012405    4.913953 ^ _478_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.051586    0.476398    1.013891    5.927844 ^ _478_/X (sky130_fd_sc_hd__o211a_2)
                                                         _083_ (net)
                      0.476663    0.010328    5.938171 ^ _480_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.050582    0.444999    0.756350    6.694521 ^ _480_/X (sky130_fd_sc_hd__o311a_2)
                                                         _085_ (net)
                      0.445013    0.002961    6.697482 ^ _483_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.044790    0.416898    0.779502    7.476985 ^ _483_/X (sky130_fd_sc_hd__o211a_2)
                                                         _088_ (net)
                      0.417036    0.007189    7.484173 ^ _484_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.018048    0.260022    0.432319    7.916492 ^ _484_/X (sky130_fd_sc_hd__a211o_1)
                                                         _089_ (net)
                      0.260024    0.001243    7.917736 ^ _485_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.048038    0.448222    0.718186    8.635921 ^ _485_/X (sky130_fd_sc_hd__o211a_2)
                                                         net83 (net)
                      0.448466    0.009665    8.645587 ^ output83/A (sky130_fd_sc_hd__buf_1)
     1    0.000394    0.039759    0.240365    8.885952 ^ output83/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[6] (net)
                      0.039759    0.000004    8.885956 ^ wbs_dat_o[6] (out)
                                              8.885956   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.885956   data arrival time
---------------------------------------------------------------------------------------------
                                              9.864046   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276583    0.006669    4.908216 ^ _565_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.044514    0.419830    0.971669    5.879885 ^ _565_/X (sky130_fd_sc_hd__o211a_2)
                                                         _160_ (net)
                      0.420000    0.008089    5.887974 ^ _566_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.035027    0.481525    0.589126    6.477100 ^ _566_/X (sky130_fd_sc_hd__a211o_1)
                                                         _161_ (net)
                      0.481591    0.004729    6.481829 ^ _568_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.027413    0.433456    0.697868    7.179698 ^ _568_/X (sky130_fd_sc_hd__a221o_1)
                                                         _163_ (net)
                      0.433473    0.003184    7.182882 ^ _570_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.017766    0.292879    0.577276    7.760157 ^ _570_/X (sky130_fd_sc_hd__a221o_1)
                                                         _165_ (net)
                      0.292880    0.001327    7.761484 ^ _571_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.061672    0.554465    0.814354    8.575838 ^ _571_/X (sky130_fd_sc_hd__o211a_2)
                                                         net62 (net)
                      0.554806    0.012584    8.588422 ^ output62/A (sky130_fd_sc_hd__buf_1)
     1    0.000990    0.050546    0.279038    8.867460 ^ output62/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[16] (net)
                      0.050546    0.000012    8.867473 ^ wbs_dat_o[16] (out)
                                              8.867473   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.867473   data arrival time
---------------------------------------------------------------------------------------------
                                              9.882529   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276692    0.012954    4.914502 ^ _513_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.057472    0.518508    1.049442    5.963944 ^ _513_/X (sky130_fd_sc_hd__o211a_2)
                                                         _114_ (net)
                      0.518831    0.011880    5.975824 ^ _514_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.039663    0.307449    0.532894    6.508718 ^ _514_/X (sky130_fd_sc_hd__a211o_2)
                                                         _115_ (net)
                      0.307651    0.007262    6.515980 ^ _516_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.043943    0.377547    0.626740    7.142719 ^ _516_/X (sky130_fd_sc_hd__a221o_2)
                                                         _117_ (net)
                      0.377890    0.007470    7.150190 ^ _518_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.019356    0.316068    0.571882    7.722072 ^ _518_/X (sky130_fd_sc_hd__a221o_1)
                                                         _119_ (net)
                      0.316071    0.001628    7.723700 ^ _519_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.064120    0.577829    0.834198    8.557898 ^ _519_/X (sky130_fd_sc_hd__o211a_2)
                                                         net56 (net)
                      0.578431    0.016799    8.574697 ^ output56/A (sky130_fd_sc_hd__buf_1)
     1    0.000445    0.043107    0.276225    8.850922 ^ output56/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[10] (net)
                      0.043107    0.000004    8.850926 ^ wbs_dat_o[10] (out)
                                              8.850926   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.850926   data arrival time
---------------------------------------------------------------------------------------------
                                              9.899075   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276623    0.009636    4.911184 ^ _459_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.067246    0.601044    1.105138    6.016322 ^ _459_/X (sky130_fd_sc_hd__o211a_2)
                                                         _066_ (net)
                      0.601649    0.015738    6.032060 ^ _460_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.042039    0.324167    0.576025    6.608085 ^ _460_/X (sky130_fd_sc_hd__a211o_2)
                                                         _067_ (net)
                      0.324367    0.007432    6.615516 ^ _462_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.042499    0.366349    0.625644    7.241160 ^ _462_/X (sky130_fd_sc_hd__a221o_2)
                                                         _069_ (net)
                      0.366644    0.006594    7.247754 ^ _464_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.023254    0.372989    0.608366    7.856121 ^ _464_/X (sky130_fd_sc_hd__a221o_1)
                                                         _071_ (net)
                      0.372998    0.002430    7.858551 ^ _465_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.031110    0.423960    0.664308    8.522859 ^ _465_/X (sky130_fd_sc_hd__o211a_1)
                                                         net81 (net)
                      0.424004    0.004527    8.527386 ^ output81/A (sky130_fd_sc_hd__buf_1)
     1    0.000852    0.046131    0.241193    8.768579 ^ output81/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[4] (net)
                      0.046131    0.000010    8.768588 ^ wbs_dat_o[4] (out)
                                              8.768588   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.768588   data arrival time
---------------------------------------------------------------------------------------------
                                              9.981413   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276689    0.012834    4.914382 ^ _497_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.056845    0.513285    1.045793    5.960175 ^ _497_/X (sky130_fd_sc_hd__o211a_2)
                                                         _100_ (net)
                      0.513610    0.011839    5.972013 ^ _498_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.043742    0.337448    0.553007    6.525020 ^ _498_/X (sky130_fd_sc_hd__a211o_2)
                                                         _101_ (net)
                      0.337588    0.006433    6.531453 ^ _500_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.051148    0.433436    0.679908    7.211360 ^ _500_/X (sky130_fd_sc_hd__a221o_2)
                                                         _103_ (net)
                      0.433829    0.008808    7.220168 ^ _502_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.014277    0.242178    0.540555    7.760723 ^ _502_/X (sky130_fd_sc_hd__a221o_1)
                                                         _105_ (net)
                      0.242178    0.000983    7.761706 ^ _503_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.051485    0.476464    0.731027    8.492733 ^ _503_/X (sky130_fd_sc_hd__o211a_2)
                                                         net85 (net)
                      0.476826    0.011964    8.504697 ^ output85/A (sky130_fd_sc_hd__buf_1)
     1    0.001169    0.051774    0.260742    8.765438 ^ output85/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[8] (net)
                      0.051774    0.000017    8.765455 ^ wbs_dat_o[8] (out)
                                              8.765455   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.765455   data arrival time
---------------------------------------------------------------------------------------------
                                              9.984546   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276704    0.013447    4.914995 ^ _505_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.037996    0.366500    0.931265    5.846260 ^ _505_/X (sky130_fd_sc_hd__o211a_2)
                                                         _107_ (net)
                      0.366601    0.005930    5.852190 ^ _506_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.030780    0.426146    0.532540    6.384730 ^ _506_/X (sky130_fd_sc_hd__a211o_1)
                                                         _108_ (net)
                      0.426201    0.004065    6.388795 ^ _508_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.051433    0.433861    0.716603    7.105398 ^ _508_/X (sky130_fd_sc_hd__a221o_2)
                                                         _110_ (net)
                      0.434407    0.010995    7.116393 ^ _510_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.023784    0.222234    0.566216    7.682610 ^ _510_/X (sky130_fd_sc_hd__a221o_2)
                                                         _112_ (net)
                      0.222253    0.002213    7.684823 ^ _511_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.062489    0.563985    0.786924    8.471747 ^ _511_/X (sky130_fd_sc_hd__o211a_2)
                                                         net86 (net)
                      0.564563    0.016305    8.488052 ^ output86/A (sky130_fd_sc_hd__buf_1)
     1    0.000433    0.042661    0.272292    8.760345 ^ output86/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[9] (net)
                      0.042661    0.000004    8.760349 ^ wbs_dat_o[9] (out)
                                              8.760349   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.760349   data arrival time
---------------------------------------------------------------------------------------------
                                              9.989652   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276696    0.013125    4.914673 ^ _529_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.057932    0.524363    1.054897    5.969570 ^ _529_/X (sky130_fd_sc_hd__o211a_2)
                                                         _128_ (net)
                      0.524550    0.009360    5.978929 ^ _530_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.041125    0.317723    0.542818    6.521747 ^ _530_/X (sky130_fd_sc_hd__a211o_2)
                                                         _129_ (net)
                      0.317923    0.007363    6.529110 ^ _532_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.046522    0.395941    0.645410    7.174520 ^ _532_/X (sky130_fd_sc_hd__a221o_2)
                                                         _131_ (net)
                      0.396310    0.008121    7.182641 ^ _534_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.010299    0.188599    0.480832    7.663473 ^ _534_/X (sky130_fd_sc_hd__a221o_1)
                                                         _133_ (net)
                      0.188599    0.000608    7.664081 ^ _535_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.063792    0.575056    0.780039    8.444120 ^ _535_/X (sky130_fd_sc_hd__o211a_2)
                                                         net58 (net)
                      0.576268    0.019226    8.463346 ^ output58/A (sky130_fd_sc_hd__buf_1)
     1    0.001027    0.051468    0.285509    8.748855 ^ output58/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[12] (net)
                      0.051468    0.000013    8.748868 ^ wbs_dat_o[12] (out)
                                              8.748868   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.748868   data arrival time
---------------------------------------------------------------------------------------------
                                             10.001134   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276583    0.006641    4.908189 ^ _599_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.069555    0.621947    1.126876    6.035065 ^ _599_/X (sky130_fd_sc_hd__o211a_2)
                                                         _190_ (net)
                      0.621961    0.003884    6.038949 ^ _600_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.033104    0.456408    0.637030    6.675979 ^ _600_/X (sky130_fd_sc_hd__a211o_1)
                                                         _191_ (net)
                      0.456463    0.004222    6.680201 ^ _602_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.030514    0.478711    0.720883    7.401084 ^ _602_/X (sky130_fd_sc_hd__a221o_1)
                                                         _193_ (net)
                      0.478720    0.002784    7.403868 ^ _604_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.006247    0.132547    0.466549    7.870418 ^ _604_/X (sky130_fd_sc_hd__a221o_1)
                                                         _195_ (net)
                      0.132547    0.000206    7.870624 ^ _605_/C1 (sky130_fd_sc_hd__o211a_4)
     1    0.087175    0.428249    0.620686    8.491309 ^ _605_/X (sky130_fd_sc_hd__o211a_4)
                                                         net67 (net)
                      0.428333    0.005932    8.497241 ^ output67/A (sky130_fd_sc_hd__buf_1)
     1    0.001014    0.048609    0.244982    8.742223 ^ output67/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[20] (net)
                      0.048609    0.000012    8.742235 ^ wbs_dat_o[20] (out)
                                              8.742235   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.742235   data arrival time
---------------------------------------------------------------------------------------------
                                             10.007766   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.980681    0.062292    3.539144 v _424_/C (sky130_fd_sc_hd__or3_1)
     1    0.011703    0.235425    1.202797    4.741941 v _424_/X (sky130_fd_sc_hd__or3_1)
                                                         _035_ (net)
                      0.235425    0.000674    4.742615 v _427_/A2 (sky130_fd_sc_hd__a311o_2)
     1    0.050403    0.303392    0.992567    5.735181 v _427_/X (sky130_fd_sc_hd__a311o_2)
                                                         _038_ (net)
                      0.303827    0.010147    5.745329 v _429_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.030896    0.297250    0.629810    6.375138 v _429_/X (sky130_fd_sc_hd__a22o_1)
                                                         _040_ (net)
                      0.297300    0.003788    6.378926 v _430_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.035811    0.233458    0.818698    7.197624 v _430_/X (sky130_fd_sc_hd__mux2_2)
                                                         _041_ (net)
                      0.233554    0.004468    7.202093 v _431_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.021395    0.267463    0.908310    8.110402 v _431_/X (sky130_fd_sc_hd__mux2_1)
                                                         _042_ (net)
                      0.267477    0.002238    8.112640 v _433_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.003542    0.078254    0.465517    8.578158 v _433_/X (sky130_fd_sc_hd__o211a_1)
                                                         net55 (net)
                      0.078254    0.000117    8.578276 v output55/A (sky130_fd_sc_hd__buf_1)
     1    0.001029    0.033087    0.145956    8.724232 v output55/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[0] (net)
                      0.033087    0.000015    8.724246 v wbs_dat_o[0] (out)
                                              8.724246   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.724246   data arrival time
---------------------------------------------------------------------------------------------
                                             10.025755   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276715    0.013883    4.915431 ^ _537_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.041551    0.394415    0.952685    5.868116 ^ _537_/X (sky130_fd_sc_hd__o211a_2)
                                                         _135_ (net)
                      0.394548    0.006865    5.874981 ^ _538_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.038715    0.530034    0.613500    6.488481 ^ _538_/X (sky130_fd_sc_hd__a211o_1)
                                                         _136_ (net)
                      0.530160    0.006836    6.495317 ^ _540_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.058017    0.484800    0.798929    7.294246 ^ _540_/X (sky130_fd_sc_hd__a221o_2)
                                                         _138_ (net)
                      0.485170    0.011131    7.305377 ^ _542_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.009365    0.175489    0.505285    7.810662 ^ _542_/X (sky130_fd_sc_hd__a221o_1)
                                                         _140_ (net)
                      0.175489    0.000430    7.811091 ^ _543_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.081426    0.413051    0.608512    8.419603 ^ _543_/X (sky130_fd_sc_hd__o211a_4)
                                                         net59 (net)
                      0.414908    0.021084    8.440686 ^ output59/A (sky130_fd_sc_hd__buf_1)
     1    0.000457    0.040062    0.232355    8.673041 ^ output59/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[13] (net)
                      0.040062    0.000005    8.673046 ^ wbs_dat_o[13] (out)
                                              8.673046   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.673046   data arrival time
---------------------------------------------------------------------------------------------
                                             10.076955   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276607    0.008576    4.910123 ^ _435_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.061732    0.554308    1.073689    5.983813 ^ _435_/X (sky130_fd_sc_hd__o211a_2)
                                                         _045_ (net)
                      0.554752    0.014314    5.998127 ^ _436_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.041826    0.322688    0.557537    6.555663 ^ _436_/X (sky130_fd_sc_hd__a211o_2)
                                                         _046_ (net)
                      0.322874    0.007134    6.562797 ^ _438_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.040102    0.347696    0.611905    7.174702 ^ _438_/X (sky130_fd_sc_hd__a221o_2)
                                                         _048_ (net)
                      0.347795    0.005631    7.180333 ^ _440_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.038186    0.333041    0.611188    7.791522 ^ _440_/X (sky130_fd_sc_hd__a221o_2)
                                                         _050_ (net)
                      0.333140    0.005461    7.796982 ^ _441_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.026281    0.363900    0.606407    8.403388 ^ _441_/X (sky130_fd_sc_hd__o211a_1)
                                                         net66 (net)
                      0.363911    0.002431    8.405819 ^ output66/A (sky130_fd_sc_hd__buf_1)
     1    0.000781    0.043944    0.223739    8.629559 ^ output66/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[1] (net)
                      0.043944    0.000008    8.629566 ^ wbs_dat_o[1] (out)
                                              8.629566   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.629566   data arrival time
---------------------------------------------------------------------------------------------
                                             10.120435   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276599    0.008052    4.909599 ^ _573_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.064124    0.574492    1.086879    5.996478 ^ _573_/X (sky130_fd_sc_hd__o211a_2)
                                                         _167_ (net)
                      0.575069    0.015008    6.011487 ^ _574_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.048189    0.368422    0.600013    6.611499 ^ _574_/X (sky130_fd_sc_hd__a211o_2)
                                                         _168_ (net)
                      0.368440    0.002929    6.614429 ^ _576_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.023270    0.373041    0.609137    7.223566 ^ _576_/X (sky130_fd_sc_hd__a221o_1)
                                                         _170_ (net)
                      0.373051    0.002477    7.226043 ^ _578_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.013157    0.225960    0.504491    7.730534 ^ _578_/X (sky130_fd_sc_hd__a221o_1)
                                                         _172_ (net)
                      0.225960    0.000822    7.731356 ^ _579_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.081140    0.414346    0.619912    8.351269 ^ _579_/X (sky130_fd_sc_hd__o211a_4)
                                                         net63 (net)
                      0.417069    0.026479    8.377748 ^ output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000493    0.040643    0.233509    8.611257 ^ output63/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[17] (net)
                      0.040643    0.000006    8.611263 ^ wbs_dat_o[17] (out)
                                              8.611263   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.611263   data arrival time
---------------------------------------------------------------------------------------------
                                             10.138738   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.984750    0.079946    3.556798 v _642_/C (sky130_fd_sc_hd__or3_1)
     1    0.016631    0.269362    1.255999    4.812798 v _642_/X (sky130_fd_sc_hd__or3_1)
                                                         _228_ (net)
                      0.269362    0.000996    4.813794 v _643_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.024279    0.251091    0.483632    5.297425 v _643_/X (sky130_fd_sc_hd__o211a_1)
                                                         _229_ (net)
                      0.251104    0.002065    5.299490 v _644_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.051750    0.294675    0.807165    6.106655 v _644_/X (sky130_fd_sc_hd__a211o_2)
                                                         _230_ (net)
                      0.295396    0.012749    6.119404 v _646_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.069345    0.258325    0.930096    7.049500 v _646_/X (sky130_fd_sc_hd__a221o_4)
                                                         _232_ (net)
                      0.259858    0.016964    7.066464 v _648_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.018117    0.224144    0.762521    7.828985 v _648_/X (sky130_fd_sc_hd__a221o_1)
                                                         _234_ (net)
                      0.224147    0.001210    7.830194 v _649_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.100271    0.269609    0.495318    8.325512 v _649_/X (sky130_fd_sc_hd__o211a_4)
                                                         net72 (net)
                      0.279455    0.040172    8.365685 v output72/A (sky130_fd_sc_hd__buf_1)
     1    0.000480    0.030053    0.227076    8.592760 v output72/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[25] (net)
                      0.030053    0.000005    8.592766 v wbs_dat_o[25] (out)
                                              8.592766   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.592766   data arrival time
---------------------------------------------------------------------------------------------
                                             10.157235   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276571    0.005332    4.906880 ^ _581_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.041128    0.392141    0.950632    5.857512 ^ _581_/X (sky130_fd_sc_hd__o211a_2)
                                                         _174_ (net)
                      0.392253    0.006354    5.863865 ^ _582_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.041465    0.320107    0.496191    6.360056 ^ _582_/X (sky130_fd_sc_hd__a211o_2)
                                                         _175_ (net)
                      0.320269    0.006718    6.366775 ^ _584_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.031640    0.495435    0.677726    7.044500 ^ _584_/X (sky130_fd_sc_hd__a221o_1)
                                                         _177_ (net)
                      0.495632    0.004448    7.048949 ^ _586_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.019290    0.315043    0.618133    7.667081 ^ _586_/X (sky130_fd_sc_hd__a221o_1)
                                                         _179_ (net)
                      0.315045    0.001431    7.668512 ^ _587_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.081644    0.416858    0.654329    8.322842 ^ _587_/X (sky130_fd_sc_hd__o211a_4)
                                                         net64 (net)
                      0.419779    0.027546    8.350388 ^ output64/A (sky130_fd_sc_hd__buf_1)
     1    0.000406    0.039380    0.232844    8.583231 ^ output64/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[18] (net)
                      0.039380    0.000004    8.583235 ^ wbs_dat_o[18] (out)
                                              8.583235   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.583235   data arrival time
---------------------------------------------------------------------------------------------
                                             10.166766   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276566    0.004472    4.906019 ^ _607_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.046206    0.433678    0.982423    5.888443 ^ _607_/X (sky130_fd_sc_hd__o211a_2)
                                                         _197_ (net)
                      0.433816    0.007356    5.895799 ^ _608_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.052656    0.399097    0.565196    6.460996 ^ _608_/X (sky130_fd_sc_hd__a211o_2)
                                                         _198_ (net)
                      0.399675    0.011517    6.472512 ^ _610_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.023625    0.378133    0.625537    7.098049 ^ _610_/X (sky130_fd_sc_hd__a221o_1)
                                                         _200_ (net)
                      0.378141    0.002249    7.100298 ^ _612_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.013155    0.225931    0.506490    7.606788 ^ _612_/X (sky130_fd_sc_hd__a221o_1)
                                                         _202_ (net)
                      0.225931    0.000793    7.607582 ^ _613_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.095766    0.470958    0.661435    8.269017 ^ _613_/X (sky130_fd_sc_hd__o211a_4)
                                                         net68 (net)
                      0.475597    0.037736    8.306753 ^ output68/A (sky130_fd_sc_hd__buf_1)
     1    0.000498    0.041877    0.249391    8.556144 ^ output68/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[21] (net)
                      0.041877    0.000006    8.556149 ^ wbs_dat_o[21] (out)
                                              8.556149   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.556149   data arrival time
---------------------------------------------------------------------------------------------
                                             10.193851   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276566    0.004515    4.906063 ^ _590_/A2 (sky130_fd_sc_hd__o211a_4)
     1    0.082121    0.415096    0.896778    5.802841 ^ _590_/X (sky130_fd_sc_hd__o211a_4)
                                                         _182_ (net)
                      0.416733    0.020246    5.823088 ^ _592_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.063670    0.546084    0.806720    6.629808 ^ _592_/X (sky130_fd_sc_hd__o311a_2)
                                                         _184_ (net)
                      0.547073    0.016862    6.646669 ^ _595_/A1 (sky130_fd_sc_hd__o211a_1)
     1    0.020307    0.286796    0.652511    7.299180 ^ _595_/X (sky130_fd_sc_hd__o211a_1)
                                                         _187_ (net)
                      0.286802    0.001803    7.300982 ^ _596_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.012520    0.190777    0.338349    7.639332 ^ _596_/X (sky130_fd_sc_hd__a211o_1)
                                                         _188_ (net)
                      0.190777    0.000722    7.640054 ^ _597_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.088530    0.438237    0.627776    8.267830 ^ _597_/X (sky130_fd_sc_hd__o211a_4)
                                                         net65 (net)
                      0.441771    0.031838    8.299668 ^ output65/A (sky130_fd_sc_hd__buf_1)
     1    0.000495    0.041157    0.240204    8.539872 ^ output65/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[19] (net)
                      0.041157    0.000006    8.539879 ^ wbs_dat_o[19] (out)
                                              8.539879   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.539879   data arrival time
---------------------------------------------------------------------------------------------
                                             10.210123   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276716    0.013906    4.915454 ^ _546_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.048749    0.453098    0.997063    5.912518 ^ _546_/X (sky130_fd_sc_hd__o211a_2)
                                                         _143_ (net)
                      0.453314    0.009271    5.921789 ^ _548_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.062963    0.320818    0.647677    6.569465 ^ _548_/X (sky130_fd_sc_hd__o311a_4)
                                                         _145_ (net)
                      0.322520    0.017848    6.587313 ^ _551_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.061864    0.552549    0.845226    7.432539 ^ _551_/X (sky130_fd_sc_hd__o211a_2)
                                                         _148_ (net)
                      0.552851    0.011937    7.444476 ^ _552_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.006544    0.115919    0.367021    7.811497 ^ _552_/X (sky130_fd_sc_hd__a211o_1)
                                                         _149_ (net)
                      0.115919    0.000234    7.811731 ^ _553_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.054969    0.295828    0.498818    8.310549 ^ _553_/X (sky130_fd_sc_hd__o211a_4)
                                                         net60 (net)
                      0.297637    0.017061    8.327610 ^ output60/A (sky130_fd_sc_hd__buf_1)
     1    0.000406    0.036946    0.199947    8.527556 ^ output60/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[14] (net)
                      0.036946    0.000004    8.527560 ^ wbs_dat_o[14] (out)
                                              8.527560   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.527560   data arrival time
---------------------------------------------------------------------------------------------
                                             10.222441   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.984923    0.080603    3.557455 v _650_/C (sky130_fd_sc_hd__or3_1)
     1    0.011221    0.229761    1.198188    4.755643 v _650_/X (sky130_fd_sc_hd__or3_1)
                                                         _235_ (net)
                      0.229761    0.000472    4.756115 v _651_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.030694    0.306378    0.507141    5.263256 v _651_/X (sky130_fd_sc_hd__o211a_1)
                                                         _236_ (net)
                      0.306410    0.003244    5.266500 v _652_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.055834    0.311793    0.845361    6.111861 v _652_/X (sky130_fd_sc_hd__a211o_2)
                                                         _237_ (net)
                      0.312464    0.012675    6.124536 v _654_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.074202    0.271845    0.947486    7.072022 v _654_/X (sky130_fd_sc_hd__a221o_4)
                                                         _239_ (net)
                      0.273735    0.019239    7.091260 v _656_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.009222    0.153539    0.688406    7.779667 v _656_/X (sky130_fd_sc_hd__a221o_1)
                                                         _241_ (net)
                      0.153539    0.000458    7.780125 v _657_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.102172    0.273739    0.463333    8.243459 v _657_/X (sky130_fd_sc_hd__o211a_4)
                                                         net73 (net)
                      0.284127    0.041575    8.285033 v output73/A (sky130_fd_sc_hd__buf_1)
     1    0.000391    0.029260    0.227550    8.512583 v output73/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[26] (net)
                      0.029260    0.000004    8.512587 v wbs_dat_o[26] (out)
                                              8.512587   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.512587   data arrival time
---------------------------------------------------------------------------------------------
                                             10.237414   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276685    0.012690    4.914238 ^ _659_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.039150    0.375783    0.938942    5.853180 ^ _659_/X (sky130_fd_sc_hd__o211a_2)
                                                         _243_ (net)
                      0.375848    0.004904    5.858084 ^ _660_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.058100    0.437583    0.571586    6.429669 ^ _660_/X (sky130_fd_sc_hd__a211o_2)
                                                         _244_ (net)
                      0.438097    0.012313    6.441982 ^ _662_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.069072    0.343113    0.655340    7.097322 ^ _662_/X (sky130_fd_sc_hd__a221o_4)
                                                         _246_ (net)
                      0.344338    0.016793    7.114115 ^ _664_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.010636    0.193330    0.464080    7.578195 ^ _664_/X (sky130_fd_sc_hd__a221o_1)
                                                         _248_ (net)
                      0.193330    0.000585    7.578781 ^ _665_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.088053    0.433319    0.631206    8.209987 ^ _665_/X (sky130_fd_sc_hd__o211a_4)
                                                         net74 (net)
                      0.436713    0.030960    8.240947 ^ output74/A (sky130_fd_sc_hd__buf_1)
     1    0.000829    0.046016    0.244260    8.485207 ^ output74/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[27] (net)
                      0.046016    0.000011    8.485217 ^ wbs_dat_o[27] (out)
                                              8.485217   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.485217   data arrival time
---------------------------------------------------------------------------------------------
                                             10.264784   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.985091    0.081238    3.558090 v _666_/C (sky130_fd_sc_hd__or3_1)
     1    0.011753    0.236069    1.205228    4.763319 v _666_/X (sky130_fd_sc_hd__or3_1)
                                                         _249_ (net)
                      0.236069    0.000766    4.764085 v _667_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.031021    0.309529    0.511501    5.275586 v _667_/X (sky130_fd_sc_hd__o211a_1)
                                                         _250_ (net)
                      0.309584    0.004020    5.279606 v _668_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.039564    0.239762    0.785056    6.064662 v _668_/X (sky130_fd_sc_hd__a211o_2)
                                                         _251_ (net)
                      0.239964    0.006299    6.070961 v _670_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.053414    0.215650    0.872010    6.942972 v _670_/X (sky130_fd_sc_hd__a221o_4)
                                                         _253_ (net)
                      0.216450    0.011359    6.954330 v _672_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.011536    0.177324    0.692743    7.647073 v _672_/X (sky130_fd_sc_hd__a221o_1)
                                                         _255_ (net)
                      0.177324    0.000613    7.647686 v _673_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.111439    0.294084    0.483110    8.130795 v _673_/X (sky130_fd_sc_hd__o211a_4)
                                                         net75 (net)
                      0.307873    0.049497    8.180293 v output75/A (sky130_fd_sc_hd__buf_1)
     1    0.000918    0.035124    0.242004    8.422297 v output75/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[28] (net)
                      0.035124    0.000012    8.422309 v wbs_dat_o[28] (out)
                                              8.422309   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.422309   data arrival time
---------------------------------------------------------------------------------------------
                                             10.327692   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276637    0.010391    4.911939 ^ _615_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.044413    0.418855    0.971659    5.883598 ^ _615_/X (sky130_fd_sc_hd__o211a_2)
                                                         _204_ (net)
                      0.418942    0.005934    5.889532 ^ _616_/C1 (sky130_fd_sc_hd__a211o_4)
     1    0.064322    0.267792    0.423389    6.312921 ^ _616_/X (sky130_fd_sc_hd__a211o_4)
                                                         _205_ (net)
                      0.269902    0.019209    6.332130 ^ _618_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.063935    0.320603    0.571502    6.903632 ^ _618_/X (sky130_fd_sc_hd__a221o_4)
                                                         _207_ (net)
                      0.321726    0.015507    6.919138 ^ _620_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.017774    0.292874    0.532927    7.452065 ^ _620_/X (sky130_fd_sc_hd__a221o_1)
                                                         _209_ (net)
                      0.292875    0.001259    7.453324 ^ _621_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.084685    0.418490    0.665105    8.118430 ^ _621_/X (sky130_fd_sc_hd__o211a_4)
                                                         net69 (net)
                      0.420149    0.021349    8.139779 ^ output69/A (sky130_fd_sc_hd__buf_1)
     1    0.000407    0.039404    0.232961    8.372740 ^ output69/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[22] (net)
                      0.039404    0.000004    8.372744 ^ wbs_dat_o[22] (out)
                                              8.372744   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.372744   data arrival time
---------------------------------------------------------------------------------------------
                                             10.377257   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.985032    0.081017    3.557869 v _398_/C (sky130_fd_sc_hd__or3_1)
     1    0.019817    0.295216    1.283956    4.841825 v _398_/X (sky130_fd_sc_hd__or3_1)
                                                         _013_ (net)
                      0.295218    0.001526    4.843351 v _399_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.034731    0.200056    0.476494    5.319845 v _399_/X (sky130_fd_sc_hd__o211a_2)
                                                         _014_ (net)
                      0.200216    0.005140    5.324985 v _400_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.035570    0.223350    0.727693    6.052678 v _400_/X (sky130_fd_sc_hd__a211o_2)
                                                         _015_ (net)
                      0.223534    0.005851    6.058528 v _402_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.060838    0.235039    0.882858    6.941386 v _402_/X (sky130_fd_sc_hd__a221o_4)
                                                         _017_ (net)
                      0.236020    0.013080    6.954466 v _404_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.007128    0.133075    0.652701    7.607168 v _404_/X (sky130_fd_sc_hd__a221o_1)
                                                         _019_ (net)
                      0.133082    0.000252    7.607420 v _406_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.081994    0.248584    0.425751    8.033171 v _406_/X (sky130_fd_sc_hd__o211a_4)
                                                         net76 (net)
                      0.255052    0.031147    8.064318 v output76/A (sky130_fd_sc_hd__buf_1)
     1    0.000461    0.029257    0.218683    8.283000 v output76/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[29] (net)
                      0.029257    0.000005    8.283006 v wbs_dat_o[29] (out)
                                              8.283006   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.283006   data arrival time
---------------------------------------------------------------------------------------------
                                             10.466995   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.985072    0.081165    3.558017 v _407_/C (sky130_fd_sc_hd__or3_1)
     1    0.014738    0.254896    1.239388    4.797405 v _407_/X (sky130_fd_sc_hd__or3_1)
                                                         _021_ (net)
                      0.254896    0.001057    4.798463 v _408_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.029792    0.180383    0.441429    5.239892 v _408_/X (sky130_fd_sc_hd__o211a_2)
                                                         _022_ (net)
                      0.180458    0.003526    5.243418 v _409_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.034785    0.220089    0.717548    5.960966 v _409_/X (sky130_fd_sc_hd__a211o_2)
                                                         _023_ (net)
                      0.220275    0.005842    5.966808 v _411_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.058946    0.230312    0.876697    6.843505 v _411_/X (sky130_fd_sc_hd__a221o_4)
                                                         _025_ (net)
                      0.231339    0.013232    6.856737 v _413_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.013798    0.190224    0.719800    7.576537 v _413_/X (sky130_fd_sc_hd__a221o_1)
                                                         _027_ (net)
                      0.190225    0.000958    7.577495 v _414_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.076165    0.230800    0.450626    8.028122 v _414_/X (sky130_fd_sc_hd__o211a_4)
                                                         net78 (net)
                      0.233688    0.021688    8.049809 v output78/A (sky130_fd_sc_hd__buf_1)
     1    0.000368    0.027774    0.210421    8.260230 v output78/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[30] (net)
                      0.027774    0.000004    8.260234 v wbs_dat_o[30] (out)
                                              8.260234   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.260234   data arrival time
---------------------------------------------------------------------------------------------
                                             10.489768   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002694    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000059    0.000030    1.000030 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.081373    0.387923    0.438521    1.438551 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.389472    0.020091    1.458642 ^ _380_/B (sky130_fd_sc_hd__nand3_4)
    37    0.254089    1.680361    1.329708    2.788350 v _380_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _002_ (net)
                      1.681890    0.043299    2.831648 v _384_/C (sky130_fd_sc_hd__or3_4)
    33    0.262888    0.678145    1.798580    4.630228 v _384_/X (sky130_fd_sc_hd__or3_4)
                                                         _005_ (net)
                      0.691989    0.077841    4.708069 v _625_/B (sky130_fd_sc_hd__or2_2)
     1    0.045400    0.302269    1.126498    5.834567 v _625_/X (sky130_fd_sc_hd__or2_2)
                                                         _213_ (net)
                      0.302530    0.008083    5.842649 v _626_/B1 (sky130_fd_sc_hd__o311a_4)
     1    0.085992    0.297584    0.506408    6.349058 v _626_/X (sky130_fd_sc_hd__o311a_4)
                                                         _214_ (net)
                      0.300756    0.025685    6.374743 v _629_/A1 (sky130_fd_sc_hd__o211a_1)
     1    0.019957    0.214473    0.638113    7.012856 v _629_/X (sky130_fd_sc_hd__o211a_1)
                                                         _217_ (net)
                      0.214480    0.001543    7.014399 v _630_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.005160    0.107817    0.507010    7.521409 v _630_/X (sky130_fd_sc_hd__a211o_1)
                                                         _218_ (net)
                      0.107817    0.000120    7.521529 v _631_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.071236    0.219832    0.399250    7.920779 v _631_/X (sky130_fd_sc_hd__o211a_4)
                                                         net70 (net)
                      0.223673    0.022451    7.943230 v output70/A (sky130_fd_sc_hd__buf_1)
     1    0.000413    0.027991    0.207616    8.150846 v output70/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[23] (net)
                      0.027991    0.000004    8.150850 v wbs_dat_o[23] (out)
                                              8.150850   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.150850   data arrival time
---------------------------------------------------------------------------------------------
                                             10.599152   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.985122    0.081354    3.558206 v _415_/C (sky130_fd_sc_hd__or3_1)
     1    0.010785    0.224524    1.192294    4.750500 v _415_/X (sky130_fd_sc_hd__or3_1)
                                                         _028_ (net)
                      0.224524    0.000509    4.751009 v _416_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.032495    0.191345    0.435459    5.186468 v _416_/X (sky130_fd_sc_hd__o211a_2)
                                                         _029_ (net)
                      0.191444    0.004101    5.190569 v _417_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.029535    0.198777    0.701141    5.891710 v _417_/X (sky130_fd_sc_hd__a211o_2)
                                                         _030_ (net)
                      0.198880    0.004237    5.895948 v _419_/B1 (sky130_fd_sc_hd__a221o_4)
     1    0.056631    0.224326    0.862699    6.758646 v _419_/X (sky130_fd_sc_hd__a221o_4)
                                                         _032_ (net)
                      0.225282    0.012608    6.771255 v _421_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.008412    0.145435    0.662618    7.433872 v _421_/X (sky130_fd_sc_hd__a221o_1)
                                                         _034_ (net)
                      0.145435    0.000364    7.434237 v _422_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.089763    0.246076    0.442494    7.876730 v _422_/X (sky130_fd_sc_hd__o211a_4)
                                                         net79 (net)
                      0.255548    0.037345    7.914076 v output79/A (sky130_fd_sc_hd__buf_1)
     1    0.000428    0.028931    0.218448    8.132524 v output79/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[31] (net)
                      0.028931    0.000005    8.132529 v wbs_dat_o[31] (out)
                                              8.132529   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -8.132529   data arrival time
---------------------------------------------------------------------------------------------
                                             10.617472   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003528    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000093    0.000046    1.000046 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005034    0.122723    1.041020    2.041066 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.122723    0.000098    2.041164 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.138528    0.429901    0.465396    2.506559 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.430335    0.011321    2.517880 ^ _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.237034    1.087009    1.067824    3.585704 ^ _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.087042    0.005265    3.590969 ^ _391_/B (sky130_fd_sc_hd__or2_4)
    33    0.221849    1.028241    1.229947    4.820916 ^ _391_/X (sky130_fd_sc_hd__or2_4)
                                                         _010_ (net)
                      1.028935    0.022611    4.843527 ^ _392_/A (sky130_fd_sc_hd__inv_16)
    31    0.255657    0.316005    0.459524    5.303051 v _392_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[2] (net)
                      0.346855    0.078546    5.381597 v i_sram.sram2/EN (CF_SRAM_1024x32)
                                              5.381597   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -1.260182   19.733633   library setup time
                                             19.733633   data required time
---------------------------------------------------------------------------------------------
                                             19.733633   data required time
                                             -5.381597   data arrival time
---------------------------------------------------------------------------------------------
                                             14.352035   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002694    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000059    0.000030    1.000030 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.081373    0.387923    0.438521    1.438551 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.389472    0.020091    1.458642 ^ _380_/B (sky130_fd_sc_hd__nand3_4)
    37    0.254089    1.680361    1.329708    2.788350 v _380_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _002_ (net)
                      1.681890    0.043299    2.831648 v _384_/C (sky130_fd_sc_hd__or3_4)
    33    0.262888    0.678145    1.798580    4.630228 v _384_/X (sky130_fd_sc_hd__or3_4)
                                                         _005_ (net)
                      0.682708    0.046556    4.676784 v _385_/A (sky130_fd_sc_hd__inv_16)
    33    0.347370    0.509475    0.654068    5.330852 ^ _385_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[4] (net)
                      0.524097    0.068122    5.398974 ^ i_sram.sram4/EN (CF_SRAM_1024x32)
                                              5.398974   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -1.303643   19.755428   library setup time
                                             19.755428   data required time
---------------------------------------------------------------------------------------------
                                             19.755428   data required time
                                             -5.398974   data arrival time
---------------------------------------------------------------------------------------------
                                             14.356454   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002694    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000059    0.000030    1.000030 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.081373    0.387923    0.438521    1.438551 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.389443    0.019905    1.458456 ^ _379_/B (sky130_fd_sc_hd__and3_4)
    11    0.173312    0.803794    1.050276    2.508732 ^ _379_/X (sky130_fd_sc_hd__and3_4)
                                                         _001_ (net)
                      0.808854    0.052067    2.560798 ^ _423_/C (sky130_fd_sc_hd__and3_4)
     2    0.037804    0.227259    0.756061    3.316860 ^ _423_/X (sky130_fd_sc_hd__and3_4)
                                                         i_sram.sram_cs[7] (net)
                      0.227468    0.006208    3.323068 ^ hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.066194    0.991177    1.781820    5.104888 ^ hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.991196    0.005739    5.110627 ^ i_sram.sram7/EN (CF_SRAM_1024x32)
                                              5.110627   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -1.374269   19.656952   library setup time
                                             19.656952   data required time
---------------------------------------------------------------------------------------------
                                             19.656952   data required time
                                             -5.110627   data arrival time
---------------------------------------------------------------------------------------------
                                             14.546326   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212948    0.011100    2.522762 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.227896    0.974816    0.954090    3.476852 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.983968    0.076903    3.553755 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221011    1.276563    1.347792    4.901548 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      1.276600    0.008077    4.909625 ^ i_sram.sram6/EN (CF_SRAM_1024x32)
                                              4.909625   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -1.400715   19.625460   library setup time
                                             19.625460   data required time
---------------------------------------------------------------------------------------------
                                             19.625460   data required time
                                             -4.909625   data arrival time
---------------------------------------------------------------------------------------------
                                             14.715835   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003528    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000093    0.000046    1.000046 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005034    0.122723    1.041020    2.041066 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.122723    0.000098    2.041164 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.138528    0.429901    0.465396    2.506559 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.430338    0.011367    2.517926 ^ _381_/B (sky130_fd_sc_hd__and2b_4)
    11    0.136326    0.682420    0.891924    3.409851 ^ _381_/X (sky130_fd_sc_hd__and2b_4)
                                                         _003_ (net)
                      0.682499    0.006185    3.416036 ^ _393_/A (sky130_fd_sc_hd__nand2_8)
    33    0.235761    0.604829    0.676556    4.092592 v _393_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _011_ (net)
                      0.609584    0.043602    4.136194 v _394_/A (sky130_fd_sc_hd__inv_12)
    31    0.231170    0.415293    0.583206    4.719400 ^ _394_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[1] (net)
                      0.419033    0.031456    4.750856 ^ i_sram.sram1/EN (CF_SRAM_1024x32)
                                              4.750856   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -1.283685   19.746065   library setup time
                                             19.746065   data required time
---------------------------------------------------------------------------------------------
                                             19.746065   data required time
                                             -4.750856   data arrival time
---------------------------------------------------------------------------------------------
                                             14.995209   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.198090    0.138583    5.115333 ^ i_sram.sram7/BEN[0] (CF_SRAM_1024x32)
                                              5.115333   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.847565   20.183657   library setup time
                                             20.183657   data required time
---------------------------------------------------------------------------------------------
                                             20.183657   data required time
                                             -5.115333   data arrival time
---------------------------------------------------------------------------------------------
                                             15.068324   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.198006    0.138368    5.115118 ^ i_sram.sram7/BEN[1] (CF_SRAM_1024x32)
                                              5.115118   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.847553   20.183668   library setup time
                                             20.183668   data required time
---------------------------------------------------------------------------------------------
                                             20.183668   data required time
                                             -5.115118   data arrival time
---------------------------------------------------------------------------------------------
                                             15.068551   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003528    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000093    0.000046    1.000046 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005034    0.122723    1.041020    2.041066 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.122723    0.000098    2.041164 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.138528    0.429901    0.465396    2.506559 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.430338    0.011367    2.517926 ^ _381_/B (sky130_fd_sc_hd__and2b_4)
    11    0.136326    0.682420    0.891924    3.409851 ^ _381_/X (sky130_fd_sc_hd__and2b_4)
                                                         _003_ (net)
                      0.682937    0.015591    3.425441 ^ _382_/B (sky130_fd_sc_hd__nand2_8)
    33    0.227350    0.608271    0.629249    4.054690 v _382_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _004_ (net)
                      0.610833    0.032656    4.087346 v _383_/A (sky130_fd_sc_hd__inv_12)
    24    0.227397    0.409507    0.578655    4.666001 ^ _383_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[5] (net)
                      0.413825    0.033527    4.699528 ^ i_sram.sram5/EN (CF_SRAM_1024x32)
                                              4.699528   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -1.282636   19.768133   library setup time
                                             19.768133   data required time
---------------------------------------------------------------------------------------------
                                             19.768133   data required time
                                             -4.699528   data arrival time
---------------------------------------------------------------------------------------------
                                             15.068604   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.197845    0.137954    5.114704 ^ i_sram.sram7/BEN[2] (CF_SRAM_1024x32)
                                              5.114704   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.847531   20.183689   library setup time
                                             20.183689   data required time
---------------------------------------------------------------------------------------------
                                             20.183689   data required time
                                             -5.114704   data arrival time
---------------------------------------------------------------------------------------------
                                             15.068987   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.197610    0.137351    5.114100 ^ i_sram.sram7/BEN[3] (CF_SRAM_1024x32)
                                              5.114100   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.847499   20.183723   library setup time
                                             20.183723   data required time
---------------------------------------------------------------------------------------------
                                             20.183723   data required time
                                             -5.114100   data arrival time
---------------------------------------------------------------------------------------------
                                             15.069624   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.197294    0.136534    5.113284 ^ i_sram.sram7/BEN[4] (CF_SRAM_1024x32)
                                              5.113284   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.847455   20.183765   library setup time
                                             20.183765   data required time
---------------------------------------------------------------------------------------------
                                             20.183765   data required time
                                             -5.113284   data arrival time
---------------------------------------------------------------------------------------------
                                             15.070482   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.196902    0.135513    5.112262 ^ i_sram.sram7/BEN[5] (CF_SRAM_1024x32)
                                              5.112262   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.847401   20.183821   library setup time
                                             20.183821   data required time
---------------------------------------------------------------------------------------------
                                             20.183821   data required time
                                             -5.112262   data arrival time
---------------------------------------------------------------------------------------------
                                             15.071559   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.194850    0.130028    5.106777 ^ i_sram.sram6/BEN[0] (CF_SRAM_1024x32)
                                              5.106777   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.847075   20.179100   library setup time
                                             20.179100   data required time
---------------------------------------------------------------------------------------------
                                             20.179100   data required time
                                             -5.106777   data arrival time
---------------------------------------------------------------------------------------------
                                             15.072323   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.194776    0.129826    5.106576 ^ i_sram.sram6/BEN[1] (CF_SRAM_1024x32)
                                              5.106576   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.847065   20.179110   library setup time
                                             20.179110   data required time
---------------------------------------------------------------------------------------------
                                             20.179110   data required time
                                             -5.106576   data arrival time
---------------------------------------------------------------------------------------------
                                             15.072534   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.196435    0.134285    5.111035 ^ i_sram.sram7/BEN[6] (CF_SRAM_1024x32)
                                              5.111035   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.847337   20.183886   library setup time
                                             20.183886   data required time
---------------------------------------------------------------------------------------------
                                             20.183886   data required time
                                             -5.111035   data arrival time
---------------------------------------------------------------------------------------------
                                             15.072850   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.194632    0.129429    5.106179 ^ i_sram.sram6/BEN[2] (CF_SRAM_1024x32)
                                              5.106179   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.847045   20.179131   library setup time
                                             20.179131   data required time
---------------------------------------------------------------------------------------------
                                             20.179131   data required time
                                             -5.106179   data arrival time
---------------------------------------------------------------------------------------------
                                             15.072951   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.194415    0.128833    5.105583 ^ i_sram.sram6/BEN[3] (CF_SRAM_1024x32)
                                              5.105583   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.847015   20.179161   library setup time
                                             20.179161   data required time
---------------------------------------------------------------------------------------------
                                             20.179161   data required time
                                             -5.105583   data arrival time
---------------------------------------------------------------------------------------------
                                             15.073579   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.196005    0.133144    5.109893 ^ i_sram.sram7/BEN[7] (CF_SRAM_1024x32)
                                              5.109893   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.847278   20.183945   library setup time
                                             20.183945   data required time
---------------------------------------------------------------------------------------------
                                             20.183945   data required time
                                             -5.109893   data arrival time
---------------------------------------------------------------------------------------------
                                             15.074051   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.194127    0.128035    5.104785 ^ i_sram.sram6/BEN[4] (CF_SRAM_1024x32)
                                              5.104785   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.846976   20.179199   library setup time
                                             20.179199   data required time
---------------------------------------------------------------------------------------------
                                             20.179199   data required time
                                             -5.104785   data arrival time
---------------------------------------------------------------------------------------------
                                             15.074413   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.193770    0.127037    5.103787 ^ i_sram.sram6/BEN[5] (CF_SRAM_1024x32)
                                              5.103787   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.846927   20.179249   library setup time
                                             20.179249   data required time
---------------------------------------------------------------------------------------------
                                             20.179249   data required time
                                             -5.103787   data arrival time
---------------------------------------------------------------------------------------------
                                             15.075461   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.193344    0.125838    5.102587 ^ i_sram.sram6/BEN[6] (CF_SRAM_1024x32)
                                              5.102587   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.846868   20.179308   library setup time
                                             20.179308   data required time
---------------------------------------------------------------------------------------------
                                             20.179308   data required time
                                             -5.102587   data arrival time
---------------------------------------------------------------------------------------------
                                             15.076721   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.192610    0.123741    5.100491 ^ i_sram.sram6/BEN[7] (CF_SRAM_1024x32)
                                              5.100491   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.846767   20.179409   library setup time
                                             20.179409   data required time
---------------------------------------------------------------------------------------------
                                             20.179409   data required time
                                             -5.100491   data arrival time
---------------------------------------------------------------------------------------------
                                             15.078918   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.172649    0.156150    5.085387 ^ i_sram.sram7/BEN[8] (CF_SRAM_1024x32)
                                              5.085387   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.844059   20.187162   library setup time
                                             20.187162   data required time
---------------------------------------------------------------------------------------------
                                             20.187162   data required time
                                             -5.085387   data arrival time
---------------------------------------------------------------------------------------------
                                             15.101776   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.172554    0.155943    5.085180 ^ i_sram.sram7/BEN[9] (CF_SRAM_1024x32)
                                              5.085180   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.844046   20.187176   library setup time
                                             20.187176   data required time
---------------------------------------------------------------------------------------------
                                             20.187176   data required time
                                             -5.085180   data arrival time
---------------------------------------------------------------------------------------------
                                             15.101995   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.172381    0.155568    5.084805 ^ i_sram.sram7/BEN[10] (CF_SRAM_1024x32)
                                              5.084805   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.844022   20.187201   library setup time
                                             20.187201   data required time
---------------------------------------------------------------------------------------------
                                             20.187201   data required time
                                             -5.084805   data arrival time
---------------------------------------------------------------------------------------------
                                             15.102394   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.172144    0.155051    5.084288 ^ i_sram.sram7/BEN[11] (CF_SRAM_1024x32)
                                              5.084288   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.843989   20.187231   library setup time
                                             20.187231   data required time
---------------------------------------------------------------------------------------------
                                             20.187231   data required time
                                             -5.084288   data arrival time
---------------------------------------------------------------------------------------------
                                             15.102943   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.171807    0.154315    5.083552 ^ i_sram.sram7/BEN[12] (CF_SRAM_1024x32)
                                              5.083552   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.843943   20.187279   library setup time
                                             20.187279   data required time
---------------------------------------------------------------------------------------------
                                             20.187279   data required time
                                             -5.083552   data arrival time
---------------------------------------------------------------------------------------------
                                             15.103726   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.171223    0.153028    5.082265 ^ i_sram.sram7/BEN[13] (CF_SRAM_1024x32)
                                              5.082265   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.843863   20.187361   library setup time
                                             20.187361   data required time
---------------------------------------------------------------------------------------------
                                             20.187361   data required time
                                             -5.082265   data arrival time
---------------------------------------------------------------------------------------------
                                             15.105095   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.170708    0.151883    5.081120 ^ i_sram.sram7/BEN[14] (CF_SRAM_1024x32)
                                              5.081120   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.843792   20.187431   library setup time
                                             20.187431   data required time
---------------------------------------------------------------------------------------------
                                             20.187431   data required time
                                             -5.081120   data arrival time
---------------------------------------------------------------------------------------------
                                             15.106311   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.168103    0.145950    5.075187 ^ i_sram.sram6/BEN[8] (CF_SRAM_1024x32)
                                              5.075187   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.843390   20.182785   library setup time
                                             20.182785   data required time
---------------------------------------------------------------------------------------------
                                             20.182785   data required time
                                             -5.075187   data arrival time
---------------------------------------------------------------------------------------------
                                             15.107599   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.168017    0.145751    5.074988 ^ i_sram.sram6/BEN[9] (CF_SRAM_1024x32)
                                              5.074988   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.843378   20.182798   library setup time
                                             20.182798   data required time
---------------------------------------------------------------------------------------------
                                             20.182798   data required time
                                             -5.074988   data arrival time
---------------------------------------------------------------------------------------------
                                             15.107811   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.170064    0.150438    5.079676 ^ i_sram.sram7/BEN[15] (CF_SRAM_1024x32)
                                              5.079676   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.843703   20.187519   library setup time
                                             20.187519   data required time
---------------------------------------------------------------------------------------------
                                             20.187519   data required time
                                             -5.079676   data arrival time
---------------------------------------------------------------------------------------------
                                             15.107844   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.167849    0.145358    5.074595 ^ i_sram.sram6/BEN[10] (CF_SRAM_1024x32)
                                              5.074595   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.843355   20.182821   library setup time
                                             20.182821   data required time
---------------------------------------------------------------------------------------------
                                             20.182821   data required time
                                             -5.074595   data arrival time
---------------------------------------------------------------------------------------------
                                             15.108226   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.167596    0.144767    5.074004 ^ i_sram.sram6/BEN[11] (CF_SRAM_1024x32)
                                              5.074004   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.843320   20.182856   library setup time
                                             20.182856   data required time
---------------------------------------------------------------------------------------------
                                             20.182856   data required time
                                             -5.074004   data arrival time
---------------------------------------------------------------------------------------------
                                             15.108851   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.167073    0.143533    5.072770 ^ i_sram.sram6/BEN[12] (CF_SRAM_1024x32)
                                              5.072770   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.843248   20.182928   library setup time
                                             20.182928   data required time
---------------------------------------------------------------------------------------------
                                             20.182928   data required time
                                             -5.072770   data arrival time
---------------------------------------------------------------------------------------------
                                             15.110157   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.166337    0.141781    5.071018 ^ i_sram.sram6/BEN[13] (CF_SRAM_1024x32)
                                              5.071018   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.843146   20.183029   library setup time
                                             20.183029   data required time
---------------------------------------------------------------------------------------------
                                             20.183029   data required time
                                             -5.071018   data arrival time
---------------------------------------------------------------------------------------------
                                             15.112012   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.165826    0.140549    5.069786 ^ i_sram.sram6/BEN[14] (CF_SRAM_1024x32)
                                              5.069786   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.843076   20.183098   library setup time
                                             20.183098   data required time
---------------------------------------------------------------------------------------------
                                             20.183098   data required time
                                             -5.069786   data arrival time
---------------------------------------------------------------------------------------------
                                             15.113312   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.165194    0.139011    5.068248 ^ i_sram.sram6/BEN[15] (CF_SRAM_1024x32)
                                              5.068248   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.842989   20.183187   library setup time
                                             20.183187   data required time
---------------------------------------------------------------------------------------------
                                             20.183187   data required time
                                             -5.068248   data arrival time
---------------------------------------------------------------------------------------------
                                             15.114939   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.187052    0.106380    5.083130 ^ i_sram.sram5/BEN[0] (CF_SRAM_1024x32)
                                              5.083130   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.847920   20.202848   library setup time
                                             20.202848   data required time
---------------------------------------------------------------------------------------------
                                             20.202848   data required time
                                             -5.083130   data arrival time
---------------------------------------------------------------------------------------------
                                             15.119718   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.186991    0.106172    5.082922 ^ i_sram.sram5/BEN[1] (CF_SRAM_1024x32)
                                              5.082922   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.847912   20.202856   library setup time
                                             20.202856   data required time
---------------------------------------------------------------------------------------------
                                             20.202856   data required time
                                             -5.082922   data arrival time
---------------------------------------------------------------------------------------------
                                             15.119934   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.186895    0.105844    5.082594 ^ i_sram.sram5/BEN[2] (CF_SRAM_1024x32)
                                              5.082594   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.847898   20.202871   library setup time
                                             20.202871   data required time
---------------------------------------------------------------------------------------------
                                             20.202871   data required time
                                             -5.082594   data arrival time
---------------------------------------------------------------------------------------------
                                             15.120277   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.186718    0.105236    5.081985 ^ i_sram.sram5/BEN[3] (CF_SRAM_1024x32)
                                              5.081985   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.847874   20.202894   library setup time
                                             20.202894   data required time
---------------------------------------------------------------------------------------------
                                             20.202894   data required time
                                             -5.081985   data arrival time
---------------------------------------------------------------------------------------------
                                             15.120908   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.186403    0.104142    5.080892 ^ i_sram.sram5/BEN[4] (CF_SRAM_1024x32)
                                              5.080892   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.847831   20.202938   library setup time
                                             20.202938   data required time
---------------------------------------------------------------------------------------------
                                             20.202938   data required time
                                             -5.080892   data arrival time
---------------------------------------------------------------------------------------------
                                             15.122046   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.186111    0.103114    5.079864 ^ i_sram.sram5/BEN[5] (CF_SRAM_1024x32)
                                              5.079864   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.847790   20.202980   library setup time
                                             20.202980   data required time
---------------------------------------------------------------------------------------------
                                             20.202980   data required time
                                             -5.079864   data arrival time
---------------------------------------------------------------------------------------------
                                             15.123116   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.185763    0.101879    5.078629 ^ i_sram.sram5/BEN[6] (CF_SRAM_1024x32)
                                              5.078629   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.847742   20.203026   library setup time
                                             20.203026   data required time
---------------------------------------------------------------------------------------------
                                             20.203026   data required time
                                             -5.078629   data arrival time
---------------------------------------------------------------------------------------------
                                             15.124396   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.185377    0.100487    5.077237 ^ i_sram.sram5/BEN[7] (CF_SRAM_1024x32)
                                              5.077237   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.847689   20.203079   library setup time
                                             20.203079   data required time
---------------------------------------------------------------------------------------------
                                             20.203079   data required time
                                             -5.077237   data arrival time
---------------------------------------------------------------------------------------------
                                             15.125842   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003410    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000089    0.000045    1.000044 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004655    0.127711    1.125884    2.125929 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.127711    0.000090    2.126019 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.137201    0.211957    0.385643    2.511662 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.212490    0.007790    2.519452 v _395_/A (sky130_fd_sc_hd__or3_4)
    33    0.284904    0.712118    1.389940    3.909392 v _395_/X (sky130_fd_sc_hd__or3_4)
                                                         _012_ (net)
                      0.716903    0.046991    3.956383 v _396_/A (sky130_fd_sc_hd__inv_16)
    33    0.281865    0.432403    0.616653    4.573035 ^ _396_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[0] (net)
                      0.441067    0.048486    4.621521 ^ i_sram.sram0/EN (CF_SRAM_1024x32)
                                              4.621521   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -1.288125   19.752174   library setup time
                                             19.752174   data required time
---------------------------------------------------------------------------------------------
                                             19.752174   data required time
                                             -4.621521   data arrival time
---------------------------------------------------------------------------------------------
                                             15.130652   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.175938    0.054021    5.030771 ^ i_sram.sram1/BEN[0] (CF_SRAM_1024x32)
                                              5.030771   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.845940   20.183809   library setup time
                                             20.183809   data required time
---------------------------------------------------------------------------------------------
                                             20.183809   data required time
                                             -5.030771   data arrival time
---------------------------------------------------------------------------------------------
                                             15.153038   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.158203    0.120566    5.049803 ^ i_sram.sram5/BEN[8] (CF_SRAM_1024x32)
                                              5.049803   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.843945   20.206823   library setup time
                                             20.206823   data required time
---------------------------------------------------------------------------------------------
                                             20.206823   data required time
                                             -5.049803   data arrival time
---------------------------------------------------------------------------------------------
                                             15.157021   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.158141    0.120387    5.049624 ^ i_sram.sram5/BEN[9] (CF_SRAM_1024x32)
                                              5.049624   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.843936   20.206833   library setup time
                                             20.206833   data required time
---------------------------------------------------------------------------------------------
                                             20.206833   data required time
                                             -5.049624   data arrival time
---------------------------------------------------------------------------------------------
                                             15.157209   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.158000    0.119983    5.049220 ^ i_sram.sram5/BEN[10] (CF_SRAM_1024x32)
                                              5.049220   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.843917   20.206852   library setup time
                                             20.206852   data required time
---------------------------------------------------------------------------------------------
                                             20.206852   data required time
                                             -5.049220   data arrival time
---------------------------------------------------------------------------------------------
                                             15.157632   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.157795    0.119392    5.048629 ^ i_sram.sram5/BEN[11] (CF_SRAM_1024x32)
                                              5.048629   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.843888   20.206881   library setup time
                                             20.206881   data required time
---------------------------------------------------------------------------------------------
                                             20.206881   data required time
                                             -5.048629   data arrival time
---------------------------------------------------------------------------------------------
                                             15.158250   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.157537    0.118643    5.047880 ^ i_sram.sram5/BEN[12] (CF_SRAM_1024x32)
                                              5.047880   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.843853   20.206915   library setup time
                                             20.206915   data required time
---------------------------------------------------------------------------------------------
                                             20.206915   data required time
                                             -5.047880   data arrival time
---------------------------------------------------------------------------------------------
                                             15.159036   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.157091    0.117335    5.046572 ^ i_sram.sram5/BEN[13] (CF_SRAM_1024x32)
                                              5.046572   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.843791   20.206978   library setup time
                                             20.206978   data required time
---------------------------------------------------------------------------------------------
                                             20.206978   data required time
                                             -5.046572   data arrival time
---------------------------------------------------------------------------------------------
                                             15.160407   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.175023    0.046591    5.023341 ^ i_sram.sram1/BEN[1] (CF_SRAM_1024x32)
                                              5.023341   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.845814   20.183935   library setup time
                                             20.183935   data required time
---------------------------------------------------------------------------------------------
                                             20.183935   data required time
                                             -5.023341   data arrival time
---------------------------------------------------------------------------------------------
                                             15.160595   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.156680    0.116115    5.045352 ^ i_sram.sram5/BEN[14] (CF_SRAM_1024x32)
                                              5.045352   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.843735   20.207035   library setup time
                                             20.207035   data required time
---------------------------------------------------------------------------------------------
                                             20.207035   data required time
                                             -5.045352   data arrival time
---------------------------------------------------------------------------------------------
                                             15.161682   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.156167    0.114572    5.043809 ^ i_sram.sram5/BEN[15] (CF_SRAM_1024x32)
                                              5.043809   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.843664   20.207104   library setup time
                                             20.207104   data required time
---------------------------------------------------------------------------------------------
                                             20.207104   data required time
                                             -5.043809   data arrival time
---------------------------------------------------------------------------------------------
                                             15.163295   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.174300    0.039618    5.016368 ^ i_sram.sram1/BEN[2] (CF_SRAM_1024x32)
                                              5.016368   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.845715   20.184034   library setup time
                                             20.184034   data required time
---------------------------------------------------------------------------------------------
                                             20.184034   data required time
                                             -5.016368   data arrival time
---------------------------------------------------------------------------------------------
                                             15.167666   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.173758    0.033340    5.010089 ^ i_sram.sram1/BEN[3] (CF_SRAM_1024x32)
                                              5.010089   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.845640   20.184109   library setup time
                                             20.184109   data required time
---------------------------------------------------------------------------------------------
                                             20.184109   data required time
                                             -5.010089   data arrival time
---------------------------------------------------------------------------------------------
                                             15.174021   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.851642    0.064112    3.738518 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    1.172484    1.238231    4.976750 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      1.173246    0.025929    5.002679 ^ i_sram.sram1/BEN[4] (CF_SRAM_1024x32)
                                              5.002679   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.845569   20.184179   library setup time
                                             20.184179   data required time
---------------------------------------------------------------------------------------------
                                             20.184179   data required time
                                             -5.002679   data arrival time
---------------------------------------------------------------------------------------------
                                             15.181501   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.143809    0.064822    4.994060 ^ i_sram.sram1/BEN[8] (CF_SRAM_1024x32)
                                              4.994060   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.841513   20.188236   library setup time
                                             20.188236   data required time
---------------------------------------------------------------------------------------------
                                             20.188236   data required time
                                             -4.994060   data arrival time
---------------------------------------------------------------------------------------------
                                             15.194175   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.142781    0.058334    4.987571 ^ i_sram.sram1/BEN[9] (CF_SRAM_1024x32)
                                              4.987571   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.841371   20.188377   library setup time
                                             20.188377   data required time
---------------------------------------------------------------------------------------------
                                             20.188377   data required time
                                             -4.987571   data arrival time
---------------------------------------------------------------------------------------------
                                             15.200807   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.141686    0.050338    4.979576 ^ i_sram.sram1/BEN[10] (CF_SRAM_1024x32)
                                              4.979576   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.841220   20.188528   library setup time
                                             20.188528   data required time
---------------------------------------------------------------------------------------------
                                             20.188528   data required time
                                             -4.979576   data arrival time
---------------------------------------------------------------------------------------------
                                             15.208953   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.140556    0.040175    4.969412 ^ i_sram.sram1/BEN[11] (CF_SRAM_1024x32)
                                              4.969412   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.841065   20.188684   library setup time
                                             20.188684   data required time
---------------------------------------------------------------------------------------------
                                             20.188684   data required time
                                             -4.969412   data arrival time
---------------------------------------------------------------------------------------------
                                             15.219274   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838679    0.075554    3.731845 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    1.138659    1.197392    4.929237 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      1.139247    0.022677    4.951914 ^ i_sram.sram1/BEN[12] (CF_SRAM_1024x32)
                                              4.951914   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.840884   20.188864   library setup time
                                             20.188864   data required time
---------------------------------------------------------------------------------------------
                                             20.188864   data required time
                                             -4.951914   data arrival time
---------------------------------------------------------------------------------------------
                                             15.236950   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003528    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000093    0.000046    1.000046 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005034    0.122723    1.041020    2.041066 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.122723    0.000098    2.041164 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.138528    0.429901    0.465396    2.506559 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.430109    0.007899    2.514459 ^ _388_/A (sky130_fd_sc_hd__nand3_4)
     7    0.096653    0.667057    0.673640    3.188098 v _388_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _008_ (net)
                      0.667470    0.013820    3.201918 v _389_/A (sky130_fd_sc_hd__inv_16)
    33    0.352000    0.515016    0.645575    3.847493 ^ _389_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[3] (net)
                      0.523609    0.052829    3.900322 ^ i_sram.sram3/EN (CF_SRAM_1024x32)
                                              3.900322   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -1.303570   19.694815   library setup time
                                             19.694815   data required time
---------------------------------------------------------------------------------------------
                                             19.694815   data required time
                                             -3.900322   data arrival time
---------------------------------------------------------------------------------------------
                                             15.794494   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.005096    0.057975    4.329422 ^ i_sram.sram7/BEN[23] (CF_SRAM_1024x32)
                                              4.329422   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.820970   20.210253   library setup time
                                             20.210253   data required time
---------------------------------------------------------------------------------------------
                                             20.210253   data required time
                                             -4.329422   data arrival time
---------------------------------------------------------------------------------------------
                                             15.880830   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.005057    0.057754    4.329201 ^ i_sram.sram7/BEN[22] (CF_SRAM_1024x32)
                                              4.329201   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.820965   20.210257   library setup time
                                             20.210257   data required time
---------------------------------------------------------------------------------------------
                                             20.210257   data required time
                                             -4.329201   data arrival time
---------------------------------------------------------------------------------------------
                                             15.881057   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.004978    0.057315    4.328763 ^ i_sram.sram7/BEN[21] (CF_SRAM_1024x32)
                                              4.328763   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.820954   20.210268   library setup time
                                             20.210268   data required time
---------------------------------------------------------------------------------------------
                                             20.210268   data required time
                                             -4.328763   data arrival time
---------------------------------------------------------------------------------------------
                                             15.881505   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.004866    0.056685    4.328133 ^ i_sram.sram7/BEN[20] (CF_SRAM_1024x32)
                                              4.328133   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.820939   20.210283   library setup time
                                             20.210283   data required time
---------------------------------------------------------------------------------------------
                                             20.210283   data required time
                                             -4.328133   data arrival time
---------------------------------------------------------------------------------------------
                                             15.882152   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.004719    0.055846    4.327293 ^ i_sram.sram7/BEN[19] (CF_SRAM_1024x32)
                                              4.327293   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.820918   20.210304   library setup time
                                             20.210304   data required time
---------------------------------------------------------------------------------------------
                                             20.210304   data required time
                                             -4.327293   data arrival time
---------------------------------------------------------------------------------------------
                                             15.883011   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.004538    0.054796    4.326243 ^ i_sram.sram7/BEN[18] (CF_SRAM_1024x32)
                                              4.326243   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.820893   20.210329   library setup time
                                             20.210329   data required time
---------------------------------------------------------------------------------------------
                                             20.210329   data required time
                                             -4.326243   data arrival time
---------------------------------------------------------------------------------------------
                                             15.884086   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.004184    0.052673    4.324121 ^ i_sram.sram7/BEN[17] (CF_SRAM_1024x32)
                                              4.324121   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.820845   20.210379   library setup time
                                             20.210379   data required time
---------------------------------------------------------------------------------------------
                                             20.210379   data required time
                                             -4.324121   data arrival time
---------------------------------------------------------------------------------------------
                                             15.886258   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.003920    0.051023    4.322470 ^ i_sram.sram7/BEN[16] (CF_SRAM_1024x32)
                                              4.322470   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.820808   20.210413   library setup time
                                             20.210413   data required time
---------------------------------------------------------------------------------------------
                                             20.210413   data required time
                                             -4.322470   data arrival time
---------------------------------------------------------------------------------------------
                                             15.887944   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.003124    0.045660    4.317107 ^ i_sram.sram6/BEN[23] (CF_SRAM_1024x32)
                                              4.317107   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.820656   20.205519   library setup time
                                             20.205519   data required time
---------------------------------------------------------------------------------------------
                                             20.205519   data required time
                                             -4.317107   data arrival time
---------------------------------------------------------------------------------------------
                                             15.888412   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.003095    0.045449    4.316896 ^ i_sram.sram6/BEN[22] (CF_SRAM_1024x32)
                                              4.316896   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.820652   20.205523   library setup time
                                             20.205523   data required time
---------------------------------------------------------------------------------------------
                                             20.205523   data required time
                                             -4.316896   data arrival time
---------------------------------------------------------------------------------------------
                                             15.888628   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.003039    0.045044    4.316491 ^ i_sram.sram6/BEN[21] (CF_SRAM_1024x32)
                                              4.316491   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.820644   20.205532   library setup time
                                             20.205532   data required time
---------------------------------------------------------------------------------------------
                                             20.205532   data required time
                                             -4.316491   data arrival time
---------------------------------------------------------------------------------------------
                                             15.889042   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.002954    0.044420    4.315868 ^ i_sram.sram6/BEN[20] (CF_SRAM_1024x32)
                                              4.315868   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.820632   20.205544   library setup time
                                             20.205544   data required time
---------------------------------------------------------------------------------------------
                                             20.205544   data required time
                                             -4.315868   data arrival time
---------------------------------------------------------------------------------------------
                                             15.889676   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.002852    0.043656    4.315104 ^ i_sram.sram6/BEN[19] (CF_SRAM_1024x32)
                                              4.315104   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.820618   20.205557   library setup time
                                             20.205557   data required time
---------------------------------------------------------------------------------------------
                                             20.205557   data required time
                                             -4.315104   data arrival time
---------------------------------------------------------------------------------------------
                                             15.890454   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.002602    0.041727    4.313174 ^ i_sram.sram6/BEN[18] (CF_SRAM_1024x32)
                                              4.313174   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.820584   20.205591   library setup time
                                             20.205591   data required time
---------------------------------------------------------------------------------------------
                                             20.205591   data required time
                                             -4.313174   data arrival time
---------------------------------------------------------------------------------------------
                                             15.892417   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.002383    0.039944    4.311391 ^ i_sram.sram6/BEN[17] (CF_SRAM_1024x32)
                                              4.311391   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.820553   20.205622   library setup time
                                             20.205622   data required time
---------------------------------------------------------------------------------------------
                                             20.205622   data required time
                                             -4.311391   data arrival time
---------------------------------------------------------------------------------------------
                                             15.894232   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.001935    0.036011    4.307458 ^ i_sram.sram6/BEN[16] (CF_SRAM_1024x32)
                                              4.307458   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.820492   20.205683   library setup time
                                             20.205683   data required time
---------------------------------------------------------------------------------------------
                                             20.205683   data required time
                                             -4.307458   data arrival time
---------------------------------------------------------------------------------------------
                                             15.898224   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.977763    0.053384    4.316183 ^ i_sram.sram7/BEN[31] (CF_SRAM_1024x32)
                                              4.316183   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.815500   20.215721   library setup time
                                             20.215721   data required time
---------------------------------------------------------------------------------------------
                                             20.215721   data required time
                                             -4.316183   data arrival time
---------------------------------------------------------------------------------------------
                                             15.899538   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.977737    0.053229    4.316029 ^ i_sram.sram7/BEN[30] (CF_SRAM_1024x32)
                                              4.316029   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.815495   20.215727   library setup time
                                             20.215727   data required time
---------------------------------------------------------------------------------------------
                                             20.215727   data required time
                                             -4.316029   data arrival time
---------------------------------------------------------------------------------------------
                                             15.899698   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.977669    0.052829    4.315629 ^ i_sram.sram7/BEN[29] (CF_SRAM_1024x32)
                                              4.315629   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.815480   20.215740   library setup time
                                             20.215740   data required time
---------------------------------------------------------------------------------------------
                                             20.215740   data required time
                                             -4.315629   data arrival time
---------------------------------------------------------------------------------------------
                                             15.900112   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.977568    0.052224    4.315023 ^ i_sram.sram7/BEN[28] (CF_SRAM_1024x32)
                                              4.315023   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.815459   20.215763   library setup time
                                             20.215763   data required time
---------------------------------------------------------------------------------------------
                                             20.215763   data required time
                                             -4.315023   data arrival time
---------------------------------------------------------------------------------------------
                                             15.900741   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.977439    0.051445    4.314244 ^ i_sram.sram7/BEN[27] (CF_SRAM_1024x32)
                                              4.314244   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.815431   20.215790   library setup time
                                             20.215790   data required time
---------------------------------------------------------------------------------------------
                                             20.215790   data required time
                                             -4.314244   data arrival time
---------------------------------------------------------------------------------------------
                                             15.901546   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.977255    0.050307    4.313107 ^ i_sram.sram7/BEN[26] (CF_SRAM_1024x32)
                                              4.313107   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.815392   20.215830   library setup time
                                             20.215830   data required time
---------------------------------------------------------------------------------------------
                                             20.215830   data required time
                                             -4.313107   data arrival time
---------------------------------------------------------------------------------------------
                                             15.902723   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.977078    0.049186    4.311985 ^ i_sram.sram7/BEN[24] (CF_SRAM_1024x32)
                                              4.311985   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.815354   20.215868   library setup time
                                             20.215868   data required time
---------------------------------------------------------------------------------------------
                                             20.215868   data required time
                                             -4.311985   data arrival time
---------------------------------------------------------------------------------------------
                                             15.903883   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.977041    0.048950    4.311749 ^ i_sram.sram7/BEN[25] (CF_SRAM_1024x32)
                                              4.311749   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.815346   20.215876   library setup time
                                             20.215876   data required time
---------------------------------------------------------------------------------------------
                                             20.215876   data required time
                                             -4.311749   data arrival time
---------------------------------------------------------------------------------------------
                                             15.904126   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.975888    0.040770    4.303569 ^ i_sram.sram6/BEN[31] (CF_SRAM_1024x32)
                                              4.303569   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.815055   20.211121   library setup time
                                             20.211121   data required time
---------------------------------------------------------------------------------------------
                                             20.211121   data required time
                                             -4.303569   data arrival time
---------------------------------------------------------------------------------------------
                                             15.907551   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.975862    0.040566    4.303365 ^ i_sram.sram6/BEN[30] (CF_SRAM_1024x32)
                                              4.303365   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.815050   20.211126   library setup time
                                             20.211126   data required time
---------------------------------------------------------------------------------------------
                                             20.211126   data required time
                                             -4.303365   data arrival time
---------------------------------------------------------------------------------------------
                                             15.907761   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.975812    0.040164    4.302963 ^ i_sram.sram6/BEN[29] (CF_SRAM_1024x32)
                                              4.302963   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.815039   20.211136   library setup time
                                             20.211136   data required time
---------------------------------------------------------------------------------------------
                                             20.211136   data required time
                                             -4.302963   data arrival time
---------------------------------------------------------------------------------------------
                                             15.908173   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.975733    0.039526    4.302325 ^ i_sram.sram6/BEN[28] (CF_SRAM_1024x32)
                                              4.302325   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.815022   20.211153   library setup time
                                             20.211153   data required time
---------------------------------------------------------------------------------------------
                                             20.211153   data required time
                                             -4.302325   data arrival time
---------------------------------------------------------------------------------------------
                                             15.908827   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.975635    0.038717    4.301517 ^ i_sram.sram6/BEN[27] (CF_SRAM_1024x32)
                                              4.301517   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.815001   20.211174   library setup time
                                             20.211174   data required time
---------------------------------------------------------------------------------------------
                                             20.211174   data required time
                                             -4.301517   data arrival time
---------------------------------------------------------------------------------------------
                                             15.909657   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.975515    0.037705    4.300505 ^ i_sram.sram6/BEN[26] (CF_SRAM_1024x32)
                                              4.300505   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.814975   20.211201   library setup time
                                             20.211201   data required time
---------------------------------------------------------------------------------------------
                                             20.211201   data required time
                                             -4.300505   data arrival time
---------------------------------------------------------------------------------------------
                                             15.910695   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.975367    0.036411    4.299210 ^ i_sram.sram6/BEN[25] (CF_SRAM_1024x32)
                                              4.299210   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.814944   20.211231   library setup time
                                             20.211231   data required time
---------------------------------------------------------------------------------------------
                                             20.211231   data required time
                                             -4.299210   data arrival time
---------------------------------------------------------------------------------------------
                                             15.912021   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.975067    0.033611    4.296410 ^ i_sram.sram6/BEN[24] (CF_SRAM_1024x32)
                                              4.296410   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.814879   20.211296   library setup time
                                             20.211296   data required time
---------------------------------------------------------------------------------------------
                                             20.211296   data required time
                                             -4.296410   data arrival time
---------------------------------------------------------------------------------------------
                                             15.914886   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.001298    0.029424    4.300871 ^ i_sram.sram4/BEN[23] (CF_SRAM_1024x32)
                                              4.300871   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.822524   20.236547   library setup time
                                             20.236547   data required time
---------------------------------------------------------------------------------------------
                                             20.236547   data required time
                                             -4.300871   data arrival time
---------------------------------------------------------------------------------------------
                                             15.935677   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.001286    0.029274    4.300721 ^ i_sram.sram4/BEN[22] (CF_SRAM_1024x32)
                                              4.300721   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.822523   20.236549   library setup time
                                             20.236549   data required time
---------------------------------------------------------------------------------------------
                                             20.236549   data required time
                                             -4.300721   data arrival time
---------------------------------------------------------------------------------------------
                                             15.935827   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.001245    0.028794    4.300241 ^ i_sram.sram4/BEN[21] (CF_SRAM_1024x32)
                                              4.300241   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.822517   20.236555   library setup time
                                             20.236555   data required time
---------------------------------------------------------------------------------------------
                                             20.236555   data required time
                                             -4.300241   data arrival time
---------------------------------------------------------------------------------------------
                                             15.936313   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.001189    0.028121    4.299568 ^ i_sram.sram4/BEN[20] (CF_SRAM_1024x32)
                                              4.299568   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.822509   20.236561   library setup time
                                             20.236561   data required time
---------------------------------------------------------------------------------------------
                                             20.236561   data required time
                                             -4.299568   data arrival time
---------------------------------------------------------------------------------------------
                                             15.936993   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.001123    0.027306    4.298753 ^ i_sram.sram4/BEN[19] (CF_SRAM_1024x32)
                                              4.298753   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.822500   20.236570   library setup time
                                             20.236570   data required time
---------------------------------------------------------------------------------------------
                                             20.236570   data required time
                                             -4.298753   data arrival time
---------------------------------------------------------------------------------------------
                                             15.937817   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.001044    0.026285    4.297732 ^ i_sram.sram4/BEN[18] (CF_SRAM_1024x32)
                                              4.297732   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.822489   20.236584   library setup time
                                             20.236584   data required time
---------------------------------------------------------------------------------------------
                                             20.236584   data required time
                                             -4.297732   data arrival time
---------------------------------------------------------------------------------------------
                                             15.938850   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.000957    0.025122    4.296569 ^ i_sram.sram4/BEN[17] (CF_SRAM_1024x32)
                                              4.296569   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.822477   20.236593   library setup time
                                             20.236593   data required time
---------------------------------------------------------------------------------------------
                                             20.236593   data required time
                                             -4.296569   data arrival time
---------------------------------------------------------------------------------------------
                                             15.940025   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.000861    0.023764    4.295211 ^ i_sram.sram4/BEN[16] (CF_SRAM_1024x32)
                                              4.295211   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.822464   20.236609   library setup time
                                             20.236609   data required time
---------------------------------------------------------------------------------------------
                                             20.236609   data required time
                                             -4.295211   data arrival time
---------------------------------------------------------------------------------------------
                                             15.941396   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.975583    0.129248    3.058352 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    1.000065    1.213095    4.271447 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      1.000295    0.012921    4.284369 ^ i_sram.sram5/BEN[16] (CF_SRAM_1024x32)
                                              4.284369   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.822185   20.228584   library setup time
                                             20.228584   data required time
---------------------------------------------------------------------------------------------
                                             20.228584   data required time
                                             -4.284369   data arrival time
---------------------------------------------------------------------------------------------
                                             15.944215   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.974752    0.030381    4.293180 ^ i_sram.sram4/BEN[31] (CF_SRAM_1024x32)
                                              4.293180   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.816932   20.242140   library setup time
                                             20.242140   data required time
---------------------------------------------------------------------------------------------
                                             20.242140   data required time
                                             -4.293180   data arrival time
---------------------------------------------------------------------------------------------
                                             15.948958   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.974733    0.030176    4.292975 ^ i_sram.sram4/BEN[30] (CF_SRAM_1024x32)
                                              4.292975   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.816928   20.242144   library setup time
                                             20.242144   data required time
---------------------------------------------------------------------------------------------
                                             20.242144   data required time
                                             -4.292975   data arrival time
---------------------------------------------------------------------------------------------
                                             15.949168   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.974697    0.029770    4.292569 ^ i_sram.sram4/BEN[29] (CF_SRAM_1024x32)
                                              4.292569   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.816921   20.242151   library setup time
                                             20.242151   data required time
---------------------------------------------------------------------------------------------
                                             20.242151   data required time
                                             -4.292569   data arrival time
---------------------------------------------------------------------------------------------
                                             15.949583   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.974646    0.029198    4.291996 ^ i_sram.sram4/BEN[28] (CF_SRAM_1024x32)
                                              4.291996   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.816910   20.242163   library setup time
                                             20.242163   data required time
---------------------------------------------------------------------------------------------
                                             20.242163   data required time
                                             -4.291996   data arrival time
---------------------------------------------------------------------------------------------
                                             15.950166   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.974570    0.028326    4.291125 ^ i_sram.sram4/BEN[27] (CF_SRAM_1024x32)
                                              4.291125   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.816893   20.242178   library setup time
                                             20.242178   data required time
---------------------------------------------------------------------------------------------
                                             20.242178   data required time
                                             -4.291125   data arrival time
---------------------------------------------------------------------------------------------
                                             15.951053   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.974485    0.027305    4.290104 ^ i_sram.sram4/BEN[26] (CF_SRAM_1024x32)
                                              4.290104   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.816875   20.242195   library setup time
                                             20.242195   data required time
---------------------------------------------------------------------------------------------
                                             20.242195   data required time
                                             -4.290104   data arrival time
---------------------------------------------------------------------------------------------
                                             15.952091   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.974384    0.026047    4.288846 ^ i_sram.sram4/BEN[25] (CF_SRAM_1024x32)
                                              4.288846   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.816854   20.242218   library setup time
                                             20.242218   data required time
---------------------------------------------------------------------------------------------
                                             20.242218   data required time
                                             -4.288846   data arrival time
---------------------------------------------------------------------------------------------
                                             15.953372   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.974285    0.024746    4.287546 ^ i_sram.sram4/BEN[24] (CF_SRAM_1024x32)
                                              4.287546   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.816832   20.242239   library setup time
                                             20.242239   data required time
---------------------------------------------------------------------------------------------
                                             20.242239   data required time
                                             -4.287546   data arrival time
---------------------------------------------------------------------------------------------
                                             15.954694   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.984936    0.140854    3.064160 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.973394    1.198639    4.262799 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.973646    0.013325    4.276124 ^ i_sram.sram5/BEN[24] (CF_SRAM_1024x32)
                                              4.276124   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.816494   20.234276   library setup time
                                             20.234276   data required time
---------------------------------------------------------------------------------------------
                                             20.234276   data required time
                                             -4.276124   data arrival time
---------------------------------------------------------------------------------------------
                                             15.958151   slack (MET)


Startpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_ack_o (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135118    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690    0.009690 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641    0.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811    0.316142 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857827    1.173968 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.016649    0.111660    1.285628 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.020506    0.222968    1.228922    2.514550 v _674_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net54 (net)
                      0.222975    0.001566    2.516117 v output54/A (sky130_fd_sc_hd__buf_1)
     1    0.000376    0.027606    0.206855    2.722971 v output54/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_ack_o (net)
                      0.027606    0.000004    2.722975 v wbs_ack_o (out)
                                              2.722975   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -2.722975   data arrival time
---------------------------------------------------------------------------------------------
                                             16.027025   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.956862    0.059375    2.982680 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.676063    0.972531    3.955211 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.682349    0.052849    4.008060 ^ i_sram.sram3/BEN[31] (CF_SRAM_1024x32)
                                              4.008060   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.751929   20.246454   library setup time
                                             20.246454   data required time
---------------------------------------------------------------------------------------------
                                             20.246454   data required time
                                             -4.008060   data arrival time
---------------------------------------------------------------------------------------------
                                             16.238394   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.956862    0.059375    2.982680 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.676063    0.972531    3.955211 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.682309    0.052688    4.007899 ^ i_sram.sram3/BEN[30] (CF_SRAM_1024x32)
                                              4.007899   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.751921   20.246464   library setup time
                                             20.246464   data required time
---------------------------------------------------------------------------------------------
                                             20.246464   data required time
                                             -4.007899   data arrival time
---------------------------------------------------------------------------------------------
                                             16.238564   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.956862    0.059375    2.982680 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.676063    0.972531    3.955211 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.682202    0.052256    4.007468 ^ i_sram.sram3/BEN[29] (CF_SRAM_1024x32)
                                              4.007468   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.751898   20.246487   library setup time
                                             20.246487   data required time
---------------------------------------------------------------------------------------------
                                             20.246487   data required time
                                             -4.007468   data arrival time
---------------------------------------------------------------------------------------------
                                             16.239017   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.956862    0.059375    2.982680 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.676063    0.972531    3.955211 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.682060    0.051675    4.006886 ^ i_sram.sram3/BEN[28] (CF_SRAM_1024x32)
                                              4.006886   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.751867   20.246515   library setup time
                                             20.246515   data required time
---------------------------------------------------------------------------------------------
                                             20.246515   data required time
                                             -4.006886   data arrival time
---------------------------------------------------------------------------------------------
                                             16.239628   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.956862    0.059375    2.982680 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.676063    0.972531    3.955211 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.681684    0.050107    4.005319 ^ i_sram.sram3/BEN[27] (CF_SRAM_1024x32)
                                              4.005319   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.751787   20.246597   library setup time
                                             20.246597   data required time
---------------------------------------------------------------------------------------------
                                             20.246597   data required time
                                             -4.005319   data arrival time
---------------------------------------------------------------------------------------------
                                             16.241280   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.956862    0.059375    2.982680 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.676063    0.972531    3.955211 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.681334    0.048597    4.003808 ^ i_sram.sram3/BEN[26] (CF_SRAM_1024x32)
                                              4.003808   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.751712   20.246672   library setup time
                                             20.246672   data required time
---------------------------------------------------------------------------------------------
                                             20.246672   data required time
                                             -4.003808   data arrival time
---------------------------------------------------------------------------------------------
                                             16.242865   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.956862    0.059375    2.982680 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.676063    0.972531    3.955211 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.681329    0.048574    4.003786 ^ i_sram.sram3/BEN[24] (CF_SRAM_1024x32)
                                              4.003786   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.751710   20.246674   library setup time
                                             20.246674   data required time
---------------------------------------------------------------------------------------------
                                             20.246674   data required time
                                             -4.003786   data arrival time
---------------------------------------------------------------------------------------------
                                             16.242887   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.956862    0.059375    2.982680 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.676063    0.972531    3.955211 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.681281    0.048364    4.003575 ^ i_sram.sram3/BEN[25] (CF_SRAM_1024x32)
                                              4.003575   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.751700   20.246683   library setup time
                                             20.246683   data required time
---------------------------------------------------------------------------------------------
                                             20.246683   data required time
                                             -4.003575   data arrival time
---------------------------------------------------------------------------------------------
                                             16.243107   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.956862    0.059375    2.982680 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.676063    0.972531    3.955211 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.679900    0.041787    3.996998 ^ i_sram.sram2/BEN[31] (CF_SRAM_1024x32)
                                              3.996998   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.751380   20.242435   library setup time
                                             20.242435   data required time
---------------------------------------------------------------------------------------------
                                             20.242435   data required time
                                             -3.996998   data arrival time
---------------------------------------------------------------------------------------------
                                             16.245438   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.956862    0.059375    2.982680 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.676063    0.972531    3.955211 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.679861    0.041585    3.996796 ^ i_sram.sram2/BEN[30] (CF_SRAM_1024x32)
                                              3.996796   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.751372   20.242443   library setup time
                                             20.242443   data required time
---------------------------------------------------------------------------------------------
                                             20.242443   data required time
                                             -3.996796   data arrival time
---------------------------------------------------------------------------------------------
                                             16.245647   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.956862    0.059375    2.982680 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.676063    0.972531    3.955211 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.679772    0.041119    3.996330 ^ i_sram.sram2/BEN[29] (CF_SRAM_1024x32)
                                              3.996330   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.751353   20.242462   library setup time
                                             20.242462   data required time
---------------------------------------------------------------------------------------------
                                             20.242462   data required time
                                             -3.996330   data arrival time
---------------------------------------------------------------------------------------------
                                             16.246132   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.956862    0.059375    2.982680 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.676063    0.972531    3.955211 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.679654    0.040493    3.995705 ^ i_sram.sram2/BEN[28] (CF_SRAM_1024x32)
                                              3.995705   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.751328   20.242487   library setup time
                                             20.242487   data required time
---------------------------------------------------------------------------------------------
                                             20.242487   data required time
                                             -3.995705   data arrival time
---------------------------------------------------------------------------------------------
                                             16.246782   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.956862    0.059375    2.982680 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.676063    0.972531    3.955211 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.679482    0.039556    3.994767 ^ i_sram.sram2/BEN[27] (CF_SRAM_1024x32)
                                              3.994767   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.751291   20.242525   library setup time
                                             20.242525   data required time
---------------------------------------------------------------------------------------------
                                             20.242525   data required time
                                             -3.994767   data arrival time
---------------------------------------------------------------------------------------------
                                             16.247757   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.956862    0.059375    2.982680 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.676063    0.972531    3.955211 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.679236    0.038172    3.993383 ^ i_sram.sram2/BEN[26] (CF_SRAM_1024x32)
                                              3.993383   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.751238   20.242579   library setup time
                                             20.242579   data required time
---------------------------------------------------------------------------------------------
                                             20.242579   data required time
                                             -3.993383   data arrival time
---------------------------------------------------------------------------------------------
                                             16.249195   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951062    0.048588    2.977692 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.670397    0.970071    3.947763 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.675508    0.047603    3.995366 ^ i_sram.sram3/BEN[23] (CF_SRAM_1024x32)
                                              3.995366   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.750463   20.247921   library setup time
                                             20.247921   data required time
---------------------------------------------------------------------------------------------
                                             20.247921   data required time
                                             -3.995366   data arrival time
---------------------------------------------------------------------------------------------
                                             16.252556   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.956862    0.059375    2.982680 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.676063    0.972531    3.955211 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.678677    0.034805    3.990016 ^ i_sram.sram2/BEN[25] (CF_SRAM_1024x32)
                                              3.990016   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.751118   20.242697   library setup time
                                             20.242697   data required time
---------------------------------------------------------------------------------------------
                                             20.242697   data required time
                                             -3.990016   data arrival time
---------------------------------------------------------------------------------------------
                                             16.252682   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951062    0.048588    2.977692 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.670397    0.970071    3.947763 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.675463    0.047402    3.995165 ^ i_sram.sram3/BEN[22] (CF_SRAM_1024x32)
                                              3.995165   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.750453   20.247932   library setup time
                                             20.247932   data required time
---------------------------------------------------------------------------------------------
                                             20.247932   data required time
                                             -3.995165   data arrival time
---------------------------------------------------------------------------------------------
                                             16.252768   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951062    0.048588    2.977692 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.670397    0.970071    3.947763 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.675361    0.046946    3.994709 ^ i_sram.sram3/BEN[21] (CF_SRAM_1024x32)
                                              3.994709   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.750431   20.247953   library setup time
                                             20.247953   data required time
---------------------------------------------------------------------------------------------
                                             20.247953   data required time
                                             -3.994709   data arrival time
---------------------------------------------------------------------------------------------
                                             16.253244   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951062    0.048588    2.977692 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.670397    0.970071    3.947763 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.675215    0.046284    3.994047 ^ i_sram.sram3/BEN[20] (CF_SRAM_1024x32)
                                              3.994047   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.750400   20.247984   library setup time
                                             20.247984   data required time
---------------------------------------------------------------------------------------------
                                             20.247984   data required time
                                             -3.994047   data arrival time
---------------------------------------------------------------------------------------------
                                             16.253935   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951062    0.048588    2.977692 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.670397    0.970071    3.947763 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.675075    0.045636    3.993399 ^ i_sram.sram3/BEN[19] (CF_SRAM_1024x32)
                                              3.993399   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.750370   20.248014   library setup time
                                             20.248014   data required time
---------------------------------------------------------------------------------------------
                                             20.248014   data required time
                                             -3.993399   data arrival time
---------------------------------------------------------------------------------------------
                                             16.254614   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951062    0.048588    2.977692 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.670397    0.970071    3.947763 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.675035    0.045451    3.993214 ^ i_sram.sram3/BEN[18] (CF_SRAM_1024x32)
                                              3.993214   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.750361   20.248022   library setup time
                                             20.248022   data required time
---------------------------------------------------------------------------------------------
                                             20.248022   data required time
                                             -3.993214   data arrival time
---------------------------------------------------------------------------------------------
                                             16.254810   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951062    0.048588    2.977692 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.670397    0.970071    3.947763 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.674906    0.044842    3.992605 ^ i_sram.sram3/BEN[17] (CF_SRAM_1024x32)
                                              3.992605   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.750333   20.248051   library setup time
                                             20.248051   data required time
---------------------------------------------------------------------------------------------
                                             20.248051   data required time
                                             -3.992605   data arrival time
---------------------------------------------------------------------------------------------
                                             16.255445   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951062    0.048588    2.977692 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.670397    0.970071    3.947763 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.674891    0.044770    3.992533 ^ i_sram.sram3/BEN[16] (CF_SRAM_1024x32)
                                              3.992533   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.750330   20.248055   library setup time
                                             20.248055   data required time
---------------------------------------------------------------------------------------------
                                             20.248055   data required time
                                             -3.992533   data arrival time
---------------------------------------------------------------------------------------------
                                             16.255520   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.956862    0.059375    2.982680 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.676063    0.972531    3.955211 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.678203    0.031624    3.986836 ^ i_sram.sram2/BEN[24] (CF_SRAM_1024x32)
                                              3.986836   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.751016   20.242798   library setup time
                                             20.242798   data required time
---------------------------------------------------------------------------------------------
                                             20.242798   data required time
                                             -3.986836   data arrival time
---------------------------------------------------------------------------------------------
                                             16.255962   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951062    0.048588    2.977692 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.670397    0.970071    3.947763 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.673863    0.039558    3.987321 ^ i_sram.sram2/BEN[23] (CF_SRAM_1024x32)
                                              3.987321   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.750086   20.243729   library setup time
                                             20.243729   data required time
---------------------------------------------------------------------------------------------
                                             20.243729   data required time
                                             -3.987321   data arrival time
---------------------------------------------------------------------------------------------
                                             16.256409   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951062    0.048588    2.977692 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.670397    0.970071    3.947763 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.673823    0.039341    3.987104 ^ i_sram.sram2/BEN[22] (CF_SRAM_1024x32)
                                              3.987104   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.750077   20.243738   library setup time
                                             20.243738   data required time
---------------------------------------------------------------------------------------------
                                             20.243738   data required time
                                             -3.987104   data arrival time
---------------------------------------------------------------------------------------------
                                             16.256634   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951062    0.048588    2.977692 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.670397    0.970071    3.947763 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.673747    0.038924    3.986687 ^ i_sram.sram2/BEN[21] (CF_SRAM_1024x32)
                                              3.986687   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.750061   20.243753   library setup time
                                             20.243753   data required time
---------------------------------------------------------------------------------------------
                                             20.243753   data required time
                                             -3.986687   data arrival time
---------------------------------------------------------------------------------------------
                                             16.257067   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951062    0.048588    2.977692 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.670397    0.970071    3.947763 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.673634    0.038291    3.986054 ^ i_sram.sram2/BEN[20] (CF_SRAM_1024x32)
                                              3.986054   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.750037   20.243778   library setup time
                                             20.243778   data required time
---------------------------------------------------------------------------------------------
                                             20.243778   data required time
                                             -3.986054   data arrival time
---------------------------------------------------------------------------------------------
                                             16.257725   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951062    0.048588    2.977692 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.670397    0.970071    3.947763 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.673509    0.037576    3.985339 ^ i_sram.sram2/BEN[19] (CF_SRAM_1024x32)
                                              3.985339   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.750010   20.243805   library setup time
                                             20.243805   data required time
---------------------------------------------------------------------------------------------
                                             20.243805   data required time
                                             -3.985339   data arrival time
---------------------------------------------------------------------------------------------
                                             16.258467   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951062    0.048588    2.977692 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.670397    0.970071    3.947763 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.673148    0.035431    3.983194 ^ i_sram.sram2/BEN[18] (CF_SRAM_1024x32)
                                              3.983194   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.749933   20.243881   library setup time
                                             20.243881   data required time
---------------------------------------------------------------------------------------------
                                             20.243881   data required time
                                             -3.983194   data arrival time
---------------------------------------------------------------------------------------------
                                             16.260687   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951062    0.048588    2.977692 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.670397    0.970071    3.947763 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.672855    0.033570    3.981333 ^ i_sram.sram2/BEN[17] (CF_SRAM_1024x32)
                                              3.981333   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.749870   20.243946   library setup time
                                             20.243946   data required time
---------------------------------------------------------------------------------------------
                                             20.243946   data required time
                                             -3.981333   data arrival time
---------------------------------------------------------------------------------------------
                                             16.262611   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951062    0.048588    2.977692 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.670397    0.970071    3.947763 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.672498    0.031144    3.978907 ^ i_sram.sram2/BEN[16] (CF_SRAM_1024x32)
                                              3.978907   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.749793   20.244022   library setup time
                                             20.244022   data required time
---------------------------------------------------------------------------------------------
                                             20.244022   data required time
                                             -3.978907   data arrival time
---------------------------------------------------------------------------------------------
                                             16.265116   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.864336    0.103317    3.777724 ^ i_sram.sram3/BEN[0] (CF_SRAM_1024x32)
                                              3.777724   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.790947   20.207436   library setup time
                                             20.207436   data required time
---------------------------------------------------------------------------------------------
                                             20.207436   data required time
                                             -3.777724   data arrival time
---------------------------------------------------------------------------------------------
                                             16.429712   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.864249    0.103101    3.777507 ^ i_sram.sram3/BEN[1] (CF_SRAM_1024x32)
                                              3.777507   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.790929   20.207457   library setup time
                                             20.207457   data required time
---------------------------------------------------------------------------------------------
                                             20.207457   data required time
                                             -3.777507   data arrival time
---------------------------------------------------------------------------------------------
                                             16.429947   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.864070    0.102658    3.777065 ^ i_sram.sram3/BEN[2] (CF_SRAM_1024x32)
                                              3.777065   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.790890   20.207493   library setup time
                                             20.207493   data required time
---------------------------------------------------------------------------------------------
                                             20.207493   data required time
                                             -3.777065   data arrival time
---------------------------------------------------------------------------------------------
                                             16.430429   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.863808    0.102006    3.776413 ^ i_sram.sram3/BEN[3] (CF_SRAM_1024x32)
                                              3.776413   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.790834   20.207550   library setup time
                                             20.207550   data required time
---------------------------------------------------------------------------------------------
                                             20.207550   data required time
                                             -3.776413   data arrival time
---------------------------------------------------------------------------------------------
                                             16.431137   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.863508    0.101255    3.775662 ^ i_sram.sram3/BEN[4] (CF_SRAM_1024x32)
                                              3.775662   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.790770   20.207613   library setup time
                                             20.207613   data required time
---------------------------------------------------------------------------------------------
                                             20.207613   data required time
                                             -3.775662   data arrival time
---------------------------------------------------------------------------------------------
                                             16.431952   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.863378    0.100929    3.775336 ^ i_sram.sram3/BEN[7] (CF_SRAM_1024x32)
                                              3.775336   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.790742   20.207642   library setup time
                                             20.207642   data required time
---------------------------------------------------------------------------------------------
                                             20.207642   data required time
                                             -3.775336   data arrival time
---------------------------------------------------------------------------------------------
                                             16.432306   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.863321    0.100786    3.775192 ^ i_sram.sram3/BEN[6] (CF_SRAM_1024x32)
                                              3.775192   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.790730   20.207655   library setup time
                                             20.207655   data required time
---------------------------------------------------------------------------------------------
                                             20.207655   data required time
                                             -3.775192   data arrival time
---------------------------------------------------------------------------------------------
                                             16.432463   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.863167    0.100395    3.774802 ^ i_sram.sram3/BEN[5] (CF_SRAM_1024x32)
                                              3.774802   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.790697   20.207687   library setup time
                                             20.207687   data required time
---------------------------------------------------------------------------------------------
                                             20.207687   data required time
                                             -3.774802   data arrival time
---------------------------------------------------------------------------------------------
                                             16.432886   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.853296    0.113958    3.770249 ^ i_sram.sram3/BEN[8] (CF_SRAM_1024x32)
                                              3.770249   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.788580   20.209805   library setup time
                                             20.209805   data required time
---------------------------------------------------------------------------------------------
                                             20.209805   data required time
                                             -3.770249   data arrival time
---------------------------------------------------------------------------------------------
                                             16.439554   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.853204    0.113760    3.770051 ^ i_sram.sram3/BEN[9] (CF_SRAM_1024x32)
                                              3.770051   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.788561   20.209824   library setup time
                                             20.209824   data required time
---------------------------------------------------------------------------------------------
                                             20.209824   data required time
                                             -3.770051   data arrival time
---------------------------------------------------------------------------------------------
                                             16.439774   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.859120    0.089505    3.763912 ^ i_sram.sram2/BEN[0] (CF_SRAM_1024x32)
                                              3.763912   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.789805   20.204010   library setup time
                                             20.204010   data required time
---------------------------------------------------------------------------------------------
                                             20.204010   data required time
                                             -3.763912   data arrival time
---------------------------------------------------------------------------------------------
                                             16.440098   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.853024    0.113370    3.769661 ^ i_sram.sram3/BEN[10] (CF_SRAM_1024x32)
                                              3.769661   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.788522   20.209864   library setup time
                                             20.209864   data required time
---------------------------------------------------------------------------------------------
                                             20.209864   data required time
                                             -3.769661   data arrival time
---------------------------------------------------------------------------------------------
                                             16.440201   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.859049    0.089302    3.763709 ^ i_sram.sram2/BEN[1] (CF_SRAM_1024x32)
                                              3.763709   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.789790   20.204025   library setup time
                                             20.204025   data required time
---------------------------------------------------------------------------------------------
                                             20.204025   data required time
                                             -3.763709   data arrival time
---------------------------------------------------------------------------------------------
                                             16.440317   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.858920    0.088930    3.763337 ^ i_sram.sram2/BEN[2] (CF_SRAM_1024x32)
                                              3.763337   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.789762   20.204052   library setup time
                                             20.204052   data required time
---------------------------------------------------------------------------------------------
                                             20.204052   data required time
                                             -3.763337   data arrival time
---------------------------------------------------------------------------------------------
                                             16.440716   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.852755    0.112788    3.769078 ^ i_sram.sram3/BEN[11] (CF_SRAM_1024x32)
                                              3.769078   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.788464   20.209919   library setup time
                                             20.209919   data required time
---------------------------------------------------------------------------------------------
                                             20.209919   data required time
                                             -3.769078   data arrival time
---------------------------------------------------------------------------------------------
                                             16.440840   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.858872    0.088790    3.763196 ^ i_sram.sram2/BEN[7] (CF_SRAM_1024x32)
                                              3.763196   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.789752   20.204063   library setup time
                                             20.204063   data required time
---------------------------------------------------------------------------------------------
                                             20.204063   data required time
                                             -3.763196   data arrival time
---------------------------------------------------------------------------------------------
                                             16.440866   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.858802    0.088587    3.762994 ^ i_sram.sram2/BEN[6] (CF_SRAM_1024x32)
                                              3.762994   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.789737   20.204079   library setup time
                                             20.204079   data required time
---------------------------------------------------------------------------------------------
                                             20.204079   data required time
                                             -3.762994   data arrival time
---------------------------------------------------------------------------------------------
                                             16.441086   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.858686    0.088251    3.762657 ^ i_sram.sram2/BEN[3] (CF_SRAM_1024x32)
                                              3.762657   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.789712   20.204103   library setup time
                                             20.204103   data required time
---------------------------------------------------------------------------------------------
                                             20.204103   data required time
                                             -3.762657   data arrival time
---------------------------------------------------------------------------------------------
                                             16.441446   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.852392    0.111994    3.768285 ^ i_sram.sram3/BEN[12] (CF_SRAM_1024x32)
                                              3.768285   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.788387   20.209997   library setup time
                                             20.209997   data required time
---------------------------------------------------------------------------------------------
                                             20.209997   data required time
                                             -3.768285   data arrival time
---------------------------------------------------------------------------------------------
                                             16.441713   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.858573    0.087920    3.762326 ^ i_sram.sram2/BEN[5] (CF_SRAM_1024x32)
                                              3.762326   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.789688   20.204126   library setup time
                                             20.204126   data required time
---------------------------------------------------------------------------------------------
                                             20.204126   data required time
                                             -3.762326   data arrival time
---------------------------------------------------------------------------------------------
                                             16.441799   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.858426    0.087491    3.761898 ^ i_sram.sram2/BEN[4] (CF_SRAM_1024x32)
                                              3.761898   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.789656   20.204159   library setup time
                                             20.204159   data required time
---------------------------------------------------------------------------------------------
                                             20.204159   data required time
                                             -3.761898   data arrival time
---------------------------------------------------------------------------------------------
                                             16.442261   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.851937    0.110991    3.767282 ^ i_sram.sram3/BEN[13] (CF_SRAM_1024x32)
                                              3.767282   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.788289   20.210096   library setup time
                                             20.210096   data required time
---------------------------------------------------------------------------------------------
                                             20.210096   data required time
                                             -3.767282   data arrival time
---------------------------------------------------------------------------------------------
                                             16.442814   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.849779    0.106100    3.762391 ^ i_sram.sram2/BEN[8] (CF_SRAM_1024x32)
                                              3.762391   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.787802   20.206013   library setup time
                                             20.206013   data required time
---------------------------------------------------------------------------------------------
                                             20.206013   data required time
                                             -3.762391   data arrival time
---------------------------------------------------------------------------------------------
                                             16.443623   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.849643    0.105783    3.762074 ^ i_sram.sram2/BEN[9] (CF_SRAM_1024x32)
                                              3.762074   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.787773   20.206041   library setup time
                                             20.206041   data required time
---------------------------------------------------------------------------------------------
                                             20.206041   data required time
                                             -3.762074   data arrival time
---------------------------------------------------------------------------------------------
                                             16.443968   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.851384    0.109759    3.766050 ^ i_sram.sram3/BEN[14] (CF_SRAM_1024x32)
                                              3.766050   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.788170   20.210215   library setup time
                                             20.210215   data required time
---------------------------------------------------------------------------------------------
                                             20.210215   data required time
                                             -3.766050   data arrival time
---------------------------------------------------------------------------------------------
                                             16.444166   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.849378    0.105165    3.761456 ^ i_sram.sram2/BEN[10] (CF_SRAM_1024x32)
                                              3.761456   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.787716   20.206099   library setup time
                                             20.206099   data required time
---------------------------------------------------------------------------------------------
                                             20.206099   data required time
                                             -3.761456   data arrival time
---------------------------------------------------------------------------------------------
                                             16.444641   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.849126    0.104572    3.760863 ^ i_sram.sram2/BEN[11] (CF_SRAM_1024x32)
                                              3.760863   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.787662   20.206154   library setup time
                                             20.206154   data required time
---------------------------------------------------------------------------------------------
                                             20.206154   data required time
                                             -3.760863   data arrival time
---------------------------------------------------------------------------------------------
                                             16.445292   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.850833    0.108516    3.764807 ^ i_sram.sram3/BEN[15] (CF_SRAM_1024x32)
                                              3.764807   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.788052   20.210331   library setup time
                                             20.210331   data required time
---------------------------------------------------------------------------------------------
                                             20.210331   data required time
                                             -3.764807   data arrival time
---------------------------------------------------------------------------------------------
                                             16.445524   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.848760    0.103706    3.759997 ^ i_sram.sram2/BEN[12] (CF_SRAM_1024x32)
                                              3.759997   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.787584   20.206232   library setup time
                                             20.206232   data required time
---------------------------------------------------------------------------------------------
                                             20.206232   data required time
                                             -3.759997   data arrival time
---------------------------------------------------------------------------------------------
                                             16.446236   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.848384    0.102808    3.759099 ^ i_sram.sram2/BEN[13] (CF_SRAM_1024x32)
                                              3.759099   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.787503   20.206312   library setup time
                                             20.206312   data required time
---------------------------------------------------------------------------------------------
                                             20.206312   data required time
                                             -3.759099   data arrival time
---------------------------------------------------------------------------------------------
                                             16.447214   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.847492    0.100642    3.756933 ^ i_sram.sram2/BEN[14] (CF_SRAM_1024x32)
                                              3.756933   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.787312   20.206503   library setup time
                                             20.206503   data required time
---------------------------------------------------------------------------------------------
                                             20.206503   data required time
                                             -3.756933   data arrival time
---------------------------------------------------------------------------------------------
                                             16.449572   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.846747    0.098793    3.755084 ^ i_sram.sram2/BEN[15] (CF_SRAM_1024x32)
                                              3.755084   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.787152   20.206663   library setup time
                                             20.206663   data required time
---------------------------------------------------------------------------------------------
                                             20.206663   data required time
                                             -3.755084   data arrival time
---------------------------------------------------------------------------------------------
                                             16.451580   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838592    0.075259    3.731550 ^ i_sram.sram1/BEN[13] (CF_SRAM_1024x32)
                                              3.731550   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.787090   20.242661   library setup time
                                             20.242661   data required time
---------------------------------------------------------------------------------------------
                                             20.242661   data required time
                                             -3.731550   data arrival time
---------------------------------------------------------------------------------------------
                                             16.511110   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838369    0.074492    3.730783 ^ i_sram.sram1/BEN[14] (CF_SRAM_1024x32)
                                              3.730783   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.787042   20.242708   library setup time
                                             20.242708   data required time
---------------------------------------------------------------------------------------------
                                             20.242708   data required time
                                             -3.730783   data arrival time
---------------------------------------------------------------------------------------------
                                             16.511925   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.673957    0.016425    2.705574 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543704    0.828410    0.950717    3.656291 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.838130    0.073661    3.729952 ^ i_sram.sram1/BEN[15] (CF_SRAM_1024x32)
                                              3.729952   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.786991   20.242758   library setup time
                                             20.242758   data required time
---------------------------------------------------------------------------------------------
                                             20.242758   data required time
                                             -3.729952   data arrival time
---------------------------------------------------------------------------------------------
                                             16.512806   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.848713    0.050132    3.724539 ^ i_sram.sram1/BEN[5] (CF_SRAM_1024x32)
                                              3.724539   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.789260   20.240488   library setup time
                                             20.240488   data required time
---------------------------------------------------------------------------------------------
                                             20.240488   data required time
                                             -3.724539   data arrival time
---------------------------------------------------------------------------------------------
                                             16.515949   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.847892    0.045281    3.719687 ^ i_sram.sram1/BEN[6] (CF_SRAM_1024x32)
                                              3.719687   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.789084   20.240665   library setup time
                                             20.240665   data required time
---------------------------------------------------------------------------------------------
                                             20.240665   data required time
                                             -3.719687   data arrival time
---------------------------------------------------------------------------------------------
                                             16.520977   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.680739    0.015282    2.693930 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555848    0.844477    0.980477    3.674407 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.847219    0.040789    3.715196 ^ i_sram.sram1/BEN[7] (CF_SRAM_1024x32)
                                              3.715196   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.788940   20.240808   library setup time
                                             20.240808   data required time
---------------------------------------------------------------------------------------------
                                             20.240808   data required time
                                             -3.715196   data arrival time
---------------------------------------------------------------------------------------------
                                             16.525614   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.987918    0.146805    3.070111 ^ i_sram.sram5/BEN[31] (CF_SRAM_1024x32)
                                              3.070111   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.819554   20.231215   library setup time
                                             20.231215   data required time
---------------------------------------------------------------------------------------------
                                             20.231215   data required time
                                             -3.070111   data arrival time
---------------------------------------------------------------------------------------------
                                             17.161102   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.987808    0.146591    3.069897 ^ i_sram.sram5/BEN[30] (CF_SRAM_1024x32)
                                              3.069897   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.819530   20.231237   library setup time
                                             20.231237   data required time
---------------------------------------------------------------------------------------------
                                             20.231237   data required time
                                             -3.069897   data arrival time
---------------------------------------------------------------------------------------------
                                             17.161341   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.987615    0.146211    3.069516 ^ i_sram.sram5/BEN[29] (CF_SRAM_1024x32)
                                              3.069516   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.819489   20.231281   library setup time
                                             20.231281   data required time
---------------------------------------------------------------------------------------------
                                             20.231281   data required time
                                             -3.069516   data arrival time
---------------------------------------------------------------------------------------------
                                             17.161764   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.987324    0.145638    3.068944 ^ i_sram.sram5/BEN[28] (CF_SRAM_1024x32)
                                              3.068944   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.819426   20.231342   library setup time
                                             20.231342   data required time
---------------------------------------------------------------------------------------------
                                             20.231342   data required time
                                             -3.068944   data arrival time
---------------------------------------------------------------------------------------------
                                             17.162397   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.986937    0.144873    3.068179 ^ i_sram.sram5/BEN[27] (CF_SRAM_1024x32)
                                              3.068179   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.819343   20.231426   library setup time
                                             20.231426   data required time
---------------------------------------------------------------------------------------------
                                             20.231426   data required time
                                             -3.068179   data arrival time
---------------------------------------------------------------------------------------------
                                             17.163248   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.986147    0.143299    3.066605 ^ i_sram.sram5/BEN[26] (CF_SRAM_1024x32)
                                              3.066605   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.819174   20.231594   library setup time
                                             20.231594   data required time
---------------------------------------------------------------------------------------------
                                             20.231594   data required time
                                             -3.066605   data arrival time
---------------------------------------------------------------------------------------------
                                             17.164989   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.985291    0.141575    3.064881 ^ i_sram.sram5/BEN[25] (CF_SRAM_1024x32)
                                              3.064881   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.818991   20.231777   library setup time
                                             20.231777   data required time
---------------------------------------------------------------------------------------------
                                             20.231777   data required time
                                             -3.064881   data arrival time
---------------------------------------------------------------------------------------------
                                             17.166897   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.978430    0.135429    3.064534 ^ i_sram.sram5/BEN[23] (CF_SRAM_1024x32)
                                              3.064534   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.817520   20.233248   library setup time
                                             20.233248   data required time
---------------------------------------------------------------------------------------------
                                             20.233248   data required time
                                             -3.064534   data arrival time
---------------------------------------------------------------------------------------------
                                             17.168715   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.978338    0.135234    3.064339 ^ i_sram.sram5/BEN[22] (CF_SRAM_1024x32)
                                              3.064339   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.817500   20.233269   library setup time
                                             20.233269   data required time
---------------------------------------------------------------------------------------------
                                             20.233269   data required time
                                             -3.064339   data arrival time
---------------------------------------------------------------------------------------------
                                             17.168930   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.978035    0.134589    3.063693 ^ i_sram.sram5/BEN[21] (CF_SRAM_1024x32)
                                              3.063693   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.817435   20.233334   library setup time
                                             20.233334   data required time
---------------------------------------------------------------------------------------------
                                             20.233334   data required time
                                             -3.063693   data arrival time
---------------------------------------------------------------------------------------------
                                             17.169640   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.977626    0.133712    3.062816 ^ i_sram.sram5/BEN[20] (CF_SRAM_1024x32)
                                              3.062816   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.817347   20.233421   library setup time
                                             20.233421   data required time
---------------------------------------------------------------------------------------------
                                             20.233421   data required time
                                             -3.062816   data arrival time
---------------------------------------------------------------------------------------------
                                             17.170605   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.977290    0.132987    3.062092 ^ i_sram.sram5/BEN[19] (CF_SRAM_1024x32)
                                              3.062092   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.817275   20.233494   library setup time
                                             20.233494   data required time
---------------------------------------------------------------------------------------------
                                             20.233494   data required time
                                             -3.062092   data arrival time
---------------------------------------------------------------------------------------------
                                             17.171402   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.976843    0.132017    3.061121 ^ i_sram.sram5/BEN[18] (CF_SRAM_1024x32)
                                              3.061121   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.817179   20.233589   library setup time
                                             20.233589   data required time
---------------------------------------------------------------------------------------------
                                             20.233589   data required time
                                             -3.061121   data arrival time
---------------------------------------------------------------------------------------------
                                             17.172468   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.976206    0.130624    3.059729 ^ i_sram.sram5/BEN[17] (CF_SRAM_1024x32)
                                              3.059729   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.817043   20.233727   library setup time
                                             20.233727   data required time
---------------------------------------------------------------------------------------------
                                             20.233727   data required time
                                             -3.059729   data arrival time
---------------------------------------------------------------------------------------------
                                             17.173998   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002486    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000060    0.000030    1.000030 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008121    0.163583    1.078042    2.078072 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163583    0.000236    2.078308 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.856307    0.763820    2.842128 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.907511    0.162989    3.005117 ^ i_sram.sram6/DI[27] (CF_SRAM_1024x32)
                                              3.005117   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.809039   20.217136   library setup time
                                             20.217136   data required time
---------------------------------------------------------------------------------------------
                                             20.217136   data required time
                                             -3.005117   data arrival time
---------------------------------------------------------------------------------------------
                                             17.212021   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.961525    0.079661    3.002967 ^ i_sram.sram1/BEN[31] (CF_SRAM_1024x32)
                                              3.002967   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.813447   20.216303   library setup time
                                             20.216303   data required time
---------------------------------------------------------------------------------------------
                                             20.216303   data required time
                                             -3.002967   data arrival time
---------------------------------------------------------------------------------------------
                                             17.213335   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.960718    0.076594    2.999900 ^ i_sram.sram1/BEN[30] (CF_SRAM_1024x32)
                                              2.999900   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.813274   20.216475   library setup time
                                             20.216475   data required time
---------------------------------------------------------------------------------------------
                                             20.216475   data required time
                                             -2.999900   data arrival time
---------------------------------------------------------------------------------------------
                                             17.216576   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.960029    0.073856    2.997161 ^ i_sram.sram1/BEN[29] (CF_SRAM_1024x32)
                                              2.997161   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.813126   20.216623   library setup time
                                             20.216623   data required time
---------------------------------------------------------------------------------------------
                                             20.216623   data required time
                                             -2.997161   data arrival time
---------------------------------------------------------------------------------------------
                                             17.219461   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.954886    0.068657    2.997761 ^ i_sram.sram1/BEN[23] (CF_SRAM_1024x32)
                                              2.997761   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.812024   20.217726   library setup time
                                             20.217726   data required time
---------------------------------------------------------------------------------------------
                                             20.217726   data required time
                                             -2.997761   data arrival time
---------------------------------------------------------------------------------------------
                                             17.219963   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.959478    0.071581    2.994887 ^ i_sram.sram1/BEN[28] (CF_SRAM_1024x32)
                                              2.994887   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.813008   20.216742   library setup time
                                             20.216742   data required time
---------------------------------------------------------------------------------------------
                                             20.216742   data required time
                                             -2.994887   data arrival time
---------------------------------------------------------------------------------------------
                                             17.221855   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.954351    0.066271    2.995375 ^ i_sram.sram1/BEN[22] (CF_SRAM_1024x32)
                                              2.995375   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.811909   20.217840   library setup time
                                             20.217840   data required time
---------------------------------------------------------------------------------------------
                                             20.217840   data required time
                                             -2.995375   data arrival time
---------------------------------------------------------------------------------------------
                                             17.222466   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002718    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000066    0.000033    1.000033 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.169599    1.083332    2.083365 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169599    0.000259    2.083624 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.823224    0.665345    2.748969 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.939818    0.237414    2.986383 ^ i_sram.sram6/DI[17] (CF_SRAM_1024x32)
                                              2.986383   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.816651   20.209526   library setup time
                                             20.209526   data required time
---------------------------------------------------------------------------------------------
                                             20.209526   data required time
                                             -2.986383   data arrival time
---------------------------------------------------------------------------------------------
                                             17.223143   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002718    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000066    0.000033    1.000033 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.169599    1.083332    2.083365 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169599    0.000259    2.083624 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.823224    0.665345    2.748969 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.943516    0.241466    2.990435 ^ i_sram.sram7/DI[17] (CF_SRAM_1024x32)
                                              2.990435   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.817564   20.213657   library setup time
                                             20.213657   data required time
---------------------------------------------------------------------------------------------
                                             20.213657   data required time
                                             -2.990435   data arrival time
---------------------------------------------------------------------------------------------
                                             17.223223   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.958820    0.068749    2.992054 ^ i_sram.sram1/BEN[27] (CF_SRAM_1024x32)
                                              2.992054   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.812867   20.216883   library setup time
                                             20.216883   data required time
---------------------------------------------------------------------------------------------
                                             20.216883   data required time
                                             -2.992054   data arrival time
---------------------------------------------------------------------------------------------
                                             17.224829   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.953795    0.063692    2.992796 ^ i_sram.sram1/BEN[21] (CF_SRAM_1024x32)
                                              2.992796   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.811790   20.217960   library setup time
                                             20.217960   data required time
---------------------------------------------------------------------------------------------
                                             20.217960   data required time
                                             -2.992796   data arrival time
---------------------------------------------------------------------------------------------
                                             17.225164   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002250    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000051    0.000025    1.000025 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008000    0.161917    1.076630    2.076655 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.161917    0.000153    2.076808 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.847722    0.765355    2.842163 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.893241    0.153112    2.995275 ^ i_sram.sram6/DI[4] (CF_SRAM_1024x32)
                                              2.995275   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.805677   20.220497   library setup time
                                             20.220497   data required time
---------------------------------------------------------------------------------------------
                                             20.220497   data required time
                                             -2.995275   data arrival time
---------------------------------------------------------------------------------------------
                                             17.225224   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002250    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000051    0.000025    1.000025 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008000    0.161917    1.076630    2.076655 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.161917    0.000153    2.076808 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.847722    0.765355    2.842163 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.894870    0.155732    2.997895 ^ i_sram.sram7/DI[4] (CF_SRAM_1024x32)
                                              2.997895   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.806103   20.225119   library setup time
                                             20.225119   data required time
---------------------------------------------------------------------------------------------
                                             20.225119   data required time
                                             -2.997895   data arrival time
---------------------------------------------------------------------------------------------
                                             17.227222   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.953255    0.061049    2.990154 ^ i_sram.sram1/BEN[20] (CF_SRAM_1024x32)
                                              2.990154   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.811674   20.218075   library setup time
                                             20.218075   data required time
---------------------------------------------------------------------------------------------
                                             20.218075   data required time
                                             -2.990154   data arrival time
---------------------------------------------------------------------------------------------
                                             17.227921   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002486    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000060    0.000030    1.000030 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008121    0.163583    1.078042    2.078072 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163583    0.000236    2.078308 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.856307    0.763820    2.842128 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.901342    0.153186    2.995314 ^ i_sram.sram7/DI[27] (CF_SRAM_1024x32)
                                              2.995314   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.807628   20.223595   library setup time
                                             20.223595   data required time
---------------------------------------------------------------------------------------------
                                             20.223595   data required time
                                             -2.995314   data arrival time
---------------------------------------------------------------------------------------------
                                             17.228279   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.958023    0.065126    2.988432 ^ i_sram.sram1/BEN[26] (CF_SRAM_1024x32)
                                              2.988432   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.812696   20.217054   library setup time
                                             20.217054   data required time
---------------------------------------------------------------------------------------------
                                             20.217054   data required time
                                             -2.988432   data arrival time
---------------------------------------------------------------------------------------------
                                             17.228622   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002486    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000060    0.000030    1.000030 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008121    0.163583    1.078042    2.078072 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163583    0.000236    2.078308 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.856307    0.763820    2.842128 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.910866    0.168112    3.010240 ^ i_sram.sram5/DI[27] (CF_SRAM_1024x32)
                                              3.010240   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.811744   20.239025   library setup time
                                             20.239025   data required time
---------------------------------------------------------------------------------------------
                                             20.239025   data required time
                                             -3.010240   data arrival time
---------------------------------------------------------------------------------------------
                                             17.228786   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003041    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000080    0.000040    1.000040 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.170828    1.084411    2.084451 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.170828    0.000265    2.084716 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.824895    0.749314    2.834030 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.876768    0.160896    2.994927 ^ i_sram.sram6/DI[26] (CF_SRAM_1024x32)
                                              2.994927   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.801795   20.224379   library setup time
                                             20.224379   data required time
---------------------------------------------------------------------------------------------
                                             20.224379   data required time
                                             -2.994927   data arrival time
---------------------------------------------------------------------------------------------
                                             17.229452   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.952702    0.058201    2.987305 ^ i_sram.sram1/BEN[19] (CF_SRAM_1024x32)
                                              2.987305   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.811555   20.218193   library setup time
                                             20.218193   data required time
---------------------------------------------------------------------------------------------
                                             20.218193   data required time
                                             -2.987305   data arrival time
---------------------------------------------------------------------------------------------
                                             17.230888   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.957350    0.061868    2.985173 ^ i_sram.sram1/BEN[25] (CF_SRAM_1024x32)
                                              2.985173   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.812552   20.217197   library setup time
                                             20.217197   data required time
---------------------------------------------------------------------------------------------
                                             20.217197   data required time
                                             -2.985173   data arrival time
---------------------------------------------------------------------------------------------
                                             17.232025   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.952144    0.055146    2.984250 ^ i_sram.sram1/BEN[18] (CF_SRAM_1024x32)
                                              2.984250   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.811436   20.218313   library setup time
                                             20.218313   data required time
---------------------------------------------------------------------------------------------
                                             20.218313   data required time
                                             -2.984250   data arrival time
---------------------------------------------------------------------------------------------
                                             17.234062   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002486    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000060    0.000030    1.000030 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008121    0.163583    1.078042    2.078072 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163583    0.000236    2.078308 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.856307    0.763820    2.842128 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.912216    0.170134    3.012262 ^ i_sram.sram4/DI[27] (CF_SRAM_1024x32)
                                              3.012262   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.812264   20.246807   library setup time
                                             20.246807   data required time
---------------------------------------------------------------------------------------------
                                             20.246807   data required time
                                             -3.012262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.234545   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951586    0.051885    2.980989 ^ i_sram.sram1/BEN[17] (CF_SRAM_1024x32)
                                              2.980989   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.811316   20.218433   library setup time
                                             20.218433   data required time
---------------------------------------------------------------------------------------------
                                             20.218433   data required time
                                             -2.980989   data arrival time
---------------------------------------------------------------------------------------------
                                             17.237444   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.956321    0.056459    2.979764 ^ i_sram.sram1/BEN[24] (CF_SRAM_1024x32)
                                              2.979764   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.812331   20.217417   library setup time
                                             20.217417   data required time
---------------------------------------------------------------------------------------------
                                             20.217417   data required time
                                             -2.979764   data arrival time
---------------------------------------------------------------------------------------------
                                             17.237654   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.958081    0.065399    2.988704 ^ i_sram.sram0/BEN[31] (CF_SRAM_1024x32)
                                              2.988704   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.812923   20.227375   library setup time
                                             20.227375   data required time
---------------------------------------------------------------------------------------------
                                             20.227375   data required time
                                             -2.988704   data arrival time
---------------------------------------------------------------------------------------------
                                             17.238672   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.958052    0.065262    2.988568 ^ i_sram.sram0/BEN[30] (CF_SRAM_1024x32)
                                              2.988568   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.812916   20.227383   library setup time
                                             20.227383   data required time
---------------------------------------------------------------------------------------------
                                             20.227383   data required time
                                             -2.988568   data arrival time
---------------------------------------------------------------------------------------------
                                             17.238815   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002718    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000066    0.000033    1.000033 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.169599    1.083332    2.083365 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169599    0.000259    2.083624 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.823224    0.665345    2.748969 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.945042    0.243106    2.992075 ^ i_sram.sram5/DI[17] (CF_SRAM_1024x32)
                                              2.992075   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.819796   20.230972   library setup time
                                             20.230972   data required time
---------------------------------------------------------------------------------------------
                                             20.230972   data required time
                                             -2.992075   data arrival time
---------------------------------------------------------------------------------------------
                                             17.238899   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.957956    0.064811    2.988117 ^ i_sram.sram0/BEN[29] (CF_SRAM_1024x32)
                                              2.988117   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.812896   20.227402   library setup time
                                             20.227402   data required time
---------------------------------------------------------------------------------------------
                                             20.227402   data required time
                                             -2.988117   data arrival time
---------------------------------------------------------------------------------------------
                                             17.239286   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.957846    0.064287    2.987593 ^ i_sram.sram0/BEN[28] (CF_SRAM_1024x32)
                                              2.987593   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.812872   20.227427   library setup time
                                             20.227427   data required time
---------------------------------------------------------------------------------------------
                                             20.227427   data required time
                                             -2.987593   data arrival time
---------------------------------------------------------------------------------------------
                                             17.239836   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.957673    0.063455    2.986761 ^ i_sram.sram0/BEN[27] (CF_SRAM_1024x32)
                                              2.986761   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.812835   20.227465   library setup time
                                             20.227465   data required time
---------------------------------------------------------------------------------------------
                                             20.227465   data required time
                                             -2.986761   data arrival time
---------------------------------------------------------------------------------------------
                                             17.240704   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951035    0.048411    2.977515 ^ i_sram.sram1/BEN[16] (CF_SRAM_1024x32)
                                              2.977515   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.811198   20.218552   library setup time
                                             20.218552   data required time
---------------------------------------------------------------------------------------------
                                             20.218552   data required time
                                             -2.977515   data arrival time
---------------------------------------------------------------------------------------------
                                             17.241035   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.957427    0.062251    2.985557 ^ i_sram.sram0/BEN[26] (CF_SRAM_1024x32)
                                              2.985557   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.812782   20.227516   library setup time
                                             20.227516   data required time
---------------------------------------------------------------------------------------------
                                             20.227516   data required time
                                             -2.985557   data arrival time
---------------------------------------------------------------------------------------------
                                             17.241959   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.957167    0.060947    2.984252 ^ i_sram.sram0/BEN[25] (CF_SRAM_1024x32)
                                              2.984252   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.812726   20.227573   library setup time
                                             20.227573   data required time
---------------------------------------------------------------------------------------------
                                             20.227573   data required time
                                             -2.984252   data arrival time
---------------------------------------------------------------------------------------------
                                             17.243320   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.952244    0.055711    2.984815 ^ i_sram.sram0/BEN[23] (CF_SRAM_1024x32)
                                              2.984815   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.811671   20.228628   library setup time
                                             20.228628   data required time
---------------------------------------------------------------------------------------------
                                             20.228628   data required time
                                             -2.984815   data arrival time
---------------------------------------------------------------------------------------------
                                             17.243814   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.952208    0.055509    2.984613 ^ i_sram.sram0/BEN[22] (CF_SRAM_1024x32)
                                              2.984613   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.811663   20.228636   library setup time
                                             20.228636   data required time
---------------------------------------------------------------------------------------------
                                             20.228636   data required time
                                             -2.984613   data arrival time
---------------------------------------------------------------------------------------------
                                             17.244022   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002718    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000066    0.000033    1.000033 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.169599    1.083332    2.083365 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169599    0.000259    2.083624 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.823224    0.665345    2.748969 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.947031    0.245264    2.994233 ^ i_sram.sram4/DI[17] (CF_SRAM_1024x32)
                                              2.994233   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.820466   20.238605   library setup time
                                             20.238605   data required time
---------------------------------------------------------------------------------------------
                                             20.238605   data required time
                                             -2.994233   data arrival time
---------------------------------------------------------------------------------------------
                                             17.244373   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.952137    0.055105    2.984209 ^ i_sram.sram0/BEN[21] (CF_SRAM_1024x32)
                                              2.984209   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.811648   20.228651   library setup time
                                             20.228651   data required time
---------------------------------------------------------------------------------------------
                                             20.228651   data required time
                                             -2.984209   data arrival time
---------------------------------------------------------------------------------------------
                                             17.244442   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002931    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.164701    0.000240    2.079314 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633006    0.951545    0.843992    2.923306 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.956904    0.059594    2.982899 ^ i_sram.sram0/BEN[24] (CF_SRAM_1024x32)
                                              2.982899   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.812670   20.227629   library setup time
                                             20.227629   data required time
---------------------------------------------------------------------------------------------
                                             20.227629   data required time
                                             -2.982899   data arrival time
---------------------------------------------------------------------------------------------
                                             17.244728   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.952029    0.054495    2.983599 ^ i_sram.sram0/BEN[20] (CF_SRAM_1024x32)
                                              2.983599   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.811625   20.228674   library setup time
                                             20.228674   data required time
---------------------------------------------------------------------------------------------
                                             20.228674   data required time
                                             -2.983599   data arrival time
---------------------------------------------------------------------------------------------
                                             17.245075   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003041    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000080    0.000040    1.000040 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.170828    1.084411    2.084451 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.170828    0.000265    2.084716 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.824895    0.749314    2.834030 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.870710    0.151479    2.985509 ^ i_sram.sram7/DI[26] (CF_SRAM_1024x32)
                                              2.985509   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.800411   20.230812   library setup time
                                             20.230812   data required time
---------------------------------------------------------------------------------------------
                                             20.230812   data required time
                                             -2.985509   data arrival time
---------------------------------------------------------------------------------------------
                                             17.245302   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951898    0.053737    2.982841 ^ i_sram.sram0/BEN[19] (CF_SRAM_1024x32)
                                              2.982841   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.811597   20.228703   library setup time
                                             20.228703   data required time
---------------------------------------------------------------------------------------------
                                             20.228703   data required time
                                             -2.982841   data arrival time
---------------------------------------------------------------------------------------------
                                             17.245863   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002503    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000060    0.000030    1.000030 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008433    0.167854    1.081791    2.081821 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.167854    0.000259    2.082079 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.823017    0.750080    2.832159 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.867094    0.148602    2.980762 ^ i_sram.sram6/DI[20] (CF_SRAM_1024x32)
                                              2.980762   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.799516   20.226660   library setup time
                                             20.226660   data required time
---------------------------------------------------------------------------------------------
                                             20.226660   data required time
                                             -2.980762   data arrival time
---------------------------------------------------------------------------------------------
                                             17.245899   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003041    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000080    0.000040    1.000040 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.170828    1.084411    2.084451 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.170828    0.000265    2.084716 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.824895    0.749314    2.834030 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.879990    0.165717    2.999747 ^ i_sram.sram5/DI[26] (CF_SRAM_1024x32)
                                              2.999747   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.804470   20.246300   library setup time
                                             20.246300   data required time
---------------------------------------------------------------------------------------------
                                             20.246300   data required time
                                             -2.999747   data arrival time
---------------------------------------------------------------------------------------------
                                             17.246553   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002503    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000060    0.000030    1.000030 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008433    0.167854    1.081791    2.081821 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.167854    0.000259    2.082079 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.823017    0.750080    2.832159 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.869348    0.152250    2.984410 ^ i_sram.sram7/DI[20] (CF_SRAM_1024x32)
                                              2.984410   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.800090   20.231131   library setup time
                                             20.231131   data required time
---------------------------------------------------------------------------------------------
                                             20.231131   data required time
                                             -2.984410   data arrival time
---------------------------------------------------------------------------------------------
                                             17.246721   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951712    0.052641    2.981745 ^ i_sram.sram0/BEN[18] (CF_SRAM_1024x32)
                                              2.981745   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.811557   20.228743   library setup time
                                             20.228743   data required time
---------------------------------------------------------------------------------------------
                                             20.228743   data required time
                                             -2.981745   data arrival time
---------------------------------------------------------------------------------------------
                                             17.246998   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951519    0.051479    2.980584 ^ i_sram.sram0/BEN[17] (CF_SRAM_1024x32)
                                              2.980584   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.811516   20.228783   library setup time
                                             20.228783   data required time
---------------------------------------------------------------------------------------------
                                             20.228783   data required time
                                             -2.980584   data arrival time
---------------------------------------------------------------------------------------------
                                             17.248198   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002928    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000079    0.000039    1.000039 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.164701    0.000240    2.079314 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631356    0.947538    0.849791    2.929104 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.951301    0.050126    2.979230 ^ i_sram.sram0/BEN[16] (CF_SRAM_1024x32)
                                              2.979230   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.811469   20.228830   library setup time
                                             20.228830   data required time
---------------------------------------------------------------------------------------------
                                             20.228830   data required time
                                             -2.979230   data arrival time
---------------------------------------------------------------------------------------------
                                             17.249601   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003041    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000080    0.000040    1.000040 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.170828    1.084411    2.084451 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.170828    0.000265    2.084716 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.824895    0.749314    2.834030 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.881296    0.167637    3.001667 ^ i_sram.sram4/DI[26] (CF_SRAM_1024x32)
                                              3.001667   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.804979   20.254093   library setup time
                                             20.254093   data required time
---------------------------------------------------------------------------------------------
                                             20.254093   data required time
                                             -3.001667   data arrival time
---------------------------------------------------------------------------------------------
                                             17.252426   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002250    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000051    0.000025    1.000025 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008000    0.161917    1.076630    2.076655 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.161917    0.000153    2.076808 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.847722    0.765355    2.842163 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.890164    0.147995    2.990158 ^ i_sram.sram5/DI[4] (CF_SRAM_1024x32)
                                              2.990158   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.806867   20.243902   library setup time
                                             20.243902   data required time
---------------------------------------------------------------------------------------------
                                             20.243902   data required time
                                             -2.990158   data arrival time
---------------------------------------------------------------------------------------------
                                             17.253744   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001961    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000041    0.000020    1.000020 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008299    0.166019    1.080175    2.080195 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.166019    0.000247    2.080443 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.820503    0.752807    2.833250 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.859402    0.139761    2.973011 ^ i_sram.sram6/DI[16] (CF_SRAM_1024x32)
                                              2.973011   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.797704   20.228472   library setup time
                                             20.228472   data required time
---------------------------------------------------------------------------------------------
                                             20.228472   data required time
                                             -2.973011   data arrival time
---------------------------------------------------------------------------------------------
                                             17.255461   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001961    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000041    0.000020    1.000020 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008299    0.166019    1.080175    2.080195 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.166019    0.000247    2.080443 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.820503    0.752807    2.833250 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.860951    0.142432    2.975682 ^ i_sram.sram7/DI[16] (CF_SRAM_1024x32)
                                              2.975682   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.798111   20.233110   library setup time
                                             20.233110   data required time
---------------------------------------------------------------------------------------------
                                             20.233110   data required time
                                             -2.975682   data arrival time
---------------------------------------------------------------------------------------------
                                             17.257427   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002250    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000051    0.000025    1.000025 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008000    0.161917    1.076630    2.076655 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.161917    0.000153    2.076808 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.847722    0.765355    2.842163 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.891760    0.150669    2.992832 ^ i_sram.sram4/DI[4] (CF_SRAM_1024x32)
                                              2.992832   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.807444   20.251627   library setup time
                                             20.251627   data required time
---------------------------------------------------------------------------------------------
                                             20.251627   data required time
                                             -2.992832   data arrival time
---------------------------------------------------------------------------------------------
                                             17.258795   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002503    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000060    0.000030    1.000030 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008433    0.167854    1.081791    2.081821 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.167854    0.000259    2.082079 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.823017    0.750080    2.832159 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.871225    0.155203    2.987362 ^ i_sram.sram5/DI[20] (CF_SRAM_1024x32)
                                              2.987362   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.802405   20.248363   library setup time
                                             20.248363   data required time
---------------------------------------------------------------------------------------------
                                             20.248363   data required time
                                             -2.987362   data arrival time
---------------------------------------------------------------------------------------------
                                             17.261002   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002275    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000053    0.000027    1.000027 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008557    0.169549    1.083272    2.083299 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.169549    0.000271    2.083570 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.794663    0.611701    2.695271 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.953555    0.277321    2.972593 ^ i_sram.sram4/DI[31] (CF_SRAM_1024x32)
                                              2.972593   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.822003   20.237068   library setup time
                                             20.237068   data required time
---------------------------------------------------------------------------------------------
                                             20.237068   data required time
                                             -2.972593   data arrival time
---------------------------------------------------------------------------------------------
                                             17.264475   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002511    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000060    0.000030    1.000030 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.163520    1.077986    2.078017 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163520    0.000236    2.078253 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.811163    0.742310    2.820563 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.852813    0.143480    2.964043 ^ i_sram.sram6/DI[19] (CF_SRAM_1024x32)
                                              2.964043   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.796151   20.230024   library setup time
                                             20.230024   data required time
---------------------------------------------------------------------------------------------
                                             20.230024   data required time
                                             -2.964043   data arrival time
---------------------------------------------------------------------------------------------
                                             17.265982   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002511    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000060    0.000030    1.000030 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.163520    1.077986    2.078017 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163520    0.000236    2.078253 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.811163    0.742310    2.820563 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.855091    0.147239    2.967803 ^ i_sram.sram7/DI[19] (CF_SRAM_1024x32)
                                              2.967803   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.796731   20.234489   library setup time
                                             20.234489   data required time
---------------------------------------------------------------------------------------------
                                             20.234489   data required time
                                             -2.967803   data arrival time
---------------------------------------------------------------------------------------------
                                             17.266687   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002503    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000060    0.000030    1.000030 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008433    0.167854    1.081791    2.081821 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.167854    0.000259    2.082079 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.823017    0.750080    2.832159 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.872473    0.157152    2.989311 ^ i_sram.sram4/DI[20] (CF_SRAM_1024x32)
                                              2.989311   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.802900   20.256170   library setup time
                                             20.256170   data required time
---------------------------------------------------------------------------------------------
                                             20.256170   data required time
                                             -2.989311   data arrival time
---------------------------------------------------------------------------------------------
                                             17.266861   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001963    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000041    0.000020    1.000020 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008294    0.165942    1.080107    2.080127 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.165942    0.000247    2.080374 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.797603    0.730187    2.810561 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.846648    0.153890    2.964452 ^ i_sram.sram6/DI[24] (CF_SRAM_1024x32)
                                              2.964452   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.794699   20.231476   library setup time
                                             20.231476   data required time
---------------------------------------------------------------------------------------------
                                             20.231476   data required time
                                             -2.964452   data arrival time
---------------------------------------------------------------------------------------------
                                             17.267023   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000068    0.000034    1.000034 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078908    2.078942 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.164563    0.000240    2.079181 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.784240    0.638080    2.717261 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.902714    0.233795    2.951056 ^ i_sram.sram6/DI[18] (CF_SRAM_1024x32)
                                              2.951056   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.807908   20.218267   library setup time
                                             20.218267   data required time
---------------------------------------------------------------------------------------------
                                             20.218267   data required time
                                             -2.951056   data arrival time
---------------------------------------------------------------------------------------------
                                             17.267210   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002199    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000050    0.000025    1.000025 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007959    0.161365    1.076142    2.076167 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.161365    0.000152    2.076318 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.799614    0.719721    2.796040 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.856717    0.165249    2.961288 ^ i_sram.sram6/DI[28] (CF_SRAM_1024x32)
                                              2.961288   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.797071   20.229105   library setup time
                                             20.229105   data required time
---------------------------------------------------------------------------------------------
                                             20.229105   data required time
                                             -2.961288   data arrival time
---------------------------------------------------------------------------------------------
                                             17.267817   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000068    0.000034    1.000034 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078908    2.078942 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.164563    0.000240    2.079181 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.784240    0.638080    2.717261 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.905220    0.236489    2.953750 ^ i_sram.sram7/DI[18] (CF_SRAM_1024x32)
                                              2.953750   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.808542   20.222681   library setup time
                                             20.222681   data required time
---------------------------------------------------------------------------------------------
                                             20.222681   data required time
                                             -2.953750   data arrival time
---------------------------------------------------------------------------------------------
                                             17.268932   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002275    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000053    0.000027    1.000027 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008557    0.169549    1.083272    2.083299 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.169549    0.000271    2.083570 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.794663    0.611701    2.695271 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.942616    0.266259    2.961530 ^ i_sram.sram5/DI[31] (CF_SRAM_1024x32)
                                              2.961530   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.819225   20.231544   library setup time
                                             20.231544   data required time
---------------------------------------------------------------------------------------------
                                             20.231544   data required time
                                             -2.961530   data arrival time
---------------------------------------------------------------------------------------------
                                             17.270016   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001961    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000041    0.000020    1.000020 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008299    0.166019    1.080175    2.080195 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.166019    0.000247    2.080443 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.820503    0.752807    2.833250 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.862714    0.145419    2.978668 ^ i_sram.sram5/DI[16] (CF_SRAM_1024x32)
                                              2.978668   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.800400   20.250368   library setup time
                                             20.250368   data required time
---------------------------------------------------------------------------------------------
                                             20.250368   data required time
                                             -2.978668   data arrival time
---------------------------------------------------------------------------------------------
                                             17.271702   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002275    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000053    0.000027    1.000027 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008557    0.169549    1.083272    2.083299 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.169549    0.000271    2.083570 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.794663    0.611701    2.695271 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.898863    0.219685    2.914956 ^ i_sram.sram2/DI[31] (CF_SRAM_1024x32)
                                              2.914956   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.806787   20.187027   library setup time
                                             20.187027   data required time
---------------------------------------------------------------------------------------------
                                             20.187027   data required time
                                             -2.914956   data arrival time
---------------------------------------------------------------------------------------------
                                             17.272072   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001961    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000041    0.000020    1.000020 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008299    0.166019    1.080175    2.080195 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.166019    0.000247    2.080443 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.820503    0.752807    2.833250 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.863888    0.147375    2.980625 ^ i_sram.sram4/DI[16] (CF_SRAM_1024x32)
                                              2.980625   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.800878   20.258194   library setup time
                                             20.258194   data required time
---------------------------------------------------------------------------------------------
                                             20.258194   data required time
                                             -2.980625   data arrival time
---------------------------------------------------------------------------------------------
                                             17.277569   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002511    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000060    0.000030    1.000030 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.163520    1.077986    2.078017 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163520    0.000236    2.078253 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.811163    0.742310    2.820563 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.856948    0.150239    2.970803 ^ i_sram.sram5/DI[19] (CF_SRAM_1024x32)
                                              2.970803   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.799041   20.251728   library setup time
                                             20.251728   data required time
---------------------------------------------------------------------------------------------
                                             20.251728   data required time
                                             -2.970803   data arrival time
---------------------------------------------------------------------------------------------
                                             17.280926   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001963    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000041    0.000020    1.000020 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008294    0.165942    1.080107    2.080127 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.165942    0.000247    2.080374 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.797603    0.730187    2.810561 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.841244    0.145395    2.955957 ^ i_sram.sram7/DI[24] (CF_SRAM_1024x32)
                                              2.955957   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.793468   20.237753   library setup time
                                             20.237753   data required time
---------------------------------------------------------------------------------------------
                                             20.237753   data required time
                                             -2.955957   data arrival time
---------------------------------------------------------------------------------------------
                                             17.281796   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002592    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000063    0.000032    1.000032 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008559    0.169566    1.083296    2.083327 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.169566    0.000262    2.083590 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.809577    0.779235    2.862824 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.825778    0.091390    2.954214 ^ i_sram.sram6/DI[12] (CF_SRAM_1024x32)
                                              2.954214   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.789781   20.236395   library setup time
                                             20.236395   data required time
---------------------------------------------------------------------------------------------
                                             20.236395   data required time
                                             -2.954214   data arrival time
---------------------------------------------------------------------------------------------
                                             17.282179   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002275    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000053    0.000027    1.000027 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008557    0.169549    1.083272    2.083299 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.169549    0.000271    2.083570 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.794663    0.611701    2.695271 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.914925    0.237349    2.932621 ^ i_sram.sram6/DI[31] (CF_SRAM_1024x32)
                                              2.932621   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.810785   20.215389   library setup time
                                             20.215389   data required time
---------------------------------------------------------------------------------------------
                                             20.215389   data required time
                                             -2.932621   data arrival time
---------------------------------------------------------------------------------------------
                                             17.282768   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000068    0.000034    1.000034 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078908    2.078942 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.164563    0.000240    2.079181 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.784240    0.638080    2.717261 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.908003    0.239462    2.956723 ^ i_sram.sram5/DI[18] (CF_SRAM_1024x32)
                                              2.956723   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.811070   20.239698   library setup time
                                             20.239698   data required time
---------------------------------------------------------------------------------------------
                                             20.239698   data required time
                                             -2.956723   data arrival time
---------------------------------------------------------------------------------------------
                                             17.282976   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002199    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000050    0.000025    1.000025 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007959    0.161365    1.076142    2.076167 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.161365    0.000152    2.076318 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.799614    0.719721    2.796040 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.860903    0.171074    2.967113 ^ i_sram.sram5/DI[28] (CF_SRAM_1024x32)
                                              2.967113   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.799973   20.250795   library setup time
                                             20.250795   data required time
---------------------------------------------------------------------------------------------
                                             20.250795   data required time
                                             -2.967113   data arrival time
---------------------------------------------------------------------------------------------
                                             17.283682   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001963    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000041    0.000020    1.000020 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008294    0.165942    1.080107    2.080127 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.165942    0.000247    2.080374 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.797603    0.730187    2.810561 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.849854    0.158708    2.969269 ^ i_sram.sram5/DI[24] (CF_SRAM_1024x32)
                                              2.969269   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.797370   20.253399   library setup time
                                             20.253399   data required time
---------------------------------------------------------------------------------------------
                                             20.253399   data required time
                                             -2.969269   data arrival time
---------------------------------------------------------------------------------------------
                                             17.284130   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002592    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000063    0.000032    1.000032 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008559    0.169566    1.083296    2.083327 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.169566    0.000262    2.083590 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.809577    0.779235    2.862824 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.826631    0.093687    2.956511 ^ i_sram.sram7/DI[12] (CF_SRAM_1024x32)
                                              2.956511   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.790025   20.241196   library setup time
                                             20.241196   data required time
---------------------------------------------------------------------------------------------
                                             20.241196   data required time
                                             -2.956511   data arrival time
---------------------------------------------------------------------------------------------
                                             17.284685   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002532    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000060    0.000030    1.000030 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008136    0.163787    1.078222    2.078252 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.163787    0.000237    2.078489 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.785898    0.721547    2.800036 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.833037    0.149887    2.949923 ^ i_sram.sram6/DI[29] (CF_SRAM_1024x32)
                                              2.949923   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.791492   20.234684   library setup time
                                             20.234684   data required time
---------------------------------------------------------------------------------------------
                                             20.234684   data required time
                                             -2.949923   data arrival time
---------------------------------------------------------------------------------------------
                                             17.284761   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002878    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000081    0.000040    1.000040 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.163695    1.078151    2.078191 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.163695    0.000237    2.078428 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.791765    0.742965    2.821393 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.826266    0.129629    2.951021 ^ i_sram.sram6/DI[8] (CF_SRAM_1024x32)
                                              2.951021   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.789896   20.236279   library setup time
                                             20.236279   data required time
---------------------------------------------------------------------------------------------
                                             20.236279   data required time
                                             -2.951021   data arrival time
---------------------------------------------------------------------------------------------
                                             17.285257   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002199    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000050    0.000025    1.000025 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007959    0.161365    1.076142    2.076167 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.161365    0.000152    2.076318 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.799614    0.719721    2.796040 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.849028    0.154059    2.950099 ^ i_sram.sram7/DI[28] (CF_SRAM_1024x32)
                                              2.950099   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.795302   20.235920   library setup time
                                             20.235920   data required time
---------------------------------------------------------------------------------------------
                                             20.235920   data required time
                                             -2.950099   data arrival time
---------------------------------------------------------------------------------------------
                                             17.285822   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002511    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000060    0.000030    1.000030 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.163520    1.077986    2.078017 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163520    0.000236    2.078253 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.811163    0.742310    2.820563 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.858207    0.152218    2.972782 ^ i_sram.sram4/DI[19] (CF_SRAM_1024x32)
                                              2.972782   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.799539   20.259531   library setup time
                                             20.259531   data required time
---------------------------------------------------------------------------------------------
                                             20.259531   data required time
                                             -2.972782   data arrival time
---------------------------------------------------------------------------------------------
                                             17.286751   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002878    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000081    0.000040    1.000040 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.163695    1.078151    2.078191 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.163695    0.000237    2.078428 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.791765    0.742965    2.821393 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.827387    0.131670    2.953063 ^ i_sram.sram7/DI[8] (CF_SRAM_1024x32)
                                              2.953063   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.790203   20.241018   library setup time
                                             20.241018   data required time
---------------------------------------------------------------------------------------------
                                             20.241018   data required time
                                             -2.953063   data arrival time
---------------------------------------------------------------------------------------------
                                             17.287954   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000068    0.000034    1.000034 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078908    2.078942 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.164563    0.000240    2.079181 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.784240    0.638080    2.717261 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.909875    0.241452    2.958713 ^ i_sram.sram4/DI[18] (CF_SRAM_1024x32)
                                              2.958713   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.811712   20.247360   library setup time
                                             20.247360   data required time
---------------------------------------------------------------------------------------------
                                             20.247360   data required time
                                             -2.958713   data arrival time
---------------------------------------------------------------------------------------------
                                             17.288645   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002199    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000050    0.000025    1.000025 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007959    0.161365    1.076142    2.076167 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.161365    0.000152    2.076318 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.799614    0.719721    2.796040 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.862550    0.173319    2.969358 ^ i_sram.sram4/DI[28] (CF_SRAM_1024x32)
                                              2.969358   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.800562   20.258511   library setup time
                                             20.258511   data required time
---------------------------------------------------------------------------------------------
                                             20.258511   data required time
                                             -2.969358   data arrival time
---------------------------------------------------------------------------------------------
                                             17.289152   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001963    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000041    0.000020    1.000020 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008294    0.165942    1.080107    2.080127 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.165942    0.000247    2.080374 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.797603    0.730187    2.810561 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.851153    0.160632    2.971193 ^ i_sram.sram4/DI[24] (CF_SRAM_1024x32)
                                              2.971193   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.797877   20.261194   library setup time
                                             20.261194   data required time
---------------------------------------------------------------------------------------------
                                             20.261194   data required time
                                             -2.971193   data arrival time
---------------------------------------------------------------------------------------------
                                             17.290001   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002500    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000060    0.000030    1.000030 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.163552    1.078014    2.078044 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163552    0.000236    2.078280 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.780130    0.715890    2.794171 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.826952    0.148475    2.942645 ^ i_sram.sram6/DI[21] (CF_SRAM_1024x32)
                                              2.942645   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.790058   20.236116   library setup time
                                             20.236116   data required time
---------------------------------------------------------------------------------------------
                                             20.236116   data required time
                                             -2.942645   data arrival time
---------------------------------------------------------------------------------------------
                                             17.293472   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002275    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000053    0.000027    1.000027 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008557    0.169549    1.083272    2.083299 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.169549    0.000271    2.083570 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.794663    0.611701    2.695271 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.886172    0.205139    2.900411 ^ i_sram.sram3/DI[31] (CF_SRAM_1024x32)
                                              2.900411   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.803821   20.194563   library setup time
                                             20.194563   data required time
---------------------------------------------------------------------------------------------
                                             20.194563   data required time
                                             -2.900411   data arrival time
---------------------------------------------------------------------------------------------
                                             17.294153   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002500    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000060    0.000030    1.000030 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.163552    1.078014    2.078044 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163552    0.000236    2.078280 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.780130    0.715890    2.794171 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.829331    0.152101    2.946272 ^ i_sram.sram7/DI[21] (CF_SRAM_1024x32)
                                              2.946272   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.790662   20.240561   library setup time
                                             20.240561   data required time
---------------------------------------------------------------------------------------------
                                             20.240561   data required time
                                             -2.946272   data arrival time
---------------------------------------------------------------------------------------------
                                             17.294287   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002510    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000060    0.000030    1.000030 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.163520    1.077986    2.078017 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163520    0.000236    2.078253 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.771928    0.712927    2.791180 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.820032    0.149836    2.941016 ^ i_sram.sram6/DI[25] (CF_SRAM_1024x32)
                                              2.941016   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.788428   20.237747   library setup time
                                             20.237747   data required time
---------------------------------------------------------------------------------------------
                                             20.237747   data required time
                                             -2.941016   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296732   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002275    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000053    0.000027    1.000027 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008557    0.169549    1.083272    2.083299 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.169549    0.000271    2.083570 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.794663    0.611701    2.695271 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.907375    0.229140    2.924411 ^ i_sram.sram7/DI[31] (CF_SRAM_1024x32)
                                              2.924411   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.809049   20.222174   library setup time
                                             20.222174   data required time
---------------------------------------------------------------------------------------------
                                             20.222174   data required time
                                             -2.924411   data arrival time
---------------------------------------------------------------------------------------------
                                             17.297762   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002486    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000060    0.000030    1.000030 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008121    0.163583    1.078042    2.078072 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163583    0.000236    2.078308 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.856307    0.763820    2.842128 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.861225    0.055138    2.897265 ^ i_sram.sram2/DI[27] (CF_SRAM_1024x32)
                                              2.897265   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.797919   20.195896   library setup time
                                             20.195896   data required time
---------------------------------------------------------------------------------------------
                                             20.195896   data required time
                                             -2.897265   data arrival time
---------------------------------------------------------------------------------------------
                                             17.298632   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002309    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000054    0.000027    1.000027 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008715    0.171717    1.085166    2.085192 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.171717    0.000280    2.085472 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.810390    0.769841    2.855314 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.815350    0.052274    2.907587 ^ i_sram.sram2/DI[23] (CF_SRAM_1024x32)
                                              2.907587   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.787110   20.206705   library setup time
                                             20.206705   data required time
---------------------------------------------------------------------------------------------
                                             20.206705   data required time
                                             -2.907587   data arrival time
---------------------------------------------------------------------------------------------
                                             17.299118   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002275    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000053    0.000027    1.000027 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008557    0.169549    1.083272    2.083299 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.169549    0.000271    2.083570 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.794663    0.611701    2.695271 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.903520    0.224885    2.920157 ^ i_sram.sram1/DI[31] (CF_SRAM_1024x32)
                                              2.920157   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.809565   20.220184   library setup time
                                             20.220184   data required time
---------------------------------------------------------------------------------------------
                                             20.220184   data required time
                                             -2.920157   data arrival time
---------------------------------------------------------------------------------------------
                                             17.300026   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002809    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000074    0.000037    1.000037 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.163695    1.078148    2.078185 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.163695    0.000237    2.078422 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.817870    0.784048    2.862469 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.821144    0.042800    2.905269 ^ i_sram.sram2/DI[3] (CF_SRAM_1024x32)
                                              2.905269   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.788475   20.205339   library setup time
                                             20.205339   data required time
---------------------------------------------------------------------------------------------
                                             20.205339   data required time
                                             -2.905269   data arrival time
---------------------------------------------------------------------------------------------
                                             17.300072   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002532    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000060    0.000030    1.000030 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008136    0.163787    1.078222    2.078252 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.163787    0.000237    2.078489 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.785898    0.721547    2.800036 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.827160    0.140509    2.940544 ^ i_sram.sram7/DI[29] (CF_SRAM_1024x32)
                                              2.940544   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.790150   20.241072   library setup time
                                             20.241072   data required time
---------------------------------------------------------------------------------------------
                                             20.241072   data required time
                                             -2.940544   data arrival time
---------------------------------------------------------------------------------------------
                                             17.300528   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002809    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000074    0.000037    1.000037 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.163695    1.078148    2.078185 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.163695    0.000237    2.078422 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.817870    0.784048    2.862469 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.821614    0.045630    2.908099 ^ i_sram.sram3/DI[3] (CF_SRAM_1024x32)
                                              2.908099   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.788610   20.209774   library setup time
                                             20.209774   data required time
---------------------------------------------------------------------------------------------
                                             20.209774   data required time
                                             -2.908099   data arrival time
---------------------------------------------------------------------------------------------
                                             17.301676   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002532    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000060    0.000030    1.000030 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008136    0.163787    1.078222    2.078252 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.163787    0.000237    2.078489 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.785898    0.721547    2.800036 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.836211    0.154710    2.954746 ^ i_sram.sram5/DI[29] (CF_SRAM_1024x32)
                                              2.954746   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.794156   20.256613   library setup time
                                             20.256613   data required time
---------------------------------------------------------------------------------------------
                                             20.256613   data required time
                                             -2.954746   data arrival time
---------------------------------------------------------------------------------------------
                                             17.301867   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000068    0.000034    1.000034 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078908    2.078942 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.164563    0.000240    2.079181 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.816838    0.770922    2.850103 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.821400    0.050457    2.900560 ^ i_sram.sram2/DI[22] (CF_SRAM_1024x32)
                                              2.900560   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.788536   20.205280   library setup time
                                             20.205280   data required time
---------------------------------------------------------------------------------------------
                                             20.205280   data required time
                                             -2.900560   data arrival time
---------------------------------------------------------------------------------------------
                                             17.304720   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002653    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000067    0.000034    1.000034 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078907    2.078941 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.164563    0.000240    2.079181 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.770987    0.615377    2.694558 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.856687    0.195907    2.890464 ^ i_sram.sram2/DI[30] (CF_SRAM_1024x32)
                                              2.890464   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.796850   20.196964   library setup time
                                             20.196964   data required time
---------------------------------------------------------------------------------------------
                                             20.196964   data required time
                                             -2.890464   data arrival time
---------------------------------------------------------------------------------------------
                                             17.306499   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002486    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000060    0.000030    1.000030 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008121    0.163583    1.078042    2.078072 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163583    0.000236    2.078308 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.856307    0.763820    2.842128 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.860517    0.051317    2.893445 ^ i_sram.sram3/DI[27] (CF_SRAM_1024x32)
                                              2.893445   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.797776   20.200607   library setup time
                                             20.200607   data required time
---------------------------------------------------------------------------------------------
                                             20.200607   data required time
                                             -2.893445   data arrival time
---------------------------------------------------------------------------------------------
                                             17.307163   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002910    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000070    0.000035    1.000035 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.168853    1.082671    2.082706 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.168853    0.000264    2.082970 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.763733    0.723603    2.806573 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.799127    0.128439    2.935012 ^ i_sram.sram6/DI[14] (CF_SRAM_1024x32)
                                              2.935012   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.783502   20.242674   library setup time
                                             20.242674   data required time
---------------------------------------------------------------------------------------------
                                             20.242674   data required time
                                             -2.935012   data arrival time
---------------------------------------------------------------------------------------------
                                             17.307661   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002532    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000060    0.000030    1.000030 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008136    0.163787    1.078222    2.078252 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.163787    0.000237    2.078489 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.785898    0.721547    2.800036 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.837501    0.156640    2.956676 ^ i_sram.sram4/DI[29] (CF_SRAM_1024x32)
                                              2.956676   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.794661   20.264412   library setup time
                                             20.264412   data required time
---------------------------------------------------------------------------------------------
                                             20.264412   data required time
                                             -2.956676   data arrival time
---------------------------------------------------------------------------------------------
                                             17.307734   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002275    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000053    0.000027    1.000027 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008557    0.169549    1.083272    2.083299 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.169549    0.000271    2.083570 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.794663    0.611701    2.695271 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.905373    0.226936    2.922207 ^ i_sram.sram0/DI[31] (CF_SRAM_1024x32)
                                              2.922207   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.810216   20.230083   library setup time
                                             20.230083   data required time
---------------------------------------------------------------------------------------------
                                             20.230083   data required time
                                             -2.922207   data arrival time
---------------------------------------------------------------------------------------------
                                             17.307877   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002500    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000060    0.000030    1.000030 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.163552    1.078014    2.078044 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163552    0.000236    2.078280 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.780130    0.715890    2.794171 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.831286    0.154999    2.949170 ^ i_sram.sram5/DI[21] (CF_SRAM_1024x32)
                                              2.949170   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.792995   20.257772   library setup time
                                             20.257772   data required time
---------------------------------------------------------------------------------------------
                                             20.257772   data required time
                                             -2.949170   data arrival time
---------------------------------------------------------------------------------------------
                                             17.308603   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002684    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000067    0.000034    1.000034 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008144    0.163905    1.078328    2.078362 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.163905    0.000238    2.078600 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.797255    0.775960    2.854560 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.808426    0.075735    2.930295 ^ i_sram.sram6/DI[13] (CF_SRAM_1024x32)
                                              2.930295   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.785693   20.240482   library setup time
                                             20.240482   data required time
---------------------------------------------------------------------------------------------
                                             20.240482   data required time
                                             -2.930295   data arrival time
---------------------------------------------------------------------------------------------
                                             17.310186   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002309    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000054    0.000027    1.000027 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008715    0.171717    1.085166    2.085192 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.171717    0.000280    2.085472 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.810390    0.769841    2.855314 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.820073    0.071697    2.927011 ^ i_sram.sram6/DI[23] (CF_SRAM_1024x32)
                                              2.927011   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.788437   20.237738   library setup time
                                             20.237738   data required time
---------------------------------------------------------------------------------------------
                                             20.237738   data required time
                                             -2.927011   data arrival time
---------------------------------------------------------------------------------------------
                                             17.310726   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002910    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000070    0.000035    1.000035 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.168853    1.082671    2.082706 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.168853    0.000264    2.082970 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.763733    0.723603    2.806573 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.799737    0.129513    2.936086 ^ i_sram.sram7/DI[14] (CF_SRAM_1024x32)
                                              2.936086   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.783689   20.247532   library setup time
                                             20.247532   data required time
---------------------------------------------------------------------------------------------
                                             20.247532   data required time
                                             -2.936086   data arrival time
---------------------------------------------------------------------------------------------
                                             17.311447   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002809    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000074    0.000037    1.000037 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.163695    1.078148    2.078185 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.163695    0.000237    2.078422 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.817870    0.784048    2.862469 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.824905    0.061613    2.924083 ^ i_sram.sram6/DI[3] (CF_SRAM_1024x32)
                                              2.924083   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.789576   20.236599   library setup time
                                             20.236599   data required time
---------------------------------------------------------------------------------------------
                                             20.236599   data required time
                                             -2.924083   data arrival time
---------------------------------------------------------------------------------------------
                                             17.312517   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002510    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000060    0.000030    1.000030 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.163520    1.077986    2.078017 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163520    0.000236    2.078253 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.771928    0.712927    2.791180 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.813912    0.140241    2.931422 ^ i_sram.sram7/DI[25] (CF_SRAM_1024x32)
                                              2.931422   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.787029   20.244192   library setup time
                                             20.244192   data required time
---------------------------------------------------------------------------------------------
                                             20.244192   data required time
                                             -2.931422   data arrival time
---------------------------------------------------------------------------------------------
                                             17.312771   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002684    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000067    0.000034    1.000034 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008144    0.163905    1.078328    2.078362 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.163905    0.000238    2.078600 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.797255    0.775960    2.854560 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.808944    0.077412    2.931972 ^ i_sram.sram7/DI[13] (CF_SRAM_1024x32)
                                              2.931972   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.785858   20.245363   library setup time
                                             20.245363   data required time
---------------------------------------------------------------------------------------------
                                             20.245363   data required time
                                             -2.931972   data arrival time
---------------------------------------------------------------------------------------------
                                             17.313391   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002309    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000054    0.000027    1.000027 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008715    0.171717    1.085166    2.085192 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.171717    0.000280    2.085472 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.810390    0.769841    2.855314 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.820683    0.073801    2.929115 ^ i_sram.sram7/DI[23] (CF_SRAM_1024x32)
                                              2.929115   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.788624   20.242598   library setup time
                                             20.242598   data required time
---------------------------------------------------------------------------------------------
                                             20.242598   data required time
                                             -2.929115   data arrival time
---------------------------------------------------------------------------------------------
                                             17.313482   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002510    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000060    0.000030    1.000030 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.163520    1.077986    2.078017 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163520    0.000236    2.078253 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.771928    0.712927    2.791180 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.823256    0.154649    2.945829 ^ i_sram.sram5/DI[25] (CF_SRAM_1024x32)
                                              2.945829   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.791103   20.259665   library setup time
                                             20.259665   data required time
---------------------------------------------------------------------------------------------
                                             20.259665   data required time
                                             -2.945829   data arrival time
---------------------------------------------------------------------------------------------
                                             17.313837   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002718    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000066    0.000033    1.000033 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.169599    1.083332    2.083365 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169599    0.000259    2.083624 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.823224    0.665345    2.748969 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.860874    0.137589    2.886558 ^ i_sram.sram3/DI[17] (CF_SRAM_1024x32)
                                              2.886558   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.797860   20.200525   library setup time
                                             20.200525   data required time
---------------------------------------------------------------------------------------------
                                             20.200525   data required time
                                             -2.886558   data arrival time
---------------------------------------------------------------------------------------------
                                             17.313967   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002309    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000054    0.000027    1.000027 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008715    0.171717    1.085166    2.085192 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.171717    0.000280    2.085472 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.810390    0.769841    2.855314 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.813561    0.042277    2.897590 ^ i_sram.sram3/DI[23] (CF_SRAM_1024x32)
                                              2.897590   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.786712   20.211672   library setup time
                                             20.211672   data required time
---------------------------------------------------------------------------------------------
                                             20.211672   data required time
                                             -2.897590   data arrival time
---------------------------------------------------------------------------------------------
                                             17.314081   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002500    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000060    0.000030    1.000030 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.163552    1.078014    2.078044 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163552    0.000236    2.078280 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.780130    0.715890    2.794171 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.832602    0.156938    2.951109 ^ i_sram.sram4/DI[21] (CF_SRAM_1024x32)
                                              2.951109   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.793507   20.265566   library setup time
                                             20.265566   data required time
---------------------------------------------------------------------------------------------
                                             20.265566   data required time
                                             -2.951109   data arrival time
---------------------------------------------------------------------------------------------
                                             17.314457   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002878    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000081    0.000040    1.000040 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.163695    1.078151    2.078191 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.163695    0.000237    2.078428 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.791765    0.742965    2.821393 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.823092    0.123680    2.945073 ^ i_sram.sram5/DI[8] (CF_SRAM_1024x32)
                                              2.945073   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.791065   20.259705   library setup time
                                             20.259705   data required time
---------------------------------------------------------------------------------------------
                                             20.259705   data required time
                                             -2.945073   data arrival time
---------------------------------------------------------------------------------------------
                                             17.314631   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000068    0.000034    1.000034 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078908    2.078942 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.164563    0.000240    2.079181 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.816838    0.770922    2.850103 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.826384    0.071512    2.921615 ^ i_sram.sram6/DI[22] (CF_SRAM_1024x32)
                                              2.921615   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.789924   20.236250   library setup time
                                             20.236250   data required time
---------------------------------------------------------------------------------------------
                                             20.236250   data required time
                                             -2.921615   data arrival time
---------------------------------------------------------------------------------------------
                                             17.314636   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002809    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000074    0.000037    1.000037 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.163695    1.078148    2.078185 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.163695    0.000237    2.078422 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.817870    0.784048    2.862469 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.825506    0.064071    2.926541 ^ i_sram.sram7/DI[3] (CF_SRAM_1024x32)
                                              2.926541   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.789760   20.241461   library setup time
                                             20.241461   data required time
---------------------------------------------------------------------------------------------
                                             20.241461   data required time
                                             -2.926541   data arrival time
---------------------------------------------------------------------------------------------
                                             17.314920   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002718    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000066    0.000033    1.000033 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.169599    1.083332    2.083365 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169599    0.000259    2.083624 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.823224    0.665345    2.748969 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.857022    0.131251    2.880220 ^ i_sram.sram2/DI[17] (CF_SRAM_1024x32)
                                              2.880220   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.796929   20.196886   library setup time
                                             20.196886   data required time
---------------------------------------------------------------------------------------------
                                             20.196886   data required time
                                             -2.880220   data arrival time
---------------------------------------------------------------------------------------------
                                             17.316666   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002592    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000063    0.000032    1.000032 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008559    0.169566    1.083296    2.083327 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.169566    0.000262    2.083590 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.809577    0.779235    2.862824 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.810899    0.027659    2.890483 ^ i_sram.sram2/DI[12] (CF_SRAM_1024x32)
                                              2.890483   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.786062   20.207754   library setup time
                                             20.207754   data required time
---------------------------------------------------------------------------------------------
                                             20.207754   data required time
                                             -2.890483   data arrival time
---------------------------------------------------------------------------------------------
                                             17.317272   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000068    0.000034    1.000034 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078908    2.078942 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.164563    0.000240    2.079181 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.816838    0.770922    2.850103 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.826921    0.073389    2.923492 ^ i_sram.sram7/DI[22] (CF_SRAM_1024x32)
                                              2.923492   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.790094   20.241129   library setup time
                                             20.241129   data required time
---------------------------------------------------------------------------------------------
                                             20.241129   data required time
                                             -2.923492   data arrival time
---------------------------------------------------------------------------------------------
                                             17.317636   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002250    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000051    0.000025    1.000025 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008000    0.161917    1.076630    2.076655 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.161917    0.000153    2.076808 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.847722    0.765355    2.842163 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.850043    0.038511    2.880674 ^ i_sram.sram2/DI[4] (CF_SRAM_1024x32)
                                              2.880674   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.795284   20.198532   library setup time
                                             20.198532   data required time
---------------------------------------------------------------------------------------------
                                             20.198532   data required time
                                             -2.880674   data arrival time
---------------------------------------------------------------------------------------------
                                             17.317856   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002592    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000063    0.000032    1.000032 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008559    0.169566    1.083296    2.083327 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.169566    0.000262    2.083590 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.809577    0.779235    2.862824 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.811293    0.031364    2.894188 ^ i_sram.sram3/DI[12] (CF_SRAM_1024x32)
                                              2.894188   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.786178   20.212206   library setup time
                                             20.212206   data required time
---------------------------------------------------------------------------------------------
                                             20.212206   data required time
                                             -2.894188   data arrival time
---------------------------------------------------------------------------------------------
                                             17.318018   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000068    0.000034    1.000034 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078908    2.078942 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.164563    0.000240    2.079181 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.816838    0.770922    2.850103 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.819891    0.041696    2.891799 ^ i_sram.sram3/DI[22] (CF_SRAM_1024x32)
                                              2.891799   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.788204   20.210180   library setup time
                                             20.210180   data required time
---------------------------------------------------------------------------------------------
                                             20.210180   data required time
                                             -2.891799   data arrival time
---------------------------------------------------------------------------------------------
                                             17.318382   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003041    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000080    0.000040    1.000040 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.170828    1.084411    2.084451 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.170828    0.000265    2.084716 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.824895    0.749314    2.834030 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.829122    0.050363    2.884393 ^ i_sram.sram2/DI[26] (CF_SRAM_1024x32)
                                              2.884393   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.790355   20.203461   library setup time
                                             20.203461   data required time
---------------------------------------------------------------------------------------------
                                             20.203461   data required time
                                             -2.884393   data arrival time
---------------------------------------------------------------------------------------------
                                             17.319067   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002653    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000067    0.000034    1.000034 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078907    2.078941 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.164563    0.000240    2.079181 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.770987    0.615377    2.694558 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.870690    0.212127    2.906685 ^ i_sram.sram6/DI[30] (CF_SRAM_1024x32)
                                              2.906685   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.800363   20.225813   library setup time
                                             20.225813   data required time
---------------------------------------------------------------------------------------------
                                             20.225813   data required time
                                             -2.906685   data arrival time
---------------------------------------------------------------------------------------------
                                             17.319128   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002878    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000081    0.000040    1.000040 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.163695    1.078151    2.078191 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.163695    0.000237    2.078428 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.791765    0.742965    2.821393 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.824525    0.126398    2.947791 ^ i_sram.sram4/DI[8] (CF_SRAM_1024x32)
                                              2.947791   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.791604   20.267467   library setup time
                                             20.267467   data required time
---------------------------------------------------------------------------------------------
                                             20.267467   data required time
                                             -2.947791   data arrival time
---------------------------------------------------------------------------------------------
                                             17.319677   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002510    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000060    0.000030    1.000030 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.163520    1.077986    2.078017 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163520    0.000236    2.078253 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.771928    0.712927    2.791180 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.824563    0.156570    2.947751 ^ i_sram.sram4/DI[25] (CF_SRAM_1024x32)
                                              2.947751   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.791613   20.267460   library setup time
                                             20.267460   data required time
---------------------------------------------------------------------------------------------
                                             20.267460   data required time
                                             -2.947751   data arrival time
---------------------------------------------------------------------------------------------
                                             17.319708   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002250    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000051    0.000025    1.000025 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008000    0.161917    1.076630    2.076655 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.161917    0.000153    2.076808 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.847722    0.765355    2.842163 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.850354    0.040856    2.883019 ^ i_sram.sram3/DI[4] (CF_SRAM_1024x32)
                                              2.883019   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.795382   20.203003   library setup time
                                             20.203003   data required time
---------------------------------------------------------------------------------------------
                                             20.203003   data required time
                                             -2.883019   data arrival time
---------------------------------------------------------------------------------------------
                                             17.319984   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002668    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000068    0.000034    1.000034 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008360    0.166852    1.080916    2.080950 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.166852    0.000256    2.081205 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.788167    0.761870    2.843075 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.792451    0.047816    2.890891 ^ i_sram.sram2/DI[0] (CF_SRAM_1024x32)
                                              2.890891   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.781715   20.212101   library setup time
                                             20.212101   data required time
---------------------------------------------------------------------------------------------
                                             20.212101   data required time
                                             -2.890891   data arrival time
---------------------------------------------------------------------------------------------
                                             17.321209   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002668    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000068    0.000034    1.000034 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008360    0.166852    1.080916    2.080950 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.166852    0.000256    2.081205 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.788167    0.761870    2.843075 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.792847    0.049866    2.892941 ^ i_sram.sram3/DI[0] (CF_SRAM_1024x32)
                                              2.892941   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.781832   20.216553   library setup time
                                             20.216553   data required time
---------------------------------------------------------------------------------------------
                                             20.216553   data required time
                                             -2.892941   data arrival time
---------------------------------------------------------------------------------------------
                                             17.323612   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002910    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000070    0.000035    1.000035 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.168853    1.082671    2.082706 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.168853    0.000264    2.082970 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.763733    0.723603    2.806573 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.802062    0.133527    2.940099 ^ i_sram.sram5/DI[14] (CF_SRAM_1024x32)
                                              2.940099   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.786110   20.264658   library setup time
                                             20.264658   data required time
---------------------------------------------------------------------------------------------
                                             20.264658   data required time
                                             -2.940099   data arrival time
---------------------------------------------------------------------------------------------
                                             17.324558   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003041    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000080    0.000040    1.000040 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.170828    1.084411    2.084451 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.170828    0.000265    2.084716 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.824895    0.749314    2.834030 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.828918    0.049222    2.883253 ^ i_sram.sram3/DI[26] (CF_SRAM_1024x32)
                                              2.883253   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.790331   20.208054   library setup time
                                             20.208054   data required time
---------------------------------------------------------------------------------------------
                                             20.208054   data required time
                                             -2.883253   data arrival time
---------------------------------------------------------------------------------------------
                                             17.324800   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002503    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000060    0.000030    1.000030 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008433    0.167854    1.081791    2.081821 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.167854    0.000259    2.082079 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.823017    0.750080    2.832159 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.826598    0.046446    2.878606 ^ i_sram.sram2/DI[20] (CF_SRAM_1024x32)
                                              2.878606   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.789760   20.204054   library setup time
                                             20.204054   data required time
---------------------------------------------------------------------------------------------
                                             20.204054   data required time
                                             -2.878606   data arrival time
---------------------------------------------------------------------------------------------
                                             17.325449   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002486    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000060    0.000030    1.000030 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008121    0.163583    1.078042    2.078072 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163583    0.000236    2.078308 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.856307    0.763820    2.842128 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.862672    0.062053    2.904181 ^ i_sram.sram1/DI[27] (CF_SRAM_1024x32)
                                              2.904181   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.799941   20.229807   library setup time
                                             20.229807   data required time
---------------------------------------------------------------------------------------------
                                             20.229807   data required time
                                             -2.904181   data arrival time
---------------------------------------------------------------------------------------------
                                             17.325628   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002653    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000067    0.000034    1.000034 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078907    2.078941 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.164563    0.000240    2.079181 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.770987    0.615377    2.694558 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.846335    0.183406    2.877964 ^ i_sram.sram3/DI[30] (CF_SRAM_1024x32)
                                              2.877964   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.794435   20.203949   library setup time
                                             20.203949   data required time
---------------------------------------------------------------------------------------------
                                             20.203949   data required time
                                             -2.877964   data arrival time
---------------------------------------------------------------------------------------------
                                             17.325985   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002309    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000054    0.000027    1.000027 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008715    0.171717    1.085166    2.085192 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.171717    0.000280    2.085472 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.810390    0.769841    2.855314 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.816513    0.057744    2.913057 ^ i_sram.sram1/DI[23] (CF_SRAM_1024x32)
                                              2.913057   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.789067   20.240683   library setup time
                                             20.240683   data required time
---------------------------------------------------------------------------------------------
                                             20.240683   data required time
                                             -2.913057   data arrival time
---------------------------------------------------------------------------------------------
                                             17.327625   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002309    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000054    0.000027    1.000027 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008715    0.171717    1.085166    2.085192 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.171717    0.000280    2.085472 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.810390    0.769841    2.855314 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.821666    0.077064    2.932378 ^ i_sram.sram5/DI[23] (CF_SRAM_1024x32)
                                              2.932378   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.790729   20.260040   library setup time
                                             20.260040   data required time
---------------------------------------------------------------------------------------------
                                             20.260040   data required time
                                             -2.932378   data arrival time
---------------------------------------------------------------------------------------------
                                             17.327662   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000068    0.000034    1.000034 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078908    2.078942 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.164563    0.000240    2.079181 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.816838    0.770922    2.850103 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.828385    0.078261    2.928364 ^ i_sram.sram5/DI[22] (CF_SRAM_1024x32)
                                              2.928364   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.792312   20.258457   library setup time
                                             20.258457   data required time
---------------------------------------------------------------------------------------------
                                             20.258457   data required time
                                             -2.928364   data arrival time
---------------------------------------------------------------------------------------------
                                             17.330093   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002910    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000070    0.000035    1.000035 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.168853    1.082671    2.082706 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.168853    0.000264    2.082970 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.763733    0.723603    2.806573 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.803285    0.135594    2.942167 ^ i_sram.sram4/DI[14] (CF_SRAM_1024x32)
                                              2.942167   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.786600   20.272472   library setup time
                                             20.272472   data required time
---------------------------------------------------------------------------------------------
                                             20.272472   data required time
                                             -2.942167   data arrival time
---------------------------------------------------------------------------------------------
                                             17.330305   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002684    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000067    0.000034    1.000034 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008144    0.163905    1.078328    2.078362 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.163905    0.000238    2.078600 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.797255    0.775960    2.854560 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.798245    0.023681    2.878241 ^ i_sram.sram2/DI[13] (CF_SRAM_1024x32)
                                              2.878241   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.783080   20.210735   library setup time
                                             20.210735   data required time
---------------------------------------------------------------------------------------------
                                             20.210735   data required time
                                             -2.878241   data arrival time
---------------------------------------------------------------------------------------------
                                             17.332493   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000068    0.000034    1.000034 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078908    2.078942 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.164563    0.000240    2.079181 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.816838    0.770922    2.850103 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.822530    0.056019    2.906122 ^ i_sram.sram1/DI[22] (CF_SRAM_1024x32)
                                              2.906122   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.790484   20.239265   library setup time
                                             20.239265   data required time
---------------------------------------------------------------------------------------------
                                             20.239265   data required time
                                             -2.906122   data arrival time
---------------------------------------------------------------------------------------------
                                             17.333143   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002486    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000060    0.000030    1.000030 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008121    0.163583    1.078042    2.078072 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.163583    0.000236    2.078308 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.856307    0.763820    2.842128 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.863279    0.064686    2.906814 ^ i_sram.sram0/DI[27] (CF_SRAM_1024x32)
                                              2.906814   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.800298   20.240000   library setup time
                                             20.240000   data required time
---------------------------------------------------------------------------------------------
                                             20.240000   data required time
                                             -2.906814   data arrival time
---------------------------------------------------------------------------------------------
                                             17.333185   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002309    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000054    0.000027    1.000027 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008715    0.171717    1.085166    2.085192 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.171717    0.000280    2.085472 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.810390    0.769841    2.855314 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.822337    0.079208    2.934522 ^ i_sram.sram4/DI[23] (CF_SRAM_1024x32)
                                              2.934522   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.791088   20.267982   library setup time
                                             20.267982   data required time
---------------------------------------------------------------------------------------------
                                             20.267982   data required time
                                             -2.934522   data arrival time
---------------------------------------------------------------------------------------------
                                             17.333462   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002653    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000067    0.000034    1.000034 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078907    2.078941 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.164563    0.000240    2.079181 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.770987    0.615377    2.694558 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.863797    0.204233    2.898791 ^ i_sram.sram7/DI[30] (CF_SRAM_1024x32)
                                              2.898791   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.798782   20.232441   library setup time
                                             20.232441   data required time
---------------------------------------------------------------------------------------------
                                             20.232441   data required time
                                             -2.898791   data arrival time
---------------------------------------------------------------------------------------------
                                             17.333651   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002684    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000067    0.000034    1.000034 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008144    0.163905    1.078328    2.078362 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.163905    0.000238    2.078600 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.797255    0.775960    2.854560 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.798529    0.026762    2.881322 ^ i_sram.sram3/DI[13] (CF_SRAM_1024x32)
                                              2.881322   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.783171   20.215214   library setup time
                                             20.215214   data required time
---------------------------------------------------------------------------------------------
                                             20.215214   data required time
                                             -2.881322   data arrival time
---------------------------------------------------------------------------------------------
                                             17.333891   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002653    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000067    0.000034    1.000034 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078907    2.078941 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.164563    0.000240    2.079181 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.770987    0.615377    2.694558 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.861136    0.201139    2.895697 ^ i_sram.sram1/DI[30] (CF_SRAM_1024x32)
                                              2.895697   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.799580   20.230169   library setup time
                                             20.230169   data required time
---------------------------------------------------------------------------------------------
                                             20.230169   data required time
                                             -2.895697   data arrival time
---------------------------------------------------------------------------------------------
                                             17.334473   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002503    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000060    0.000030    1.000030 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008433    0.167854    1.081791    2.081821 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.167854    0.000259    2.082079 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.823017    0.750080    2.832159 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.825903    0.041993    2.874152 ^ i_sram.sram3/DI[20] (CF_SRAM_1024x32)
                                              2.874152   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.789620   20.208763   library setup time
                                             20.208763   data required time
---------------------------------------------------------------------------------------------
                                             20.208763   data required time
                                             -2.874152   data arrival time
---------------------------------------------------------------------------------------------
                                             17.334610   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001961    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000041    0.000020    1.000020 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008299    0.166019    1.080175    2.080195 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.166019    0.000247    2.080443 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.820503    0.752807    2.833250 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.822638    0.036219    2.869469 ^ i_sram.sram2/DI[16] (CF_SRAM_1024x32)
                                              2.869469   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.788827   20.204988   library setup time
                                             20.204988   data required time
---------------------------------------------------------------------------------------------
                                             20.204988   data required time
                                             -2.869469   data arrival time
---------------------------------------------------------------------------------------------
                                             17.335520   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000068    0.000034    1.000034 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078908    2.078942 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.164563    0.000240    2.079181 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.816838    0.770922    2.850103 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.829135    0.080636    2.930738 ^ i_sram.sram4/DI[22] (CF_SRAM_1024x32)
                                              2.930738   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.792690   20.266380   library setup time
                                             20.266380   data required time
---------------------------------------------------------------------------------------------
                                             20.266380   data required time
                                             -2.930738   data arrival time
---------------------------------------------------------------------------------------------
                                             17.335642   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002385    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000056    0.000028    1.000028 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008135    0.163778    1.078212    2.078240 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.163778    0.000237    2.078477 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.766797    0.752065    2.830542 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.780159    0.080951    2.911493 ^ i_sram.sram6/DI[9] (CF_SRAM_1024x32)
                                              2.911493   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.779033   20.247141   library setup time
                                             20.247141   data required time
---------------------------------------------------------------------------------------------
                                             20.247141   data required time
                                             -2.911493   data arrival time
---------------------------------------------------------------------------------------------
                                             17.335648   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002309    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000054    0.000027    1.000027 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008715    0.171717    1.085166    2.085192 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.171717    0.000280    2.085472 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.810390    0.769841    2.855314 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.816995    0.059845    2.915159 ^ i_sram.sram0/DI[23] (CF_SRAM_1024x32)
                                              2.915159   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.789394   20.250906   library setup time
                                             20.250906   data required time
---------------------------------------------------------------------------------------------
                                             20.250906   data required time
                                             -2.915159   data arrival time
---------------------------------------------------------------------------------------------
                                             17.335747   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002653    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000067    0.000034    1.000034 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078907    2.078941 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.164563    0.000240    2.079181 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.770987    0.615377    2.694558 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.875100    0.217094    2.911651 ^ i_sram.sram5/DI[30] (CF_SRAM_1024x32)
                                              2.911651   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.803318   20.247450   library setup time
                                             20.247450   data required time
---------------------------------------------------------------------------------------------
                                             20.247450   data required time
                                             -2.911651   data arrival time
---------------------------------------------------------------------------------------------
                                             17.335798   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002321    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000053    0.000027    1.000027 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008776    0.172548    1.085891    2.085918 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.172548    0.000282    2.086200 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.733099    0.708445    2.794646 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.765088    0.119831    2.914476 ^ i_sram.sram6/DI[15] (CF_SRAM_1024x32)
                                              2.914476   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.775482   20.250692   library setup time
                                             20.250692   data required time
---------------------------------------------------------------------------------------------
                                             20.250692   data required time
                                             -2.914476   data arrival time
---------------------------------------------------------------------------------------------
                                             17.336216   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002921    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000079    0.000039    1.000039 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078913    2.078952 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.164563    0.000240    2.079192 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.773401    0.720167    2.799359 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.785368    0.077902    2.877261 ^ i_sram.sram2/DI[6] (CF_SRAM_1024x32)
                                              2.877261   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.780046   20.213770   library setup time
                                             20.213770   data required time
---------------------------------------------------------------------------------------------
                                             20.213770   data required time
                                             -2.877261   data arrival time
---------------------------------------------------------------------------------------------
                                             17.336508   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001961    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000041    0.000020    1.000020 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008299    0.166019    1.080175    2.080195 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.166019    0.000247    2.080443 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.820503    0.752807    2.833250 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.823019    0.039142    2.872392 ^ i_sram.sram3/DI[16] (CF_SRAM_1024x32)
                                              2.872392   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.788941   20.209444   library setup time
                                             20.209444   data required time
---------------------------------------------------------------------------------------------
                                             20.209444   data required time
                                             -2.872392   data arrival time
---------------------------------------------------------------------------------------------
                                             17.337051   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002385    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000056    0.000028    1.000028 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008135    0.163778    1.078212    2.078240 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.163778    0.000237    2.078477 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.766797    0.752065    2.830542 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.781046    0.083508    2.914050 ^ i_sram.sram7/DI[9] (CF_SRAM_1024x32)
                                              2.914050   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.779285   20.251938   library setup time
                                             20.251938   data required time
---------------------------------------------------------------------------------------------
                                             20.251938   data required time
                                             -2.914050   data arrival time
---------------------------------------------------------------------------------------------
                                             17.337889   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002668    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000068    0.000034    1.000034 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008360    0.166852    1.080916    2.080950 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.166852    0.000256    2.081205 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.788167    0.761870    2.843075 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.795657    0.062348    2.905423 ^ i_sram.sram6/DI[0] (CF_SRAM_1024x32)
                                              2.905423   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.782685   20.243490   library setup time
                                             20.243490   data required time
---------------------------------------------------------------------------------------------
                                             20.243490   data required time
                                             -2.905423   data arrival time
---------------------------------------------------------------------------------------------
                                             17.338068   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002921    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000079    0.000039    1.000039 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078913    2.078952 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.164563    0.000240    2.079192 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.773401    0.720167    2.799359 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.786121    0.080146    2.879505 ^ i_sram.sram3/DI[6] (CF_SRAM_1024x32)
                                              2.879505   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.780247   20.218138   library setup time
                                             20.218138   data required time
---------------------------------------------------------------------------------------------
                                             20.218138   data required time
                                             -2.879505   data arrival time
---------------------------------------------------------------------------------------------
                                             17.338633   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002321    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000053    0.000027    1.000027 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008776    0.172548    1.085891    2.085918 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.172548    0.000282    2.086200 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.733099    0.708445    2.794646 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.765934    0.121362    2.916008 ^ i_sram.sram7/DI[15] (CF_SRAM_1024x32)
                                              2.916008   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.775725   20.255497   library setup time
                                             20.255497   data required time
---------------------------------------------------------------------------------------------
                                             20.255497   data required time
                                             -2.916008   data arrival time
---------------------------------------------------------------------------------------------
                                             17.339489   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002696    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000068    0.000034    1.000034 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008523    0.169084    1.082878    2.082912 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.169084    0.000259    2.083171 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.762343    0.749281    2.832452 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.766418    0.045784    2.878236 ^ i_sram.sram2/DI[2] (CF_SRAM_1024x32)
                                              2.878236   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.775581   20.218235   library setup time
                                             20.218235   data required time
---------------------------------------------------------------------------------------------
                                             20.218235   data required time
                                             -2.878236   data arrival time
---------------------------------------------------------------------------------------------
                                             17.339998   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002809    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000074    0.000037    1.000037 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.163695    1.078148    2.078185 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.163695    0.000237    2.078422 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.817870    0.784048    2.862469 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.823849    0.057024    2.919493 ^ i_sram.sram5/DI[3] (CF_SRAM_1024x32)
                                              2.919493   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.791243   20.259525   library setup time
                                             20.259525   data required time
---------------------------------------------------------------------------------------------
                                             20.259525   data required time
                                             -2.919493   data arrival time
---------------------------------------------------------------------------------------------
                                             17.340033   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001935    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000041    0.000020    1.000020 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008030    0.162336    1.076993    2.077014 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.162336    0.000156    2.077170 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.775513    0.749961    2.827131 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.779826    0.047605    2.874736 ^ i_sram.sram2/DI[1] (CF_SRAM_1024x32)
                                              2.874736   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.778740   20.215075   library setup time
                                             20.215075   data required time
---------------------------------------------------------------------------------------------
                                             20.215075   data required time
                                             -2.874736   data arrival time
---------------------------------------------------------------------------------------------
                                             17.340340   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002718    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000066    0.000033    1.000033 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.169599    1.083332    2.083365 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169599    0.000259    2.083624 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.823224    0.665345    2.748969 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.862611    0.140342    2.889311 ^ i_sram.sram1/DI[17] (CF_SRAM_1024x32)
                                              2.889311   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.799927   20.229822   library setup time
                                             20.229822   data required time
---------------------------------------------------------------------------------------------
                                             20.229822   data required time
                                             -2.889311   data arrival time
---------------------------------------------------------------------------------------------
                                             17.340511   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002668    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000068    0.000034    1.000034 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008360    0.166852    1.080916    2.080950 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.166852    0.000256    2.081205 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.788167    0.761870    2.843075 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.796244    0.064625    2.907701 ^ i_sram.sram7/DI[0] (CF_SRAM_1024x32)
                                              2.907701   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.782866   20.248356   library setup time
                                             20.248356   data required time
---------------------------------------------------------------------------------------------
                                             20.248356   data required time
                                             -2.907701   data arrival time
---------------------------------------------------------------------------------------------
                                             17.340656   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000068    0.000034    1.000034 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078908    2.078942 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.164563    0.000240    2.079181 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.816838    0.770922    2.850103 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.823000    0.058158    2.908261 ^ i_sram.sram0/DI[22] (CF_SRAM_1024x32)
                                              2.908261   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.790809   20.249489   library setup time
                                             20.249489   data required time
---------------------------------------------------------------------------------------------
                                             20.249489   data required time
                                             -2.908261   data arrival time
---------------------------------------------------------------------------------------------
                                             17.341228   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002653    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000067    0.000034    1.000034 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078907    2.078941 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.164563    0.000240    2.079181 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.770987    0.615377    2.694558 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.876881    0.219082    2.913639 ^ i_sram.sram4/DI[30] (CF_SRAM_1024x32)
                                              2.913639   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.803939   20.255133   library setup time
                                             20.255133   data required time
---------------------------------------------------------------------------------------------
                                             20.255133   data required time
                                             -2.913639   data arrival time
---------------------------------------------------------------------------------------------
                                             17.341494   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002696    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000068    0.000034    1.000034 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008523    0.169084    1.082878    2.082912 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.169084    0.000259    2.083171 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.762343    0.749281    2.832452 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.766951    0.048543    2.880995 ^ i_sram.sram3/DI[2] (CF_SRAM_1024x32)
                                              2.880995   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.775731   20.222652   library setup time
                                             20.222652   data required time
---------------------------------------------------------------------------------------------
                                             20.222652   data required time
                                             -2.880995   data arrival time
---------------------------------------------------------------------------------------------
                                             17.341658   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001935    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000041    0.000020    1.000020 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008030    0.162336    1.076993    2.077014 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.162336    0.000156    2.077170 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.775513    0.749961    2.827131 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.780369    0.050359    2.877490 ^ i_sram.sram3/DI[1] (CF_SRAM_1024x32)
                                              2.877490   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.778892   20.219492   library setup time
                                             20.219492   data required time
---------------------------------------------------------------------------------------------
                                             20.219492   data required time
                                             -2.877490   data arrival time
---------------------------------------------------------------------------------------------
                                             17.342003   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002653    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000067    0.000034    1.000034 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078907    2.078941 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.164563    0.000240    2.079181 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.770987    0.615377    2.694558 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.862884    0.203175    2.897732 ^ i_sram.sram0/DI[30] (CF_SRAM_1024x32)
                                              2.897732   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.800205   20.240093   library setup time
                                             20.240093   data required time
---------------------------------------------------------------------------------------------
                                             20.240093   data required time
                                             -2.897732   data arrival time
---------------------------------------------------------------------------------------------
                                             17.342361   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002511    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000060    0.000030    1.000030 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.163520    1.077986    2.078017 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163520    0.000236    2.078253 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.811163    0.742310    2.820563 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.814286    0.043213    2.863777 ^ i_sram.sram2/DI[19] (CF_SRAM_1024x32)
                                              2.863777   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.786859   20.206957   library setup time
                                             20.206957   data required time
---------------------------------------------------------------------------------------------
                                             20.206957   data required time
                                             -2.863777   data arrival time
---------------------------------------------------------------------------------------------
                                             17.343180   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002496    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000061    0.000030    1.000030 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.163989    1.078399    2.078429 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.163989    0.000238    2.078667 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.771098    0.758120    2.836788 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.773615    0.036481    2.873269 ^ i_sram.sram2/DI[5] (CF_SRAM_1024x32)
                                              2.873269   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.777277   20.216537   library setup time
                                             20.216537   data required time
---------------------------------------------------------------------------------------------
                                             20.216537   data required time
                                             -2.873269   data arrival time
---------------------------------------------------------------------------------------------
                                             17.343269   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002809    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000074    0.000037    1.000037 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.163695    1.078148    2.078185 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.163695    0.000237    2.078422 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.817870    0.784048    2.862469 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.819796    0.033188    2.895658 ^ i_sram.sram1/DI[3] (CF_SRAM_1024x32)
                                              2.895658   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.789840   20.239910   library setup time
                                             20.239910   data required time
---------------------------------------------------------------------------------------------
                                             20.239910   data required time
                                             -2.895658   data arrival time
---------------------------------------------------------------------------------------------
                                             17.344254   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002496    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000061    0.000030    1.000030 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.163989    1.078399    2.078429 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.163989    0.000238    2.078667 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.771098    0.758120    2.836788 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.773983    0.038944    2.875732 ^ i_sram.sram3/DI[5] (CF_SRAM_1024x32)
                                              2.875732   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.777387   20.220997   library setup time
                                             20.220997   data required time
---------------------------------------------------------------------------------------------
                                             20.220997   data required time
                                             -2.875732   data arrival time
---------------------------------------------------------------------------------------------
                                             17.345264   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002809    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000074    0.000037    1.000037 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.163695    1.078148    2.078185 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.163695    0.000237    2.078422 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.817870    0.784048    2.862469 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.824406    0.059492    2.921961 ^ i_sram.sram4/DI[3] (CF_SRAM_1024x32)
                                              2.921961   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.791575   20.267496   library setup time
                                             20.267496   data required time
---------------------------------------------------------------------------------------------
                                             20.267496   data required time
                                             -2.921961   data arrival time
---------------------------------------------------------------------------------------------
                                             17.345535   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003041    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000080    0.000040    1.000040 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.170828    1.084411    2.084451 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.170828    0.000265    2.084716 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.824895    0.749314    2.834030 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.830399    0.056855    2.890886 ^ i_sram.sram1/DI[26] (CF_SRAM_1024x32)
                                              2.890886   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.792338   20.237410   library setup time
                                             20.237410   data required time
---------------------------------------------------------------------------------------------
                                             20.237410   data required time
                                             -2.890886   data arrival time
---------------------------------------------------------------------------------------------
                                             17.346525   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002302    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000052    0.000026    1.000026 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008530    0.169170    1.082940    2.082966 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.169170    0.000266    2.083232 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.765280    0.757192    2.840424 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.766970    0.029984    2.870408 ^ i_sram.sram2/DI[7] (CF_SRAM_1024x32)
                                              2.870408   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.775711   20.218103   library setup time
                                             20.218103   data required time
---------------------------------------------------------------------------------------------
                                             20.218103   data required time
                                             -2.870408   data arrival time
---------------------------------------------------------------------------------------------
                                             17.347694   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002718    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000066    0.000033    1.000033 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008561    0.169599    1.083332    2.083365 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.169599    0.000259    2.083624 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.823224    0.665345    2.748969 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.864027    0.142543    2.891512 ^ i_sram.sram0/DI[17] (CF_SRAM_1024x32)
                                              2.891512   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.800475   20.239824   library setup time
                                             20.239824   data required time
---------------------------------------------------------------------------------------------
                                             20.239824   data required time
                                             -2.891512   data arrival time
---------------------------------------------------------------------------------------------
                                             17.348312   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002592    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000063    0.000032    1.000032 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008559    0.169566    1.083296    2.083327 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.169566    0.000262    2.083590 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.809577    0.779235    2.862824 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.811076    0.029387    2.892211 ^ i_sram.sram1/DI[12] (CF_SRAM_1024x32)
                                              2.892211   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.787786   20.241962   library setup time
                                             20.241962   data required time
---------------------------------------------------------------------------------------------
                                             20.241962   data required time
                                             -2.892211   data arrival time
---------------------------------------------------------------------------------------------
                                             17.349752   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002921    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000079    0.000039    1.000039 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078913    2.078952 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.164563    0.000240    2.079192 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.773401    0.720167    2.799359 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.791770    0.095180    2.894539 ^ i_sram.sram6/DI[6] (CF_SRAM_1024x32)
                                              2.894539   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.781769   20.244406   library setup time
                                             20.244406   data required time
---------------------------------------------------------------------------------------------
                                             20.244406   data required time
                                             -2.894539   data arrival time
---------------------------------------------------------------------------------------------
                                             17.349867   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002302    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000052    0.000026    1.000026 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008530    0.169170    1.082940    2.082966 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.169170    0.000266    2.083232 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.765280    0.757192    2.840424 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.767237    0.032181    2.872605 ^ i_sram.sram3/DI[7] (CF_SRAM_1024x32)
                                              2.872605   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.775798   20.222588   library setup time
                                             20.222588   data required time
---------------------------------------------------------------------------------------------
                                             20.222588   data required time
                                             -2.872605   data arrival time
---------------------------------------------------------------------------------------------
                                             17.349981   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002511    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000060    0.000030    1.000030 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.163520    1.077986    2.078017 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163520    0.000236    2.078253 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.811163    0.742310    2.820563 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.813707    0.039259    2.859822 ^ i_sram.sram3/DI[19] (CF_SRAM_1024x32)
                                              2.859822   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.786747   20.211637   library setup time
                                             20.211637   data required time
---------------------------------------------------------------------------------------------
                                             20.211637   data required time
                                             -2.859822   data arrival time
---------------------------------------------------------------------------------------------
                                             17.351814   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000068    0.000034    1.000034 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078908    2.078942 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.164563    0.000240    2.079181 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.784240    0.638080    2.717261 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.822995    0.135570    2.852831 ^ i_sram.sram2/DI[18] (CF_SRAM_1024x32)
                                              2.852831   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.788911   20.204903   library setup time
                                             20.204903   data required time
---------------------------------------------------------------------------------------------
                                             20.204903   data required time
                                             -2.852831   data arrival time
---------------------------------------------------------------------------------------------
                                             17.352072   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001963    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000041    0.000020    1.000020 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008294    0.165942    1.080107    2.080127 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.165942    0.000247    2.080374 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.797603    0.730187    2.810561 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.801398    0.047058    2.857619 ^ i_sram.sram2/DI[24] (CF_SRAM_1024x32)
                                              2.857619   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.783823   20.209993   library setup time
                                             20.209993   data required time
---------------------------------------------------------------------------------------------
                                             20.209993   data required time
                                             -2.857619   data arrival time
---------------------------------------------------------------------------------------------
                                             17.352373   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002921    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000079    0.000039    1.000039 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078913    2.078952 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.164563    0.000240    2.079192 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.773401    0.720167    2.799359 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.792650    0.097299    2.896658 ^ i_sram.sram7/DI[6] (CF_SRAM_1024x32)
                                              2.896658   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.782019   20.249203   library setup time
                                             20.249203   data required time
---------------------------------------------------------------------------------------------
                                             20.249203   data required time
                                             -2.896658   data arrival time
---------------------------------------------------------------------------------------------
                                             17.352545   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002950    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000079    0.000039    1.000039 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.164718    1.079050    2.079089 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.164718    0.000240    2.079329 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.742218    0.730751    2.810080 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.759057    0.089001    2.899082 ^ i_sram.sram6/DI[10] (CF_SRAM_1024x32)
                                              2.899082   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.774061   20.252113   library setup time
                                             20.252113   data required time
---------------------------------------------------------------------------------------------
                                             20.252113   data required time
                                             -2.899082   data arrival time
---------------------------------------------------------------------------------------------
                                             17.353031   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002321    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000053    0.000027    1.000027 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008776    0.172548    1.085891    2.085918 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.172548    0.000282    2.086200 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.733099    0.708445    2.794646 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.767949    0.124939    2.919585 ^ i_sram.sram5/DI[15] (CF_SRAM_1024x32)
                                              2.919585   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.778073   20.272696   library setup time
                                             20.272696   data required time
---------------------------------------------------------------------------------------------
                                             20.272696   data required time
                                             -2.919585   data arrival time
---------------------------------------------------------------------------------------------
                                             17.353111   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002503    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000060    0.000030    1.000030 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008433    0.167854    1.081791    2.081821 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.167854    0.000259    2.082079 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.823017    0.750080    2.832159 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.827664    0.052403    2.884562 ^ i_sram.sram1/DI[20] (CF_SRAM_1024x32)
                                              2.884562   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.791694   20.238056   library setup time
                                             20.238056   data required time
---------------------------------------------------------------------------------------------
                                             20.238056   data required time
                                             -2.884562   data arrival time
---------------------------------------------------------------------------------------------
                                             17.353493   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003041    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000080    0.000040    1.000040 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008651    0.170828    1.084411    2.084451 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.170828    0.000265    2.084716 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.824895    0.749314    2.834030 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.830937    0.059333    2.893363 ^ i_sram.sram0/DI[26] (CF_SRAM_1024x32)
                                              2.893363   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.792679   20.247622   library setup time
                                             20.247622   data required time
---------------------------------------------------------------------------------------------
                                             20.247622   data required time
                                             -2.893363   data arrival time
---------------------------------------------------------------------------------------------
                                             17.354258   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001963    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000041    0.000020    1.000020 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008294    0.165942    1.080107    2.080127 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.165942    0.000247    2.080374 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.797603    0.730187    2.810561 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.801856    0.049599    2.860161 ^ i_sram.sram3/DI[24] (CF_SRAM_1024x32)
                                              2.860161   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.783955   20.214430   library setup time
                                             20.214430   data required time
---------------------------------------------------------------------------------------------
                                             20.214430   data required time
                                             -2.860161   data arrival time
---------------------------------------------------------------------------------------------
                                             17.354269   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002950    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000079    0.000039    1.000039 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.164718    1.079050    2.079089 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.164718    0.000240    2.079329 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.742218    0.730751    2.810080 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.759837    0.090978    2.901059 ^ i_sram.sram7/DI[10] (CF_SRAM_1024x32)
                                              2.901059   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.774288   20.256935   library setup time
                                             20.256935   data required time
---------------------------------------------------------------------------------------------
                                             20.256935   data required time
                                             -2.901059   data arrival time
---------------------------------------------------------------------------------------------
                                             17.355875   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002592    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000063    0.000032    1.000032 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008559    0.169566    1.083296    2.083327 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.169566    0.000262    2.083590 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.809577    0.779235    2.862824 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.811538    0.033443    2.896267 ^ i_sram.sram0/DI[12] (CF_SRAM_1024x32)
                                              2.896267   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.788108   20.252192   library setup time
                                             20.252192   data required time
---------------------------------------------------------------------------------------------
                                             20.252192   data required time
                                             -2.896267   data arrival time
---------------------------------------------------------------------------------------------
                                             17.355923   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002385    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000056    0.000028    1.000028 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008135    0.163778    1.078212    2.078240 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.163778    0.000237    2.078477 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.766797    0.752065    2.830542 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.768552    0.030701    2.861243 ^ i_sram.sram2/DI[9] (CF_SRAM_1024x32)
                                              2.861243   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.776084   20.217731   library setup time
                                             20.217731   data required time
---------------------------------------------------------------------------------------------
                                             20.217731   data required time
                                             -2.861243   data arrival time
---------------------------------------------------------------------------------------------
                                             17.356489   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002302    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000052    0.000026    1.000026 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008530    0.169170    1.082940    2.082966 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.169170    0.000266    2.083232 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.765280    0.757192    2.840424 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.770692    0.052365    2.892789 ^ i_sram.sram6/DI[7] (CF_SRAM_1024x32)
                                              2.892789   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.776803   20.249372   library setup time
                                             20.249372   data required time
---------------------------------------------------------------------------------------------
                                             20.249372   data required time
                                             -2.892789   data arrival time
---------------------------------------------------------------------------------------------
                                             17.356585   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002809    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000074    0.000037    1.000037 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.163695    1.078148    2.078185 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.163695    0.000237    2.078422 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.817870    0.784048    2.862469 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.819527    0.030862    2.893332 ^ i_sram.sram0/DI[3] (CF_SRAM_1024x32)
                                              2.893332   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.789990   20.250309   library setup time
                                             20.250309   data required time
---------------------------------------------------------------------------------------------
                                             20.250309   data required time
                                             -2.893332   data arrival time
---------------------------------------------------------------------------------------------
                                             17.356977   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002496    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000061    0.000030    1.000030 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.163989    1.078399    2.078429 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.163989    0.000238    2.078667 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.771098    0.758120    2.836788 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.776559    0.052821    2.889609 ^ i_sram.sram6/DI[5] (CF_SRAM_1024x32)
                                              2.889609   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.778185   20.247990   library setup time
                                             20.247990   data required time
---------------------------------------------------------------------------------------------
                                             20.247990   data required time
                                             -2.889609   data arrival time
---------------------------------------------------------------------------------------------
                                             17.358381   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002874    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000077    0.000038    1.000038 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165358    1.079612    2.079650 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.165358    0.000244    2.079894 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.739125    0.732064    2.811957 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.753751    0.082955    2.894913 ^ i_sram.sram6/DI[11] (CF_SRAM_1024x32)
                                              2.894913   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.772811   20.253365   library setup time
                                             20.253365   data required time
---------------------------------------------------------------------------------------------
                                             20.253365   data required time
                                             -2.894913   data arrival time
---------------------------------------------------------------------------------------------
                                             17.358452   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002592    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000063    0.000032    1.000032 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008559    0.169566    1.083296    2.083327 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.169566    0.000262    2.083590 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.809577    0.779235    2.862824 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.812515    0.040574    2.903398 ^ i_sram.sram5/DI[12] (CF_SRAM_1024x32)
                                              2.903398   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.788573   20.262196   library setup time
                                             20.262196   data required time
---------------------------------------------------------------------------------------------
                                             20.262196   data required time
                                             -2.903398   data arrival time
---------------------------------------------------------------------------------------------
                                             17.358797   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002321    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000053    0.000027    1.000027 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008776    0.172548    1.085891    2.085918 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.172548    0.000282    2.086200 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.733099    0.708445    2.794646 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.769144    0.127018    2.921663 ^ i_sram.sram4/DI[15] (CF_SRAM_1024x32)
                                              2.921663   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.778556   20.280516   library setup time
                                             20.280516   data required time
---------------------------------------------------------------------------------------------
                                             20.280516   data required time
                                             -2.921663   data arrival time
---------------------------------------------------------------------------------------------
                                             17.358852   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002302    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000052    0.000026    1.000026 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008530    0.169170    1.082940    2.082966 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.169170    0.000266    2.083232 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.765280    0.757192    2.840424 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.771182    0.054580    2.895004 ^ i_sram.sram7/DI[7] (CF_SRAM_1024x32)
                                              2.895004   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.776961   20.254261   library setup time
                                             20.254261   data required time
---------------------------------------------------------------------------------------------
                                             20.254261   data required time
                                             -2.895004   data arrival time
---------------------------------------------------------------------------------------------
                                             17.359257   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002385    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000056    0.000028    1.000028 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008135    0.163778    1.078212    2.078240 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.163778    0.000237    2.078477 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.766797    0.752065    2.830542 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.768745    0.032286    2.862828 ^ i_sram.sram3/DI[9] (CF_SRAM_1024x32)
                                              2.862828   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.776154   20.222229   library setup time
                                             20.222229   data required time
---------------------------------------------------------------------------------------------
                                             20.222229   data required time
                                             -2.862828   data arrival time
---------------------------------------------------------------------------------------------
                                             17.359402   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002696    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000068    0.000034    1.000034 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008523    0.169084    1.082878    2.082912 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.169084    0.000259    2.083171 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.762343    0.749281    2.832452 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.768882    0.057344    2.889796 ^ i_sram.sram6/DI[2] (CF_SRAM_1024x32)
                                              2.889796   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.776376   20.249800   library setup time
                                             20.249800   data required time
---------------------------------------------------------------------------------------------
                                             20.249800   data required time
                                             -2.889796   data arrival time
---------------------------------------------------------------------------------------------
                                             17.360003   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002878    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000081    0.000040    1.000040 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.163695    1.078151    2.078191 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.163695    0.000237    2.078428 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.791765    0.742965    2.821393 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.793318    0.030295    2.851688 ^ i_sram.sram2/DI[8] (CF_SRAM_1024x32)
                                              2.851688   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.781919   20.211897   library setup time
                                             20.211897   data required time
---------------------------------------------------------------------------------------------
                                             20.211897   data required time
                                             -2.851688   data arrival time
---------------------------------------------------------------------------------------------
                                             17.360209   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002250    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000051    0.000025    1.000025 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008000    0.161917    1.076630    2.076655 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.161917    0.000153    2.076808 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.847722    0.765355    2.842163 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.849149    0.030550    2.872713 ^ i_sram.sram1/DI[4] (CF_SRAM_1024x32)
                                              2.872713   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.796755   20.232994   library setup time
                                             20.232994   data required time
---------------------------------------------------------------------------------------------
                                             20.232994   data required time
                                             -2.872713   data arrival time
---------------------------------------------------------------------------------------------
                                             17.360281   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002878    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000081    0.000040    1.000040 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.163695    1.078151    2.078191 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.163695    0.000237    2.078428 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.791765    0.742965    2.821393 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.793819    0.034603    2.855995 ^ i_sram.sram3/DI[8] (CF_SRAM_1024x32)
                                              2.855995   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.782061   20.216324   library setup time
                                             20.216324   data required time
---------------------------------------------------------------------------------------------
                                             20.216324   data required time
                                             -2.855995   data arrival time
---------------------------------------------------------------------------------------------
                                             17.360329   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001935    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000041    0.000020    1.000020 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008030    0.162336    1.076993    2.077014 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.162336    0.000156    2.077170 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.775513    0.749961    2.827131 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.782301    0.059032    2.886163 ^ i_sram.sram6/DI[1] (CF_SRAM_1024x32)
                                              2.886163   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.779538   20.246637   library setup time
                                             20.246637   data required time
---------------------------------------------------------------------------------------------
                                             20.246637   data required time
                                             -2.886163   data arrival time
---------------------------------------------------------------------------------------------
                                             17.360474   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002199    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000050    0.000025    1.000025 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007959    0.161365    1.076142    2.076167 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.161365    0.000152    2.076318 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.799614    0.719721    2.796040 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.804298    0.052401    2.848440 ^ i_sram.sram2/DI[28] (CF_SRAM_1024x32)
                                              2.848440   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.784506   20.209309   library setup time
                                             20.209309   data required time
---------------------------------------------------------------------------------------------
                                             20.209309   data required time
                                             -2.848440   data arrival time
---------------------------------------------------------------------------------------------
                                             17.360868   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002496    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000061    0.000030    1.000030 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.163989    1.078399    2.078429 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.163989    0.000238    2.078667 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.771098    0.758120    2.836788 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.777055    0.055060    2.891848 ^ i_sram.sram7/DI[5] (CF_SRAM_1024x32)
                                              2.891848   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.778345   20.252878   library setup time
                                             20.252878   data required time
---------------------------------------------------------------------------------------------
                                             20.252878   data required time
                                             -2.891848   data arrival time
---------------------------------------------------------------------------------------------
                                             17.361029   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002532    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000060    0.000030    1.000030 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008136    0.163787    1.078222    2.078252 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.163787    0.000237    2.078489 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.785898    0.721547    2.800036 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.790584    0.051435    2.851471 ^ i_sram.sram2/DI[29] (CF_SRAM_1024x32)
                                              2.851471   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.781275   20.212540   library setup time
                                             20.212540   data required time
---------------------------------------------------------------------------------------------
                                             20.212540   data required time
                                             -2.851471   data arrival time
---------------------------------------------------------------------------------------------
                                             17.361067   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002874    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000077    0.000038    1.000038 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165358    1.079612    2.079650 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.165358    0.000244    2.079894 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.739125    0.732064    2.811957 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.754501    0.084991    2.896949 ^ i_sram.sram7/DI[11] (CF_SRAM_1024x32)
                                              2.896949   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.773031   20.258190   library setup time
                                             20.258190   data required time
---------------------------------------------------------------------------------------------
                                             20.258190   data required time
                                             -2.896949   data arrival time
---------------------------------------------------------------------------------------------
                                             17.361242   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002503    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000060    0.000030    1.000030 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008433    0.167854    1.081791    2.081821 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.167854    0.000259    2.082079 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.823017    0.750080    2.832159 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.828118    0.054698    2.886857 ^ i_sram.sram0/DI[20] (CF_SRAM_1024x32)
                                              2.886857   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.792014   20.248283   library setup time
                                             20.248283   data required time
---------------------------------------------------------------------------------------------
                                             20.248283   data required time
                                             -2.886857   data arrival time
---------------------------------------------------------------------------------------------
                                             17.361427   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002668    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000068    0.000034    1.000034 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008360    0.166852    1.080916    2.080950 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.166852    0.000256    2.081205 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.788167    0.761870    2.843075 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.791432    0.042018    2.885093 ^ i_sram.sram1/DI[0] (CF_SRAM_1024x32)
                                              2.885093   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.783158   20.246593   library setup time
                                             20.246593   data required time
---------------------------------------------------------------------------------------------
                                             20.246593   data required time
                                             -2.885093   data arrival time
---------------------------------------------------------------------------------------------
                                             17.361500   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002684    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000067    0.000034    1.000034 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008144    0.163905    1.078328    2.078362 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.163905    0.000238    2.078600 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.797255    0.775960    2.854560 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.798630    0.027770    2.882330 ^ i_sram.sram1/DI[13] (CF_SRAM_1024x32)
                                              2.882330   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.784853   20.244896   library setup time
                                             20.244896   data required time
---------------------------------------------------------------------------------------------
                                             20.244896   data required time
                                             -2.882330   data arrival time
---------------------------------------------------------------------------------------------
                                             17.362568   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002696    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000068    0.000034    1.000034 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008523    0.169084    1.082878    2.082912 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.169084    0.000259    2.083171 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.762343    0.749281    2.832452 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.769406    0.059490    2.891942 ^ i_sram.sram7/DI[2] (CF_SRAM_1024x32)
                                              2.891942   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.776543   20.254679   library setup time
                                             20.254679   data required time
---------------------------------------------------------------------------------------------
                                             20.254679   data required time
                                             -2.891942   data arrival time
---------------------------------------------------------------------------------------------
                                             17.362736   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001935    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000041    0.000020    1.000020 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008030    0.162336    1.076993    2.077014 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.162336    0.000156    2.077170 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.775513    0.749961    2.827131 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.782842    0.061221    2.888352 ^ i_sram.sram7/DI[1] (CF_SRAM_1024x32)
                                              2.888352   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.779708   20.251513   library setup time
                                             20.251513   data required time
---------------------------------------------------------------------------------------------
                                             20.251513   data required time
                                             -2.888352   data arrival time
---------------------------------------------------------------------------------------------
                                             17.363163   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001961    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000041    0.000020    1.000020 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008299    0.166019    1.080175    2.080195 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.166019    0.000247    2.080443 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.820503    0.752807    2.833250 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.823237    0.040706    2.873956 ^ i_sram.sram1/DI[16] (CF_SRAM_1024x32)
                                              2.873956   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.790651   20.239098   library setup time
                                             20.239098   data required time
---------------------------------------------------------------------------------------------
                                             20.239098   data required time
                                             -2.873956   data arrival time
---------------------------------------------------------------------------------------------
                                             17.365143   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002592    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000063    0.000032    1.000032 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008559    0.169566    1.083296    2.083327 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.169566    0.000262    2.083590 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.809577    0.779235    2.862824 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.812758    0.042140    2.904964 ^ i_sram.sram4/DI[12] (CF_SRAM_1024x32)
                                              2.904964   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.788831   20.270239   library setup time
                                             20.270239   data required time
---------------------------------------------------------------------------------------------
                                             20.270239   data required time
                                             -2.904964   data arrival time
---------------------------------------------------------------------------------------------
                                             17.365274   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002668    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000068    0.000034    1.000034 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008360    0.166852    1.080916    2.080950 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.166852    0.000256    2.081205 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.788167    0.761870    2.843075 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.794365    0.056985    2.900060 ^ i_sram.sram5/DI[0] (CF_SRAM_1024x32)
                                              2.900060   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.784297   20.266472   library setup time
                                             20.266472   data required time
---------------------------------------------------------------------------------------------
                                             20.266472   data required time
                                             -2.900060   data arrival time
---------------------------------------------------------------------------------------------
                                             17.366411   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000068    0.000034    1.000034 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078908    2.078942 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.164563    0.000240    2.079181 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.784240    0.638080    2.717261 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.817198    0.126330    2.843591 ^ i_sram.sram3/DI[18] (CF_SRAM_1024x32)
                                              2.843591   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.787570   20.210815   library setup time
                                             20.210815   data required time
---------------------------------------------------------------------------------------------
                                             20.210815   data required time
                                             -2.843591   data arrival time
---------------------------------------------------------------------------------------------
                                             17.367224   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002684    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000067    0.000034    1.000034 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008144    0.163905    1.078328    2.078362 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.163905    0.000238    2.078600 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.797255    0.775960    2.854560 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.799098    0.031988    2.886548 ^ i_sram.sram0/DI[13] (CF_SRAM_1024x32)
                                              2.886548   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.785177   20.255123   library setup time
                                             20.255123   data required time
---------------------------------------------------------------------------------------------
                                             20.255123   data required time
                                             -2.886548   data arrival time
---------------------------------------------------------------------------------------------
                                             17.368574   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002199    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000050    0.000025    1.000025 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007959    0.161365    1.076142    2.076167 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.161365    0.000152    2.076318 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.799614    0.719721    2.796040 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.803480    0.047997    2.844036 ^ i_sram.sram3/DI[28] (CF_SRAM_1024x32)
                                              2.844036   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.784337   20.214046   library setup time
                                             20.214046   data required time
---------------------------------------------------------------------------------------------
                                             20.214046   data required time
                                             -2.844036   data arrival time
---------------------------------------------------------------------------------------------
                                             17.370010   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002250    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000051    0.000025    1.000025 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008000    0.161917    1.076630    2.076655 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.161917    0.000153    2.076808 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.847722    0.765355    2.842163 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.849188    0.030951    2.873115 ^ i_sram.sram0/DI[4] (CF_SRAM_1024x32)
                                              2.873115   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.796979   20.243320   library setup time
                                             20.243320   data required time
---------------------------------------------------------------------------------------------
                                             20.243320   data required time
                                             -2.873115   data arrival time
---------------------------------------------------------------------------------------------
                                             17.370205   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002668    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000068    0.000034    1.000034 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008360    0.166852    1.080916    2.080950 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.166852    0.000256    2.081205 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.788167    0.761870    2.843075 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.795122    0.060192    2.903267 ^ i_sram.sram4/DI[0] (CF_SRAM_1024x32)
                                              2.903267   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.784676   20.274397   library setup time
                                             20.274397   data required time
---------------------------------------------------------------------------------------------
                                             20.274397   data required time
                                             -2.903267   data arrival time
---------------------------------------------------------------------------------------------
                                             17.371128   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002684    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000067    0.000034    1.000034 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008144    0.163905    1.078328    2.078362 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.163905    0.000238    2.078600 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.797255    0.775960    2.854560 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.799958    0.038447    2.893007 ^ i_sram.sram5/DI[13] (CF_SRAM_1024x32)
                                              2.893007   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.785614   20.265154   library setup time
                                             20.265154   data required time
---------------------------------------------------------------------------------------------
                                             20.265154   data required time
                                             -2.893007   data arrival time
---------------------------------------------------------------------------------------------
                                             17.372147   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002532    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000060    0.000030    1.000030 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008136    0.163787    1.078222    2.078252 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.163787    0.000237    2.078489 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.785898    0.721547    2.800036 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.789345    0.044627    2.844662 ^ i_sram.sram3/DI[29] (CF_SRAM_1024x32)
                                              2.844662   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.781007   20.217377   library setup time
                                             20.217377   data required time
---------------------------------------------------------------------------------------------
                                             20.217377   data required time
                                             -2.844662   data arrival time
---------------------------------------------------------------------------------------------
                                             17.372713   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001961    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000041    0.000020    1.000020 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008299    0.166019    1.080175    2.080195 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.166019    0.000247    2.080443 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.820503    0.752807    2.833250 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.823563    0.042916    2.876166 ^ i_sram.sram0/DI[16] (CF_SRAM_1024x32)
                                              2.876166   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.790941   20.249359   library setup time
                                             20.249359   data required time
---------------------------------------------------------------------------------------------
                                             20.249359   data required time
                                             -2.876166   data arrival time
---------------------------------------------------------------------------------------------
                                             17.373194   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002511    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000060    0.000030    1.000030 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.163520    1.077986    2.078017 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163520    0.000236    2.078253 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.811163    0.742310    2.820563 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.814940    0.047213    2.867776 ^ i_sram.sram1/DI[19] (CF_SRAM_1024x32)
                                              2.867776   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.788696   20.241055   library setup time
                                             20.241055   data required time
---------------------------------------------------------------------------------------------
                                             20.241055   data required time
                                             -2.867776   data arrival time
---------------------------------------------------------------------------------------------
                                             17.373278   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002500    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000060    0.000030    1.000030 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.163552    1.078014    2.078044 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163552    0.000236    2.078280 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.780130    0.715890    2.794171 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.783678    0.045233    2.839403 ^ i_sram.sram2/DI[21] (CF_SRAM_1024x32)
                                              2.839403   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.779648   20.214167   library setup time
                                             20.214167   data required time
---------------------------------------------------------------------------------------------
                                             20.214167   data required time
                                             -2.839403   data arrival time
---------------------------------------------------------------------------------------------
                                             17.374763   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002921    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000079    0.000039    1.000039 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078913    2.078952 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.164563    0.000240    2.079192 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.773401    0.720167    2.799359 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.783622    0.072393    2.871752 ^ i_sram.sram1/DI[6] (CF_SRAM_1024x32)
                                              2.871752   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.781317   20.248432   library setup time
                                             20.248432   data required time
---------------------------------------------------------------------------------------------
                                             20.248432   data required time
                                             -2.871752   data arrival time
---------------------------------------------------------------------------------------------
                                             17.376680   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002921    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000079    0.000039    1.000039 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078913    2.078952 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.164563    0.000240    2.079192 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.773401    0.720167    2.799359 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.790100    0.091014    2.890373 ^ i_sram.sram5/DI[6] (CF_SRAM_1024x32)
                                              2.890373   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.783292   20.267477   library setup time
                                             20.267477   data required time
---------------------------------------------------------------------------------------------
                                             20.267477   data required time
                                             -2.890373   data arrival time
---------------------------------------------------------------------------------------------
                                             17.377104   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000068    0.000034    1.000034 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078908    2.078942 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.164563    0.000240    2.079181 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.784240    0.638080    2.717261 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.827905    0.142885    2.860146 ^ i_sram.sram1/DI[18] (CF_SRAM_1024x32)
                                              2.860146   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.791750   20.237999   library setup time
                                             20.237999   data required time
---------------------------------------------------------------------------------------------
                                             20.237999   data required time
                                             -2.860146   data arrival time
---------------------------------------------------------------------------------------------
                                             17.377853   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002918    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000079    0.000039    1.000039 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.164701    0.000240    2.079314 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    1.005569    0.860333    2.939647 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      1.060109    0.182567    3.122214 ^ i_sram.sram6/AD[6] (CF_SRAM_1024x32)
                                              3.122214   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.526052   20.500124   library setup time
                                             20.500124   data required time
---------------------------------------------------------------------------------------------
                                             20.500124   data required time
                                             -3.122214   data arrival time
---------------------------------------------------------------------------------------------
                                             17.377909   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002668    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000068    0.000034    1.000034 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008360    0.166852    1.080916    2.080950 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.166852    0.000256    2.081205 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.788167    0.761870    2.843075 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.790520    0.035926    2.879002 ^ i_sram.sram0/DI[0] (CF_SRAM_1024x32)
                                              2.879002   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.783156   20.257143   library setup time
                                             20.257143   data required time
---------------------------------------------------------------------------------------------
                                             20.257143   data required time
                                             -2.879002   data arrival time
---------------------------------------------------------------------------------------------
                                             17.378139   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001963    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000041    0.000020    1.000020 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008294    0.165942    1.080107    2.080127 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.165942    0.000247    2.080374 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.797603    0.730187    2.810561 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.802795    0.054356    2.864918 ^ i_sram.sram1/DI[24] (CF_SRAM_1024x32)
                                              2.864918   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.785834   20.243916   library setup time
                                             20.243916   data required time
---------------------------------------------------------------------------------------------
                                             20.243916   data required time
                                             -2.864918   data arrival time
---------------------------------------------------------------------------------------------
                                             17.378998   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002684    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000067    0.000034    1.000034 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008144    0.163905    1.078328    2.078362 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.163905    0.000238    2.078600 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.797255    0.775960    2.854560 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.800136    0.039636    2.894196 ^ i_sram.sram4/DI[13] (CF_SRAM_1024x32)
                                              2.894196   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.785857   20.273214   library setup time
                                             20.273214   data required time
---------------------------------------------------------------------------------------------
                                             20.273214   data required time
                                             -2.894196   data arrival time
---------------------------------------------------------------------------------------------
                                             17.379019   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002918    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000079    0.000039    1.000039 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.164701    0.000240    2.079314 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    1.005569    0.860333    2.939647 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      1.062515    0.186433    3.126080 ^ i_sram.sram7/AD[6] (CF_SRAM_1024x32)
                                              3.126080   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.526081   20.505142   library setup time
                                             20.505142   data required time
---------------------------------------------------------------------------------------------
                                             20.505142   data required time
                                             -3.126080   data arrival time
---------------------------------------------------------------------------------------------
                                             17.379061   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002510    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000060    0.000030    1.000030 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.163520    1.077986    2.078017 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163520    0.000236    2.078253 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.771928    0.712927    2.791180 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.775637    0.045780    2.836960 ^ i_sram.sram2/DI[25] (CF_SRAM_1024x32)
                                              2.836960   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.777753   20.216063   library setup time
                                             20.216063   data required time
---------------------------------------------------------------------------------------------
                                             20.216063   data required time
                                             -2.836960   data arrival time
---------------------------------------------------------------------------------------------
                                             17.379101   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001935    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000041    0.000020    1.000020 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008030    0.162336    1.076993    2.077014 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.162336    0.000156    2.077170 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.775513    0.749961    2.827131 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.784965    0.069093    2.896224 ^ i_sram.sram4/DI[1] (CF_SRAM_1024x32)
                                              2.896224   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.782283   20.276789   library setup time
                                             20.276789   data required time
---------------------------------------------------------------------------------------------
                                             20.276789   data required time
                                             -2.896224   data arrival time
---------------------------------------------------------------------------------------------
                                             17.380566   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002511    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000060    0.000030    1.000030 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.163520    1.077986    2.078017 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.163520    0.000236    2.078253 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.811163    0.742310    2.820563 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.815319    0.049345    2.869908 ^ i_sram.sram0/DI[19] (CF_SRAM_1024x32)
                                              2.869908   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.788999   20.251301   library setup time
                                             20.251301   data required time
---------------------------------------------------------------------------------------------
                                             20.251301   data required time
                                             -2.869908   data arrival time
---------------------------------------------------------------------------------------------
                                             17.381393   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002496    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000061    0.000030    1.000030 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.163989    1.078399    2.078429 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.163989    0.000238    2.078667 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.771098    0.758120    2.836788 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.776227    0.051261    2.888048 ^ i_sram.sram5/DI[5] (CF_SRAM_1024x32)
                                              2.888048   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.780023   20.270746   library setup time
                                             20.270746   data required time
---------------------------------------------------------------------------------------------
                                             20.270746   data required time
                                             -2.888048   data arrival time
---------------------------------------------------------------------------------------------
                                             17.382696   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002921    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000079    0.000039    1.000039 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078913    2.078952 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.164563    0.000240    2.079192 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.773401    0.720167    2.799359 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.790949    0.093157    2.892516 ^ i_sram.sram4/DI[6] (CF_SRAM_1024x32)
                                              2.892516   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.783693   20.275379   library setup time
                                             20.275379   data required time
---------------------------------------------------------------------------------------------
                                             20.275379   data required time
                                             -2.892516   data arrival time
---------------------------------------------------------------------------------------------
                                             17.382862   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002510    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000060    0.000030    1.000030 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.163520    1.077986    2.078017 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163520    0.000236    2.078253 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.771928    0.712927    2.791180 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.775693    0.046096    2.837276 ^ i_sram.sram3/DI[25] (CF_SRAM_1024x32)
                                              2.837276   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.777790   20.220594   library setup time
                                             20.220594   data required time
---------------------------------------------------------------------------------------------
                                             20.220594   data required time
                                             -2.837276   data arrival time
---------------------------------------------------------------------------------------------
                                             17.383318   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002696    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000068    0.000034    1.000034 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008523    0.169084    1.082878    2.082912 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.169084    0.000259    2.083171 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.762343    0.749281    2.832452 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.764886    0.036553    2.869005 ^ i_sram.sram1/DI[2] (CF_SRAM_1024x32)
                                              2.869005   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.776903   20.252846   library setup time
                                             20.252846   data required time
---------------------------------------------------------------------------------------------
                                             20.252846   data required time
                                             -2.869005   data arrival time
---------------------------------------------------------------------------------------------
                                             17.383841   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002921    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000079    0.000039    1.000039 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078913    2.078952 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.164563    0.000240    2.079192 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.773401    0.720167    2.799359 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.784494    0.075203    2.874562 ^ i_sram.sram0/DI[6] (CF_SRAM_1024x32)
                                              2.874562   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.781737   20.258562   library setup time
                                             20.258562   data required time
---------------------------------------------------------------------------------------------
                                             20.258562   data required time
                                             -2.874562   data arrival time
---------------------------------------------------------------------------------------------
                                             17.384001   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002950    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000079    0.000039    1.000039 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.164718    1.079050    2.079089 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.164718    0.000240    2.079329 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.742218    0.730751    2.810080 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.743846    0.029280    2.839361 ^ i_sram.sram2/DI[10] (CF_SRAM_1024x32)
                                              2.839361   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.770263   20.223553   library setup time
                                             20.223553   data required time
---------------------------------------------------------------------------------------------
                                             20.223553   data required time
                                             -2.839361   data arrival time
---------------------------------------------------------------------------------------------
                                             17.384192   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002302    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000052    0.000026    1.000026 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008530    0.169170    1.082940    2.082966 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.169170    0.000266    2.083232 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.765280    0.757192    2.840424 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.766694    0.027504    2.867928 ^ i_sram.sram1/DI[7] (CF_SRAM_1024x32)
                                              2.867928   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.777329   20.252420   library setup time
                                             20.252420   data required time
---------------------------------------------------------------------------------------------
                                             20.252420   data required time
                                             -2.867928   data arrival time
---------------------------------------------------------------------------------------------
                                             17.384493   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001935    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000041    0.000020    1.000020 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008030    0.162336    1.076993    2.077014 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.162336    0.000156    2.077170 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.775513    0.749961    2.827131 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.778189    0.037925    2.865056 ^ i_sram.sram1/DI[1] (CF_SRAM_1024x32)
                                              2.865056   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.780037   20.249712   library setup time
                                             20.249712   data required time
---------------------------------------------------------------------------------------------
                                             20.249712   data required time
                                             -2.865056   data arrival time
---------------------------------------------------------------------------------------------
                                             17.384657   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002302    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000052    0.000026    1.000026 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008530    0.169170    1.082940    2.082966 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.169170    0.000266    2.083232 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.765280    0.757192    2.840424 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.769556    0.046792    2.887216 ^ i_sram.sram5/DI[7] (CF_SRAM_1024x32)
                                              2.887216   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.778452   20.272318   library setup time
                                             20.272318   data required time
---------------------------------------------------------------------------------------------
                                             20.272318   data required time
                                             -2.887216   data arrival time
---------------------------------------------------------------------------------------------
                                             17.385101   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002950    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000079    0.000039    1.000039 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.164718    1.079050    2.079089 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.164718    0.000240    2.079329 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.742218    0.730751    2.810080 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.744193    0.032128    2.842209 ^ i_sram.sram3/DI[10] (CF_SRAM_1024x32)
                                              2.842209   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.770369   20.228016   library setup time
                                             20.228016   data required time
---------------------------------------------------------------------------------------------
                                             20.228016   data required time
                                             -2.842209   data arrival time
---------------------------------------------------------------------------------------------
                                             17.385807   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002691    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000068    0.000034    1.000034 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008192    0.164563    1.078908    2.078942 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.164563    0.000240    2.079181 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.784240    0.638080    2.717261 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.829302    0.144899    2.862159 ^ i_sram.sram0/DI[18] (CF_SRAM_1024x32)
                                              2.862159   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.792293   20.248005   library setup time
                                             20.248005   data required time
---------------------------------------------------------------------------------------------
                                             20.248005   data required time
                                             -2.862159   data arrival time
---------------------------------------------------------------------------------------------
                                             17.385845   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002874    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000077    0.000038    1.000038 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165358    1.079612    2.079650 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.165358    0.000244    2.079894 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.739125    0.732064    2.811957 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.740431    0.026198    2.838155 ^ i_sram.sram2/DI[11] (CF_SRAM_1024x32)
                                              2.838155   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.769458   20.224356   library setup time
                                             20.224356   data required time
---------------------------------------------------------------------------------------------
                                             20.224356   data required time
                                             -2.838155   data arrival time
---------------------------------------------------------------------------------------------
                                             17.386202   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002696    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000068    0.000034    1.000034 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008523    0.169084    1.082878    2.082912 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.169084    0.000259    2.083171 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.762343    0.749281    2.832452 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.768110    0.054011    2.886464 ^ i_sram.sram5/DI[2] (CF_SRAM_1024x32)
                                              2.886464   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.778111   20.272659   library setup time
                                             20.272659   data required time
---------------------------------------------------------------------------------------------
                                             20.272659   data required time
                                             -2.886464   data arrival time
---------------------------------------------------------------------------------------------
                                             17.386196   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001935    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000041    0.000020    1.000020 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008030    0.162336    1.076993    2.077014 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.162336    0.000156    2.077170 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.775513    0.749961    2.827131 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.781604    0.056074    2.883205 ^ i_sram.sram5/DI[1] (CF_SRAM_1024x32)
                                              2.883205   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.781290   20.269480   library setup time
                                             20.269480   data required time
---------------------------------------------------------------------------------------------
                                             20.269480   data required time
                                             -2.883205   data arrival time
---------------------------------------------------------------------------------------------
                                             17.386274   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002500    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000060    0.000030    1.000030 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.163552    1.078014    2.078044 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163552    0.000236    2.078280 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.780130    0.715890    2.794171 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.782613    0.038312    2.832483 ^ i_sram.sram3/DI[21] (CF_SRAM_1024x32)
                                              2.832483   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.779421   20.218964   library setup time
                                             20.218964   data required time
---------------------------------------------------------------------------------------------
                                             20.218964   data required time
                                             -2.832483   data arrival time
---------------------------------------------------------------------------------------------
                                             17.386480   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001963    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000041    0.000020    1.000020 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008294    0.165942    1.080107    2.080127 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.165942    0.000247    2.080374 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.797603    0.730187    2.810561 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.803246    0.056470    2.867031 ^ i_sram.sram0/DI[24] (CF_SRAM_1024x32)
                                              2.867031   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.786155   20.254145   library setup time
                                             20.254145   data required time
---------------------------------------------------------------------------------------------
                                             20.254145   data required time
                                             -2.867031   data arrival time
---------------------------------------------------------------------------------------------
                                             17.387114   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002874    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000077    0.000038    1.000038 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165358    1.079612    2.079650 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.165358    0.000244    2.079894 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.739125    0.732064    2.811957 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.740736    0.028983    2.840940 ^ i_sram.sram3/DI[11] (CF_SRAM_1024x32)
                                              2.840940   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.769554   20.228830   library setup time
                                             20.228830   data required time
---------------------------------------------------------------------------------------------
                                             20.228830   data required time
                                             -2.840940   data arrival time
---------------------------------------------------------------------------------------------
                                             17.387890   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002910    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000070    0.000035    1.000035 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.168853    1.082671    2.082706 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.168853    0.000264    2.082970 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.763733    0.723603    2.806573 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.764694    0.023851    2.830424 ^ i_sram.sram2/DI[14] (CF_SRAM_1024x32)
                                              2.830424   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.775175   20.218639   library setup time
                                             20.218639   data required time
---------------------------------------------------------------------------------------------
                                             20.218639   data required time
                                             -2.830424   data arrival time
---------------------------------------------------------------------------------------------
                                             17.388216   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002496    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000061    0.000030    1.000030 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.163989    1.078399    2.078429 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.163989    0.000238    2.078667 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.771098    0.758120    2.836788 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.776703    0.053481    2.890269 ^ i_sram.sram4/DI[5] (CF_SRAM_1024x32)
                                              2.890269   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.780337   20.278734   library setup time
                                             20.278734   data required time
---------------------------------------------------------------------------------------------
                                             20.278734   data required time
                                             -2.890269   data arrival time
---------------------------------------------------------------------------------------------
                                             17.388464   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002910    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000070    0.000035    1.000035 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.168853    1.082671    2.082706 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.168853    0.000264    2.082970 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.763733    0.723603    2.806573 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.765023    0.027459    2.834032 ^ i_sram.sram3/DI[14] (CF_SRAM_1024x32)
                                              2.834032   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.775276   20.223106   library setup time
                                             20.223106   data required time
---------------------------------------------------------------------------------------------
                                             20.223106   data required time
                                             -2.834032   data arrival time
---------------------------------------------------------------------------------------------
                                             17.389076   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002496    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000061    0.000030    1.000030 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.163989    1.078399    2.078429 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.163989    0.000238    2.078667 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.771098    0.758120    2.836788 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.772263    0.025158    2.861946 ^ i_sram.sram1/DI[5] (CF_SRAM_1024x32)
                                              2.861946   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.778641   20.251108   library setup time
                                             20.251108   data required time
---------------------------------------------------------------------------------------------
                                             20.251108   data required time
                                             -2.861946   data arrival time
---------------------------------------------------------------------------------------------
                                             17.389162   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002199    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000050    0.000025    1.000025 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007959    0.161365    1.076142    2.076167 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.161365    0.000152    2.076318 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.799614    0.719721    2.796040 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.805444    0.057875    2.853914 ^ i_sram.sram1/DI[28] (CF_SRAM_1024x32)
                                              2.853914   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.786459   20.243290   library setup time
                                             20.243290   data required time
---------------------------------------------------------------------------------------------
                                             20.243290   data required time
                                             -2.853914   data arrival time
---------------------------------------------------------------------------------------------
                                             17.389376   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002532    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000060    0.000030    1.000030 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008136    0.163787    1.078222    2.078252 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.163787    0.000237    2.078489 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.785898    0.721547    2.800036 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.791730    0.056857    2.856893 ^ i_sram.sram1/DI[29] (CF_SRAM_1024x32)
                                              2.856893   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.783228   20.246521   library setup time
                                             20.246521   data required time
---------------------------------------------------------------------------------------------
                                             20.246521   data required time
                                             -2.856893   data arrival time
---------------------------------------------------------------------------------------------
                                             17.389627   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002302    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000052    0.000026    1.000026 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008530    0.169170    1.082940    2.082966 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.169170    0.000266    2.083232 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.765280    0.757192    2.840424 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.769967    0.048890    2.889315 ^ i_sram.sram4/DI[7] (CF_SRAM_1024x32)
                                              2.889315   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.778750   20.280321   library setup time
                                             20.280321   data required time
---------------------------------------------------------------------------------------------
                                             20.280321   data required time
                                             -2.889315   data arrival time
---------------------------------------------------------------------------------------------
                                             17.391006   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002302    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000052    0.000026    1.000026 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008530    0.169170    1.082940    2.082966 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.169170    0.000266    2.083232 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.765280    0.757192    2.840424 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.766944    0.029764    2.870188 ^ i_sram.sram0/DI[7] (CF_SRAM_1024x32)
                                              2.870188   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.777602   20.262697   library setup time
                                             20.262697   data required time
---------------------------------------------------------------------------------------------
                                             20.262697   data required time
                                             -2.870188   data arrival time
---------------------------------------------------------------------------------------------
                                             17.392509   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002878    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000081    0.000040    1.000040 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.163695    1.078151    2.078191 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.163695    0.000237    2.078428 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.791765    0.742965    2.821393 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.793311    0.030224    2.851617 ^ i_sram.sram1/DI[8] (CF_SRAM_1024x32)
                                              2.851617   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.783600   20.246149   library setup time
                                             20.246149   data required time
---------------------------------------------------------------------------------------------
                                             20.246149   data required time
                                             -2.851617   data arrival time
---------------------------------------------------------------------------------------------
                                             17.394531   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002696    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000068    0.000034    1.000034 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008523    0.169084    1.082878    2.082912 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.169084    0.000259    2.083171 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.762343    0.749281    2.832452 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.764736    0.035502    2.867955 ^ i_sram.sram0/DI[2] (CF_SRAM_1024x32)
                                              2.867955   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.777082   20.263218   library setup time
                                             20.263218   data required time
---------------------------------------------------------------------------------------------
                                             20.263218   data required time
                                             -2.867955   data arrival time
---------------------------------------------------------------------------------------------
                                             17.395262   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002385    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000056    0.000028    1.000028 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008135    0.163778    1.078212    2.078240 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.163778    0.000237    2.078477 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.766797    0.752065    2.830542 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.768040    0.025990    2.856532 ^ i_sram.sram1/DI[9] (CF_SRAM_1024x32)
                                              2.856532   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.777646   20.252102   library setup time
                                             20.252102   data required time
---------------------------------------------------------------------------------------------
                                             20.252102   data required time
                                             -2.856532   data arrival time
---------------------------------------------------------------------------------------------
                                             17.395571   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001935    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000041    0.000020    1.000020 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008030    0.162336    1.076993    2.077014 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.162336    0.000156    2.077170 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.775513    0.749961    2.827131 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.777856    0.035583    2.862713 ^ i_sram.sram0/DI[1] (CF_SRAM_1024x32)
                                              2.862713   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.780173   20.260126   library setup time
                                             20.260126   data required time
---------------------------------------------------------------------------------------------
                                             20.260126   data required time
                                             -2.862713   data arrival time
---------------------------------------------------------------------------------------------
                                             17.397413   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002199    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000050    0.000025    1.000025 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007959    0.161365    1.076142    2.076167 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.161365    0.000152    2.076318 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.799614    0.719721    2.796040 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.805925    0.059985    2.856025 ^ i_sram.sram0/DI[28] (CF_SRAM_1024x32)
                                              2.856025   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.786786   20.253513   library setup time
                                             20.253513   data required time
---------------------------------------------------------------------------------------------
                                             20.253513   data required time
                                             -2.856025   data arrival time
---------------------------------------------------------------------------------------------
                                             17.397488   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002532    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000060    0.000030    1.000030 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008136    0.163787    1.078222    2.078252 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.163787    0.000237    2.078489 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.785898    0.721547    2.800036 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.792215    0.058971    2.859007 ^ i_sram.sram0/DI[29] (CF_SRAM_1024x32)
                                              2.859007   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.783556   20.256742   library setup time
                                             20.256742   data required time
---------------------------------------------------------------------------------------------
                                             20.256742   data required time
                                             -2.859007   data arrival time
---------------------------------------------------------------------------------------------
                                             17.397736   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002496    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000061    0.000030    1.000030 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.163989    1.078399    2.078429 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.163989    0.000238    2.078667 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.771098    0.758120    2.836788 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.772408    0.026635    2.863423 ^ i_sram.sram0/DI[5] (CF_SRAM_1024x32)
                                              2.863423   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.778889   20.261410   library setup time
                                             20.261410   data required time
---------------------------------------------------------------------------------------------
                                             20.261410   data required time
                                             -2.863423   data arrival time
---------------------------------------------------------------------------------------------
                                             17.397985   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002878    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000081    0.000040    1.000040 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008129    0.163695    1.078151    2.078191 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.163695    0.000237    2.078428 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.791765    0.742965    2.821393 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.793451    0.031503    2.852896 ^ i_sram.sram0/DI[8] (CF_SRAM_1024x32)
                                              2.852896   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.783847   20.256451   library setup time
                                             20.256451   data required time
---------------------------------------------------------------------------------------------
                                             20.256451   data required time
                                             -2.852896   data arrival time
---------------------------------------------------------------------------------------------
                                             17.403555   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002385    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000056    0.000028    1.000028 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008135    0.163778    1.078212    2.078240 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.163778    0.000237    2.078477 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.766797    0.752065    2.830542 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.768279    0.028297    2.858839 ^ i_sram.sram0/DI[9] (CF_SRAM_1024x32)
                                              2.858839   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.777916   20.262383   library setup time
                                             20.262383   data required time
---------------------------------------------------------------------------------------------
                                             20.262383   data required time
                                             -2.858839   data arrival time
---------------------------------------------------------------------------------------------
                                             17.403543   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002500    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000060    0.000030    1.000030 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.163552    1.078014    2.078044 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163552    0.000236    2.078280 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.780130    0.715890    2.794171 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.784531    0.049945    2.844116 ^ i_sram.sram1/DI[21] (CF_SRAM_1024x32)
                                              2.844116   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.781532   20.248219   library setup time
                                             20.248219   data required time
---------------------------------------------------------------------------------------------
                                             20.248219   data required time
                                             -2.844116   data arrival time
---------------------------------------------------------------------------------------------
                                             17.404102   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002385    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000056    0.000028    1.000028 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008135    0.163778    1.078212    2.078240 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.163778    0.000237    2.078477 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.766797    0.752065    2.830542 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.769323    0.036564    2.867106 ^ i_sram.sram5/DI[9] (CF_SRAM_1024x32)
                                              2.867106   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.778397   20.272373   library setup time
                                             20.272373   data required time
---------------------------------------------------------------------------------------------
                                             20.272373   data required time
                                             -2.867106   data arrival time
---------------------------------------------------------------------------------------------
                                             17.405268   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002510    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000060    0.000030    1.000030 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.163520    1.077986    2.078017 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163520    0.000236    2.078253 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.771928    0.712927    2.791180 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.776756    0.051677    2.842858 ^ i_sram.sram1/DI[25] (CF_SRAM_1024x32)
                                              2.842858   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.779700   20.250050   library setup time
                                             20.250050   data required time
---------------------------------------------------------------------------------------------
                                             20.250050   data required time
                                             -2.842858   data arrival time
---------------------------------------------------------------------------------------------
                                             17.407192   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002918    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000079    0.000039    1.000039 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.164701    0.000240    2.079314 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    1.005569    0.860333    2.939647 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      1.055905    0.175623    3.115270 ^ i_sram.sram5/AD[6] (CF_SRAM_1024x32)
                                              3.115270   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.527436   20.523333   library setup time
                                             20.523333   data required time
---------------------------------------------------------------------------------------------
                                             20.523333   data required time
                                             -3.115270   data arrival time
---------------------------------------------------------------------------------------------
                                             17.408064   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002696    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000068    0.000034    1.000034 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008523    0.169084    1.082878    2.082912 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.169084    0.000259    2.083171 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.762343    0.749281    2.832452 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.765446    0.040201    2.872653 ^ i_sram.sram4/DI[2] (CF_SRAM_1024x32)
                                              2.872653   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.777685   20.281387   library setup time
                                             20.281387   data required time
---------------------------------------------------------------------------------------------
                                             20.281387   data required time
                                             -2.872653   data arrival time
---------------------------------------------------------------------------------------------
                                             17.408735   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002321    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000053    0.000027    1.000027 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008776    0.172548    1.085891    2.085918 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.172548    0.000282    2.086200 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.733099    0.708445    2.794646 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.733956    0.022019    2.816665 ^ i_sram.sram2/DI[15] (CF_SRAM_1024x32)
                                              2.816665   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.767933   20.225882   library setup time
                                             20.225882   data required time
---------------------------------------------------------------------------------------------
                                             20.225882   data required time
                                             -2.816665   data arrival time
---------------------------------------------------------------------------------------------
                                             17.409218   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002306    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000051    0.000025    1.000025 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002353    0.087137    1.001490    2.001515 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.087137    0.000045    2.001560 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045206    0.227476    0.370876    2.372436 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.227492    0.002081    2.374517 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.652656    0.693322    0.532699    2.907215 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.727215    0.119724    3.026939 v i_sram.sram2/R_WB (CF_SRAM_1024x32)
                                              3.026939   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.557224   20.436592   library setup time
                                             20.436592   data required time
---------------------------------------------------------------------------------------------
                                             20.436592   data required time
                                             -3.026939   data arrival time
---------------------------------------------------------------------------------------------
                                             17.409653   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002321    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000053    0.000027    1.000027 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008776    0.172548    1.085891    2.085918 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.172548    0.000282    2.086200 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.733099    0.708445    2.794646 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.734273    0.025619    2.820265 ^ i_sram.sram3/DI[15] (CF_SRAM_1024x32)
                                              2.820265   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.768031   20.230352   library setup time
                                             20.230352   data required time
---------------------------------------------------------------------------------------------
                                             20.230352   data required time
                                             -2.820265   data arrival time
---------------------------------------------------------------------------------------------
                                             17.410088   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002306    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000051    0.000025    1.000025 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002353    0.087137    1.001490    2.001515 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.087137    0.000045    2.001560 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045206    0.227476    0.370876    2.372436 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.227492    0.002081    2.374517 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.652656    0.693322    0.532699    2.907215 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.729471    0.123354    3.030569 v i_sram.sram3/R_WB (CF_SRAM_1024x32)
                                              3.030569   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.557723   20.440660   library setup time
                                             20.440660   data required time
---------------------------------------------------------------------------------------------
                                             20.440660   data required time
                                             -3.030569   data arrival time
---------------------------------------------------------------------------------------------
                                             17.410091   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002385    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000056    0.000028    1.000028 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008135    0.163778    1.078212    2.078240 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.163778    0.000237    2.078477 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.766797    0.752065    2.830542 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.769658    0.038802    2.869344 ^ i_sram.sram4/DI[9] (CF_SRAM_1024x32)
                                              2.869344   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.778677   20.280396   library setup time
                                             20.280396   data required time
---------------------------------------------------------------------------------------------
                                             20.280396   data required time
                                             -2.869344   data arrival time
---------------------------------------------------------------------------------------------
                                             17.411051   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002500    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000060    0.000030    1.000030 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.163552    1.078014    2.078044 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.163552    0.000236    2.078280 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.780130    0.715890    2.794171 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.784966    0.052145    2.846315 ^ i_sram.sram0/DI[21] (CF_SRAM_1024x32)
                                              2.846315   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.781848   20.258451   library setup time
                                             20.258451   data required time
---------------------------------------------------------------------------------------------
                                             20.258451   data required time
                                             -2.846315   data arrival time
---------------------------------------------------------------------------------------------
                                             17.412136   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002918    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000079    0.000039    1.000039 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.164701    0.000240    2.079314 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    1.005569    0.860333    2.939647 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      1.058304    0.179616    3.119263 ^ i_sram.sram4/AD[6] (CF_SRAM_1024x32)
                                              3.119263   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.527587   20.531485   library setup time
                                             20.531485   data required time
---------------------------------------------------------------------------------------------
                                             20.531485   data required time
                                             -3.119263   data arrival time
---------------------------------------------------------------------------------------------
                                             17.412222   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001950    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000041    0.000020    1.000020 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008035    0.162406    1.077055    2.077075 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.162406    0.000156    2.077232 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    1.031086    0.927237    3.004468 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      1.034589    0.049851    3.054320 ^ i_sram.sram2/AD[9] (CF_SRAM_1024x32)
                                              3.054320   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.525909   20.467907   library setup time
                                             20.467907   data required time
---------------------------------------------------------------------------------------------
                                             20.467907   data required time
                                             -3.054320   data arrival time
---------------------------------------------------------------------------------------------
                                             17.413588   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001950    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000041    0.000020    1.000020 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008035    0.162406    1.077055    2.077075 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.162406    0.000156    2.077232 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    1.031086    0.927237    3.004468 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      1.035212    0.053912    3.058380 ^ i_sram.sram3/AD[9] (CF_SRAM_1024x32)
                                              3.058380   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.525925   20.472460   library setup time
                                             20.472460   data required time
---------------------------------------------------------------------------------------------
                                             20.472460   data required time
                                             -3.058380   data arrival time
---------------------------------------------------------------------------------------------
                                             17.414080   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002510    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000060    0.000030    1.000030 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008116    0.163520    1.077986    2.078017 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.163520    0.000236    2.078253 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.771928    0.712927    2.791180 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.777350    0.054491    2.845671 ^ i_sram.sram0/DI[25] (CF_SRAM_1024x32)
                                              2.845671   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.780053   20.260246   library setup time
                                             20.260246   data required time
---------------------------------------------------------------------------------------------
                                             20.260246   data required time
                                             -2.845671   data arrival time
---------------------------------------------------------------------------------------------
                                             17.414576   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002358    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000055    0.000028    1.000028 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008608    0.170244    1.083879    2.083906 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.170244    0.000275    2.084181 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.974072    0.880480    2.964662 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.995683    0.115701    3.080363 ^ i_sram.sram6/AD[8] (CF_SRAM_1024x32)
                                              3.080363   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.525901   20.500275   library setup time
                                             20.500275   data required time
---------------------------------------------------------------------------------------------
                                             20.500275   data required time
                                             -3.080363   data arrival time
---------------------------------------------------------------------------------------------
                                             17.419910   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002358    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000055    0.000028    1.000028 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008608    0.170244    1.083879    2.083906 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.170244    0.000275    2.084181 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.974072    0.880480    2.964662 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.997024    0.119110    3.083771 ^ i_sram.sram7/AD[8] (CF_SRAM_1024x32)
                                              3.083771   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.525977   20.505245   library setup time
                                             20.505245   data required time
---------------------------------------------------------------------------------------------
                                             20.505245   data required time
                                             -3.083771   data arrival time
---------------------------------------------------------------------------------------------
                                             17.421473   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002874    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000077    0.000038    1.000038 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165358    1.079612    2.079650 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.165358    0.000244    2.079894 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.739125    0.732064    2.811957 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.740313    0.025018    2.836975 ^ i_sram.sram1/DI[11] (CF_SRAM_1024x32)
                                              2.836975   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.771114   20.258636   library setup time
                                             20.258636   data required time
---------------------------------------------------------------------------------------------
                                             20.258636   data required time
                                             -2.836975   data arrival time
---------------------------------------------------------------------------------------------
                                             17.421661   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002950    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000079    0.000039    1.000039 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.164718    1.079050    2.079089 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.164718    0.000240    2.079329 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.742218    0.730751    2.810080 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.743495    0.026047    2.836127 ^ i_sram.sram1/DI[10] (CF_SRAM_1024x32)
                                              2.836127   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.771863   20.257887   library setup time
                                             20.257887   data required time
---------------------------------------------------------------------------------------------
                                             20.257887   data required time
                                             -2.836127   data arrival time
---------------------------------------------------------------------------------------------
                                             17.421759   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002910    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000070    0.000035    1.000035 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.168853    1.082671    2.082706 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.168853    0.000264    2.082970 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.763733    0.723603    2.806573 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.764625    0.023006    2.829579 ^ i_sram.sram1/DI[14] (CF_SRAM_1024x32)
                                              2.829579   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.776842   20.252907   library setup time
                                             20.252907   data required time
---------------------------------------------------------------------------------------------
                                             20.252907   data required time
                                             -2.829579   data arrival time
---------------------------------------------------------------------------------------------
                                             17.423328   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002962    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000079    0.000039    1.000039 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164779    1.079102    2.079142 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.164779    0.000241    2.079383 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    1.019373    0.916389    2.995772 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      1.023190    0.051750    3.047522 ^ i_sram.sram3/AD[7] (CF_SRAM_1024x32)
                                              3.047522   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.525925   20.472460   library setup time
                                             20.472460   data required time
---------------------------------------------------------------------------------------------
                                             20.472460   data required time
                                             -3.047522   data arrival time
---------------------------------------------------------------------------------------------
                                             17.424938   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002962    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000079    0.000039    1.000039 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164779    1.079102    2.079142 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.164779    0.000241    2.079383 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    1.019373    0.916389    2.995772 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      1.022433    0.046552    3.042324 ^ i_sram.sram2/AD[7] (CF_SRAM_1024x32)
                                              3.042324   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.525909   20.467907   library setup time
                                             20.467907   data required time
---------------------------------------------------------------------------------------------
                                             20.467907   data required time
                                             -3.042324   data arrival time
---------------------------------------------------------------------------------------------
                                             17.425583   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002306    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000051    0.000025    1.000025 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002353    0.087137    1.001490    2.001515 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.087137    0.000045    2.001560 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045206    0.227476    0.370876    2.372436 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.227492    0.002081    2.374517 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.652656    0.693322    0.532699    2.907215 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.735905    0.133227    3.040443 v i_sram.sram6/R_WB (CF_SRAM_1024x32)
                                              3.040443   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.559230   20.466946   library setup time
                                             20.466946   data required time
---------------------------------------------------------------------------------------------
                                             20.466946   data required time
                                             -3.040443   data arrival time
---------------------------------------------------------------------------------------------
                                             17.426504   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002950    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000079    0.000039    1.000039 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.164718    1.079050    2.079089 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.164718    0.000240    2.079329 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.742218    0.730751    2.810080 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.744022    0.030760    2.840841 ^ i_sram.sram0/DI[10] (CF_SRAM_1024x32)
                                              2.840841   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.772201   20.268097   library setup time
                                             20.268097   data required time
---------------------------------------------------------------------------------------------
                                             20.268097   data required time
                                             -2.840841   data arrival time
---------------------------------------------------------------------------------------------
                                             17.427256   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002874    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000077    0.000038    1.000038 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165358    1.079612    2.079650 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.165358    0.000244    2.079894 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.739125    0.732064    2.811957 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.740796    0.029498    2.841455 ^ i_sram.sram0/DI[11] (CF_SRAM_1024x32)
                                              2.841455   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.771441   20.268858   library setup time
                                             20.268858   data required time
---------------------------------------------------------------------------------------------
                                             20.268858   data required time
                                             -2.841455   data arrival time
---------------------------------------------------------------------------------------------
                                             17.427402   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002306    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000051    0.000025    1.000025 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002353    0.087137    1.001490    2.001515 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.087137    0.000045    2.001560 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045206    0.227476    0.370876    2.372436 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.227492    0.002081    2.374517 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.652656    0.693322    0.532699    2.907215 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.737713    0.135894    3.043110 v i_sram.sram7/R_WB (CF_SRAM_1024x32)
                                              3.043110   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.559646   20.471575   library setup time
                                             20.471575   data required time
---------------------------------------------------------------------------------------------
                                             20.471575   data required time
                                             -3.043110   data arrival time
---------------------------------------------------------------------------------------------
                                             17.428467   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002962    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000079    0.000039    1.000039 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164779    1.079102    2.079142 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.164779    0.000241    2.079383 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    1.019373    0.916389    2.995772 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      1.027873    0.075763    3.071535 ^ i_sram.sram6/AD[7] (CF_SRAM_1024x32)
                                              3.071535   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.526052   20.500124   library setup time
                                             20.500124   data required time
---------------------------------------------------------------------------------------------
                                             20.500124   data required time
                                             -3.071535   data arrival time
---------------------------------------------------------------------------------------------
                                             17.428587   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002962    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000079    0.000039    1.000039 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164779    1.079102    2.079142 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.164779    0.000241    2.079383 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    1.019373    0.916389    2.995772 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      1.028835    0.079728    3.075500 ^ i_sram.sram7/AD[7] (CF_SRAM_1024x32)
                                              3.075500   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.526080   20.505142   library setup time
                                             20.505142   data required time
---------------------------------------------------------------------------------------------
                                             20.505142   data required time
                                             -3.075500   data arrival time
---------------------------------------------------------------------------------------------
                                             17.429642   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002950    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000079    0.000039    1.000039 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.164718    1.079050    2.079089 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.164718    0.000240    2.079329 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.742218    0.730751    2.810080 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.744971    0.037638    2.847718 ^ i_sram.sram5/DI[10] (CF_SRAM_1024x32)
                                              2.847718   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.772659   20.278109   library setup time
                                             20.278109   data required time
---------------------------------------------------------------------------------------------
                                             20.278109   data required time
                                             -2.847718   data arrival time
---------------------------------------------------------------------------------------------
                                             17.430389   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002874    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000077    0.000038    1.000038 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165358    1.079612    2.079650 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.165358    0.000244    2.079894 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.739125    0.732064    2.811957 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.741732    0.036495    2.848452 ^ i_sram.sram5/DI[11] (CF_SRAM_1024x32)
                                              2.848452   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.771896   20.278872   library setup time
                                             20.278872   data required time
---------------------------------------------------------------------------------------------
                                             20.278872   data required time
                                             -2.848452   data arrival time
---------------------------------------------------------------------------------------------
                                             17.430420   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002437    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000057    0.000029    1.000029 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.163989    1.078397    2.078426 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.163989    0.000238    2.078664 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.930215    0.727401    2.806066 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      1.056409    0.263066    3.069132 ^ i_sram.sram6/AD[4] (CF_SRAM_1024x32)
                                              3.069132   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.526052   20.500124   library setup time
                                             20.500124   data required time
---------------------------------------------------------------------------------------------
                                             20.500124   data required time
                                             -3.069132   data arrival time
---------------------------------------------------------------------------------------------
                                             17.430990   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002910    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000070    0.000035    1.000035 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.168853    1.082671    2.082706 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.168853    0.000264    2.082970 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.763733    0.723603    2.806573 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.764829    0.025401    2.831974 ^ i_sram.sram0/DI[14] (CF_SRAM_1024x32)
                                              2.831974   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.777103   20.263197   library setup time
                                             20.263197   data required time
---------------------------------------------------------------------------------------------
                                             20.263197   data required time
                                             -2.831974   data arrival time
---------------------------------------------------------------------------------------------
                                             17.431223   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001950    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000041    0.000020    1.000020 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008035    0.162406    1.077055    2.077075 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.162406    0.000156    2.077232 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    1.031086    0.927237    3.004468 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      1.036886    0.063430    3.067899 ^ i_sram.sram6/AD[9] (CF_SRAM_1024x32)
                                              3.067899   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.526052   20.500124   library setup time
                                             20.500124   data required time
---------------------------------------------------------------------------------------------
                                             20.500124   data required time
                                             -3.067899   data arrival time
---------------------------------------------------------------------------------------------
                                             17.432224   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002437    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000057    0.000029    1.000029 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.163989    1.078397    2.078426 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.163989    0.000238    2.078664 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.930215    0.727401    2.806066 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      1.058906    0.265856    3.071922 ^ i_sram.sram7/AD[4] (CF_SRAM_1024x32)
                                              3.071922   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.526081   20.505142   library setup time
                                             20.505142   data required time
---------------------------------------------------------------------------------------------
                                             20.505142   data required time
                                             -3.071922   data arrival time
---------------------------------------------------------------------------------------------
                                             17.433220   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001950    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000041    0.000020    1.000020 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008035    0.162406    1.077055    2.077075 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.162406    0.000156    2.077232 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    1.031086    0.927237    3.004468 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      1.037576    0.066922    3.071390 ^ i_sram.sram7/AD[9] (CF_SRAM_1024x32)
                                              3.071390   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.526081   20.505142   library setup time
                                             20.505142   data required time
---------------------------------------------------------------------------------------------
                                             20.505142   data required time
                                             -3.071390   data arrival time
---------------------------------------------------------------------------------------------
                                             17.433750   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002874    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000077    0.000038    1.000038 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008251    0.165358    1.079612    2.079650 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.165358    0.000244    2.079894 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.739125    0.732064    2.811957 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.741854    0.037299    2.849256 ^ i_sram.sram4/DI[11] (CF_SRAM_1024x32)
                                              2.849256   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.772126   20.286943   library setup time
                                             20.286943   data required time
---------------------------------------------------------------------------------------------
                                             20.286943   data required time
                                             -2.849256   data arrival time
---------------------------------------------------------------------------------------------
                                             17.437689   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002950    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000079    0.000039    1.000039 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.164718    1.079050    2.079089 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.164718    0.000240    2.079329 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.742218    0.730751    2.810080 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.745067    0.038257    2.848338 ^ i_sram.sram4/DI[10] (CF_SRAM_1024x32)
                                              2.848338   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.772883   20.286188   library setup time
                                             20.286188   data required time
---------------------------------------------------------------------------------------------
                                             20.286188   data required time
                                             -2.848338   data arrival time
---------------------------------------------------------------------------------------------
                                             17.437849   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000080    0.000040    1.000040 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164773    1.079099    2.079139 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.164773    0.000240    2.079379 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.990675    0.892885    2.972263 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.995256    0.055729    3.027993 ^ i_sram.sram2/AD[2] (CF_SRAM_1024x32)
                                              3.027993   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.525743   20.468073   library setup time
                                             20.468073   data required time
---------------------------------------------------------------------------------------------
                                             20.468073   data required time
                                             -3.027993   data arrival time
---------------------------------------------------------------------------------------------
                                             17.440081   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000080    0.000040    1.000040 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164773    1.079099    2.079139 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.164773    0.000240    2.079379 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.990675    0.892885    2.972263 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.995975    0.059731    3.031995 ^ i_sram.sram3/AD[2] (CF_SRAM_1024x32)
                                              3.031995   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.525784   20.472601   library setup time
                                             20.472601   data required time
---------------------------------------------------------------------------------------------
                                             20.472601   data required time
                                             -3.031995   data arrival time
---------------------------------------------------------------------------------------------
                                             17.440605   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002321    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000053    0.000027    1.000027 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008776    0.172548    1.085891    2.085918 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.172548    0.000282    2.086200 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.733099    0.708445    2.794646 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.734058    0.023248    2.817893 ^ i_sram.sram1/DI[15] (CF_SRAM_1024x32)
                                              2.817893   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.769640   20.260109   library setup time
                                             20.260109   data required time
---------------------------------------------------------------------------------------------
                                             20.260109   data required time
                                             -2.817893   data arrival time
---------------------------------------------------------------------------------------------
                                             17.442215   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.752044    0.168844    2.847492 ^ i_sram.sram4/BEN[0] (CF_SRAM_1024x32)
                                              2.847492   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.769184   20.289888   library setup time
                                             20.289888   data required time
---------------------------------------------------------------------------------------------
                                             20.289888   data required time
                                             -2.847492   data arrival time
---------------------------------------------------------------------------------------------
                                             17.442396   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.751725    0.168457    2.847105 ^ i_sram.sram4/BEN[1] (CF_SRAM_1024x32)
                                              2.847105   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.769115   20.289957   library setup time
                                             20.289957   data required time
---------------------------------------------------------------------------------------------
                                             20.289957   data required time
                                             -2.847105   data arrival time
---------------------------------------------------------------------------------------------
                                             17.442852   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.751383    0.168043    2.846691 ^ i_sram.sram4/BEN[2] (CF_SRAM_1024x32)
                                              2.846691   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.769042   20.290030   library setup time
                                             20.290030   data required time
---------------------------------------------------------------------------------------------
                                             20.290030   data required time
                                             -2.846691   data arrival time
---------------------------------------------------------------------------------------------
                                             17.443338   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.750923    0.167484    2.846132 ^ i_sram.sram4/BEN[3] (CF_SRAM_1024x32)
                                              2.846132   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.768943   20.290127   library setup time
                                             20.290127   data required time
---------------------------------------------------------------------------------------------
                                             20.290127   data required time
                                             -2.846132   data arrival time
---------------------------------------------------------------------------------------------
                                             17.443995   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.750136    0.166527    2.845175 ^ i_sram.sram4/BEN[4] (CF_SRAM_1024x32)
                                              2.845175   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.768775   20.290297   library setup time
                                             20.290297   data required time
---------------------------------------------------------------------------------------------
                                             20.290297   data required time
                                             -2.845175   data arrival time
---------------------------------------------------------------------------------------------
                                             17.445122   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002926    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.164701    0.000240    2.079314 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.985145    0.887124    2.966437 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.989894    0.056584    3.023022 ^ i_sram.sram2/AD[1] (CF_SRAM_1024x32)
                                              3.023022   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.525557   20.468258   library setup time
                                             20.468258   data required time
---------------------------------------------------------------------------------------------
                                             20.468258   data required time
                                             -3.023022   data arrival time
---------------------------------------------------------------------------------------------
                                             17.445236   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002926    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.164701    0.000240    2.079314 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.985145    0.887124    2.966437 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.990598    0.060425    3.026862 ^ i_sram.sram3/AD[1] (CF_SRAM_1024x32)
                                              3.026862   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.525597   20.472786   library setup time
                                             20.472786   data required time
---------------------------------------------------------------------------------------------
                                             20.472786   data required time
                                             -3.026862   data arrival time
---------------------------------------------------------------------------------------------
                                             17.445925   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.749366    0.165586    2.844234 ^ i_sram.sram4/BEN[5] (CF_SRAM_1024x32)
                                              2.844234   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.768610   20.290461   library setup time
                                             20.290461   data required time
---------------------------------------------------------------------------------------------
                                             20.290461   data required time
                                             -2.844234   data arrival time
---------------------------------------------------------------------------------------------
                                             17.446228   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.736539    0.149443    2.828092 ^ i_sram.sram0/BEN[0] (CF_SRAM_1024x32)
                                              2.828092   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.765424   20.274876   library setup time
                                             20.274876   data required time
---------------------------------------------------------------------------------------------
                                             20.274876   data required time
                                             -2.828092   data arrival time
---------------------------------------------------------------------------------------------
                                             17.446785   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.748444    0.164456    2.843104 ^ i_sram.sram4/BEN[6] (CF_SRAM_1024x32)
                                              2.843104   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.768412   20.290661   library setup time
                                             20.290661   data required time
---------------------------------------------------------------------------------------------
                                             20.290661   data required time
                                             -2.843104   data arrival time
---------------------------------------------------------------------------------------------
                                             17.447557   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000080    0.000040    1.000040 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164773    1.079099    2.079139 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.164773    0.000240    2.079379 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.990675    0.892885    2.972263 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      1.000259    0.079124    3.051388 ^ i_sram.sram6/AD[2] (CF_SRAM_1024x32)
                                              3.051388   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.526052   20.500124   library setup time
                                             20.500124   data required time
---------------------------------------------------------------------------------------------
                                             20.500124   data required time
                                             -3.051388   data arrival time
---------------------------------------------------------------------------------------------
                                             17.448734   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.747409    0.163182    2.841830 ^ i_sram.sram4/BEN[7] (CF_SRAM_1024x32)
                                              2.841830   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.768190   20.290880   library setup time
                                             20.290880   data required time
---------------------------------------------------------------------------------------------
                                             20.290880   data required time
                                             -2.841830   data arrival time
---------------------------------------------------------------------------------------------
                                             17.449051   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002358    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000055    0.000028    1.000028 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008608    0.170244    1.083879    2.083906 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.170244    0.000275    2.084181 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.974072    0.880480    2.964662 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.979328    0.059158    3.023820 ^ i_sram.sram3/AD[8] (CF_SRAM_1024x32)
                                              3.023820   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.525205   20.473179   library setup time
                                             20.473179   data required time
---------------------------------------------------------------------------------------------
                                             20.473179   data required time
                                             -3.023820   data arrival time
---------------------------------------------------------------------------------------------
                                             17.449360   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.734768    0.147135    2.825783 ^ i_sram.sram0/BEN[1] (CF_SRAM_1024x32)
                                              2.825783   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.765044   20.275255   library setup time
                                             20.275255   data required time
---------------------------------------------------------------------------------------------
                                             20.275255   data required time
                                             -2.825783   data arrival time
---------------------------------------------------------------------------------------------
                                             17.449474   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001950    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000041    0.000020    1.000020 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008035    0.162406    1.077055    2.077075 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.162406    0.000156    2.077232 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    1.031086    0.927237    3.004468 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      1.034349    0.048180    3.052649 ^ i_sram.sram1/AD[9] (CF_SRAM_1024x32)
                                              3.052649   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.527099   20.502651   library setup time
                                             20.502651   data required time
---------------------------------------------------------------------------------------------
                                             20.502651   data required time
                                             -3.052649   data arrival time
---------------------------------------------------------------------------------------------
                                             17.450003   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000080    0.000040    1.000040 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164773    1.079099    2.079139 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.164773    0.000240    2.079379 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.990675    0.892885    2.972263 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      1.001225    0.082820    3.055084 ^ i_sram.sram7/AD[2] (CF_SRAM_1024x32)
                                              3.055084   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.526080   20.505142   library setup time
                                             20.505142   data required time
---------------------------------------------------------------------------------------------
                                             20.505142   data required time
                                             -3.055084   data arrival time
---------------------------------------------------------------------------------------------
                                             17.450058   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002321    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000053    0.000027    1.000027 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008776    0.172548    1.085891    2.085918 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.172548    0.000282    2.086200 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.733099    0.708445    2.794646 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.734262    0.025499    2.820145 ^ i_sram.sram0/DI[15] (CF_SRAM_1024x32)
                                              2.820145   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.769902   20.270397   library setup time
                                             20.270397   data required time
---------------------------------------------------------------------------------------------
                                             20.270397   data required time
                                             -2.820145   data arrival time
---------------------------------------------------------------------------------------------
                                             17.450253   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002358    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000055    0.000028    1.000028 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008608    0.170244    1.083879    2.083906 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.170244    0.000275    2.084181 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.974072    0.880480    2.964662 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.978190    0.052699    3.017360 ^ i_sram.sram2/AD[8] (CF_SRAM_1024x32)
                                              3.017360   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.525150   20.468666   library setup time
                                             20.468666   data required time
---------------------------------------------------------------------------------------------
                                             20.468666   data required time
                                             -3.017360   data arrival time
---------------------------------------------------------------------------------------------
                                             17.451305   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002926    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.164701    0.000240    2.079314 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.985145    0.887124    2.966437 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.995592    0.082243    3.048681 ^ i_sram.sram6/AD[1] (CF_SRAM_1024x32)
                                              3.048681   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.525898   20.500278   library setup time
                                             20.500278   data required time
---------------------------------------------------------------------------------------------
                                             20.500278   data required time
                                             -3.048681   data arrival time
---------------------------------------------------------------------------------------------
                                             17.451595   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001950    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000041    0.000020    1.000020 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008035    0.162406    1.077055    2.077075 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.162406    0.000156    2.077232 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    1.031086    0.927237    3.004468 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      1.035543    0.055939    3.060407 ^ i_sram.sram0/AD[9] (CF_SRAM_1024x32)
                                              3.060407   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.527259   20.513039   library setup time
                                             20.513039   data required time
---------------------------------------------------------------------------------------------
                                             20.513039   data required time
                                             -3.060407   data arrival time
---------------------------------------------------------------------------------------------
                                             17.452631   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002926    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.164701    0.000240    2.079314 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.985145    0.887124    2.966437 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.996679    0.086200    3.052638 ^ i_sram.sram7/AD[1] (CF_SRAM_1024x32)
                                              3.052638   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.525965   20.505257   library setup time
                                             20.505257   data required time
---------------------------------------------------------------------------------------------
                                             20.505257   data required time
                                             -3.052638   data arrival time
---------------------------------------------------------------------------------------------
                                             17.452620   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.731780    0.143192    2.821840 ^ i_sram.sram0/BEN[2] (CF_SRAM_1024x32)
                                              2.821840   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.764403   20.275896   library setup time
                                             20.275896   data required time
---------------------------------------------------------------------------------------------
                                             20.275896   data required time
                                             -2.821840   data arrival time
---------------------------------------------------------------------------------------------
                                             17.454054   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002306    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000051    0.000025    1.000025 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002353    0.087137    1.001490    2.001515 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.087137    0.000045    2.001560 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045206    0.227476    0.370876    2.372436 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.227492    0.002081    2.374517 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.652656    0.693322    0.532699    2.907215 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.722181    0.111149    3.018364 v i_sram.sram1/R_WB (CF_SRAM_1024x32)
                                              3.018364   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.557334   20.472416   library setup time
                                             20.472416   data required time
---------------------------------------------------------------------------------------------
                                             20.472416   data required time
                                             -3.018364   data arrival time
---------------------------------------------------------------------------------------------
                                             17.454052   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001950    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000041    0.000020    1.000020 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008035    0.162406    1.077055    2.077075 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.162406    0.000156    2.077232 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    1.031086    0.927237    3.004468 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      1.037087    0.064472    3.068941 ^ i_sram.sram5/AD[9] (CF_SRAM_1024x32)
                                              3.068941   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.527436   20.523333   library setup time
                                             20.523333   data required time
---------------------------------------------------------------------------------------------
                                             20.523333   data required time
                                             -3.068941   data arrival time
---------------------------------------------------------------------------------------------
                                             17.454391   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002306    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000051    0.000025    1.000025 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002353    0.087137    1.001490    2.001515 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.087137    0.000045    2.001560 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045206    0.227476    0.370876    2.372436 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.227492    0.002081    2.374517 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.652656    0.693322    0.532699    2.907215 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.732109    0.127484    3.034699 v i_sram.sram5/R_WB (CF_SRAM_1024x32)
                                              3.034699   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.559800   20.490969   library setup time
                                             20.490969   data required time
---------------------------------------------------------------------------------------------
                                             20.490969   data required time
                                             -3.034699   data arrival time
---------------------------------------------------------------------------------------------
                                             17.456270   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002962    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000079    0.000039    1.000039 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164779    1.079102    2.079142 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.164779    0.000241    2.079383 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    1.019373    0.916389    2.995772 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      1.022896    0.049803    3.045575 ^ i_sram.sram1/AD[7] (CF_SRAM_1024x32)
                                              3.045575   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.527099   20.502651   library setup time
                                             20.502651   data required time
---------------------------------------------------------------------------------------------
                                             20.502651   data required time
                                             -3.045575   data arrival time
---------------------------------------------------------------------------------------------
                                             17.457077   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002962    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000079    0.000039    1.000039 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164779    1.079102    2.079142 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.164779    0.000241    2.079383 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    1.019373    0.916389    2.995772 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      1.026403    0.069221    3.064993 ^ i_sram.sram5/AD[7] (CF_SRAM_1024x32)
                                              3.064993   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.527436   20.523333   library setup time
                                             20.523333   data required time
---------------------------------------------------------------------------------------------
                                             20.523333   data required time
                                             -3.064993   data arrival time
---------------------------------------------------------------------------------------------
                                             17.458340   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.728592    0.138910    2.817559 ^ i_sram.sram0/BEN[3] (CF_SRAM_1024x32)
                                              2.817559   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.763720   20.276579   library setup time
                                             20.276579   data required time
---------------------------------------------------------------------------------------------
                                             20.276579   data required time
                                             -2.817559   data arrival time
---------------------------------------------------------------------------------------------
                                             17.459019   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.715568    0.130096    2.819245 ^ i_sram.sram0/BEN[8] (CF_SRAM_1024x32)
                                              2.819245   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.760928   20.279371   library setup time
                                             20.279371   data required time
---------------------------------------------------------------------------------------------
                                             20.279371   data required time
                                             -2.819245   data arrival time
---------------------------------------------------------------------------------------------
                                             17.460127   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.715312    0.129727    2.818876 ^ i_sram.sram0/BEN[9] (CF_SRAM_1024x32)
                                              2.818876   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.760873   20.279427   library setup time
                                             20.279427   data required time
---------------------------------------------------------------------------------------------
                                             20.279427   data required time
                                             -2.818876   data arrival time
---------------------------------------------------------------------------------------------
                                             17.460550   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002437    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000057    0.000029    1.000029 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.163989    1.078397    2.078426 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.163989    0.000238    2.078664 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.930215    0.727401    2.806066 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      1.050709    0.256639    3.062705 ^ i_sram.sram5/AD[4] (CF_SRAM_1024x32)
                                              3.062705   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.527436   20.523333   library setup time
                                             20.523333   data required time
---------------------------------------------------------------------------------------------
                                             20.523333   data required time
                                             -3.062705   data arrival time
---------------------------------------------------------------------------------------------
                                             17.460629   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.715048    0.129345    2.818495 ^ i_sram.sram0/BEN[10] (CF_SRAM_1024x32)
                                              2.818495   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.760816   20.279484   library setup time
                                             20.279484   data required time
---------------------------------------------------------------------------------------------
                                             20.279484   data required time
                                             -2.818495   data arrival time
---------------------------------------------------------------------------------------------
                                             17.460987   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002962    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000079    0.000039    1.000039 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164779    1.079102    2.079142 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.164779    0.000241    2.079383 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    1.019373    0.916389    2.995772 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      1.023786    0.055459    3.051231 ^ i_sram.sram0/AD[7] (CF_SRAM_1024x32)
                                              3.051231   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.527259   20.513039   library setup time
                                             20.513039   data required time
---------------------------------------------------------------------------------------------
                                             20.513039   data required time
                                             -3.051231   data arrival time
---------------------------------------------------------------------------------------------
                                             17.461809   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.001950    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000041    0.000020    1.000020 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008035    0.162406    1.077055    2.077075 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.162406    0.000156    2.077232 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    1.031086    0.927237    3.004468 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      1.037233    0.065211    3.069680 ^ i_sram.sram4/AD[9] (CF_SRAM_1024x32)
                                              3.069680   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.527587   20.531485   library setup time
                                             20.531485   data required time
---------------------------------------------------------------------------------------------
                                             20.531485   data required time
                                             -3.069680   data arrival time
---------------------------------------------------------------------------------------------
                                             17.461805   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.726721    0.136359    2.815007 ^ i_sram.sram0/BEN[4] (CF_SRAM_1024x32)
                                              2.815007   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.763319   20.276981   library setup time
                                             20.276981   data required time
---------------------------------------------------------------------------------------------
                                             20.276981   data required time
                                             -2.815007   data arrival time
---------------------------------------------------------------------------------------------
                                             17.461973   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002962    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000079    0.000039    1.000039 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164779    1.079102    2.079142 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.164779    0.000241    2.079383 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    1.019373    0.916389    2.995772 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      1.027305    0.073313    3.069086 ^ i_sram.sram4/AD[7] (CF_SRAM_1024x32)
                                              3.069086   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.527587   20.531485   library setup time
                                             20.531485   data required time
---------------------------------------------------------------------------------------------
                                             20.531485   data required time
                                             -3.069086   data arrival time
---------------------------------------------------------------------------------------------
                                             17.462399   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.725165    0.143372    2.832521 ^ i_sram.sram4/BEN[8] (CF_SRAM_1024x32)
                                              2.832521   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.763421   20.295650   library setup time
                                             20.295650   data required time
---------------------------------------------------------------------------------------------
                                             20.295650   data required time
                                             -2.832521   data arrival time
---------------------------------------------------------------------------------------------
                                             17.463129   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.725068    0.143242    2.832391 ^ i_sram.sram4/BEN[9] (CF_SRAM_1024x32)
                                              2.832391   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.763400   20.295671   library setup time
                                             20.295671   data required time
---------------------------------------------------------------------------------------------
                                             20.295671   data required time
                                             -2.832391   data arrival time
---------------------------------------------------------------------------------------------
                                             17.463280   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.724797    0.142879    2.832028 ^ i_sram.sram4/BEN[10] (CF_SRAM_1024x32)
                                              2.832028   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.763342   20.295731   library setup time
                                             20.295731   data required time
---------------------------------------------------------------------------------------------
                                             20.295731   data required time
                                             -2.832028   data arrival time
---------------------------------------------------------------------------------------------
                                             17.463701   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.713393    0.126928    2.816078 ^ i_sram.sram0/BEN[11] (CF_SRAM_1024x32)
                                              2.816078   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.760461   20.279837   library setup time
                                             20.279837   data required time
---------------------------------------------------------------------------------------------
                                             20.279837   data required time
                                             -2.816078   data arrival time
---------------------------------------------------------------------------------------------
                                             17.463758   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.724356    0.142286    2.831435 ^ i_sram.sram4/BEN[11] (CF_SRAM_1024x32)
                                              2.831435   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.763248   20.295824   library setup time
                                             20.295824   data required time
---------------------------------------------------------------------------------------------
                                             20.295824   data required time
                                             -2.831435   data arrival time
---------------------------------------------------------------------------------------------
                                             17.464390   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.724752    0.133640    2.812288 ^ i_sram.sram0/BEN[5] (CF_SRAM_1024x32)
                                              2.812288   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.762897   20.277401   library setup time
                                             20.277401   data required time
---------------------------------------------------------------------------------------------
                                             20.277401   data required time
                                             -2.812288   data arrival time
---------------------------------------------------------------------------------------------
                                             17.465113   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.723855    0.141609    2.830758 ^ i_sram.sram4/BEN[12] (CF_SRAM_1024x32)
                                              2.830758   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.763140   20.295931   library setup time
                                             20.295931   data required time
---------------------------------------------------------------------------------------------
                                             20.295931   data required time
                                             -2.830758   data arrival time
---------------------------------------------------------------------------------------------
                                             17.465174   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002437    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000057    0.000029    1.000029 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.163989    1.078397    2.078426 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.163989    0.000238    2.078664 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.930215    0.727401    2.806066 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      1.053244    0.259509    3.065575 ^ i_sram.sram4/AD[4] (CF_SRAM_1024x32)
                                              3.065575   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.527587   20.531485   library setup time
                                             20.531485   data required time
---------------------------------------------------------------------------------------------
                                             20.531485   data required time
                                             -3.065575   data arrival time
---------------------------------------------------------------------------------------------
                                             17.465910   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.723261    0.140804    2.829954 ^ i_sram.sram4/BEN[13] (CF_SRAM_1024x32)
                                              2.829954   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.763013   20.296059   library setup time
                                             20.296059   data required time
---------------------------------------------------------------------------------------------
                                             20.296059   data required time
                                             -2.829954   data arrival time
---------------------------------------------------------------------------------------------
                                             17.466106   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.723114    0.140606    2.829755 ^ i_sram.sram4/BEN[14] (CF_SRAM_1024x32)
                                              2.829755   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.762981   20.296091   library setup time
                                             20.296091   data required time
---------------------------------------------------------------------------------------------
                                             20.296091   data required time
                                             -2.829755   data arrival time
---------------------------------------------------------------------------------------------
                                             17.466335   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.722942    0.140373    2.829522 ^ i_sram.sram4/BEN[15] (CF_SRAM_1024x32)
                                              2.829522   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.762944   20.296127   library setup time
                                             20.296127   data required time
---------------------------------------------------------------------------------------------
                                             20.296127   data required time
                                             -2.829522   data arrival time
---------------------------------------------------------------------------------------------
                                             17.466606   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002689    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000064    0.000032    1.000032 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008579    0.169850    1.083541    2.083573 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.169850    0.000267    2.083840 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.949953    0.872505    2.956345 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.953193    0.046112    3.002457 ^ i_sram.sram2/AD[5] (CF_SRAM_1024x32)
                                              3.002457   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.524280   20.469536   library setup time
                                             20.469536   data required time
---------------------------------------------------------------------------------------------
                                             20.469536   data required time
                                             -3.002457   data arrival time
---------------------------------------------------------------------------------------------
                                             17.467079   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002689    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000064    0.000032    1.000032 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008579    0.169850    1.083541    2.083573 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.169850    0.000267    2.083840 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.949953    0.872505    2.956345 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.953829    0.050238    3.006583 ^ i_sram.sram3/AD[5] (CF_SRAM_1024x32)
                                              3.006583   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.524318   20.474066   library setup time
                                             20.474066   data required time
---------------------------------------------------------------------------------------------
                                             20.474066   data required time
                                             -3.006583   data arrival time
---------------------------------------------------------------------------------------------
                                             17.467482   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.710966    0.123299    2.812449 ^ i_sram.sram0/BEN[12] (CF_SRAM_1024x32)
                                              2.812449   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.759941   20.280357   library setup time
                                             20.280357   data required time
---------------------------------------------------------------------------------------------
                                             20.280357   data required time
                                             -2.812449   data arrival time
---------------------------------------------------------------------------------------------
                                             17.467909   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.722567    0.130576    2.809224 ^ i_sram.sram0/BEN[6] (CF_SRAM_1024x32)
                                              2.809224   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.762428   20.277870   library setup time
                                             20.277870   data required time
---------------------------------------------------------------------------------------------
                                             20.277870   data required time
                                             -2.809224   data arrival time
---------------------------------------------------------------------------------------------
                                             17.468647   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.709023    0.120313    2.809463 ^ i_sram.sram0/BEN[13] (CF_SRAM_1024x32)
                                              2.809463   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.759524   20.280775   library setup time
                                             20.280775   data required time
---------------------------------------------------------------------------------------------
                                             20.280775   data required time
                                             -2.809463   data arrival time
---------------------------------------------------------------------------------------------
                                             17.471312   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002689    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000064    0.000032    1.000032 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008579    0.169850    1.083541    2.083573 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.169850    0.000267    2.083840 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.949953    0.872505    2.956345 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.958101    0.071549    3.027893 ^ i_sram.sram6/AD[5] (CF_SRAM_1024x32)
                                              3.027893   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.524593   20.501581   library setup time
                                             20.501581   data required time
---------------------------------------------------------------------------------------------
                                             20.501581   data required time
                                             -3.027893   data arrival time
---------------------------------------------------------------------------------------------
                                             17.473688   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000078    0.000039    1.000039 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079035    2.079074 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.164701    0.000240    2.079314 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447496    0.680338    0.599334    2.678648 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.719364    0.125975    2.804624 ^ i_sram.sram0/BEN[7] (CF_SRAM_1024x32)
                                              2.804624   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.761741   20.278559   library setup time
                                             20.278559   data required time
---------------------------------------------------------------------------------------------
                                             20.278559   data required time
                                             -2.804624   data arrival time
---------------------------------------------------------------------------------------------
                                             17.473934   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.707338    0.117663    2.806812 ^ i_sram.sram0/BEN[14] (CF_SRAM_1024x32)
                                              2.806812   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.759163   20.281136   library setup time
                                             20.281136   data required time
---------------------------------------------------------------------------------------------
                                             20.281136   data required time
                                             -2.806812   data arrival time
---------------------------------------------------------------------------------------------
                                             17.474323   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002689    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000064    0.000032    1.000032 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008579    0.169850    1.083541    2.083573 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.169850    0.000267    2.083840 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.949953    0.872505    2.956345 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.958927    0.074915    3.031260 ^ i_sram.sram7/AD[5] (CF_SRAM_1024x32)
                                              3.031260   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.524651   20.506571   library setup time
                                             20.506571   data required time
---------------------------------------------------------------------------------------------
                                             20.506571   data required time
                                             -3.031260   data arrival time
---------------------------------------------------------------------------------------------
                                             17.475313   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002929    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000079    0.000039    1.000039 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164777    1.079102    2.079142 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.164777    0.000240    2.079382 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441770    0.673473    0.609768    2.689149 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.704022    0.112256    2.801406 ^ i_sram.sram0/BEN[15] (CF_SRAM_1024x32)
                                              2.801406   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.758452   20.281847   library setup time
                                             20.281847   data required time
---------------------------------------------------------------------------------------------
                                             20.281847   data required time
                                             -2.801406   data arrival time
---------------------------------------------------------------------------------------------
                                             17.480440   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000080    0.000040    1.000040 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164773    1.079099    2.079139 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.164773    0.000240    2.079379 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.990675    0.892885    2.972263 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.998217    0.070618    3.042882 ^ i_sram.sram5/AD[2] (CF_SRAM_1024x32)
                                              3.042882   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.527373   20.523396   library setup time
                                             20.523396   data required time
---------------------------------------------------------------------------------------------
                                             20.523396   data required time
                                             -3.042882   data arrival time
---------------------------------------------------------------------------------------------
                                             17.480513   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002918    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000079    0.000039    1.000039 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.164701    0.000240    2.079314 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    1.005569    0.860333    2.939647 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      1.008384    0.046214    2.985861 ^ i_sram.sram2/AD[6] (CF_SRAM_1024x32)
                                              2.985861   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.525909   20.467907   library setup time
                                             20.467907   data required time
---------------------------------------------------------------------------------------------
                                             20.467907   data required time
                                             -2.985861   data arrival time
---------------------------------------------------------------------------------------------
                                             17.482046   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002918    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000079    0.000039    1.000039 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.164701    0.000240    2.079314 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    1.005569    0.860333    2.939647 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      1.008928    0.050224    2.989871 ^ i_sram.sram3/AD[6] (CF_SRAM_1024x32)
                                              2.989871   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.525925   20.472460   library setup time
                                             20.472460   data required time
---------------------------------------------------------------------------------------------
                                             20.472460   data required time
                                             -2.989871   data arrival time
---------------------------------------------------------------------------------------------
                                             17.482588   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002926    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.164701    0.000240    2.079314 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.985145    0.887124    2.966437 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.993380    0.073469    3.039906 ^ i_sram.sram5/AD[1] (CF_SRAM_1024x32)
                                              3.039906   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.527205   20.523563   library setup time
                                             20.523563   data required time
---------------------------------------------------------------------------------------------
                                             20.523563   data required time
                                             -3.039906   data arrival time
---------------------------------------------------------------------------------------------
                                             17.483658   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000080    0.000040    1.000040 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164773    1.079099    2.079139 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.164773    0.000240    2.079379 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.990675    0.892885    2.972263 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.993712    0.045795    3.018058 ^ i_sram.sram1/AD[2] (CF_SRAM_1024x32)
                                              3.018058   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.526880   20.502869   library setup time
                                             20.502869   data required time
---------------------------------------------------------------------------------------------
                                             20.502869   data required time
                                             -3.018058   data arrival time
---------------------------------------------------------------------------------------------
                                             17.484810   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000080    0.000040    1.000040 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164773    1.079099    2.079139 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.164773    0.000240    2.079379 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.990675    0.892885    2.972263 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.999074    0.074319    3.046582 ^ i_sram.sram4/AD[2] (CF_SRAM_1024x32)
                                              3.046582   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.527555   20.531517   library setup time
                                             20.531517   data required time
---------------------------------------------------------------------------------------------
                                             20.531517   data required time
                                             -3.046582   data arrival time
---------------------------------------------------------------------------------------------
                                             17.484936   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002926    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.164701    0.000240    2.079314 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.985145    0.887124    2.966437 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.994278    0.077163    3.043601 ^ i_sram.sram4/AD[1] (CF_SRAM_1024x32)
                                              3.043601   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.527388   20.531683   library setup time
                                             20.531683   data required time
---------------------------------------------------------------------------------------------
                                             20.531683   data required time
                                             -3.043601   data arrival time
---------------------------------------------------------------------------------------------
                                             17.488083   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002926    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.164701    0.000240    2.079314 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.985145    0.887124    2.966437 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.988527    0.048129    3.014566 ^ i_sram.sram1/AD[1] (CF_SRAM_1024x32)
                                              3.014566   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.526699   20.503050   library setup time
                                             20.503050   data required time
---------------------------------------------------------------------------------------------
                                             20.503050   data required time
                                             -3.014566   data arrival time
---------------------------------------------------------------------------------------------
                                             17.488483   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002358    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000055    0.000028    1.000028 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008608    0.170244    1.083879    2.083906 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.170244    0.000275    2.084181 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.974072    0.880480    2.964662 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.976958    0.044485    3.009147 ^ i_sram.sram1/AD[8] (CF_SRAM_1024x32)
                                              3.009147   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.526297   20.503452   library setup time
                                             20.503452   data required time
---------------------------------------------------------------------------------------------
                                             20.503452   data required time
                                             -3.009147   data arrival time
---------------------------------------------------------------------------------------------
                                             17.494305   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002987    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000080    0.000040    1.000040 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008208    0.164773    1.079099    2.079139 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.164773    0.000240    2.079379 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.990675    0.892885    2.972263 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.993648    0.045324    3.017588 ^ i_sram.sram0/AD[2] (CF_SRAM_1024x32)
                                              3.017588   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.527038   20.513262   library setup time
                                             20.513262   data required time
---------------------------------------------------------------------------------------------
                                             20.513262   data required time
                                             -3.017588   data arrival time
---------------------------------------------------------------------------------------------
                                             17.495672   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002358    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000055    0.000028    1.000028 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008608    0.170244    1.083879    2.083906 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.170244    0.000275    2.084181 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.974072    0.880480    2.964662 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.977644    0.049248    3.013909 ^ i_sram.sram0/AD[8] (CF_SRAM_1024x32)
                                              3.013909   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.526481   20.513817   library setup time
                                             20.513817   data required time
---------------------------------------------------------------------------------------------
                                             20.513817   data required time
                                             -3.013909   data arrival time
---------------------------------------------------------------------------------------------
                                             17.499908   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002926    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000079    0.000039    1.000039 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.164701    0.000240    2.079314 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.985145    0.887124    2.966437 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.988043    0.044702    3.011139 ^ i_sram.sram0/AD[1] (CF_SRAM_1024x32)
                                              3.011139   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.526843   20.513456   library setup time
                                             20.513456   data required time
---------------------------------------------------------------------------------------------
                                             20.513456   data required time
                                             -3.011139   data arrival time
---------------------------------------------------------------------------------------------
                                             17.502317   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002689    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000064    0.000032    1.000032 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008579    0.169850    1.083541    2.083573 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.169850    0.000267    2.083840 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.949953    0.872505    2.956345 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.956493    0.064448    3.020793 ^ i_sram.sram5/AD[5] (CF_SRAM_1024x32)
                                              3.020793   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.525921   20.524849   library setup time
                                             20.524849   data required time
---------------------------------------------------------------------------------------------
                                             20.524849   data required time
                                             -3.020793   data arrival time
---------------------------------------------------------------------------------------------
                                             17.504055   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002358    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000055    0.000028    1.000028 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008608    0.170244    1.083879    2.083906 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.170244    0.000275    2.084181 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.974072    0.880480    2.964662 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.978535    0.054748    3.019410 ^ i_sram.sram5/AD[8] (CF_SRAM_1024x32)
                                              3.019410   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.526688   20.524080   library setup time
                                             20.524080   data required time
---------------------------------------------------------------------------------------------
                                             20.524080   data required time
                                             -3.019410   data arrival time
---------------------------------------------------------------------------------------------
                                             17.504671   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002689    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000064    0.000032    1.000032 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008579    0.169850    1.083541    2.083573 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.169850    0.000267    2.083840 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.949953    0.872505    2.956345 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.952681    0.042463    2.998807 ^ i_sram.sram1/AD[5] (CF_SRAM_1024x32)
                                              2.998807   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.525452   20.504297   library setup time
                                             20.504297   data required time
---------------------------------------------------------------------------------------------
                                             20.504297   data required time
                                             -2.998807   data arrival time
---------------------------------------------------------------------------------------------
                                             17.505489   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002972    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008282    0.165786    1.079990    2.080030 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.165786    0.000243    2.080274 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.895945    0.829508    2.909782 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.900738    0.054047    2.963828 ^ i_sram.sram2/AD[0] (CF_SRAM_1024x32)
                                              2.963828   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.522454   20.471361   library setup time
                                             20.471361   data required time
---------------------------------------------------------------------------------------------
                                             20.471361   data required time
                                             -2.963828   data arrival time
---------------------------------------------------------------------------------------------
                                             17.507532   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002972    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008282    0.165786    1.079990    2.080030 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.165786    0.000243    2.080274 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.895945    0.829508    2.909782 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.901514    0.058036    2.967818 ^ i_sram.sram3/AD[0] (CF_SRAM_1024x32)
                                              2.967818   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.522497   20.475887   library setup time
                                             20.475887   data required time
---------------------------------------------------------------------------------------------
                                             20.475887   data required time
                                             -2.967818   data arrival time
---------------------------------------------------------------------------------------------
                                             17.508068   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002689    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000064    0.000032    1.000032 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008579    0.169850    1.083541    2.083573 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.169850    0.000267    2.083840 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.949953    0.872505    2.956345 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.957258    0.067927    3.024271 ^ i_sram.sram4/AD[5] (CF_SRAM_1024x32)
                                              3.024271   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.526099   20.532972   library setup time
                                             20.532972   data required time
---------------------------------------------------------------------------------------------
                                             20.532972   data required time
                                             -3.024271   data arrival time
---------------------------------------------------------------------------------------------
                                             17.508701   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002358    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000055    0.000028    1.000028 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008608    0.170244    1.083879    2.083906 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.170244    0.000275    2.084181 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.974072    0.880480    2.964662 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.978997    0.057367    3.022029 ^ i_sram.sram4/AD[8] (CF_SRAM_1024x32)
                                              3.022029   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.526856   20.532217   library setup time
                                             20.532217   data required time
---------------------------------------------------------------------------------------------
                                             20.532217   data required time
                                             -3.022029   data arrival time
---------------------------------------------------------------------------------------------
                                             17.510187   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002689    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000064    0.000032    1.000032 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008579    0.169850    1.083541    2.083573 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.169850    0.000267    2.083840 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.949953    0.872505    2.956345 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.953396    0.047473    3.003818 ^ i_sram.sram0/AD[5] (CF_SRAM_1024x32)
                                              3.003818   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.525637   20.514660   library setup time
                                             20.514660   data required time
---------------------------------------------------------------------------------------------
                                             20.514660   data required time
                                             -3.003818   data arrival time
---------------------------------------------------------------------------------------------
                                             17.510843   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002918    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000079    0.000039    1.000039 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.164701    0.000240    2.079314 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    1.005569    0.860333    2.939647 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      1.008609    0.047918    2.987565 ^ i_sram.sram1/AD[6] (CF_SRAM_1024x32)
                                              2.987565   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.527098   20.502651   library setup time
                                             20.502651   data required time
---------------------------------------------------------------------------------------------
                                             20.502651   data required time
                                             -2.987565   data arrival time
---------------------------------------------------------------------------------------------
                                             17.515085   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002437    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000057    0.000029    1.000029 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.163989    1.078397    2.078426 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.163989    0.000238    2.078664 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.930215    0.727401    2.806066 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.968142    0.147836    2.953902 ^ i_sram.sram2/AD[4] (CF_SRAM_1024x32)
                                              2.953902   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.524800   20.469015   library setup time
                                             20.469015   data required time
---------------------------------------------------------------------------------------------
                                             20.469015   data required time
                                             -2.953902   data arrival time
---------------------------------------------------------------------------------------------
                                             17.515114   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002437    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000057    0.000029    1.000029 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.163989    1.078397    2.078426 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.163989    0.000238    2.078664 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.930215    0.727401    2.806066 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.970190    0.151294    2.957360 ^ i_sram.sram3/AD[4] (CF_SRAM_1024x32)
                                              2.957360   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.524887   20.473497   library setup time
                                             20.473497   data required time
---------------------------------------------------------------------------------------------
                                             20.473497   data required time
                                             -2.957360   data arrival time
---------------------------------------------------------------------------------------------
                                             17.516136   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002306    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000051    0.000025    1.000025 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002353    0.087137    1.001490    2.001515 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.087137    0.000045    2.001560 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045206    0.227476    0.370876    2.372436 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.227492    0.002081    2.374517 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.652656    0.693322    0.532699    2.907215 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.706672    0.078396    2.985611 v i_sram.sram4/R_WB (CF_SRAM_1024x32)
                                              2.985611   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.554497   20.504574   library setup time
                                             20.504574   data required time
---------------------------------------------------------------------------------------------
                                             20.504574   data required time
                                             -2.985611   data arrival time
---------------------------------------------------------------------------------------------
                                             17.518965   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002972    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008282    0.165786    1.079990    2.080030 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.165786    0.000243    2.080274 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.895945    0.829508    2.909782 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.905406    0.074617    2.984399 ^ i_sram.sram6/AD[0] (CF_SRAM_1024x32)
                                              2.984399   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.522760   20.503414   library setup time
                                             20.503414   data required time
---------------------------------------------------------------------------------------------
                                             20.503414   data required time
                                             -2.984399   data arrival time
---------------------------------------------------------------------------------------------
                                             17.519016   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002918    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000079    0.000039    1.000039 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.164701    0.000240    2.079314 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    1.005569    0.860333    2.939647 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      1.009327    0.052936    2.992583 ^ i_sram.sram0/AD[6] (CF_SRAM_1024x32)
                                              2.992583   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.527259   20.513039   library setup time
                                             20.513039   data required time
---------------------------------------------------------------------------------------------
                                             20.513039   data required time
                                             -2.992583   data arrival time
---------------------------------------------------------------------------------------------
                                             17.520454   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002972    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008282    0.165786    1.079990    2.080030 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.165786    0.000243    2.080274 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.895945    0.829508    2.909782 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.906283    0.077828    2.987609 ^ i_sram.sram7/AD[0] (CF_SRAM_1024x32)
                                              2.987609   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.522819   20.508402   library setup time
                                             20.508402   data required time
---------------------------------------------------------------------------------------------
                                             20.508402   data required time
                                             -2.987609   data arrival time
---------------------------------------------------------------------------------------------
                                             17.520794   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002306    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000051    0.000025    1.000025 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002353    0.087137    1.001490    2.001515 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.087137    0.000045    2.001560 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045206    0.227476    0.370876    2.372436 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.227492    0.002081    2.374517 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.652656    0.693322    0.532699    2.907215 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.697301    0.045250    2.952466 v i_sram.sram0/R_WB (CF_SRAM_1024x32)
                                              2.952466   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.552161   20.488138   library setup time
                                             20.488138   data required time
---------------------------------------------------------------------------------------------
                                             20.488138   data required time
                                             -2.952466   data arrival time
---------------------------------------------------------------------------------------------
                                             17.535673   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002936    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000079    0.000039    1.000039 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.164701    0.000240    2.079314 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.860939    0.809856    2.889169 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.864236    0.044196    2.933365 ^ i_sram.sram2/AD[3] (CF_SRAM_1024x32)
                                              2.933365   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.967506    0.057426   21.243814 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.993814   clock uncertainty
                                  0.000000   20.993814   clock reconvergence pessimism
                                 -0.521184   20.472630   library setup time
                                             20.472630   data required time
---------------------------------------------------------------------------------------------
                                             20.472630   data required time
                                             -2.933365   data arrival time
---------------------------------------------------------------------------------------------
                                             17.539265   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002936    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000079    0.000039    1.000039 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.164701    0.000240    2.079314 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.860939    0.809856    2.889169 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.864608    0.046509    2.935678 ^ i_sram.sram3/AD[3] (CF_SRAM_1024x32)
                                              2.935678   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.968381    0.061995   21.248383 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.998384   clock uncertainty
                                  0.000000   20.998384   clock reconvergence pessimism
                                 -0.521213   20.477171   library setup time
                                             20.477171   data required time
---------------------------------------------------------------------------------------------
                                             20.477171   data required time
                                             -2.935678   data arrival time
---------------------------------------------------------------------------------------------
                                             17.541492   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002936    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000079    0.000039    1.000039 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.164701    0.000240    2.079314 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.860939    0.809856    2.889169 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.869071    0.067907    2.957077 ^ i_sram.sram6/AD[3] (CF_SRAM_1024x32)
                                              2.957077   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.975365    0.089786   21.276175 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.026175   clock uncertainty
                                  0.000000   21.026175   clock reconvergence pessimism
                                 -0.521495   20.504679   library setup time
                                             20.504679   data required time
---------------------------------------------------------------------------------------------
                                             20.504679   data required time
                                             -2.957077   data arrival time
---------------------------------------------------------------------------------------------
                                             17.547604   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002972    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008282    0.165786    1.079990    2.080030 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.165786    0.000243    2.080274 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.895945    0.829508    2.909782 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.903567    0.067348    2.977129 ^ i_sram.sram5/AD[0] (CF_SRAM_1024x32)
                                              2.977129   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.524080   20.526688   library setup time
                                             20.526688   data required time
---------------------------------------------------------------------------------------------
                                             20.526688   data required time
                                             -2.977129   data arrival time
---------------------------------------------------------------------------------------------
                                             17.549559   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002936    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000079    0.000039    1.000039 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.164701    0.000240    2.079314 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.860939    0.809856    2.889169 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.869789    0.070697    2.959866 ^ i_sram.sram7/AD[3] (CF_SRAM_1024x32)
                                              2.959866   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.184878    0.007859   20.312189 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.641721    0.962520    0.874198   21.186388 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.976935    0.094833   21.281221 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.031221   clock uncertainty
                                  0.000000   21.031221   clock reconvergence pessimism
                                 -0.521549   20.509672   library setup time
                                             20.509672   data required time
---------------------------------------------------------------------------------------------
                                             20.509672   data required time
                                             -2.959866   data arrival time
---------------------------------------------------------------------------------------------
                                             17.549807   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002972    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008282    0.165786    1.079990    2.080030 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.165786    0.000243    2.080274 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.895945    0.829508    2.909782 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.899230    0.045149    2.954931 ^ i_sram.sram1/AD[0] (CF_SRAM_1024x32)
                                              2.954931   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.523592   20.506157   library setup time
                                             20.506157   data required time
---------------------------------------------------------------------------------------------
                                             20.506157   data required time
                                             -2.954931   data arrival time
---------------------------------------------------------------------------------------------
                                             17.551228   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002437    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000057    0.000029    1.000029 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.163989    1.078397    2.078426 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.163989    0.000238    2.078664 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.930215    0.727401    2.806066 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.967282    0.146356    2.952422 ^ i_sram.sram1/AD[4] (CF_SRAM_1024x32)
                                              2.952422   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.525960   20.503790   library setup time
                                             20.503790   data required time
---------------------------------------------------------------------------------------------
                                             20.503790   data required time
                                             -2.952422   data arrival time
---------------------------------------------------------------------------------------------
                                             17.551367   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002972    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008282    0.165786    1.079990    2.080030 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.165786    0.000243    2.080274 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.895945    0.829508    2.909782 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.904139    0.069698    2.979480 ^ i_sram.sram4/AD[0] (CF_SRAM_1024x32)
                                              2.979480   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.524251   20.534821   library setup time
                                             20.534821   data required time
---------------------------------------------------------------------------------------------
                                             20.534821   data required time
                                             -2.979480   data arrival time
---------------------------------------------------------------------------------------------
                                             17.555342   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002437    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000057    0.000029    1.000029 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008150    0.163989    1.078397    2.078426 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.163989    0.000238    2.078664 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.930215    0.727401    2.806066 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.970601    0.151979    2.958044 ^ i_sram.sram0/AD[4] (CF_SRAM_1024x32)
                                              2.958044   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.526236   20.514063   library setup time
                                             20.514063   data required time
---------------------------------------------------------------------------------------------
                                             20.514063   data required time
                                             -2.958044   data arrival time
---------------------------------------------------------------------------------------------
                                             17.556017   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002972    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000082    0.000041    1.000041 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008282    0.165786    1.079990    2.080030 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.165786    0.000243    2.080274 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.895945    0.829508    2.909782 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.898213    0.037806    2.947587 ^ i_sram.sram0/AD[0] (CF_SRAM_1024x32)
                                              2.947587   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.523717   20.516582   library setup time
                                             20.516582   data required time
---------------------------------------------------------------------------------------------
                                             20.516582   data required time
                                             -2.947587   data arrival time
---------------------------------------------------------------------------------------------
                                             17.568996   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002936    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000079    0.000039    1.000039 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.164701    0.000240    2.079314 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.860939    0.809856    2.889169 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.867766    0.062487    2.951657 ^ i_sram.sram5/AD[3] (CF_SRAM_1024x32)
                                              2.951657   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.022705    0.126800   21.300768 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.050768   clock uncertainty
                                  0.000000   21.050768   clock reconvergence pessimism
                                 -0.522834   20.527935   library setup time
                                             20.527935   data required time
---------------------------------------------------------------------------------------------
                                             20.527935   data required time
                                             -2.951657   data arrival time
---------------------------------------------------------------------------------------------
                                             17.576279   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002936    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000079    0.000039    1.000039 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.164701    0.000240    2.079314 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.860939    0.809856    2.889169 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.868381    0.065103    2.954273 ^ i_sram.sram4/AD[3] (CF_SRAM_1024x32)
                                              2.954273   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.026378    0.135103   21.309071 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.059071   clock uncertainty
                                  0.000000   21.059071   clock reconvergence pessimism
                                 -0.523006   20.536066   library setup time
                                             20.536066   data required time
---------------------------------------------------------------------------------------------
                                             20.536066   data required time
                                             -2.954273   data arrival time
---------------------------------------------------------------------------------------------
                                             17.581795   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002936    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000079    0.000039    1.000039 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.164701    0.000240    2.079314 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.860939    0.809856    2.889169 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.863091    0.036021    2.925190 ^ i_sram.sram1/AD[3] (CF_SRAM_1024x32)
                                              2.925190   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.014526    0.105780   21.279749 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.029749   clock uncertainty
                                  0.000000   21.029749   clock reconvergence pessimism
                                 -0.522334   20.507416   library setup time
                                             20.507416   data required time
---------------------------------------------------------------------------------------------
                                             20.507416   data required time
                                             -2.925190   data arrival time
---------------------------------------------------------------------------------------------
                                             17.582224   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002936    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000079    0.000039    1.000039 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008203    0.164701    1.079034    2.079074 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.164701    0.000240    2.079314 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.860939    0.809856    2.889169 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.863329    0.037887    2.927057 ^ i_sram.sram0/AD[3] (CF_SRAM_1024x32)
                                              2.927057   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.018427    0.116330   21.290298 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   21.040298   clock uncertainty
                                  0.000000   21.040298   clock reconvergence pessimism
                                 -0.522503   20.517796   library setup time
                                             20.517796   data required time
---------------------------------------------------------------------------------------------
                                             20.517796   data required time
                                             -2.927057   data arrival time
---------------------------------------------------------------------------------------------
                                             17.590740   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002482    0.000000    0.000000    1.000000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000054    0.000027    1.000027 v input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.080496    0.290339    0.397360    1.397387 v input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.292141    0.018777    1.416163 v _378_/B (sky130_fd_sc_hd__and2_2)
     3    0.045508    0.237577    0.684430    2.100594 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.237758    0.005976    2.106570 v _674_/D (sky130_fd_sc_hd__dfrtp_1)
                                              2.106570   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.016649    0.111660   21.285627 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   21.035629   clock uncertainty
                                  0.000000   21.035629   clock reconvergence pessimism
                                 -0.093032   20.942598   library setup time
                                             20.942598   data required time
---------------------------------------------------------------------------------------------
                                             20.942598   data required time
                                             -2.106570   data arrival time
---------------------------------------------------------------------------------------------
                                             18.836029   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _674_ (recovery check against rising-edge clock wb_clk_i)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001968    0.000000    0.000000    1.000000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000041    0.000020    1.000020 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002060    0.099287    1.082957    2.082977 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.099287    0.000039    2.083016 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.010141    0.126372    0.236239    2.319255 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.126372    0.000503    2.319758 v _377_/A (sky130_fd_sc_hd__inv_2)
     1    0.016952    0.133915    0.164292    2.484051 ^ _377_/Y (sky130_fd_sc_hd__inv_2)
                                                         _000_ (net)
                      0.133968    0.001033    2.485084 ^ _674_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              2.485084   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135118    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019380    0.009690   20.009691 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105355    0.184365    0.294641   20.304331 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.185552    0.011811   20.316143 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663564    0.997404    0.857826   21.173967 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      1.016649    0.111660   21.285627 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   21.035629   clock uncertainty
                                  0.000000   21.035629   clock reconvergence pessimism
                                  0.755594   21.791224   library recovery time
                                             21.791224   data required time
---------------------------------------------------------------------------------------------
                                             21.791224   data required time
                                             -2.485084   data arrival time
---------------------------------------------------------------------------------------------
                                             19.306139   slack (MET)



