Calling target program-options parser
[21:50:04.137] [bmv2] [D] [thread 2743] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[21:50:04.138] [bmv2] [D] [thread 2743] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[21:50:04.138] [bmv2] [D] [thread 2743] Set default default entry for table 'tbl_basic191': basic191 - 
[21:50:04.138] [bmv2] [D] [thread 2743] Set default default entry for table 'tbl_add_int_primeiro_filho': MyIngress.add_int_primeiro_filho - 
Adding interface s1-eth1 as port 1
[21:50:04.138] [bmv2] [D] [thread 2743] Adding interface s1-eth1 as port 1
Adding interface s1-eth2 as port 2
[21:50:04.191] [bmv2] [D] [thread 2743] Adding interface s1-eth2 as port 2
Adding interface s1-eth3 as port 3
[21:50:04.242] [bmv2] [D] [thread 2743] Adding interface s1-eth3 as port 3
Server listening on 0.0.0.0:50051
[21:50:04.304] [bmv2] [I] [thread 2743] Starting Thrift server on port 9090
[21:50:04.305] [bmv2] [I] [thread 2743] Thrift server was started
[21:50:04.306] [bmv2] [D] [thread 2753] [0.0] [cxt 0] Processing packet received on port 1
[21:50:04.306] [bmv2] [D] [thread 2753] [0.0] [cxt 0] Parser 'parser': start
[21:50:04.307] [bmv2] [D] [thread 2753] [0.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:04.307] [bmv2] [D] [thread 2753] [0.0] [cxt 0] Extracting header 'ethernet'
[21:50:04.307] [bmv2] [D] [thread 2753] [0.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:04.308] [bmv2] [T] [thread 2753] [0.0] [cxt 0] Bytes parsed: 14
[21:50:04.308] [bmv2] [D] [thread 2753] [0.0] [cxt 0] Parser 'parser': end
[21:50:04.308] [bmv2] [D] [thread 2753] [0.0] [cxt 0] Pipeline 'ingress': start
[21:50:04.308] [bmv2] [T] [thread 2753] [0.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:04.308] [bmv2] [T] [thread 2753] [0.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:04.309] [bmv2] [T] [thread 2753] [0.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:04.309] [bmv2] [D] [thread 2753] [0.0] [cxt 0] Looking up key:

[21:50:04.309] [bmv2] [D] [thread 2753] [0.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:04.309] [bmv2] [D] [thread 2753] [0.0] [cxt 0] Action entry is basic191 - 
[21:50:04.309] [bmv2] [T] [thread 2753] [0.0] [cxt 0] Action basic191
[21:50:04.309] [bmv2] [T] [thread 2753] [0.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:04.309] [bmv2] [T] [thread 2753] [0.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:04.310] [bmv2] [T] [thread 2753] [0.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:04.310] [bmv2] [T] [thread 2753] [0.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:04.310] [bmv2] [T] [thread 2753] [0.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:04.310] [bmv2] [D] [thread 2753] [0.0] [cxt 0] Looking up key:

[21:50:04.310] [bmv2] [D] [thread 2753] [0.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:04.310] [bmv2] [D] [thread 2753] [0.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:04.310] [bmv2] [T] [thread 2753] [0.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:04.310] [bmv2] [T] [thread 2753] [0.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:04.310] [bmv2] [T] [thread 2753] [0.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:04.310] [bmv2] [T] [thread 2753] [0.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:04.310] [bmv2] [T] [thread 2753] [0.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:04.311] [bmv2] [T] [thread 2753] [0.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:04.311] [bmv2] [T] [thread 2753] [0.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:04.311] [bmv2] [T] [thread 2753] [0.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:04.311] [bmv2] [T] [thread 2753] [0.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:04.311] [bmv2] [T] [thread 2753] [0.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:04.311] [bmv2] [T] [thread 2753] [0.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:04.311] [bmv2] [D] [thread 2753] [0.0] [cxt 0] Pipeline 'ingress': end
[21:50:04.311] [bmv2] [D] [thread 2753] [0.0] [cxt 0] Egress port is 0
[21:50:04.311] [bmv2] [D] [thread 2754] [0.0] [cxt 0] Pipeline 'egress': start
[21:50:04.312] [bmv2] [D] [thread 2754] [0.0] [cxt 0] Pipeline 'egress': end
[21:50:04.312] [bmv2] [D] [thread 2754] [0.0] [cxt 0] Deparser 'deparser': start
[21:50:04.312] [bmv2] [T] [thread 2754] [0.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:04.312] [bmv2] [D] [thread 2754] [0.0] [cxt 0] Deparsing header 'ethernet'
[21:50:04.312] [bmv2] [D] [thread 2754] [0.0] [cxt 0] Deparsing header 'int_pai'
[21:50:04.312] [bmv2] [D] [thread 2754] [0.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:04.312] [bmv2] [D] [thread 2754] [0.0] [cxt 0] Deparser 'deparser': end
[21:50:04.313] [bmv2] [D] [thread 2758] [0.0] [cxt 0] Transmitting packet of size 109 out of port 0
[21:50:04.377] [bmv2] [D] [thread 2753] [1.0] [cxt 0] Processing packet received on port 2
[21:50:04.378] [bmv2] [D] [thread 2753] [1.0] [cxt 0] Parser 'parser': start
[21:50:04.378] [bmv2] [D] [thread 2753] [1.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:04.378] [bmv2] [D] [thread 2753] [1.0] [cxt 0] Extracting header 'ethernet'
[21:50:04.378] [bmv2] [D] [thread 2753] [1.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:04.378] [bmv2] [T] [thread 2753] [1.0] [cxt 0] Bytes parsed: 14
[21:50:04.378] [bmv2] [D] [thread 2753] [1.0] [cxt 0] Parser 'parser': end
[21:50:04.379] [bmv2] [D] [thread 2753] [1.0] [cxt 0] Pipeline 'ingress': start
[21:50:04.379] [bmv2] [T] [thread 2753] [1.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:04.379] [bmv2] [T] [thread 2753] [1.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:04.379] [bmv2] [T] [thread 2753] [1.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:04.379] [bmv2] [D] [thread 2753] [1.0] [cxt 0] Looking up key:

[21:50:04.379] [bmv2] [D] [thread 2753] [1.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:04.379] [bmv2] [D] [thread 2753] [1.0] [cxt 0] Action entry is basic191 - 
[21:50:04.380] [bmv2] [T] [thread 2753] [1.0] [cxt 0] Action basic191
[21:50:04.380] [bmv2] [T] [thread 2753] [1.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:04.380] [bmv2] [T] [thread 2753] [1.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:04.380] [bmv2] [T] [thread 2753] [1.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:04.380] [bmv2] [T] [thread 2753] [1.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:04.380] [bmv2] [T] [thread 2753] [1.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:04.380] [bmv2] [D] [thread 2753] [1.0] [cxt 0] Looking up key:

[21:50:04.380] [bmv2] [D] [thread 2753] [1.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:04.380] [bmv2] [D] [thread 2753] [1.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:04.380] [bmv2] [T] [thread 2753] [1.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:04.380] [bmv2] [T] [thread 2753] [1.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:04.380] [bmv2] [T] [thread 2753] [1.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:04.381] [bmv2] [T] [thread 2753] [1.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:04.381] [bmv2] [T] [thread 2753] [1.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:04.381] [bmv2] [T] [thread 2753] [1.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:04.381] [bmv2] [T] [thread 2753] [1.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:04.381] [bmv2] [T] [thread 2753] [1.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:04.381] [bmv2] [T] [thread 2753] [1.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:04.381] [bmv2] [T] [thread 2753] [1.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:04.381] [bmv2] [T] [thread 2753] [1.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:04.381] [bmv2] [D] [thread 2753] [1.0] [cxt 0] Pipeline 'ingress': end
[21:50:04.381] [bmv2] [D] [thread 2753] [1.0] [cxt 0] Egress port is 0
[21:50:04.381] [bmv2] [D] [thread 2754] [1.0] [cxt 0] Pipeline 'egress': start
[21:50:04.381] [bmv2] [D] [thread 2754] [1.0] [cxt 0] Pipeline 'egress': end
[21:50:04.381] [bmv2] [D] [thread 2754] [1.0] [cxt 0] Deparser 'deparser': start
[21:50:04.382] [bmv2] [T] [thread 2754] [1.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:04.382] [bmv2] [D] [thread 2754] [1.0] [cxt 0] Deparsing header 'ethernet'
[21:50:04.382] [bmv2] [D] [thread 2754] [1.0] [cxt 0] Deparsing header 'int_pai'
[21:50:04.382] [bmv2] [D] [thread 2754] [1.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:04.382] [bmv2] [D] [thread 2754] [1.0] [cxt 0] Deparser 'deparser': end
[21:50:04.382] [bmv2] [D] [thread 2758] [1.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:04.474] [bmv2] [D] [thread 2753] [2.0] [cxt 0] Processing packet received on port 2
[21:50:04.474] [bmv2] [D] [thread 2753] [2.0] [cxt 0] Parser 'parser': start
[21:50:04.475] [bmv2] [D] [thread 2753] [2.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:04.475] [bmv2] [D] [thread 2753] [2.0] [cxt 0] Extracting header 'ethernet'
[21:50:04.475] [bmv2] [D] [thread 2753] [2.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:04.476] [bmv2] [T] [thread 2753] [2.0] [cxt 0] Bytes parsed: 14
[21:50:04.476] [bmv2] [D] [thread 2753] [2.0] [cxt 0] Parser 'parser': end
[21:50:04.476] [bmv2] [D] [thread 2753] [2.0] [cxt 0] Pipeline 'ingress': start
[21:50:04.476] [bmv2] [T] [thread 2753] [2.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:04.477] [bmv2] [T] [thread 2753] [2.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:04.477] [bmv2] [T] [thread 2753] [2.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:04.477] [bmv2] [D] [thread 2753] [2.0] [cxt 0] Looking up key:

[21:50:04.477] [bmv2] [D] [thread 2753] [2.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:04.477] [bmv2] [D] [thread 2753] [2.0] [cxt 0] Action entry is basic191 - 
[21:50:04.477] [bmv2] [T] [thread 2753] [2.0] [cxt 0] Action basic191
[21:50:04.477] [bmv2] [T] [thread 2753] [2.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:04.477] [bmv2] [T] [thread 2753] [2.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:04.477] [bmv2] [T] [thread 2753] [2.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:04.477] [bmv2] [T] [thread 2753] [2.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:04.478] [bmv2] [T] [thread 2753] [2.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:04.478] [bmv2] [D] [thread 2753] [2.0] [cxt 0] Looking up key:

[21:50:04.478] [bmv2] [D] [thread 2753] [2.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:04.478] [bmv2] [D] [thread 2753] [2.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:04.478] [bmv2] [T] [thread 2753] [2.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:04.478] [bmv2] [T] [thread 2753] [2.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:04.478] [bmv2] [T] [thread 2753] [2.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:04.478] [bmv2] [T] [thread 2753] [2.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:04.478] [bmv2] [T] [thread 2753] [2.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:04.478] [bmv2] [T] [thread 2753] [2.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:04.478] [bmv2] [T] [thread 2753] [2.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:04.478] [bmv2] [T] [thread 2753] [2.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:04.478] [bmv2] [T] [thread 2753] [2.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:04.478] [bmv2] [T] [thread 2753] [2.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:04.479] [bmv2] [T] [thread 2753] [2.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:04.479] [bmv2] [D] [thread 2753] [2.0] [cxt 0] Pipeline 'ingress': end
[21:50:04.479] [bmv2] [D] [thread 2753] [2.0] [cxt 0] Egress port is 0
[21:50:04.479] [bmv2] [D] [thread 2754] [2.0] [cxt 0] Pipeline 'egress': start
[21:50:04.479] [bmv2] [D] [thread 2754] [2.0] [cxt 0] Pipeline 'egress': end
[21:50:04.479] [bmv2] [D] [thread 2754] [2.0] [cxt 0] Deparser 'deparser': start
[21:50:04.479] [bmv2] [T] [thread 2754] [2.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:04.479] [bmv2] [D] [thread 2754] [2.0] [cxt 0] Deparsing header 'ethernet'
[21:50:04.479] [bmv2] [D] [thread 2754] [2.0] [cxt 0] Deparsing header 'int_pai'
[21:50:04.479] [bmv2] [D] [thread 2754] [2.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:04.479] [bmv2] [D] [thread 2754] [2.0] [cxt 0] Deparser 'deparser': end
[21:50:04.480] [bmv2] [D] [thread 2758] [2.0] [cxt 0] Transmitting packet of size 109 out of port 0
[21:50:04.507] [bmv2] [D] [thread 2753] [3.0] [cxt 0] Processing packet received on port 3
[21:50:04.507] [bmv2] [D] [thread 2753] [3.0] [cxt 0] Parser 'parser': start
[21:50:04.508] [bmv2] [D] [thread 2753] [3.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:04.508] [bmv2] [D] [thread 2753] [3.0] [cxt 0] Extracting header 'ethernet'
[21:50:04.508] [bmv2] [D] [thread 2753] [3.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:04.508] [bmv2] [T] [thread 2753] [3.0] [cxt 0] Bytes parsed: 14
[21:50:04.509] [bmv2] [D] [thread 2753] [3.0] [cxt 0] Parser 'parser': end
[21:50:04.509] [bmv2] [D] [thread 2753] [3.0] [cxt 0] Pipeline 'ingress': start
[21:50:04.509] [bmv2] [T] [thread 2753] [3.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:04.509] [bmv2] [T] [thread 2753] [3.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:04.510] [bmv2] [T] [thread 2753] [3.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:04.510] [bmv2] [D] [thread 2753] [3.0] [cxt 0] Looking up key:

[21:50:04.510] [bmv2] [D] [thread 2753] [3.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:04.510] [bmv2] [D] [thread 2753] [3.0] [cxt 0] Action entry is basic191 - 
[21:50:04.510] [bmv2] [T] [thread 2753] [3.0] [cxt 0] Action basic191
[21:50:04.510] [bmv2] [T] [thread 2753] [3.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:04.511] [bmv2] [T] [thread 2753] [3.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:04.511] [bmv2] [T] [thread 2753] [3.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:04.511] [bmv2] [T] [thread 2753] [3.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:04.511] [bmv2] [T] [thread 2753] [3.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:04.511] [bmv2] [D] [thread 2753] [3.0] [cxt 0] Looking up key:

[21:50:04.511] [bmv2] [D] [thread 2753] [3.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:04.511] [bmv2] [D] [thread 2753] [3.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:04.511] [bmv2] [T] [thread 2753] [3.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:04.511] [bmv2] [T] [thread 2753] [3.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:04.511] [bmv2] [T] [thread 2753] [3.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:04.512] [bmv2] [T] [thread 2753] [3.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:04.512] [bmv2] [T] [thread 2753] [3.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:04.512] [bmv2] [T] [thread 2753] [3.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:04.512] [bmv2] [T] [thread 2753] [3.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:04.512] [bmv2] [T] [thread 2753] [3.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:04.512] [bmv2] [T] [thread 2753] [3.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:04.512] [bmv2] [T] [thread 2753] [3.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:04.512] [bmv2] [T] [thread 2753] [3.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:04.512] [bmv2] [D] [thread 2753] [3.0] [cxt 0] Pipeline 'ingress': end
[21:50:04.513] [bmv2] [D] [thread 2753] [3.0] [cxt 0] Egress port is 0
[21:50:04.513] [bmv2] [D] [thread 2754] [3.0] [cxt 0] Pipeline 'egress': start
[21:50:04.513] [bmv2] [D] [thread 2754] [3.0] [cxt 0] Pipeline 'egress': end
[21:50:04.513] [bmv2] [D] [thread 2754] [3.0] [cxt 0] Deparser 'deparser': start
[21:50:04.513] [bmv2] [T] [thread 2754] [3.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:04.513] [bmv2] [D] [thread 2754] [3.0] [cxt 0] Deparsing header 'ethernet'
[21:50:04.514] [bmv2] [D] [thread 2754] [3.0] [cxt 0] Deparsing header 'int_pai'
[21:50:04.514] [bmv2] [D] [thread 2754] [3.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:04.514] [bmv2] [D] [thread 2754] [3.0] [cxt 0] Deparser 'deparser': end
[21:50:04.514] [bmv2] [D] [thread 2758] [3.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:04.570] [bmv2] [D] [thread 2753] [4.0] [cxt 0] Processing packet received on port 3
[21:50:04.570] [bmv2] [D] [thread 2753] [4.0] [cxt 0] Parser 'parser': start
[21:50:04.571] [bmv2] [D] [thread 2753] [4.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:04.571] [bmv2] [D] [thread 2753] [4.0] [cxt 0] Extracting header 'ethernet'
[21:50:04.571] [bmv2] [D] [thread 2753] [4.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:04.571] [bmv2] [T] [thread 2753] [4.0] [cxt 0] Bytes parsed: 14
[21:50:04.572] [bmv2] [D] [thread 2753] [4.0] [cxt 0] Parser 'parser': end
[21:50:04.572] [bmv2] [D] [thread 2753] [4.0] [cxt 0] Pipeline 'ingress': start
[21:50:04.572] [bmv2] [T] [thread 2753] [4.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:04.572] [bmv2] [T] [thread 2753] [4.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:04.573] [bmv2] [T] [thread 2753] [4.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:04.573] [bmv2] [D] [thread 2753] [4.0] [cxt 0] Looking up key:

[21:50:04.573] [bmv2] [D] [thread 2753] [4.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:04.573] [bmv2] [D] [thread 2753] [4.0] [cxt 0] Action entry is basic191 - 
[21:50:04.573] [bmv2] [T] [thread 2753] [4.0] [cxt 0] Action basic191
[21:50:04.573] [bmv2] [T] [thread 2753] [4.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:04.573] [bmv2] [T] [thread 2753] [4.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:04.573] [bmv2] [T] [thread 2753] [4.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:04.573] [bmv2] [T] [thread 2753] [4.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:04.574] [bmv2] [T] [thread 2753] [4.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:04.574] [bmv2] [D] [thread 2753] [4.0] [cxt 0] Looking up key:

[21:50:04.574] [bmv2] [D] [thread 2753] [4.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:04.574] [bmv2] [D] [thread 2753] [4.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:04.574] [bmv2] [T] [thread 2753] [4.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:04.574] [bmv2] [T] [thread 2753] [4.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:04.575] [bmv2] [T] [thread 2753] [4.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:04.575] [bmv2] [T] [thread 2753] [4.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:04.575] [bmv2] [T] [thread 2753] [4.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:04.575] [bmv2] [T] [thread 2753] [4.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:04.575] [bmv2] [T] [thread 2753] [4.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:04.575] [bmv2] [T] [thread 2753] [4.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:04.575] [bmv2] [T] [thread 2753] [4.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:04.575] [bmv2] [T] [thread 2753] [4.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:04.575] [bmv2] [T] [thread 2753] [4.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:04.576] [bmv2] [D] [thread 2753] [4.0] [cxt 0] Pipeline 'ingress': end
[21:50:04.576] [bmv2] [D] [thread 2753] [4.0] [cxt 0] Egress port is 0
[21:50:04.576] [bmv2] [D] [thread 2754] [4.0] [cxt 0] Pipeline 'egress': start
[21:50:04.576] [bmv2] [D] [thread 2754] [4.0] [cxt 0] Pipeline 'egress': end
[21:50:04.576] [bmv2] [D] [thread 2754] [4.0] [cxt 0] Deparser 'deparser': start
[21:50:04.576] [bmv2] [T] [thread 2754] [4.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:04.576] [bmv2] [D] [thread 2754] [4.0] [cxt 0] Deparsing header 'ethernet'
[21:50:04.576] [bmv2] [D] [thread 2754] [4.0] [cxt 0] Deparsing header 'int_pai'
[21:50:04.576] [bmv2] [D] [thread 2754] [4.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:04.576] [bmv2] [D] [thread 2754] [4.0] [cxt 0] Deparser 'deparser': end
[21:50:04.577] [bmv2] [D] [thread 2758] [4.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:04.735] [bmv2] [D] [thread 2753] [5.0] [cxt 0] Processing packet received on port 2
[21:50:04.736] [bmv2] [D] [thread 2753] [5.0] [cxt 0] Parser 'parser': start
[21:50:04.736] [bmv2] [D] [thread 2753] [5.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:04.737] [bmv2] [D] [thread 2753] [5.0] [cxt 0] Extracting header 'ethernet'
[21:50:04.737] [bmv2] [D] [thread 2753] [5.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:04.737] [bmv2] [T] [thread 2753] [5.0] [cxt 0] Bytes parsed: 14
[21:50:04.737] [bmv2] [D] [thread 2753] [5.0] [cxt 0] Parser 'parser': end
[21:50:04.738] [bmv2] [D] [thread 2753] [5.0] [cxt 0] Pipeline 'ingress': start
[21:50:04.738] [bmv2] [T] [thread 2753] [5.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:04.738] [bmv2] [T] [thread 2753] [5.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:04.738] [bmv2] [T] [thread 2753] [5.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:04.738] [bmv2] [D] [thread 2753] [5.0] [cxt 0] Looking up key:

[21:50:04.738] [bmv2] [D] [thread 2753] [5.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:04.738] [bmv2] [D] [thread 2753] [5.0] [cxt 0] Action entry is basic191 - 
[21:50:04.739] [bmv2] [T] [thread 2753] [5.0] [cxt 0] Action basic191
[21:50:04.739] [bmv2] [T] [thread 2753] [5.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:04.739] [bmv2] [T] [thread 2753] [5.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:04.739] [bmv2] [T] [thread 2753] [5.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:04.739] [bmv2] [T] [thread 2753] [5.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:04.739] [bmv2] [T] [thread 2753] [5.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:04.739] [bmv2] [D] [thread 2753] [5.0] [cxt 0] Looking up key:

[21:50:04.739] [bmv2] [D] [thread 2753] [5.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:04.739] [bmv2] [D] [thread 2753] [5.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:04.739] [bmv2] [T] [thread 2753] [5.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:04.739] [bmv2] [T] [thread 2753] [5.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:04.739] [bmv2] [T] [thread 2753] [5.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:04.740] [bmv2] [T] [thread 2753] [5.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:04.740] [bmv2] [T] [thread 2753] [5.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:04.740] [bmv2] [T] [thread 2753] [5.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:04.740] [bmv2] [T] [thread 2753] [5.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:04.740] [bmv2] [T] [thread 2753] [5.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:04.740] [bmv2] [T] [thread 2753] [5.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:04.740] [bmv2] [T] [thread 2753] [5.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:04.740] [bmv2] [T] [thread 2753] [5.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:04.740] [bmv2] [D] [thread 2753] [5.0] [cxt 0] Pipeline 'ingress': end
[21:50:04.740] [bmv2] [D] [thread 2753] [5.0] [cxt 0] Egress port is 0
[21:50:04.740] [bmv2] [D] [thread 2754] [5.0] [cxt 0] Pipeline 'egress': start
[21:50:04.741] [bmv2] [D] [thread 2754] [5.0] [cxt 0] Pipeline 'egress': end
[21:50:04.741] [bmv2] [D] [thread 2754] [5.0] [cxt 0] Deparser 'deparser': start
[21:50:04.741] [bmv2] [T] [thread 2754] [5.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:04.741] [bmv2] [D] [thread 2754] [5.0] [cxt 0] Deparsing header 'ethernet'
[21:50:04.741] [bmv2] [D] [thread 2754] [5.0] [cxt 0] Deparsing header 'int_pai'
[21:50:04.741] [bmv2] [D] [thread 2754] [5.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:04.741] [bmv2] [D] [thread 2754] [5.0] [cxt 0] Deparser 'deparser': end
[21:50:04.741] [bmv2] [D] [thread 2758] [5.0] [cxt 0] Transmitting packet of size 109 out of port 0
[21:50:04.859] [bmv2] [D] [thread 2753] [6.0] [cxt 0] Processing packet received on port 1
[21:50:04.859] [bmv2] [D] [thread 2753] [6.0] [cxt 0] Parser 'parser': start
[21:50:04.859] [bmv2] [D] [thread 2753] [6.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:04.860] [bmv2] [D] [thread 2753] [6.0] [cxt 0] Extracting header 'ethernet'
[21:50:04.860] [bmv2] [D] [thread 2753] [6.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:04.861] [bmv2] [T] [thread 2753] [6.0] [cxt 0] Bytes parsed: 14
[21:50:04.861] [bmv2] [D] [thread 2753] [6.0] [cxt 0] Parser 'parser': end
[21:50:04.861] [bmv2] [D] [thread 2753] [6.0] [cxt 0] Pipeline 'ingress': start
[21:50:04.862] [bmv2] [T] [thread 2753] [6.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:04.863] [bmv2] [T] [thread 2753] [6.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:04.863] [bmv2] [T] [thread 2753] [6.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:04.863] [bmv2] [D] [thread 2753] [6.0] [cxt 0] Looking up key:

[21:50:04.863] [bmv2] [D] [thread 2753] [6.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:04.864] [bmv2] [D] [thread 2753] [6.0] [cxt 0] Action entry is basic191 - 
[21:50:04.864] [bmv2] [T] [thread 2753] [6.0] [cxt 0] Action basic191
[21:50:04.864] [bmv2] [T] [thread 2753] [6.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:04.865] [bmv2] [T] [thread 2753] [6.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:04.865] [bmv2] [T] [thread 2753] [6.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:04.865] [bmv2] [T] [thread 2753] [6.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:04.865] [bmv2] [T] [thread 2753] [6.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:04.865] [bmv2] [D] [thread 2753] [6.0] [cxt 0] Looking up key:

[21:50:04.866] [bmv2] [D] [thread 2753] [6.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:04.866] [bmv2] [D] [thread 2753] [6.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:04.866] [bmv2] [T] [thread 2753] [6.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:04.866] [bmv2] [T] [thread 2753] [6.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:04.867] [bmv2] [T] [thread 2753] [6.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:04.867] [bmv2] [T] [thread 2753] [6.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:04.867] [bmv2] [T] [thread 2753] [6.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:04.867] [bmv2] [T] [thread 2753] [6.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:04.867] [bmv2] [T] [thread 2753] [6.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:04.867] [bmv2] [T] [thread 2753] [6.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:04.868] [bmv2] [T] [thread 2753] [6.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:04.868] [bmv2] [T] [thread 2753] [6.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:04.868] [bmv2] [T] [thread 2753] [6.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:04.868] [bmv2] [D] [thread 2753] [6.0] [cxt 0] Pipeline 'ingress': end
[21:50:04.868] [bmv2] [D] [thread 2753] [6.0] [cxt 0] Egress port is 0
[21:50:04.868] [bmv2] [D] [thread 2754] [6.0] [cxt 0] Pipeline 'egress': start
[21:50:04.868] [bmv2] [D] [thread 2754] [6.0] [cxt 0] Pipeline 'egress': end
[21:50:04.868] [bmv2] [D] [thread 2754] [6.0] [cxt 0] Deparser 'deparser': start
[21:50:04.868] [bmv2] [T] [thread 2754] [6.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:04.868] [bmv2] [D] [thread 2754] [6.0] [cxt 0] Deparsing header 'ethernet'
[21:50:04.868] [bmv2] [D] [thread 2754] [6.0] [cxt 0] Deparsing header 'int_pai'
[21:50:04.868] [bmv2] [D] [thread 2754] [6.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:04.868] [bmv2] [D] [thread 2754] [6.0] [cxt 0] Deparser 'deparser': end
[21:50:04.868] [bmv2] [D] [thread 2758] [6.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:04.987] [bmv2] [D] [thread 2753] [7.0] [cxt 0] Processing packet received on port 3
[21:50:04.987] [bmv2] [D] [thread 2753] [7.0] [cxt 0] Parser 'parser': start
[21:50:04.987] [bmv2] [D] [thread 2753] [7.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:04.988] [bmv2] [D] [thread 2753] [7.0] [cxt 0] Extracting header 'ethernet'
[21:50:04.988] [bmv2] [D] [thread 2753] [7.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:04.989] [bmv2] [T] [thread 2753] [7.0] [cxt 0] Bytes parsed: 14
[21:50:04.989] [bmv2] [D] [thread 2753] [7.0] [cxt 0] Parser 'parser': end
[21:50:04.990] [bmv2] [D] [thread 2753] [7.0] [cxt 0] Pipeline 'ingress': start
[21:50:04.990] [bmv2] [T] [thread 2753] [7.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:04.990] [bmv2] [T] [thread 2753] [7.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:04.990] [bmv2] [T] [thread 2753] [7.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:04.990] [bmv2] [D] [thread 2753] [7.0] [cxt 0] Looking up key:

[21:50:04.991] [bmv2] [D] [thread 2753] [7.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:04.991] [bmv2] [D] [thread 2753] [7.0] [cxt 0] Action entry is basic191 - 
[21:50:04.991] [bmv2] [T] [thread 2753] [7.0] [cxt 0] Action basic191
[21:50:04.991] [bmv2] [T] [thread 2753] [7.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:04.991] [bmv2] [T] [thread 2753] [7.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:04.991] [bmv2] [T] [thread 2753] [7.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:04.991] [bmv2] [T] [thread 2753] [7.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:04.991] [bmv2] [T] [thread 2753] [7.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:04.992] [bmv2] [D] [thread 2753] [7.0] [cxt 0] Looking up key:

[21:50:04.992] [bmv2] [D] [thread 2753] [7.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:04.992] [bmv2] [D] [thread 2753] [7.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:04.992] [bmv2] [T] [thread 2753] [7.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:04.992] [bmv2] [T] [thread 2753] [7.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:04.992] [bmv2] [T] [thread 2753] [7.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:04.992] [bmv2] [T] [thread 2753] [7.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:04.992] [bmv2] [T] [thread 2753] [7.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:04.992] [bmv2] [T] [thread 2753] [7.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:04.993] [bmv2] [T] [thread 2753] [7.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:04.993] [bmv2] [T] [thread 2753] [7.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:04.993] [bmv2] [T] [thread 2753] [7.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:04.993] [bmv2] [T] [thread 2753] [7.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:04.993] [bmv2] [T] [thread 2753] [7.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:04.993] [bmv2] [D] [thread 2753] [7.0] [cxt 0] Pipeline 'ingress': end
[21:50:04.993] [bmv2] [D] [thread 2753] [7.0] [cxt 0] Egress port is 0
[21:50:04.994] [bmv2] [D] [thread 2754] [7.0] [cxt 0] Pipeline 'egress': start
[21:50:04.994] [bmv2] [D] [thread 2754] [7.0] [cxt 0] Pipeline 'egress': end
[21:50:04.994] [bmv2] [D] [thread 2754] [7.0] [cxt 0] Deparser 'deparser': start
[21:50:04.994] [bmv2] [T] [thread 2754] [7.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:04.994] [bmv2] [D] [thread 2754] [7.0] [cxt 0] Deparsing header 'ethernet'
[21:50:04.994] [bmv2] [D] [thread 2754] [7.0] [cxt 0] Deparsing header 'int_pai'
[21:50:04.994] [bmv2] [D] [thread 2754] [7.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:04.994] [bmv2] [D] [thread 2754] [7.0] [cxt 0] Deparser 'deparser': end
[21:50:04.994] [bmv2] [D] [thread 2758] [7.0] [cxt 0] Transmitting packet of size 109 out of port 0
[21:50:05.246] [bmv2] [D] [thread 2753] [8.0] [cxt 0] Processing packet received on port 1
[21:50:05.246] [bmv2] [D] [thread 2753] [8.0] [cxt 0] Parser 'parser': start
[21:50:05.246] [bmv2] [D] [thread 2753] [8.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.247] [bmv2] [D] [thread 2753] [8.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.247] [bmv2] [D] [thread 2753] [8.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.247] [bmv2] [T] [thread 2753] [8.0] [cxt 0] Bytes parsed: 14
[21:50:05.247] [bmv2] [D] [thread 2753] [8.0] [cxt 0] Parser 'parser': end
[21:50:05.247] [bmv2] [D] [thread 2753] [8.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.248] [bmv2] [T] [thread 2753] [8.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.248] [bmv2] [T] [thread 2753] [8.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.249] [bmv2] [T] [thread 2753] [8.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.249] [bmv2] [D] [thread 2753] [8.0] [cxt 0] Looking up key:

[21:50:05.249] [bmv2] [D] [thread 2753] [8.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.249] [bmv2] [D] [thread 2753] [8.0] [cxt 0] Action entry is basic191 - 
[21:50:05.250] [bmv2] [T] [thread 2753] [8.0] [cxt 0] Action basic191
[21:50:05.250] [bmv2] [T] [thread 2753] [8.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.250] [bmv2] [T] [thread 2753] [8.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.250] [bmv2] [T] [thread 2753] [8.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.250] [bmv2] [T] [thread 2753] [8.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.250] [bmv2] [T] [thread 2753] [8.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.250] [bmv2] [D] [thread 2753] [8.0] [cxt 0] Looking up key:

[21:50:05.250] [bmv2] [D] [thread 2753] [8.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.250] [bmv2] [D] [thread 2753] [8.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.250] [bmv2] [T] [thread 2753] [8.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.250] [bmv2] [T] [thread 2753] [8.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.250] [bmv2] [T] [thread 2753] [8.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.251] [bmv2] [T] [thread 2753] [8.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.251] [bmv2] [T] [thread 2753] [8.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.251] [bmv2] [T] [thread 2753] [8.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.251] [bmv2] [T] [thread 2753] [8.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.251] [bmv2] [T] [thread 2753] [8.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.251] [bmv2] [T] [thread 2753] [8.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.251] [bmv2] [T] [thread 2753] [8.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.251] [bmv2] [T] [thread 2753] [8.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.251] [bmv2] [D] [thread 2753] [8.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.251] [bmv2] [D] [thread 2753] [8.0] [cxt 0] Egress port is 0
[21:50:05.251] [bmv2] [D] [thread 2753] [9.0] [cxt 0] Processing packet received on port 1
[21:50:05.251] [bmv2] [D] [thread 2753] [9.0] [cxt 0] Parser 'parser': start
[21:50:05.251] [bmv2] [D] [thread 2753] [9.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.251] [bmv2] [D] [thread 2753] [9.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.251] [bmv2] [D] [thread 2753] [9.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.251] [bmv2] [T] [thread 2753] [9.0] [cxt 0] Bytes parsed: 14
[21:50:05.252] [bmv2] [D] [thread 2753] [9.0] [cxt 0] Parser 'parser': end
[21:50:05.252] [bmv2] [D] [thread 2753] [9.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.252] [bmv2] [T] [thread 2753] [9.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.252] [bmv2] [T] [thread 2753] [9.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.252] [bmv2] [T] [thread 2753] [9.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.252] [bmv2] [D] [thread 2753] [9.0] [cxt 0] Looking up key:

[21:50:05.252] [bmv2] [D] [thread 2753] [9.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.252] [bmv2] [D] [thread 2753] [9.0] [cxt 0] Action entry is basic191 - 
[21:50:05.252] [bmv2] [T] [thread 2753] [9.0] [cxt 0] Action basic191
[21:50:05.252] [bmv2] [T] [thread 2753] [9.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.252] [bmv2] [T] [thread 2753] [9.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.252] [bmv2] [T] [thread 2753] [9.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.252] [bmv2] [T] [thread 2753] [9.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.252] [bmv2] [T] [thread 2753] [9.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.252] [bmv2] [D] [thread 2753] [9.0] [cxt 0] Looking up key:

[21:50:05.253] [bmv2] [D] [thread 2753] [9.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.253] [bmv2] [D] [thread 2753] [9.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.253] [bmv2] [T] [thread 2753] [9.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.253] [bmv2] [T] [thread 2753] [9.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.253] [bmv2] [T] [thread 2753] [9.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.253] [bmv2] [T] [thread 2753] [9.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.253] [bmv2] [T] [thread 2753] [9.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.253] [bmv2] [T] [thread 2753] [9.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.253] [bmv2] [T] [thread 2753] [9.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.253] [bmv2] [T] [thread 2753] [9.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.253] [bmv2] [T] [thread 2753] [9.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.253] [bmv2] [T] [thread 2753] [9.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.253] [bmv2] [T] [thread 2753] [9.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.253] [bmv2] [D] [thread 2753] [9.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.253] [bmv2] [D] [thread 2753] [9.0] [cxt 0] Egress port is 0
[21:50:05.251] [bmv2] [D] [thread 2754] [8.0] [cxt 0] Pipeline 'egress': start
[21:50:05.254] [bmv2] [D] [thread 2754] [8.0] [cxt 0] Pipeline 'egress': end
[21:50:05.254] [bmv2] [D] [thread 2754] [8.0] [cxt 0] Deparser 'deparser': start
[21:50:05.254] [bmv2] [T] [thread 2754] [8.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.254] [bmv2] [D] [thread 2754] [8.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.254] [bmv2] [D] [thread 2754] [8.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.254] [bmv2] [D] [thread 2754] [8.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.254] [bmv2] [D] [thread 2754] [8.0] [cxt 0] Deparser 'deparser': end
[21:50:05.254] [bmv2] [D] [thread 2754] [9.0] [cxt 0] Pipeline 'egress': start
[21:50:05.254] [bmv2] [D] [thread 2754] [9.0] [cxt 0] Pipeline 'egress': end
[21:50:05.254] [bmv2] [D] [thread 2754] [9.0] [cxt 0] Deparser 'deparser': start
[21:50:05.254] [bmv2] [T] [thread 2754] [9.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.254] [bmv2] [D] [thread 2754] [9.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.254] [bmv2] [D] [thread 2754] [9.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.255] [bmv2] [D] [thread 2754] [9.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.255] [bmv2] [D] [thread 2754] [9.0] [cxt 0] Deparser 'deparser': end
[21:50:05.254] [bmv2] [D] [thread 2758] [8.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:05.255] [bmv2] [D] [thread 2758] [9.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:05.306] [bmv2] [D] [thread 2753] [10.0] [cxt 0] Processing packet received on port 3
[21:50:05.307] [bmv2] [D] [thread 2753] [10.0] [cxt 0] Parser 'parser': start
[21:50:05.307] [bmv2] [D] [thread 2753] [10.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.307] [bmv2] [D] [thread 2753] [10.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.307] [bmv2] [D] [thread 2753] [10.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.308] [bmv2] [T] [thread 2753] [10.0] [cxt 0] Bytes parsed: 14
[21:50:05.308] [bmv2] [D] [thread 2753] [10.0] [cxt 0] Parser 'parser': end
[21:50:05.309] [bmv2] [D] [thread 2753] [10.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.309] [bmv2] [T] [thread 2753] [10.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.309] [bmv2] [T] [thread 2753] [10.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.309] [bmv2] [T] [thread 2753] [10.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.309] [bmv2] [D] [thread 2753] [10.0] [cxt 0] Looking up key:

[21:50:05.310] [bmv2] [D] [thread 2753] [10.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.310] [bmv2] [D] [thread 2753] [10.0] [cxt 0] Action entry is basic191 - 
[21:50:05.310] [bmv2] [T] [thread 2753] [10.0] [cxt 0] Action basic191
[21:50:05.310] [bmv2] [T] [thread 2753] [10.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.311] [bmv2] [T] [thread 2753] [10.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.311] [bmv2] [T] [thread 2753] [10.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.311] [bmv2] [T] [thread 2753] [10.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.311] [bmv2] [T] [thread 2753] [10.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.311] [bmv2] [D] [thread 2753] [10.0] [cxt 0] Looking up key:

[21:50:05.311] [bmv2] [D] [thread 2753] [10.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.311] [bmv2] [D] [thread 2753] [10.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.311] [bmv2] [T] [thread 2753] [10.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.311] [bmv2] [T] [thread 2753] [10.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.312] [bmv2] [T] [thread 2753] [10.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.312] [bmv2] [T] [thread 2753] [10.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.312] [bmv2] [T] [thread 2753] [10.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.312] [bmv2] [T] [thread 2753] [10.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.312] [bmv2] [T] [thread 2753] [10.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.312] [bmv2] [T] [thread 2753] [10.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.312] [bmv2] [T] [thread 2753] [10.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.312] [bmv2] [T] [thread 2753] [10.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.312] [bmv2] [T] [thread 2753] [10.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.312] [bmv2] [D] [thread 2753] [10.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.312] [bmv2] [D] [thread 2753] [10.0] [cxt 0] Egress port is 0
[21:50:05.312] [bmv2] [D] [thread 2754] [10.0] [cxt 0] Pipeline 'egress': start
[21:50:05.312] [bmv2] [D] [thread 2754] [10.0] [cxt 0] Pipeline 'egress': end
[21:50:05.312] [bmv2] [D] [thread 2754] [10.0] [cxt 0] Deparser 'deparser': start
[21:50:05.313] [bmv2] [T] [thread 2754] [10.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.313] [bmv2] [D] [thread 2754] [10.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.313] [bmv2] [D] [thread 2754] [10.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.313] [bmv2] [D] [thread 2754] [10.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.313] [bmv2] [D] [thread 2754] [10.0] [cxt 0] Deparser 'deparser': end
[21:50:05.313] [bmv2] [D] [thread 2758] [10.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:05.312] [bmv2] [D] [thread 2753] [11.0] [cxt 0] Processing packet received on port 3
[21:50:05.313] [bmv2] [D] [thread 2753] [11.0] [cxt 0] Parser 'parser': start
[21:50:05.313] [bmv2] [D] [thread 2753] [11.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.314] [bmv2] [D] [thread 2753] [11.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.314] [bmv2] [D] [thread 2753] [11.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.314] [bmv2] [T] [thread 2753] [11.0] [cxt 0] Bytes parsed: 14
[21:50:05.314] [bmv2] [D] [thread 2753] [11.0] [cxt 0] Parser 'parser': end
[21:50:05.314] [bmv2] [D] [thread 2753] [11.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.315] [bmv2] [T] [thread 2753] [11.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.315] [bmv2] [T] [thread 2753] [11.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.315] [bmv2] [T] [thread 2753] [11.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.315] [bmv2] [D] [thread 2753] [11.0] [cxt 0] Looking up key:

[21:50:05.315] [bmv2] [D] [thread 2753] [11.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.315] [bmv2] [D] [thread 2753] [11.0] [cxt 0] Action entry is basic191 - 
[21:50:05.315] [bmv2] [T] [thread 2753] [11.0] [cxt 0] Action basic191
[21:50:05.315] [bmv2] [T] [thread 2753] [11.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.315] [bmv2] [T] [thread 2753] [11.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.315] [bmv2] [T] [thread 2753] [11.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.315] [bmv2] [T] [thread 2753] [11.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.316] [bmv2] [T] [thread 2753] [11.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.316] [bmv2] [D] [thread 2753] [11.0] [cxt 0] Looking up key:

[21:50:05.316] [bmv2] [D] [thread 2753] [11.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.316] [bmv2] [D] [thread 2753] [11.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.316] [bmv2] [T] [thread 2753] [11.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.316] [bmv2] [T] [thread 2753] [11.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.316] [bmv2] [T] [thread 2753] [11.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.316] [bmv2] [T] [thread 2753] [11.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.316] [bmv2] [T] [thread 2753] [11.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.316] [bmv2] [T] [thread 2753] [11.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.316] [bmv2] [T] [thread 2753] [11.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.316] [bmv2] [T] [thread 2753] [11.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.316] [bmv2] [T] [thread 2753] [11.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.316] [bmv2] [T] [thread 2753] [11.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.316] [bmv2] [T] [thread 2753] [11.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.317] [bmv2] [D] [thread 2753] [11.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.317] [bmv2] [D] [thread 2753] [11.0] [cxt 0] Egress port is 0
[21:50:05.317] [bmv2] [D] [thread 2754] [11.0] [cxt 0] Pipeline 'egress': start
[21:50:05.317] [bmv2] [D] [thread 2754] [11.0] [cxt 0] Pipeline 'egress': end
[21:50:05.317] [bmv2] [D] [thread 2754] [11.0] [cxt 0] Deparser 'deparser': start
[21:50:05.317] [bmv2] [T] [thread 2754] [11.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.317] [bmv2] [D] [thread 2754] [11.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.317] [bmv2] [D] [thread 2754] [11.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.317] [bmv2] [D] [thread 2754] [11.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.317] [bmv2] [D] [thread 2754] [11.0] [cxt 0] Deparser 'deparser': end
[21:50:05.317] [bmv2] [D] [thread 2758] [11.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:05.522] [bmv2] [D] [thread 2753] [12.0] [cxt 0] Processing packet received on port 2
[21:50:05.522] [bmv2] [D] [thread 2753] [12.0] [cxt 0] Parser 'parser': start
[21:50:05.522] [bmv2] [D] [thread 2753] [12.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.523] [bmv2] [D] [thread 2753] [12.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.523] [bmv2] [D] [thread 2753] [12.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.523] [bmv2] [T] [thread 2753] [12.0] [cxt 0] Bytes parsed: 14
[21:50:05.523] [bmv2] [D] [thread 2753] [12.0] [cxt 0] Parser 'parser': end
[21:50:05.523] [bmv2] [D] [thread 2753] [12.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.523] [bmv2] [T] [thread 2753] [12.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.523] [bmv2] [T] [thread 2753] [12.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.523] [bmv2] [T] [thread 2753] [12.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.524] [bmv2] [D] [thread 2753] [12.0] [cxt 0] Looking up key:

[21:50:05.524] [bmv2] [D] [thread 2753] [12.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.524] [bmv2] [D] [thread 2753] [12.0] [cxt 0] Action entry is basic191 - 
[21:50:05.524] [bmv2] [T] [thread 2753] [12.0] [cxt 0] Action basic191
[21:50:05.524] [bmv2] [T] [thread 2753] [12.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.524] [bmv2] [T] [thread 2753] [12.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.524] [bmv2] [T] [thread 2753] [12.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.524] [bmv2] [T] [thread 2753] [12.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.524] [bmv2] [T] [thread 2753] [12.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.524] [bmv2] [D] [thread 2753] [12.0] [cxt 0] Looking up key:

[21:50:05.524] [bmv2] [D] [thread 2753] [12.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.524] [bmv2] [D] [thread 2753] [12.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.524] [bmv2] [T] [thread 2753] [12.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.524] [bmv2] [T] [thread 2753] [12.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.525] [bmv2] [T] [thread 2753] [12.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.525] [bmv2] [T] [thread 2753] [12.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.525] [bmv2] [T] [thread 2753] [12.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.525] [bmv2] [T] [thread 2753] [12.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.525] [bmv2] [T] [thread 2753] [12.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.525] [bmv2] [T] [thread 2753] [12.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.525] [bmv2] [T] [thread 2753] [12.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.525] [bmv2] [T] [thread 2753] [12.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.525] [bmv2] [T] [thread 2753] [12.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.525] [bmv2] [D] [thread 2753] [12.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.526] [bmv2] [D] [thread 2753] [12.0] [cxt 0] Egress port is 0
[21:50:05.526] [bmv2] [D] [thread 2753] [13.0] [cxt 0] Processing packet received on port 2
[21:50:05.526] [bmv2] [D] [thread 2753] [13.0] [cxt 0] Parser 'parser': start
[21:50:05.526] [bmv2] [D] [thread 2753] [13.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.526] [bmv2] [D] [thread 2753] [13.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.526] [bmv2] [D] [thread 2753] [13.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.526] [bmv2] [T] [thread 2753] [13.0] [cxt 0] Bytes parsed: 14
[21:50:05.526] [bmv2] [D] [thread 2753] [13.0] [cxt 0] Parser 'parser': end
[21:50:05.526] [bmv2] [D] [thread 2753] [13.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.526] [bmv2] [T] [thread 2753] [13.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.526] [bmv2] [T] [thread 2753] [13.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.527] [bmv2] [T] [thread 2753] [13.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.527] [bmv2] [D] [thread 2753] [13.0] [cxt 0] Looking up key:

[21:50:05.527] [bmv2] [D] [thread 2753] [13.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.527] [bmv2] [D] [thread 2753] [13.0] [cxt 0] Action entry is basic191 - 
[21:50:05.527] [bmv2] [T] [thread 2753] [13.0] [cxt 0] Action basic191
[21:50:05.528] [bmv2] [T] [thread 2753] [13.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.528] [bmv2] [T] [thread 2753] [13.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.528] [bmv2] [T] [thread 2753] [13.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.528] [bmv2] [T] [thread 2753] [13.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.528] [bmv2] [T] [thread 2753] [13.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.528] [bmv2] [D] [thread 2753] [13.0] [cxt 0] Looking up key:

[21:50:05.528] [bmv2] [D] [thread 2753] [13.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.528] [bmv2] [D] [thread 2753] [13.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.528] [bmv2] [T] [thread 2753] [13.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.528] [bmv2] [T] [thread 2753] [13.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.528] [bmv2] [T] [thread 2753] [13.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.528] [bmv2] [T] [thread 2753] [13.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.529] [bmv2] [T] [thread 2753] [13.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.529] [bmv2] [T] [thread 2753] [13.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.529] [bmv2] [T] [thread 2753] [13.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.529] [bmv2] [T] [thread 2753] [13.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.529] [bmv2] [T] [thread 2753] [13.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.526] [bmv2] [D] [thread 2754] [12.0] [cxt 0] Pipeline 'egress': start
[21:50:05.529] [bmv2] [D] [thread 2754] [12.0] [cxt 0] Pipeline 'egress': end
[21:50:05.529] [bmv2] [D] [thread 2754] [12.0] [cxt 0] Deparser 'deparser': start
[21:50:05.529] [bmv2] [T] [thread 2754] [12.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.529] [bmv2] [D] [thread 2754] [12.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.529] [bmv2] [D] [thread 2754] [12.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.529] [bmv2] [D] [thread 2754] [12.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.529] [bmv2] [D] [thread 2754] [12.0] [cxt 0] Deparser 'deparser': end
[21:50:05.529] [bmv2] [D] [thread 2758] [12.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:05.529] [bmv2] [T] [thread 2753] [13.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.530] [bmv2] [T] [thread 2753] [13.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.530] [bmv2] [D] [thread 2753] [13.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.530] [bmv2] [D] [thread 2753] [13.0] [cxt 0] Egress port is 0
[21:50:05.530] [bmv2] [D] [thread 2754] [13.0] [cxt 0] Pipeline 'egress': start
[21:50:05.530] [bmv2] [D] [thread 2754] [13.0] [cxt 0] Pipeline 'egress': end
[21:50:05.530] [bmv2] [D] [thread 2754] [13.0] [cxt 0] Deparser 'deparser': start
[21:50:05.530] [bmv2] [T] [thread 2754] [13.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.530] [bmv2] [D] [thread 2754] [13.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.530] [bmv2] [D] [thread 2754] [13.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.530] [bmv2] [D] [thread 2754] [13.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.530] [bmv2] [D] [thread 2754] [13.0] [cxt 0] Deparser 'deparser': end
[21:50:05.530] [bmv2] [D] [thread 2758] [13.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:05.562] [bmv2] [D] [thread 2753] [14.0] [cxt 0] Processing packet received on port 1
[21:50:05.562] [bmv2] [D] [thread 2753] [14.0] [cxt 0] Parser 'parser': start
[21:50:05.563] [bmv2] [D] [thread 2753] [14.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.563] [bmv2] [D] [thread 2753] [14.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.563] [bmv2] [D] [thread 2753] [14.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.563] [bmv2] [T] [thread 2753] [14.0] [cxt 0] Bytes parsed: 14
[21:50:05.563] [bmv2] [D] [thread 2753] [14.0] [cxt 0] Parser 'parser': end
[21:50:05.563] [bmv2] [D] [thread 2753] [14.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.563] [bmv2] [T] [thread 2753] [14.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.563] [bmv2] [T] [thread 2753] [14.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.563] [bmv2] [T] [thread 2753] [14.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.563] [bmv2] [D] [thread 2753] [14.0] [cxt 0] Looking up key:

[21:50:05.563] [bmv2] [D] [thread 2753] [14.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.563] [bmv2] [D] [thread 2753] [14.0] [cxt 0] Action entry is basic191 - 
[21:50:05.563] [bmv2] [T] [thread 2753] [14.0] [cxt 0] Action basic191
[21:50:05.563] [bmv2] [T] [thread 2753] [14.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.563] [bmv2] [T] [thread 2753] [14.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.563] [bmv2] [T] [thread 2753] [14.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.563] [bmv2] [T] [thread 2753] [14.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.563] [bmv2] [T] [thread 2753] [14.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.563] [bmv2] [D] [thread 2753] [14.0] [cxt 0] Looking up key:

[21:50:05.563] [bmv2] [D] [thread 2753] [14.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.563] [bmv2] [D] [thread 2753] [14.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.564] [bmv2] [T] [thread 2753] [14.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.564] [bmv2] [T] [thread 2753] [14.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.564] [bmv2] [T] [thread 2753] [14.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.564] [bmv2] [T] [thread 2753] [14.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.564] [bmv2] [T] [thread 2753] [14.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.564] [bmv2] [T] [thread 2753] [14.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.564] [bmv2] [T] [thread 2753] [14.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.564] [bmv2] [T] [thread 2753] [14.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.564] [bmv2] [T] [thread 2753] [14.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.564] [bmv2] [T] [thread 2753] [14.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.564] [bmv2] [T] [thread 2753] [14.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.564] [bmv2] [D] [thread 2753] [14.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.564] [bmv2] [D] [thread 2753] [14.0] [cxt 0] Egress port is 0
[21:50:05.564] [bmv2] [D] [thread 2754] [14.0] [cxt 0] Pipeline 'egress': start
[21:50:05.564] [bmv2] [D] [thread 2754] [14.0] [cxt 0] Pipeline 'egress': end
[21:50:05.564] [bmv2] [D] [thread 2754] [14.0] [cxt 0] Deparser 'deparser': start
[21:50:05.564] [bmv2] [T] [thread 2754] [14.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.564] [bmv2] [D] [thread 2754] [14.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.564] [bmv2] [D] [thread 2754] [14.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.564] [bmv2] [D] [thread 2754] [14.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.564] [bmv2] [D] [thread 2754] [14.0] [cxt 0] Deparser 'deparser': end
[21:50:05.564] [bmv2] [D] [thread 2758] [14.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:05.755] [bmv2] [D] [thread 2753] [15.0] [cxt 0] Processing packet received on port 2
[21:50:05.755] [bmv2] [D] [thread 2753] [15.0] [cxt 0] Parser 'parser': start
[21:50:05.756] [bmv2] [D] [thread 2753] [15.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.756] [bmv2] [D] [thread 2753] [15.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.756] [bmv2] [D] [thread 2753] [15.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.756] [bmv2] [T] [thread 2753] [15.0] [cxt 0] Bytes parsed: 14
[21:50:05.757] [bmv2] [D] [thread 2753] [15.0] [cxt 0] Parser 'parser': end
[21:50:05.757] [bmv2] [D] [thread 2753] [15.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.757] [bmv2] [T] [thread 2753] [15.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.757] [bmv2] [T] [thread 2753] [15.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.758] [bmv2] [T] [thread 2753] [15.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.758] [bmv2] [D] [thread 2753] [15.0] [cxt 0] Looking up key:

[21:50:05.758] [bmv2] [D] [thread 2753] [15.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.758] [bmv2] [D] [thread 2753] [15.0] [cxt 0] Action entry is basic191 - 
[21:50:05.758] [bmv2] [T] [thread 2753] [15.0] [cxt 0] Action basic191
[21:50:05.759] [bmv2] [T] [thread 2753] [15.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.759] [bmv2] [T] [thread 2753] [15.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.759] [bmv2] [T] [thread 2753] [15.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.759] [bmv2] [T] [thread 2753] [15.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.759] [bmv2] [T] [thread 2753] [15.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.759] [bmv2] [D] [thread 2753] [15.0] [cxt 0] Looking up key:

[21:50:05.759] [bmv2] [D] [thread 2753] [15.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.759] [bmv2] [D] [thread 2753] [15.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.759] [bmv2] [T] [thread 2753] [15.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.759] [bmv2] [T] [thread 2753] [15.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.759] [bmv2] [T] [thread 2753] [15.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.759] [bmv2] [T] [thread 2753] [15.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.759] [bmv2] [T] [thread 2753] [15.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.759] [bmv2] [T] [thread 2753] [15.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.760] [bmv2] [T] [thread 2753] [15.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.760] [bmv2] [T] [thread 2753] [15.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.760] [bmv2] [T] [thread 2753] [15.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.760] [bmv2] [T] [thread 2753] [15.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.760] [bmv2] [T] [thread 2753] [15.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.760] [bmv2] [D] [thread 2753] [15.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.760] [bmv2] [D] [thread 2753] [15.0] [cxt 0] Egress port is 0
[21:50:05.760] [bmv2] [D] [thread 2754] [15.0] [cxt 0] Pipeline 'egress': start
[21:50:05.760] [bmv2] [D] [thread 2754] [15.0] [cxt 0] Pipeline 'egress': end
[21:50:05.760] [bmv2] [D] [thread 2754] [15.0] [cxt 0] Deparser 'deparser': start
[21:50:05.760] [bmv2] [T] [thread 2754] [15.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.760] [bmv2] [D] [thread 2754] [15.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.760] [bmv2] [D] [thread 2754] [15.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.761] [bmv2] [D] [thread 2754] [15.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.761] [bmv2] [D] [thread 2754] [15.0] [cxt 0] Deparser 'deparser': end
[21:50:05.761] [bmv2] [D] [thread 2758] [15.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:05.760] [bmv2] [D] [thread 2753] [16.0] [cxt 0] Processing packet received on port 2
[21:50:05.761] [bmv2] [D] [thread 2753] [16.0] [cxt 0] Parser 'parser': start
[21:50:05.761] [bmv2] [D] [thread 2753] [16.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.761] [bmv2] [D] [thread 2753] [16.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.761] [bmv2] [D] [thread 2753] [16.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.761] [bmv2] [T] [thread 2753] [16.0] [cxt 0] Bytes parsed: 14
[21:50:05.761] [bmv2] [D] [thread 2753] [16.0] [cxt 0] Parser 'parser': end
[21:50:05.761] [bmv2] [D] [thread 2753] [16.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.761] [bmv2] [T] [thread 2753] [16.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.761] [bmv2] [T] [thread 2753] [16.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.761] [bmv2] [T] [thread 2753] [16.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.761] [bmv2] [D] [thread 2753] [16.0] [cxt 0] Looking up key:

[21:50:05.761] [bmv2] [D] [thread 2753] [16.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.762] [bmv2] [D] [thread 2753] [16.0] [cxt 0] Action entry is basic191 - 
[21:50:05.762] [bmv2] [T] [thread 2753] [16.0] [cxt 0] Action basic191
[21:50:05.762] [bmv2] [T] [thread 2753] [16.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.762] [bmv2] [T] [thread 2753] [16.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.762] [bmv2] [T] [thread 2753] [16.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.762] [bmv2] [T] [thread 2753] [16.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.762] [bmv2] [T] [thread 2753] [16.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.762] [bmv2] [D] [thread 2753] [16.0] [cxt 0] Looking up key:

[21:50:05.762] [bmv2] [D] [thread 2753] [16.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.762] [bmv2] [D] [thread 2753] [16.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.762] [bmv2] [T] [thread 2753] [16.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.762] [bmv2] [T] [thread 2753] [16.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.762] [bmv2] [T] [thread 2753] [16.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.762] [bmv2] [T] [thread 2753] [16.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.762] [bmv2] [T] [thread 2753] [16.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.762] [bmv2] [T] [thread 2753] [16.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.762] [bmv2] [T] [thread 2753] [16.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.762] [bmv2] [T] [thread 2753] [16.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.762] [bmv2] [T] [thread 2753] [16.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.762] [bmv2] [T] [thread 2753] [16.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.762] [bmv2] [T] [thread 2753] [16.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.762] [bmv2] [D] [thread 2753] [16.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.763] [bmv2] [D] [thread 2753] [16.0] [cxt 0] Egress port is 0
[21:50:05.763] [bmv2] [D] [thread 2754] [16.0] [cxt 0] Pipeline 'egress': start
[21:50:05.763] [bmv2] [D] [thread 2754] [16.0] [cxt 0] Pipeline 'egress': end
[21:50:05.763] [bmv2] [D] [thread 2754] [16.0] [cxt 0] Deparser 'deparser': start
[21:50:05.763] [bmv2] [T] [thread 2754] [16.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.763] [bmv2] [D] [thread 2754] [16.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.763] [bmv2] [D] [thread 2754] [16.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.763] [bmv2] [D] [thread 2754] [16.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.763] [bmv2] [D] [thread 2754] [16.0] [cxt 0] Deparser 'deparser': end
[21:50:05.763] [bmv2] [D] [thread 2758] [16.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:06.014] [bmv2] [D] [thread 2753] [17.0] [cxt 0] Processing packet received on port 3
[21:50:06.015] [bmv2] [D] [thread 2753] [17.0] [cxt 0] Parser 'parser': start
[21:50:06.015] [bmv2] [D] [thread 2753] [17.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:06.016] [bmv2] [D] [thread 2753] [17.0] [cxt 0] Extracting header 'ethernet'
[21:50:06.016] [bmv2] [D] [thread 2753] [17.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:06.016] [bmv2] [T] [thread 2753] [17.0] [cxt 0] Bytes parsed: 14
[21:50:06.016] [bmv2] [D] [thread 2753] [17.0] [cxt 0] Parser 'parser': end
[21:50:06.016] [bmv2] [D] [thread 2753] [17.0] [cxt 0] Pipeline 'ingress': start
[21:50:06.016] [bmv2] [T] [thread 2753] [17.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:06.016] [bmv2] [T] [thread 2753] [17.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:06.016] [bmv2] [T] [thread 2753] [17.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:06.016] [bmv2] [D] [thread 2753] [17.0] [cxt 0] Looking up key:

[21:50:06.016] [bmv2] [D] [thread 2753] [17.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:06.017] [bmv2] [D] [thread 2753] [17.0] [cxt 0] Action entry is basic191 - 
[21:50:06.017] [bmv2] [T] [thread 2753] [17.0] [cxt 0] Action basic191
[21:50:06.017] [bmv2] [T] [thread 2753] [17.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:06.017] [bmv2] [T] [thread 2753] [17.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:06.017] [bmv2] [T] [thread 2753] [17.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:06.017] [bmv2] [T] [thread 2753] [17.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:06.017] [bmv2] [T] [thread 2753] [17.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:06.017] [bmv2] [D] [thread 2753] [17.0] [cxt 0] Looking up key:

[21:50:06.017] [bmv2] [D] [thread 2753] [17.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:06.017] [bmv2] [D] [thread 2753] [17.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:06.017] [bmv2] [T] [thread 2753] [17.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:06.018] [bmv2] [T] [thread 2753] [17.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:06.018] [bmv2] [T] [thread 2753] [17.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:06.018] [bmv2] [T] [thread 2753] [17.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:06.018] [bmv2] [T] [thread 2753] [17.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:06.018] [bmv2] [T] [thread 2753] [17.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:06.018] [bmv2] [T] [thread 2753] [17.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:06.018] [bmv2] [T] [thread 2753] [17.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:06.018] [bmv2] [T] [thread 2753] [17.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:06.018] [bmv2] [T] [thread 2753] [17.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:06.018] [bmv2] [T] [thread 2753] [17.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:06.018] [bmv2] [D] [thread 2753] [17.0] [cxt 0] Pipeline 'ingress': end
[21:50:06.018] [bmv2] [D] [thread 2753] [17.0] [cxt 0] Egress port is 0
[21:50:06.018] [bmv2] [D] [thread 2753] [18.0] [cxt 0] Processing packet received on port 3
[21:50:06.018] [bmv2] [D] [thread 2753] [18.0] [cxt 0] Parser 'parser': start
[21:50:06.018] [bmv2] [D] [thread 2753] [18.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:06.019] [bmv2] [D] [thread 2753] [18.0] [cxt 0] Extracting header 'ethernet'
[21:50:06.019] [bmv2] [D] [thread 2753] [18.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:06.019] [bmv2] [T] [thread 2753] [18.0] [cxt 0] Bytes parsed: 14
[21:50:06.019] [bmv2] [D] [thread 2753] [18.0] [cxt 0] Parser 'parser': end
[21:50:06.019] [bmv2] [D] [thread 2753] [18.0] [cxt 0] Pipeline 'ingress': start
[21:50:06.019] [bmv2] [T] [thread 2753] [18.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:06.019] [bmv2] [T] [thread 2753] [18.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:06.019] [bmv2] [T] [thread 2753] [18.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:06.019] [bmv2] [D] [thread 2753] [18.0] [cxt 0] Looking up key:

[21:50:06.019] [bmv2] [D] [thread 2753] [18.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:06.019] [bmv2] [D] [thread 2753] [18.0] [cxt 0] Action entry is basic191 - 
[21:50:06.019] [bmv2] [T] [thread 2753] [18.0] [cxt 0] Action basic191
[21:50:06.019] [bmv2] [T] [thread 2753] [18.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:06.019] [bmv2] [T] [thread 2753] [18.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:06.019] [bmv2] [T] [thread 2753] [18.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:06.019] [bmv2] [T] [thread 2753] [18.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:06.019] [bmv2] [T] [thread 2753] [18.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:06.019] [bmv2] [D] [thread 2754] [17.0] [cxt 0] Pipeline 'egress': start
[21:50:06.020] [bmv2] [D] [thread 2754] [17.0] [cxt 0] Pipeline 'egress': end
[21:50:06.020] [bmv2] [D] [thread 2754] [17.0] [cxt 0] Deparser 'deparser': start
[21:50:06.020] [bmv2] [T] [thread 2754] [17.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:06.020] [bmv2] [D] [thread 2754] [17.0] [cxt 0] Deparsing header 'ethernet'
[21:50:06.020] [bmv2] [D] [thread 2754] [17.0] [cxt 0] Deparsing header 'int_pai'
[21:50:06.020] [bmv2] [D] [thread 2754] [17.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:06.020] [bmv2] [D] [thread 2754] [17.0] [cxt 0] Deparser 'deparser': end
[21:50:06.020] [bmv2] [D] [thread 2758] [17.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:06.020] [bmv2] [D] [thread 2753] [18.0] [cxt 0] Looking up key:

[21:50:06.020] [bmv2] [D] [thread 2753] [18.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:06.020] [bmv2] [D] [thread 2753] [18.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:06.020] [bmv2] [T] [thread 2753] [18.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:06.020] [bmv2] [T] [thread 2753] [18.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:06.020] [bmv2] [T] [thread 2753] [18.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:06.020] [bmv2] [T] [thread 2753] [18.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:06.020] [bmv2] [T] [thread 2753] [18.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:06.020] [bmv2] [T] [thread 2753] [18.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:06.020] [bmv2] [T] [thread 2753] [18.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:06.020] [bmv2] [T] [thread 2753] [18.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:06.020] [bmv2] [T] [thread 2753] [18.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:06.021] [bmv2] [T] [thread 2753] [18.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:06.021] [bmv2] [T] [thread 2753] [18.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:06.021] [bmv2] [D] [thread 2753] [18.0] [cxt 0] Pipeline 'ingress': end
[21:50:06.021] [bmv2] [D] [thread 2753] [18.0] [cxt 0] Egress port is 0
[21:50:06.022] [bmv2] [D] [thread 2754] [18.0] [cxt 0] Pipeline 'egress': start
[21:50:06.022] [bmv2] [D] [thread 2754] [18.0] [cxt 0] Pipeline 'egress': end
[21:50:06.022] [bmv2] [D] [thread 2754] [18.0] [cxt 0] Deparser 'deparser': start
[21:50:06.022] [bmv2] [T] [thread 2754] [18.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:06.022] [bmv2] [D] [thread 2754] [18.0] [cxt 0] Deparsing header 'ethernet'
[21:50:06.022] [bmv2] [D] [thread 2754] [18.0] [cxt 0] Deparsing header 'int_pai'
[21:50:06.022] [bmv2] [D] [thread 2754] [18.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:06.022] [bmv2] [D] [thread 2754] [18.0] [cxt 0] Deparser 'deparser': end
[21:50:06.022] [bmv2] [D] [thread 2758] [18.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:06.083] [bmv2] [D] [thread 2753] [19.0] [cxt 0] Processing packet received on port 2
[21:50:06.084] [bmv2] [D] [thread 2753] [19.0] [cxt 0] Parser 'parser': start
[21:50:06.084] [bmv2] [D] [thread 2753] [19.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:06.084] [bmv2] [D] [thread 2753] [19.0] [cxt 0] Extracting header 'ethernet'
[21:50:06.084] [bmv2] [D] [thread 2753] [19.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:06.085] [bmv2] [T] [thread 2753] [19.0] [cxt 0] Bytes parsed: 14
[21:50:06.085] [bmv2] [D] [thread 2753] [19.0] [cxt 0] Parser 'parser': end
[21:50:06.085] [bmv2] [D] [thread 2753] [19.0] [cxt 0] Pipeline 'ingress': start
[21:50:06.085] [bmv2] [T] [thread 2753] [19.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:06.085] [bmv2] [T] [thread 2753] [19.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:06.085] [bmv2] [T] [thread 2753] [19.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:06.085] [bmv2] [D] [thread 2753] [19.0] [cxt 0] Looking up key:

[21:50:06.085] [bmv2] [D] [thread 2753] [19.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:06.085] [bmv2] [D] [thread 2753] [19.0] [cxt 0] Action entry is basic191 - 
[21:50:06.085] [bmv2] [T] [thread 2753] [19.0] [cxt 0] Action basic191
[21:50:06.085] [bmv2] [T] [thread 2753] [19.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:06.086] [bmv2] [T] [thread 2753] [19.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:06.086] [bmv2] [T] [thread 2753] [19.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:06.086] [bmv2] [T] [thread 2753] [19.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:06.086] [bmv2] [T] [thread 2753] [19.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:06.086] [bmv2] [D] [thread 2753] [19.0] [cxt 0] Looking up key:

[21:50:06.086] [bmv2] [D] [thread 2753] [19.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:06.086] [bmv2] [D] [thread 2753] [19.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:06.086] [bmv2] [T] [thread 2753] [19.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:06.086] [bmv2] [T] [thread 2753] [19.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:06.086] [bmv2] [T] [thread 2753] [19.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:06.086] [bmv2] [T] [thread 2753] [19.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:06.086] [bmv2] [T] [thread 2753] [19.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:06.086] [bmv2] [T] [thread 2753] [19.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:06.086] [bmv2] [T] [thread 2753] [19.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:06.086] [bmv2] [T] [thread 2753] [19.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:06.086] [bmv2] [T] [thread 2753] [19.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:06.086] [bmv2] [T] [thread 2753] [19.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:06.086] [bmv2] [T] [thread 2753] [19.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:06.086] [bmv2] [D] [thread 2753] [19.0] [cxt 0] Pipeline 'ingress': end
[21:50:06.086] [bmv2] [D] [thread 2753] [19.0] [cxt 0] Egress port is 0
[21:50:06.086] [bmv2] [D] [thread 2754] [19.0] [cxt 0] Pipeline 'egress': start
[21:50:06.086] [bmv2] [D] [thread 2754] [19.0] [cxt 0] Pipeline 'egress': end
[21:50:06.086] [bmv2] [D] [thread 2754] [19.0] [cxt 0] Deparser 'deparser': start
[21:50:06.086] [bmv2] [T] [thread 2754] [19.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:06.086] [bmv2] [D] [thread 2754] [19.0] [cxt 0] Deparsing header 'ethernet'
[21:50:06.086] [bmv2] [D] [thread 2754] [19.0] [cxt 0] Deparsing header 'int_pai'
[21:50:06.086] [bmv2] [D] [thread 2754] [19.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:06.086] [bmv2] [D] [thread 2754] [19.0] [cxt 0] Deparser 'deparser': end
[21:50:06.087] [bmv2] [D] [thread 2758] [19.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:06.214] [bmv2] [D] [thread 2753] [20.0] [cxt 0] Processing packet received on port 2
[21:50:06.214] [bmv2] [D] [thread 2753] [20.0] [cxt 0] Parser 'parser': start
[21:50:06.214] [bmv2] [D] [thread 2753] [20.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:06.215] [bmv2] [D] [thread 2753] [20.0] [cxt 0] Extracting header 'ethernet'
[21:50:06.215] [bmv2] [D] [thread 2753] [20.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:06.215] [bmv2] [T] [thread 2753] [20.0] [cxt 0] Bytes parsed: 14
[21:50:06.215] [bmv2] [D] [thread 2753] [20.0] [cxt 0] Parser 'parser': end
[21:50:06.215] [bmv2] [D] [thread 2753] [20.0] [cxt 0] Pipeline 'ingress': start
[21:50:06.216] [bmv2] [T] [thread 2753] [20.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:06.216] [bmv2] [T] [thread 2753] [20.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:06.216] [bmv2] [T] [thread 2753] [20.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:06.216] [bmv2] [D] [thread 2753] [20.0] [cxt 0] Looking up key:

[21:50:06.216] [bmv2] [D] [thread 2753] [20.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:06.216] [bmv2] [D] [thread 2753] [20.0] [cxt 0] Action entry is basic191 - 
[21:50:06.216] [bmv2] [T] [thread 2753] [20.0] [cxt 0] Action basic191
[21:50:06.216] [bmv2] [T] [thread 2753] [20.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:06.217] [bmv2] [T] [thread 2753] [20.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:06.217] [bmv2] [T] [thread 2753] [20.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:06.217] [bmv2] [T] [thread 2753] [20.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:06.217] [bmv2] [T] [thread 2753] [20.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:06.217] [bmv2] [D] [thread 2753] [20.0] [cxt 0] Looking up key:

[21:50:06.217] [bmv2] [D] [thread 2753] [20.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:06.217] [bmv2] [D] [thread 2753] [20.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:06.217] [bmv2] [T] [thread 2753] [20.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:06.217] [bmv2] [T] [thread 2753] [20.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:06.217] [bmv2] [T] [thread 2753] [20.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:06.218] [bmv2] [T] [thread 2753] [20.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:06.218] [bmv2] [T] [thread 2753] [20.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:06.218] [bmv2] [T] [thread 2753] [20.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:06.218] [bmv2] [T] [thread 2753] [20.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:06.218] [bmv2] [T] [thread 2753] [20.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:06.218] [bmv2] [T] [thread 2753] [20.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:06.218] [bmv2] [T] [thread 2753] [20.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:06.218] [bmv2] [T] [thread 2753] [20.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:06.218] [bmv2] [D] [thread 2753] [20.0] [cxt 0] Pipeline 'ingress': end
[21:50:06.218] [bmv2] [D] [thread 2753] [20.0] [cxt 0] Egress port is 0
[21:50:06.218] [bmv2] [D] [thread 2754] [20.0] [cxt 0] Pipeline 'egress': start
[21:50:06.218] [bmv2] [D] [thread 2754] [20.0] [cxt 0] Pipeline 'egress': end
[21:50:06.219] [bmv2] [D] [thread 2754] [20.0] [cxt 0] Deparser 'deparser': start
[21:50:06.219] [bmv2] [T] [thread 2754] [20.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:06.219] [bmv2] [D] [thread 2754] [20.0] [cxt 0] Deparsing header 'ethernet'
[21:50:06.219] [bmv2] [D] [thread 2754] [20.0] [cxt 0] Deparsing header 'int_pai'
[21:50:06.219] [bmv2] [D] [thread 2754] [20.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:06.219] [bmv2] [D] [thread 2754] [20.0] [cxt 0] Deparser 'deparser': end
[21:50:06.219] [bmv2] [D] [thread 2758] [20.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:06.315] [bmv2] [D] [thread 2753] [21.0] [cxt 0] Processing packet received on port 3
[21:50:06.315] [bmv2] [D] [thread 2753] [21.0] [cxt 0] Parser 'parser': start
[21:50:06.316] [bmv2] [D] [thread 2753] [21.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:06.316] [bmv2] [D] [thread 2753] [21.0] [cxt 0] Extracting header 'ethernet'
[21:50:06.316] [bmv2] [D] [thread 2753] [21.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:06.317] [bmv2] [T] [thread 2753] [21.0] [cxt 0] Bytes parsed: 14
[21:50:06.317] [bmv2] [D] [thread 2753] [21.0] [cxt 0] Parser 'parser': end
[21:50:06.317] [bmv2] [D] [thread 2753] [21.0] [cxt 0] Pipeline 'ingress': start
[21:50:06.318] [bmv2] [T] [thread 2753] [21.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:06.318] [bmv2] [T] [thread 2753] [21.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:06.318] [bmv2] [T] [thread 2753] [21.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:06.318] [bmv2] [D] [thread 2753] [21.0] [cxt 0] Looking up key:

[21:50:06.319] [bmv2] [D] [thread 2753] [21.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:06.319] [bmv2] [D] [thread 2753] [21.0] [cxt 0] Action entry is basic191 - 
[21:50:06.319] [bmv2] [T] [thread 2753] [21.0] [cxt 0] Action basic191
[21:50:06.319] [bmv2] [T] [thread 2753] [21.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:06.319] [bmv2] [T] [thread 2753] [21.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:06.319] [bmv2] [T] [thread 2753] [21.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:06.319] [bmv2] [T] [thread 2753] [21.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:06.319] [bmv2] [T] [thread 2753] [21.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:06.320] [bmv2] [D] [thread 2753] [21.0] [cxt 0] Looking up key:

[21:50:06.320] [bmv2] [D] [thread 2753] [21.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:06.320] [bmv2] [D] [thread 2753] [21.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:06.320] [bmv2] [T] [thread 2753] [21.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:06.320] [bmv2] [T] [thread 2753] [21.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:06.320] [bmv2] [T] [thread 2753] [21.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:06.320] [bmv2] [T] [thread 2753] [21.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:06.320] [bmv2] [T] [thread 2753] [21.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:06.320] [bmv2] [T] [thread 2753] [21.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:06.320] [bmv2] [T] [thread 2753] [21.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:06.320] [bmv2] [T] [thread 2753] [21.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:06.320] [bmv2] [T] [thread 2753] [21.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:06.320] [bmv2] [T] [thread 2753] [21.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:06.320] [bmv2] [T] [thread 2753] [21.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:06.320] [bmv2] [D] [thread 2753] [21.0] [cxt 0] Pipeline 'ingress': end
[21:50:06.321] [bmv2] [D] [thread 2753] [21.0] [cxt 0] Egress port is 0
[21:50:06.321] [bmv2] [D] [thread 2754] [21.0] [cxt 0] Pipeline 'egress': start
[21:50:06.321] [bmv2] [D] [thread 2754] [21.0] [cxt 0] Pipeline 'egress': end
[21:50:06.321] [bmv2] [D] [thread 2754] [21.0] [cxt 0] Deparser 'deparser': start
[21:50:06.321] [bmv2] [T] [thread 2754] [21.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:06.321] [bmv2] [D] [thread 2754] [21.0] [cxt 0] Deparsing header 'ethernet'
[21:50:06.321] [bmv2] [D] [thread 2754] [21.0] [cxt 0] Deparsing header 'int_pai'
[21:50:06.321] [bmv2] [D] [thread 2754] [21.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:06.321] [bmv2] [D] [thread 2754] [21.0] [cxt 0] Deparser 'deparser': end
[21:50:06.321] [bmv2] [D] [thread 2758] [21.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:06.713] [bmv2] [D] [thread 2753] [22.0] [cxt 0] Processing packet received on port 3
[21:50:06.714] [bmv2] [D] [thread 2753] [22.0] [cxt 0] Parser 'parser': start
[21:50:06.714] [bmv2] [D] [thread 2753] [22.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:06.714] [bmv2] [D] [thread 2753] [22.0] [cxt 0] Extracting header 'ethernet'
[21:50:06.714] [bmv2] [D] [thread 2753] [22.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:06.714] [bmv2] [T] [thread 2753] [22.0] [cxt 0] Bytes parsed: 14
[21:50:06.714] [bmv2] [D] [thread 2753] [22.0] [cxt 0] Parser 'parser': end
[21:50:06.714] [bmv2] [D] [thread 2753] [22.0] [cxt 0] Pipeline 'ingress': start
[21:50:06.714] [bmv2] [T] [thread 2753] [22.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:06.714] [bmv2] [T] [thread 2753] [22.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:06.714] [bmv2] [T] [thread 2753] [22.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:06.714] [bmv2] [D] [thread 2753] [22.0] [cxt 0] Looking up key:

[21:50:06.715] [bmv2] [D] [thread 2753] [22.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:06.715] [bmv2] [D] [thread 2753] [22.0] [cxt 0] Action entry is basic191 - 
[21:50:06.715] [bmv2] [T] [thread 2753] [22.0] [cxt 0] Action basic191
[21:50:06.715] [bmv2] [T] [thread 2753] [22.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:06.715] [bmv2] [T] [thread 2753] [22.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:06.715] [bmv2] [T] [thread 2753] [22.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:06.715] [bmv2] [T] [thread 2753] [22.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:06.715] [bmv2] [T] [thread 2753] [22.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:06.715] [bmv2] [D] [thread 2753] [22.0] [cxt 0] Looking up key:

[21:50:06.715] [bmv2] [D] [thread 2753] [22.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:06.715] [bmv2] [D] [thread 2753] [22.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:06.715] [bmv2] [T] [thread 2753] [22.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:06.715] [bmv2] [T] [thread 2753] [22.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:06.715] [bmv2] [T] [thread 2753] [22.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:06.716] [bmv2] [T] [thread 2753] [22.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:06.716] [bmv2] [T] [thread 2753] [22.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:06.716] [bmv2] [T] [thread 2753] [22.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:06.716] [bmv2] [T] [thread 2753] [22.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:06.716] [bmv2] [T] [thread 2753] [22.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:06.716] [bmv2] [T] [thread 2753] [22.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:06.716] [bmv2] [T] [thread 2753] [22.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:06.716] [bmv2] [T] [thread 2753] [22.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:06.716] [bmv2] [D] [thread 2753] [22.0] [cxt 0] Pipeline 'ingress': end
[21:50:06.716] [bmv2] [D] [thread 2753] [22.0] [cxt 0] Egress port is 0
[21:50:06.716] [bmv2] [D] [thread 2754] [22.0] [cxt 0] Pipeline 'egress': start
[21:50:06.716] [bmv2] [D] [thread 2754] [22.0] [cxt 0] Pipeline 'egress': end
[21:50:06.716] [bmv2] [D] [thread 2754] [22.0] [cxt 0] Deparser 'deparser': start
[21:50:06.716] [bmv2] [T] [thread 2754] [22.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:06.717] [bmv2] [D] [thread 2754] [22.0] [cxt 0] Deparsing header 'ethernet'
[21:50:06.717] [bmv2] [D] [thread 2754] [22.0] [cxt 0] Deparsing header 'int_pai'
[21:50:06.717] [bmv2] [D] [thread 2754] [22.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:06.717] [bmv2] [D] [thread 2754] [22.0] [cxt 0] Deparser 'deparser': end
[21:50:06.717] [bmv2] [D] [thread 2758] [22.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:06.723] [bmv2] [W] [thread 2805] [P4Runtime] p4::tmp::P4DeviceConfig is deprecated
[21:50:06.724] [bmv2] [D] [thread 2805] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[21:50:06.724] [bmv2] [D] [thread 2805] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[21:50:06.724] [bmv2] [D] [thread 2805] Set default default entry for table 'tbl_basic191': basic191 - 
[21:50:06.724] [bmv2] [D] [thread 2805] Set default default entry for table 'tbl_add_int_primeiro_filho': MyIngress.add_int_primeiro_filho - 
[21:50:06.724] [bmv2] [D] [thread 2805] simple_switch target has been notified of a config swap
[21:50:06.725] [bmv2] [D] [thread 2806] Set default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[21:50:06.726] [bmv2] [D] [thread 2805] Entry 0 added to table 'MyIngress.ipv4_lpm'
[21:50:06.726] [bmv2] [D] [thread 2805] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000101/32
Action entry: MyIngress.ipv4_forward - 80000000111,1,

[21:50:06.727] [bmv2] [D] [thread 2806] Entry 1 added to table 'MyIngress.ipv4_lpm'
[21:50:06.727] [bmv2] [D] [thread 2806] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000200,2,

[21:50:06.727] [bmv2] [D] [thread 2805] Entry 2 added to table 'MyIngress.ipv4_lpm'
[21:50:06.727] [bmv2] [D] [thread 2805] Dumping entry 2
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000303/32
Action entry: MyIngress.ipv4_forward - 80000000300,3,

[21:50:09.661] [bmv2] [D] [thread 2753] [23.0] [cxt 0] Processing packet received on port 2
[21:50:09.662] [bmv2] [D] [thread 2753] [23.0] [cxt 0] Parser 'parser': start
[21:50:09.664] [bmv2] [D] [thread 2753] [23.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:09.664] [bmv2] [D] [thread 2753] [23.0] [cxt 0] Extracting header 'ethernet'
[21:50:09.665] [bmv2] [D] [thread 2753] [23.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:09.665] [bmv2] [T] [thread 2753] [23.0] [cxt 0] Bytes parsed: 14
[21:50:09.665] [bmv2] [D] [thread 2753] [23.0] [cxt 0] Parser 'parser': end
[21:50:09.665] [bmv2] [D] [thread 2753] [23.0] [cxt 0] Pipeline 'ingress': start
[21:50:09.665] [bmv2] [T] [thread 2753] [23.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:09.665] [bmv2] [T] [thread 2753] [23.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:09.666] [bmv2] [T] [thread 2753] [23.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:09.666] [bmv2] [D] [thread 2753] [23.0] [cxt 0] Looking up key:

[21:50:09.666] [bmv2] [D] [thread 2753] [23.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:09.666] [bmv2] [D] [thread 2753] [23.0] [cxt 0] Action entry is basic191 - 
[21:50:09.666] [bmv2] [T] [thread 2753] [23.0] [cxt 0] Action basic191
[21:50:09.666] [bmv2] [T] [thread 2753] [23.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:09.666] [bmv2] [T] [thread 2753] [23.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:09.666] [bmv2] [T] [thread 2753] [23.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:09.666] [bmv2] [T] [thread 2753] [23.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:09.666] [bmv2] [T] [thread 2753] [23.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:09.666] [bmv2] [D] [thread 2753] [23.0] [cxt 0] Looking up key:

[21:50:09.666] [bmv2] [D] [thread 2753] [23.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:09.667] [bmv2] [D] [thread 2753] [23.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:09.667] [bmv2] [T] [thread 2753] [23.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:09.667] [bmv2] [T] [thread 2753] [23.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:09.667] [bmv2] [T] [thread 2753] [23.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:09.667] [bmv2] [T] [thread 2753] [23.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:09.667] [bmv2] [T] [thread 2753] [23.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:09.667] [bmv2] [T] [thread 2753] [23.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:09.667] [bmv2] [T] [thread 2753] [23.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:09.667] [bmv2] [T] [thread 2753] [23.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:09.667] [bmv2] [T] [thread 2753] [23.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:09.668] [bmv2] [T] [thread 2753] [23.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:09.668] [bmv2] [T] [thread 2753] [23.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:09.668] [bmv2] [D] [thread 2753] [23.0] [cxt 0] Pipeline 'ingress': end
[21:50:09.668] [bmv2] [D] [thread 2753] [23.0] [cxt 0] Egress port is 0
[21:50:09.668] [bmv2] [D] [thread 2753] [24.0] [cxt 0] Processing packet received on port 3
[21:50:09.669] [bmv2] [D] [thread 2753] [24.0] [cxt 0] Parser 'parser': start
[21:50:09.669] [bmv2] [D] [thread 2753] [24.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:09.669] [bmv2] [D] [thread 2753] [24.0] [cxt 0] Extracting header 'ethernet'
[21:50:09.669] [bmv2] [D] [thread 2753] [24.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:09.669] [bmv2] [T] [thread 2753] [24.0] [cxt 0] Bytes parsed: 14
[21:50:09.670] [bmv2] [D] [thread 2753] [24.0] [cxt 0] Parser 'parser': end
[21:50:09.670] [bmv2] [D] [thread 2753] [24.0] [cxt 0] Pipeline 'ingress': start
[21:50:09.670] [bmv2] [T] [thread 2753] [24.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:09.670] [bmv2] [T] [thread 2753] [24.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:09.670] [bmv2] [T] [thread 2753] [24.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:09.670] [bmv2] [D] [thread 2753] [24.0] [cxt 0] Looking up key:

[21:50:09.670] [bmv2] [D] [thread 2753] [24.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:09.670] [bmv2] [D] [thread 2753] [24.0] [cxt 0] Action entry is basic191 - 
[21:50:09.670] [bmv2] [T] [thread 2753] [24.0] [cxt 0] Action basic191
[21:50:09.670] [bmv2] [T] [thread 2753] [24.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:09.670] [bmv2] [T] [thread 2753] [24.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:09.670] [bmv2] [T] [thread 2753] [24.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:09.671] [bmv2] [T] [thread 2753] [24.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:09.671] [bmv2] [T] [thread 2753] [24.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:09.671] [bmv2] [D] [thread 2753] [24.0] [cxt 0] Looking up key:

[21:50:09.671] [bmv2] [D] [thread 2753] [24.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:09.671] [bmv2] [D] [thread 2753] [24.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:09.668] [bmv2] [D] [thread 2754] [23.0] [cxt 0] Pipeline 'egress': start
[21:50:09.671] [bmv2] [D] [thread 2754] [23.0] [cxt 0] Pipeline 'egress': end
[21:50:09.671] [bmv2] [D] [thread 2754] [23.0] [cxt 0] Deparser 'deparser': start
[21:50:09.671] [bmv2] [T] [thread 2754] [23.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:09.671] [bmv2] [D] [thread 2754] [23.0] [cxt 0] Deparsing header 'ethernet'
[21:50:09.671] [bmv2] [D] [thread 2754] [23.0] [cxt 0] Deparsing header 'int_pai'
[21:50:09.672] [bmv2] [D] [thread 2754] [23.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:09.672] [bmv2] [D] [thread 2754] [23.0] [cxt 0] Deparser 'deparser': end
[21:50:09.672] [bmv2] [D] [thread 2758] [23.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:09.671] [bmv2] [T] [thread 2753] [24.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:09.672] [bmv2] [T] [thread 2753] [24.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:09.673] [bmv2] [T] [thread 2753] [24.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:09.673] [bmv2] [T] [thread 2753] [24.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:09.673] [bmv2] [T] [thread 2753] [24.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:09.673] [bmv2] [T] [thread 2753] [24.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:09.673] [bmv2] [T] [thread 2753] [24.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:09.673] [bmv2] [T] [thread 2753] [24.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:09.673] [bmv2] [T] [thread 2753] [24.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:09.673] [bmv2] [T] [thread 2753] [24.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:09.673] [bmv2] [T] [thread 2753] [24.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:09.673] [bmv2] [D] [thread 2753] [24.0] [cxt 0] Pipeline 'ingress': end
[21:50:09.673] [bmv2] [D] [thread 2753] [24.0] [cxt 0] Egress port is 0
[21:50:09.674] [bmv2] [D] [thread 2754] [24.0] [cxt 0] Pipeline 'egress': start
[21:50:09.674] [bmv2] [D] [thread 2754] [24.0] [cxt 0] Pipeline 'egress': end
[21:50:09.674] [bmv2] [D] [thread 2754] [24.0] [cxt 0] Deparser 'deparser': start
[21:50:09.674] [bmv2] [T] [thread 2754] [24.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:09.674] [bmv2] [D] [thread 2754] [24.0] [cxt 0] Deparsing header 'ethernet'
[21:50:09.674] [bmv2] [D] [thread 2754] [24.0] [cxt 0] Deparsing header 'int_pai'
[21:50:09.674] [bmv2] [D] [thread 2754] [24.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:09.674] [bmv2] [D] [thread 2754] [24.0] [cxt 0] Deparser 'deparser': end
[21:50:09.674] [bmv2] [D] [thread 2758] [24.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:09.674] [bmv2] [D] [thread 2753] [25.0] [cxt 0] Processing packet received on port 1
[21:50:09.674] [bmv2] [D] [thread 2753] [25.0] [cxt 0] Parser 'parser': start
[21:50:09.675] [bmv2] [D] [thread 2753] [25.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:09.675] [bmv2] [D] [thread 2753] [25.0] [cxt 0] Extracting header 'ethernet'
[21:50:09.675] [bmv2] [D] [thread 2753] [25.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:09.675] [bmv2] [T] [thread 2753] [25.0] [cxt 0] Bytes parsed: 14
[21:50:09.675] [bmv2] [D] [thread 2753] [25.0] [cxt 0] Parser 'parser': end
[21:50:09.675] [bmv2] [D] [thread 2753] [25.0] [cxt 0] Pipeline 'ingress': start
[21:50:09.675] [bmv2] [T] [thread 2753] [25.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:09.675] [bmv2] [T] [thread 2753] [25.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:09.675] [bmv2] [T] [thread 2753] [25.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:09.675] [bmv2] [D] [thread 2753] [25.0] [cxt 0] Looking up key:

[21:50:09.675] [bmv2] [D] [thread 2753] [25.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:09.675] [bmv2] [D] [thread 2753] [25.0] [cxt 0] Action entry is basic191 - 
[21:50:09.675] [bmv2] [T] [thread 2753] [25.0] [cxt 0] Action basic191
[21:50:09.675] [bmv2] [T] [thread 2753] [25.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:09.675] [bmv2] [T] [thread 2753] [25.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:09.675] [bmv2] [T] [thread 2753] [25.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:09.675] [bmv2] [T] [thread 2753] [25.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:09.676] [bmv2] [T] [thread 2753] [25.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:09.676] [bmv2] [D] [thread 2753] [25.0] [cxt 0] Looking up key:

[21:50:09.676] [bmv2] [D] [thread 2753] [25.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:09.676] [bmv2] [D] [thread 2753] [25.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:09.676] [bmv2] [T] [thread 2753] [25.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:09.676] [bmv2] [T] [thread 2753] [25.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:09.676] [bmv2] [T] [thread 2753] [25.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:09.676] [bmv2] [T] [thread 2753] [25.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:09.676] [bmv2] [T] [thread 2753] [25.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:09.676] [bmv2] [T] [thread 2753] [25.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:09.676] [bmv2] [T] [thread 2753] [25.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:09.676] [bmv2] [T] [thread 2753] [25.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:09.676] [bmv2] [T] [thread 2753] [25.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:09.676] [bmv2] [T] [thread 2753] [25.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:09.676] [bmv2] [T] [thread 2753] [25.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:09.676] [bmv2] [D] [thread 2753] [25.0] [cxt 0] Pipeline 'ingress': end
[21:50:09.676] [bmv2] [D] [thread 2753] [25.0] [cxt 0] Egress port is 0
[21:50:09.676] [bmv2] [D] [thread 2754] [25.0] [cxt 0] Pipeline 'egress': start
[21:50:09.677] [bmv2] [D] [thread 2754] [25.0] [cxt 0] Pipeline 'egress': end
[21:50:09.677] [bmv2] [D] [thread 2754] [25.0] [cxt 0] Deparser 'deparser': start
[21:50:09.677] [bmv2] [T] [thread 2754] [25.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:09.677] [bmv2] [D] [thread 2754] [25.0] [cxt 0] Deparsing header 'ethernet'
[21:50:09.677] [bmv2] [D] [thread 2754] [25.0] [cxt 0] Deparsing header 'int_pai'
[21:50:09.677] [bmv2] [D] [thread 2754] [25.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:09.677] [bmv2] [D] [thread 2754] [25.0] [cxt 0] Deparser 'deparser': end
[21:50:09.677] [bmv2] [D] [thread 2758] [25.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:09.978] [bmv2] [D] [thread 2753] [26.0] [cxt 0] Processing packet received on port 2
[21:50:09.978] [bmv2] [D] [thread 2753] [26.0] [cxt 0] Parser 'parser': start
[21:50:09.979] [bmv2] [D] [thread 2753] [26.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:09.979] [bmv2] [D] [thread 2753] [26.0] [cxt 0] Extracting header 'ethernet'
[21:50:09.979] [bmv2] [D] [thread 2753] [26.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:09.980] [bmv2] [T] [thread 2753] [26.0] [cxt 0] Bytes parsed: 14
[21:50:09.980] [bmv2] [D] [thread 2753] [26.0] [cxt 0] Parser 'parser': end
[21:50:09.980] [bmv2] [D] [thread 2753] [26.0] [cxt 0] Pipeline 'ingress': start
[21:50:09.980] [bmv2] [T] [thread 2753] [26.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:09.980] [bmv2] [T] [thread 2753] [26.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:09.980] [bmv2] [T] [thread 2753] [26.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:09.980] [bmv2] [D] [thread 2753] [26.0] [cxt 0] Looking up key:

[21:50:09.981] [bmv2] [D] [thread 2753] [26.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:09.981] [bmv2] [D] [thread 2753] [26.0] [cxt 0] Action entry is basic191 - 
[21:50:09.981] [bmv2] [T] [thread 2753] [26.0] [cxt 0] Action basic191
[21:50:09.981] [bmv2] [T] [thread 2753] [26.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:09.981] [bmv2] [T] [thread 2753] [26.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:09.981] [bmv2] [T] [thread 2753] [26.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:09.982] [bmv2] [T] [thread 2753] [26.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:09.982] [bmv2] [T] [thread 2753] [26.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:09.982] [bmv2] [D] [thread 2753] [26.0] [cxt 0] Looking up key:

[21:50:09.982] [bmv2] [D] [thread 2753] [26.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:09.982] [bmv2] [D] [thread 2753] [26.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:09.982] [bmv2] [T] [thread 2753] [26.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:09.982] [bmv2] [T] [thread 2753] [26.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:09.983] [bmv2] [T] [thread 2753] [26.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:09.983] [bmv2] [T] [thread 2753] [26.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:09.983] [bmv2] [T] [thread 2753] [26.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:09.983] [bmv2] [T] [thread 2753] [26.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:09.983] [bmv2] [T] [thread 2753] [26.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:09.983] [bmv2] [T] [thread 2753] [26.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:09.984] [bmv2] [T] [thread 2753] [26.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:09.984] [bmv2] [T] [thread 2753] [26.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:09.984] [bmv2] [T] [thread 2753] [26.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:09.984] [bmv2] [D] [thread 2753] [26.0] [cxt 0] Pipeline 'ingress': end
[21:50:09.984] [bmv2] [D] [thread 2753] [26.0] [cxt 0] Egress port is 0
[21:50:09.984] [bmv2] [D] [thread 2754] [26.0] [cxt 0] Pipeline 'egress': start
[21:50:09.984] [bmv2] [D] [thread 2754] [26.0] [cxt 0] Pipeline 'egress': end
[21:50:09.984] [bmv2] [D] [thread 2754] [26.0] [cxt 0] Deparser 'deparser': start
[21:50:09.984] [bmv2] [T] [thread 2754] [26.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:09.984] [bmv2] [D] [thread 2754] [26.0] [cxt 0] Deparsing header 'ethernet'
[21:50:09.984] [bmv2] [D] [thread 2754] [26.0] [cxt 0] Deparsing header 'int_pai'
[21:50:09.984] [bmv2] [D] [thread 2754] [26.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:09.984] [bmv2] [D] [thread 2754] [26.0] [cxt 0] Deparser 'deparser': end
[21:50:09.985] [bmv2] [D] [thread 2758] [26.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:09.984] [bmv2] [D] [thread 2753] [27.0] [cxt 0] Processing packet received on port 3
[21:50:09.985] [bmv2] [D] [thread 2753] [27.0] [cxt 0] Parser 'parser': start
[21:50:09.985] [bmv2] [D] [thread 2753] [27.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:09.985] [bmv2] [D] [thread 2753] [27.0] [cxt 0] Extracting header 'ethernet'
[21:50:09.985] [bmv2] [D] [thread 2753] [27.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:09.985] [bmv2] [T] [thread 2753] [27.0] [cxt 0] Bytes parsed: 14
[21:50:09.985] [bmv2] [D] [thread 2753] [27.0] [cxt 0] Parser 'parser': end
[21:50:09.985] [bmv2] [D] [thread 2753] [27.0] [cxt 0] Pipeline 'ingress': start
[21:50:09.985] [bmv2] [T] [thread 2753] [27.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:09.985] [bmv2] [T] [thread 2753] [27.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:09.985] [bmv2] [T] [thread 2753] [27.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:09.985] [bmv2] [D] [thread 2753] [27.0] [cxt 0] Looking up key:

[21:50:09.985] [bmv2] [D] [thread 2753] [27.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:09.985] [bmv2] [D] [thread 2753] [27.0] [cxt 0] Action entry is basic191 - 
[21:50:09.985] [bmv2] [T] [thread 2753] [27.0] [cxt 0] Action basic191
[21:50:09.985] [bmv2] [T] [thread 2753] [27.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:09.985] [bmv2] [T] [thread 2753] [27.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:09.985] [bmv2] [T] [thread 2753] [27.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:09.985] [bmv2] [T] [thread 2753] [27.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:09.985] [bmv2] [T] [thread 2753] [27.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:09.985] [bmv2] [D] [thread 2753] [27.0] [cxt 0] Looking up key:

[21:50:09.985] [bmv2] [D] [thread 2753] [27.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:09.986] [bmv2] [D] [thread 2753] [27.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:09.986] [bmv2] [T] [thread 2753] [27.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:09.986] [bmv2] [T] [thread 2753] [27.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:09.986] [bmv2] [T] [thread 2753] [27.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:09.986] [bmv2] [T] [thread 2753] [27.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:09.986] [bmv2] [T] [thread 2753] [27.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:09.986] [bmv2] [T] [thread 2753] [27.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:09.986] [bmv2] [T] [thread 2753] [27.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:09.986] [bmv2] [T] [thread 2753] [27.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:09.986] [bmv2] [T] [thread 2753] [27.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:09.986] [bmv2] [T] [thread 2753] [27.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:09.986] [bmv2] [T] [thread 2753] [27.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:09.986] [bmv2] [D] [thread 2753] [27.0] [cxt 0] Pipeline 'ingress': end
[21:50:09.986] [bmv2] [D] [thread 2753] [27.0] [cxt 0] Egress port is 0
[21:50:09.986] [bmv2] [D] [thread 2754] [27.0] [cxt 0] Pipeline 'egress': start
[21:50:09.986] [bmv2] [D] [thread 2754] [27.0] [cxt 0] Pipeline 'egress': end
[21:50:09.986] [bmv2] [D] [thread 2754] [27.0] [cxt 0] Deparser 'deparser': start
[21:50:09.986] [bmv2] [T] [thread 2754] [27.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:09.986] [bmv2] [D] [thread 2754] [27.0] [cxt 0] Deparsing header 'ethernet'
[21:50:09.986] [bmv2] [D] [thread 2754] [27.0] [cxt 0] Deparsing header 'int_pai'
[21:50:09.986] [bmv2] [D] [thread 2754] [27.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:09.986] [bmv2] [D] [thread 2754] [27.0] [cxt 0] Deparser 'deparser': end
[21:50:09.986] [bmv2] [D] [thread 2758] [27.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:17.087] [bmv2] [D] [thread 2753] [28.0] [cxt 0] Processing packet received on port 2
[21:50:17.087] [bmv2] [D] [thread 2753] [28.0] [cxt 0] Parser 'parser': start
[21:50:17.088] [bmv2] [D] [thread 2753] [28.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:17.088] [bmv2] [D] [thread 2753] [28.0] [cxt 0] Extracting header 'ethernet'
[21:50:17.088] [bmv2] [D] [thread 2753] [28.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:17.089] [bmv2] [T] [thread 2753] [28.0] [cxt 0] Bytes parsed: 14
[21:50:17.089] [bmv2] [D] [thread 2753] [28.0] [cxt 0] Parser 'parser': end
[21:50:17.090] [bmv2] [D] [thread 2753] [28.0] [cxt 0] Pipeline 'ingress': start
[21:50:17.090] [bmv2] [T] [thread 2753] [28.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:17.090] [bmv2] [T] [thread 2753] [28.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:17.090] [bmv2] [T] [thread 2753] [28.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:17.090] [bmv2] [D] [thread 2753] [28.0] [cxt 0] Looking up key:

[21:50:17.091] [bmv2] [D] [thread 2753] [28.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:17.091] [bmv2] [D] [thread 2753] [28.0] [cxt 0] Action entry is basic191 - 
[21:50:17.091] [bmv2] [T] [thread 2753] [28.0] [cxt 0] Action basic191
[21:50:17.091] [bmv2] [T] [thread 2753] [28.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:17.091] [bmv2] [T] [thread 2753] [28.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:17.091] [bmv2] [T] [thread 2753] [28.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:17.091] [bmv2] [T] [thread 2753] [28.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:17.091] [bmv2] [T] [thread 2753] [28.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:17.091] [bmv2] [D] [thread 2753] [28.0] [cxt 0] Looking up key:

[21:50:17.091] [bmv2] [D] [thread 2753] [28.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:17.091] [bmv2] [D] [thread 2753] [28.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:17.092] [bmv2] [T] [thread 2753] [28.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:17.092] [bmv2] [T] [thread 2753] [28.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:17.092] [bmv2] [T] [thread 2753] [28.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:17.092] [bmv2] [T] [thread 2753] [28.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:17.092] [bmv2] [T] [thread 2753] [28.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:17.092] [bmv2] [T] [thread 2753] [28.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:17.092] [bmv2] [T] [thread 2753] [28.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:17.092] [bmv2] [T] [thread 2753] [28.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:17.092] [bmv2] [T] [thread 2753] [28.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:17.093] [bmv2] [T] [thread 2753] [28.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:17.093] [bmv2] [T] [thread 2753] [28.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:17.093] [bmv2] [D] [thread 2753] [28.0] [cxt 0] Pipeline 'ingress': end
[21:50:17.093] [bmv2] [D] [thread 2753] [28.0] [cxt 0] Egress port is 0
[21:50:17.093] [bmv2] [D] [thread 2754] [28.0] [cxt 0] Pipeline 'egress': start
[21:50:17.093] [bmv2] [D] [thread 2754] [28.0] [cxt 0] Pipeline 'egress': end
[21:50:17.093] [bmv2] [D] [thread 2754] [28.0] [cxt 0] Deparser 'deparser': start
[21:50:17.093] [bmv2] [T] [thread 2754] [28.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:17.093] [bmv2] [D] [thread 2754] [28.0] [cxt 0] Deparsing header 'ethernet'
[21:50:17.093] [bmv2] [D] [thread 2754] [28.0] [cxt 0] Deparsing header 'int_pai'
[21:50:17.093] [bmv2] [D] [thread 2754] [28.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:17.093] [bmv2] [D] [thread 2754] [28.0] [cxt 0] Deparser 'deparser': end
[21:50:17.093] [bmv2] [D] [thread 2758] [28.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:17.851] [bmv2] [D] [thread 2753] [29.0] [cxt 0] Processing packet received on port 3
[21:50:17.852] [bmv2] [D] [thread 2753] [29.0] [cxt 0] Parser 'parser': start
[21:50:17.852] [bmv2] [D] [thread 2753] [29.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:17.853] [bmv2] [D] [thread 2753] [29.0] [cxt 0] Extracting header 'ethernet'
[21:50:17.853] [bmv2] [D] [thread 2753] [29.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:17.853] [bmv2] [T] [thread 2753] [29.0] [cxt 0] Bytes parsed: 14
[21:50:17.854] [bmv2] [D] [thread 2753] [29.0] [cxt 0] Parser 'parser': end
[21:50:17.854] [bmv2] [D] [thread 2753] [29.0] [cxt 0] Pipeline 'ingress': start
[21:50:17.854] [bmv2] [T] [thread 2753] [29.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:17.854] [bmv2] [T] [thread 2753] [29.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:17.854] [bmv2] [T] [thread 2753] [29.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:17.854] [bmv2] [D] [thread 2753] [29.0] [cxt 0] Looking up key:

[21:50:17.855] [bmv2] [D] [thread 2753] [29.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:17.855] [bmv2] [D] [thread 2753] [29.0] [cxt 0] Action entry is basic191 - 
[21:50:17.855] [bmv2] [T] [thread 2753] [29.0] [cxt 0] Action basic191
[21:50:17.855] [bmv2] [T] [thread 2753] [29.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:17.855] [bmv2] [T] [thread 2753] [29.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:17.855] [bmv2] [T] [thread 2753] [29.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:17.855] [bmv2] [T] [thread 2753] [29.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:17.855] [bmv2] [T] [thread 2753] [29.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:17.855] [bmv2] [D] [thread 2753] [29.0] [cxt 0] Looking up key:

[21:50:17.855] [bmv2] [D] [thread 2753] [29.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:17.855] [bmv2] [D] [thread 2753] [29.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:17.856] [bmv2] [T] [thread 2753] [29.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:17.856] [bmv2] [T] [thread 2753] [29.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:17.856] [bmv2] [T] [thread 2753] [29.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:17.856] [bmv2] [T] [thread 2753] [29.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:17.856] [bmv2] [T] [thread 2753] [29.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:17.856] [bmv2] [T] [thread 2753] [29.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:17.856] [bmv2] [T] [thread 2753] [29.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:17.856] [bmv2] [T] [thread 2753] [29.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:17.856] [bmv2] [T] [thread 2753] [29.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:17.856] [bmv2] [T] [thread 2753] [29.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:17.856] [bmv2] [T] [thread 2753] [29.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:17.856] [bmv2] [D] [thread 2753] [29.0] [cxt 0] Pipeline 'ingress': end
[21:50:17.856] [bmv2] [D] [thread 2753] [29.0] [cxt 0] Egress port is 0
[21:50:17.856] [bmv2] [D] [thread 2754] [29.0] [cxt 0] Pipeline 'egress': start
[21:50:17.857] [bmv2] [D] [thread 2754] [29.0] [cxt 0] Pipeline 'egress': end
[21:50:17.857] [bmv2] [D] [thread 2754] [29.0] [cxt 0] Deparser 'deparser': start
[21:50:17.857] [bmv2] [T] [thread 2754] [29.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:17.857] [bmv2] [D] [thread 2754] [29.0] [cxt 0] Deparsing header 'ethernet'
[21:50:17.857] [bmv2] [D] [thread 2754] [29.0] [cxt 0] Deparsing header 'int_pai'
[21:50:17.857] [bmv2] [D] [thread 2754] [29.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:17.857] [bmv2] [D] [thread 2754] [29.0] [cxt 0] Deparser 'deparser': end
[21:50:17.857] [bmv2] [D] [thread 2758] [29.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:18.362] [bmv2] [D] [thread 2753] [30.0] [cxt 0] Processing packet received on port 3
[21:50:18.363] [bmv2] [D] [thread 2753] [30.0] [cxt 0] Parser 'parser': start
[21:50:18.363] [bmv2] [D] [thread 2753] [30.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:18.363] [bmv2] [D] [thread 2753] [30.0] [cxt 0] Extracting header 'ethernet'
[21:50:18.364] [bmv2] [D] [thread 2753] [30.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:18.364] [bmv2] [T] [thread 2753] [30.0] [cxt 0] Bytes parsed: 14
[21:50:18.365] [bmv2] [D] [thread 2753] [30.0] [cxt 0] Parser 'parser': end
[21:50:18.365] [bmv2] [D] [thread 2753] [30.0] [cxt 0] Pipeline 'ingress': start
[21:50:18.365] [bmv2] [T] [thread 2753] [30.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:18.365] [bmv2] [T] [thread 2753] [30.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:18.366] [bmv2] [T] [thread 2753] [30.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:18.366] [bmv2] [D] [thread 2753] [30.0] [cxt 0] Looking up key:

[21:50:18.366] [bmv2] [D] [thread 2753] [30.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:18.366] [bmv2] [D] [thread 2753] [30.0] [cxt 0] Action entry is basic191 - 
[21:50:18.366] [bmv2] [T] [thread 2753] [30.0] [cxt 0] Action basic191
[21:50:18.366] [bmv2] [T] [thread 2753] [30.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:18.367] [bmv2] [T] [thread 2753] [30.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:18.367] [bmv2] [T] [thread 2753] [30.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:18.367] [bmv2] [T] [thread 2753] [30.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:18.367] [bmv2] [T] [thread 2753] [30.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:18.367] [bmv2] [D] [thread 2753] [30.0] [cxt 0] Looking up key:

[21:50:18.367] [bmv2] [D] [thread 2753] [30.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:18.367] [bmv2] [D] [thread 2753] [30.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:18.367] [bmv2] [T] [thread 2753] [30.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:18.367] [bmv2] [T] [thread 2753] [30.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:18.367] [bmv2] [T] [thread 2753] [30.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:18.367] [bmv2] [T] [thread 2753] [30.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:18.367] [bmv2] [T] [thread 2753] [30.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:18.367] [bmv2] [T] [thread 2753] [30.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:18.367] [bmv2] [T] [thread 2753] [30.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:18.367] [bmv2] [T] [thread 2753] [30.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:18.368] [bmv2] [T] [thread 2753] [30.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:18.368] [bmv2] [T] [thread 2753] [30.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:18.368] [bmv2] [T] [thread 2753] [30.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:18.368] [bmv2] [D] [thread 2753] [30.0] [cxt 0] Pipeline 'ingress': end
[21:50:18.368] [bmv2] [D] [thread 2753] [30.0] [cxt 0] Egress port is 0
[21:50:18.368] [bmv2] [D] [thread 2754] [30.0] [cxt 0] Pipeline 'egress': start
[21:50:18.368] [bmv2] [D] [thread 2754] [30.0] [cxt 0] Pipeline 'egress': end
[21:50:18.368] [bmv2] [D] [thread 2754] [30.0] [cxt 0] Deparser 'deparser': start
[21:50:18.368] [bmv2] [T] [thread 2754] [30.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:18.368] [bmv2] [D] [thread 2754] [30.0] [cxt 0] Deparsing header 'ethernet'
[21:50:18.368] [bmv2] [D] [thread 2754] [30.0] [cxt 0] Deparsing header 'int_pai'
[21:50:18.368] [bmv2] [D] [thread 2754] [30.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:18.368] [bmv2] [D] [thread 2754] [30.0] [cxt 0] Deparser 'deparser': end
[21:50:18.368] [bmv2] [D] [thread 2758] [30.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:18.368] [bmv2] [D] [thread 2753] [31.0] [cxt 0] Processing packet received on port 1
[21:50:18.369] [bmv2] [D] [thread 2753] [31.0] [cxt 0] Parser 'parser': start
[21:50:18.369] [bmv2] [D] [thread 2753] [31.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:18.369] [bmv2] [D] [thread 2753] [31.0] [cxt 0] Extracting header 'ethernet'
[21:50:18.369] [bmv2] [D] [thread 2753] [31.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:18.369] [bmv2] [T] [thread 2753] [31.0] [cxt 0] Bytes parsed: 14
[21:50:18.369] [bmv2] [D] [thread 2753] [31.0] [cxt 0] Parser 'parser': end
[21:50:18.369] [bmv2] [D] [thread 2753] [31.0] [cxt 0] Pipeline 'ingress': start
[21:50:18.369] [bmv2] [T] [thread 2753] [31.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:18.369] [bmv2] [T] [thread 2753] [31.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:18.369] [bmv2] [T] [thread 2753] [31.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:18.369] [bmv2] [D] [thread 2753] [31.0] [cxt 0] Looking up key:

[21:50:18.369] [bmv2] [D] [thread 2753] [31.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:18.369] [bmv2] [D] [thread 2753] [31.0] [cxt 0] Action entry is basic191 - 
[21:50:18.369] [bmv2] [T] [thread 2753] [31.0] [cxt 0] Action basic191
[21:50:18.369] [bmv2] [T] [thread 2753] [31.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:18.370] [bmv2] [T] [thread 2753] [31.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:18.370] [bmv2] [T] [thread 2753] [31.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:18.370] [bmv2] [T] [thread 2753] [31.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:18.370] [bmv2] [T] [thread 2753] [31.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:18.370] [bmv2] [D] [thread 2753] [31.0] [cxt 0] Looking up key:

[21:50:18.370] [bmv2] [D] [thread 2753] [31.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:18.370] [bmv2] [D] [thread 2753] [31.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:18.370] [bmv2] [T] [thread 2753] [31.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:18.370] [bmv2] [T] [thread 2753] [31.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:18.370] [bmv2] [T] [thread 2753] [31.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:18.370] [bmv2] [T] [thread 2753] [31.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:18.370] [bmv2] [T] [thread 2753] [31.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:18.370] [bmv2] [T] [thread 2753] [31.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:18.370] [bmv2] [T] [thread 2753] [31.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:18.370] [bmv2] [T] [thread 2753] [31.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:18.370] [bmv2] [T] [thread 2753] [31.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:18.371] [bmv2] [T] [thread 2753] [31.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:18.371] [bmv2] [T] [thread 2753] [31.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:18.371] [bmv2] [D] [thread 2753] [31.0] [cxt 0] Pipeline 'ingress': end
[21:50:18.371] [bmv2] [D] [thread 2753] [31.0] [cxt 0] Egress port is 0
[21:50:18.371] [bmv2] [D] [thread 2754] [31.0] [cxt 0] Pipeline 'egress': start
[21:50:18.371] [bmv2] [D] [thread 2754] [31.0] [cxt 0] Pipeline 'egress': end
[21:50:18.371] [bmv2] [D] [thread 2754] [31.0] [cxt 0] Deparser 'deparser': start
[21:50:18.371] [bmv2] [T] [thread 2754] [31.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:18.371] [bmv2] [D] [thread 2754] [31.0] [cxt 0] Deparsing header 'ethernet'
[21:50:18.371] [bmv2] [D] [thread 2754] [31.0] [cxt 0] Deparsing header 'int_pai'
[21:50:18.371] [bmv2] [D] [thread 2754] [31.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:18.371] [bmv2] [D] [thread 2754] [31.0] [cxt 0] Deparser 'deparser': end
[21:50:18.371] [bmv2] [D] [thread 2758] [31.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:18.618] [bmv2] [D] [thread 2753] [32.0] [cxt 0] Processing packet received on port 2
[21:50:18.619] [bmv2] [D] [thread 2753] [32.0] [cxt 0] Parser 'parser': start
[21:50:18.619] [bmv2] [D] [thread 2753] [32.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:18.620] [bmv2] [D] [thread 2753] [32.0] [cxt 0] Extracting header 'ethernet'
[21:50:18.620] [bmv2] [D] [thread 2753] [32.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:18.620] [bmv2] [T] [thread 2753] [32.0] [cxt 0] Bytes parsed: 14
[21:50:18.621] [bmv2] [D] [thread 2753] [32.0] [cxt 0] Parser 'parser': end
[21:50:18.621] [bmv2] [D] [thread 2753] [32.0] [cxt 0] Pipeline 'ingress': start
[21:50:18.621] [bmv2] [T] [thread 2753] [32.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:18.621] [bmv2] [T] [thread 2753] [32.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:18.621] [bmv2] [T] [thread 2753] [32.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:18.622] [bmv2] [D] [thread 2753] [32.0] [cxt 0] Looking up key:

[21:50:18.622] [bmv2] [D] [thread 2753] [32.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:18.622] [bmv2] [D] [thread 2753] [32.0] [cxt 0] Action entry is basic191 - 
[21:50:18.622] [bmv2] [T] [thread 2753] [32.0] [cxt 0] Action basic191
[21:50:18.622] [bmv2] [T] [thread 2753] [32.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:18.622] [bmv2] [T] [thread 2753] [32.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:18.622] [bmv2] [T] [thread 2753] [32.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:18.622] [bmv2] [T] [thread 2753] [32.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:18.622] [bmv2] [T] [thread 2753] [32.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:18.622] [bmv2] [D] [thread 2753] [32.0] [cxt 0] Looking up key:

[21:50:18.623] [bmv2] [D] [thread 2753] [32.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:18.623] [bmv2] [D] [thread 2753] [32.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:18.623] [bmv2] [T] [thread 2753] [32.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:18.623] [bmv2] [T] [thread 2753] [32.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:18.623] [bmv2] [T] [thread 2753] [32.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:18.623] [bmv2] [T] [thread 2753] [32.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:18.623] [bmv2] [T] [thread 2753] [32.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:18.623] [bmv2] [T] [thread 2753] [32.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:18.623] [bmv2] [T] [thread 2753] [32.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:18.623] [bmv2] [T] [thread 2753] [32.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:18.623] [bmv2] [T] [thread 2753] [32.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:18.623] [bmv2] [T] [thread 2753] [32.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:18.623] [bmv2] [T] [thread 2753] [32.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:18.623] [bmv2] [D] [thread 2753] [32.0] [cxt 0] Pipeline 'ingress': end
[21:50:18.624] [bmv2] [D] [thread 2753] [32.0] [cxt 0] Egress port is 0
[21:50:18.624] [bmv2] [D] [thread 2754] [32.0] [cxt 0] Pipeline 'egress': start
[21:50:18.624] [bmv2] [D] [thread 2754] [32.0] [cxt 0] Pipeline 'egress': end
[21:50:18.624] [bmv2] [D] [thread 2754] [32.0] [cxt 0] Deparser 'deparser': start
[21:50:18.624] [bmv2] [T] [thread 2754] [32.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:18.624] [bmv2] [D] [thread 2754] [32.0] [cxt 0] Deparsing header 'ethernet'
[21:50:18.624] [bmv2] [D] [thread 2754] [32.0] [cxt 0] Deparsing header 'int_pai'
[21:50:18.624] [bmv2] [D] [thread 2754] [32.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:18.624] [bmv2] [D] [thread 2754] [32.0] [cxt 0] Deparser 'deparser': end
[21:50:18.624] [bmv2] [D] [thread 2758] [32.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:31.685] [bmv2] [D] [thread 2753] [33.0] [cxt 0] Processing packet received on port 2
[21:50:31.686] [bmv2] [D] [thread 2753] [33.0] [cxt 0] Parser 'parser': start
[21:50:31.686] [bmv2] [D] [thread 2753] [33.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:31.686] [bmv2] [D] [thread 2753] [33.0] [cxt 0] Extracting header 'ethernet'
[21:50:31.687] [bmv2] [D] [thread 2753] [33.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:31.687] [bmv2] [T] [thread 2753] [33.0] [cxt 0] Bytes parsed: 14
[21:50:31.687] [bmv2] [D] [thread 2753] [33.0] [cxt 0] Parser 'parser': end
[21:50:31.687] [bmv2] [D] [thread 2753] [33.0] [cxt 0] Pipeline 'ingress': start
[21:50:31.688] [bmv2] [T] [thread 2753] [33.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:31.688] [bmv2] [T] [thread 2753] [33.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:31.688] [bmv2] [T] [thread 2753] [33.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:31.688] [bmv2] [D] [thread 2753] [33.0] [cxt 0] Looking up key:

[21:50:31.688] [bmv2] [D] [thread 2753] [33.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:31.689] [bmv2] [D] [thread 2753] [33.0] [cxt 0] Action entry is basic191 - 
[21:50:31.689] [bmv2] [T] [thread 2753] [33.0] [cxt 0] Action basic191
[21:50:31.689] [bmv2] [T] [thread 2753] [33.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:31.689] [bmv2] [T] [thread 2753] [33.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:31.689] [bmv2] [T] [thread 2753] [33.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:31.689] [bmv2] [T] [thread 2753] [33.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:31.689] [bmv2] [T] [thread 2753] [33.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:31.689] [bmv2] [D] [thread 2753] [33.0] [cxt 0] Looking up key:

[21:50:31.689] [bmv2] [D] [thread 2753] [33.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:31.690] [bmv2] [D] [thread 2753] [33.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:31.690] [bmv2] [T] [thread 2753] [33.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:31.690] [bmv2] [T] [thread 2753] [33.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:31.690] [bmv2] [T] [thread 2753] [33.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:31.690] [bmv2] [T] [thread 2753] [33.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:31.690] [bmv2] [T] [thread 2753] [33.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:31.690] [bmv2] [T] [thread 2753] [33.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:31.690] [bmv2] [T] [thread 2753] [33.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:31.690] [bmv2] [T] [thread 2753] [33.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:31.690] [bmv2] [T] [thread 2753] [33.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:31.690] [bmv2] [T] [thread 2753] [33.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:31.690] [bmv2] [T] [thread 2753] [33.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:31.690] [bmv2] [D] [thread 2753] [33.0] [cxt 0] Pipeline 'ingress': end
[21:50:31.690] [bmv2] [D] [thread 2753] [33.0] [cxt 0] Egress port is 0
[21:50:31.691] [bmv2] [D] [thread 2754] [33.0] [cxt 0] Pipeline 'egress': start
[21:50:31.691] [bmv2] [D] [thread 2754] [33.0] [cxt 0] Pipeline 'egress': end
[21:50:31.691] [bmv2] [D] [thread 2754] [33.0] [cxt 0] Deparser 'deparser': start
[21:50:31.691] [bmv2] [T] [thread 2754] [33.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:31.691] [bmv2] [D] [thread 2754] [33.0] [cxt 0] Deparsing header 'ethernet'
[21:50:31.691] [bmv2] [D] [thread 2754] [33.0] [cxt 0] Deparsing header 'int_pai'
[21:50:31.691] [bmv2] [D] [thread 2754] [33.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:31.691] [bmv2] [D] [thread 2754] [33.0] [cxt 0] Deparser 'deparser': end
[21:50:31.691] [bmv2] [D] [thread 2758] [33.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:33.466] [bmv2] [D] [thread 2753] [34.0] [cxt 0] Processing packet received on port 3
[21:50:33.467] [bmv2] [D] [thread 2753] [34.0] [cxt 0] Parser 'parser': start
[21:50:33.467] [bmv2] [D] [thread 2753] [34.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:33.468] [bmv2] [D] [thread 2753] [34.0] [cxt 0] Extracting header 'ethernet'
[21:50:33.468] [bmv2] [D] [thread 2753] [34.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:33.469] [bmv2] [T] [thread 2753] [34.0] [cxt 0] Bytes parsed: 14
[21:50:33.469] [bmv2] [D] [thread 2753] [34.0] [cxt 0] Parser 'parser': end
[21:50:33.469] [bmv2] [D] [thread 2753] [34.0] [cxt 0] Pipeline 'ingress': start
[21:50:33.469] [bmv2] [T] [thread 2753] [34.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:33.470] [bmv2] [T] [thread 2753] [34.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:33.470] [bmv2] [T] [thread 2753] [34.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:33.470] [bmv2] [D] [thread 2753] [34.0] [cxt 0] Looking up key:

[21:50:33.470] [bmv2] [D] [thread 2753] [34.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:33.471] [bmv2] [D] [thread 2753] [34.0] [cxt 0] Action entry is basic191 - 
[21:50:33.471] [bmv2] [T] [thread 2753] [34.0] [cxt 0] Action basic191
[21:50:33.471] [bmv2] [T] [thread 2753] [34.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:33.471] [bmv2] [T] [thread 2753] [34.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:33.471] [bmv2] [T] [thread 2753] [34.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:33.471] [bmv2] [T] [thread 2753] [34.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:33.471] [bmv2] [T] [thread 2753] [34.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:33.471] [bmv2] [D] [thread 2753] [34.0] [cxt 0] Looking up key:

[21:50:33.471] [bmv2] [D] [thread 2753] [34.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:33.471] [bmv2] [D] [thread 2753] [34.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:33.472] [bmv2] [T] [thread 2753] [34.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:33.472] [bmv2] [T] [thread 2753] [34.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:33.472] [bmv2] [T] [thread 2753] [34.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:33.472] [bmv2] [T] [thread 2753] [34.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:33.472] [bmv2] [T] [thread 2753] [34.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:33.472] [bmv2] [T] [thread 2753] [34.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:33.472] [bmv2] [T] [thread 2753] [34.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:33.472] [bmv2] [T] [thread 2753] [34.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:33.472] [bmv2] [T] [thread 2753] [34.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:33.472] [bmv2] [T] [thread 2753] [34.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:33.473] [bmv2] [T] [thread 2753] [34.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:33.473] [bmv2] [D] [thread 2753] [34.0] [cxt 0] Pipeline 'ingress': end
[21:50:33.473] [bmv2] [D] [thread 2753] [34.0] [cxt 0] Egress port is 0
[21:50:33.474] [bmv2] [D] [thread 2754] [34.0] [cxt 0] Pipeline 'egress': start
[21:50:33.474] [bmv2] [D] [thread 2754] [34.0] [cxt 0] Pipeline 'egress': end
[21:50:33.474] [bmv2] [D] [thread 2754] [34.0] [cxt 0] Deparser 'deparser': start
[21:50:33.474] [bmv2] [T] [thread 2754] [34.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:33.474] [bmv2] [D] [thread 2754] [34.0] [cxt 0] Deparsing header 'ethernet'
[21:50:33.474] [bmv2] [D] [thread 2754] [34.0] [cxt 0] Deparsing header 'int_pai'
[21:50:33.475] [bmv2] [D] [thread 2754] [34.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:33.475] [bmv2] [D] [thread 2754] [34.0] [cxt 0] Deparser 'deparser': end
[21:50:33.475] [bmv2] [D] [thread 2758] [34.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:35.442] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Processing packet received on port 1
[21:50:35.442] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Parser 'parser': start
[21:50:35.443] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:35.443] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Extracting header 'ethernet'
[21:50:35.443] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Parser state 'start': key is 0800
[21:50:35.443] [bmv2] [T] [thread 2753] [35.0] [cxt 0] Bytes parsed: 14
[21:50:35.443] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[21:50:35.443] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Extracting header 'ipv4'
[21:50:35.443] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[21:50:35.443] [bmv2] [T] [thread 2753] [35.0] [cxt 0] Bytes parsed: 34
[21:50:35.443] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Parser 'parser': end
[21:50:35.443] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Pipeline 'ingress': start
[21:50:35.443] [bmv2] [T] [thread 2753] [35.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is true
[21:50:35.443] [bmv2] [T] [thread 2753] [35.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[21:50:35.443] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000202

[21:50:35.443] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 1
[21:50:35.443] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000200,2,

[21:50:35.443] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Action entry is MyIngress.ipv4_forward - 80000000200,2,
[21:50:35.443] [bmv2] [T] [thread 2753] [35.0] [cxt 0] Action MyIngress.ipv4_forward
[21:50:35.443] [bmv2] [T] [thread 2753] [35.0] [cxt 0] basic.p4(132) Primitive standard_metadata.egress_spec = port
[21:50:35.443] [bmv2] [T] [thread 2753] [35.0] [cxt 0] basic.p4(133) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[21:50:35.443] [bmv2] [T] [thread 2753] [35.0] [cxt 0] basic.p4(134) Primitive hdr.ethernet.dstAddr = dstAddr
[21:50:35.443] [bmv2] [T] [thread 2753] [35.0] [cxt 0] basic.p4(135) Primitive hdr.ipv4.ttl = hdr.ipv4.ttl - 1
[21:50:35.443] [bmv2] [T] [thread 2753] [35.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:35.444] [bmv2] [T] [thread 2753] [35.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:35.444] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Looking up key:

[21:50:35.444] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:35.444] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Action entry is basic191 - 
[21:50:35.444] [bmv2] [T] [thread 2753] [35.0] [cxt 0] Action basic191
[21:50:35.444] [bmv2] [T] [thread 2753] [35.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:35.444] [bmv2] [T] [thread 2753] [35.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:35.444] [bmv2] [T] [thread 2753] [35.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:35.444] [bmv2] [T] [thread 2753] [35.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:35.444] [bmv2] [T] [thread 2753] [35.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:35.444] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Looking up key:

[21:50:35.444] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:35.444] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:35.444] [bmv2] [T] [thread 2753] [35.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:35.444] [bmv2] [T] [thread 2753] [35.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:35.444] [bmv2] [T] [thread 2753] [35.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:35.444] [bmv2] [T] [thread 2753] [35.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:35.444] [bmv2] [T] [thread 2753] [35.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:35.444] [bmv2] [T] [thread 2753] [35.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:35.444] [bmv2] [T] [thread 2753] [35.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:35.444] [bmv2] [T] [thread 2753] [35.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:35.444] [bmv2] [T] [thread 2753] [35.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:35.444] [bmv2] [T] [thread 2753] [35.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:35.444] [bmv2] [T] [thread 2753] [35.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:35.444] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Pipeline 'ingress': end
[21:50:35.444] [bmv2] [D] [thread 2753] [35.0] [cxt 0] Egress port is 2
[21:50:35.444] [bmv2] [D] [thread 2756] [35.0] [cxt 0] Pipeline 'egress': start
[21:50:35.444] [bmv2] [D] [thread 2756] [35.0] [cxt 0] Pipeline 'egress': end
[21:50:35.444] [bmv2] [D] [thread 2756] [35.0] [cxt 0] Deparser 'deparser': start
[21:50:35.445] [bmv2] [D] [thread 2756] [35.0] [cxt 0] Updating checksum 'cksum'
[21:50:35.445] [bmv2] [D] [thread 2756] [35.0] [cxt 0] Deparsing header 'ethernet'
[21:50:35.445] [bmv2] [D] [thread 2756] [35.0] [cxt 0] Deparsing header 'int_pai'
[21:50:35.445] [bmv2] [D] [thread 2756] [35.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:35.445] [bmv2] [D] [thread 2756] [35.0] [cxt 0] Deparsing header 'ipv4'
[21:50:35.445] [bmv2] [D] [thread 2756] [35.0] [cxt 0] Deparser 'deparser': end
[21:50:35.445] [bmv2] [D] [thread 2758] [35.0] [cxt 0] Transmitting packet of size 82 out of port 2
[21:50:35.770] [bmv2] [D] [thread 2753] [36.0] [cxt 0] Processing packet received on port 1
[21:50:35.770] [bmv2] [D] [thread 2753] [36.0] [cxt 0] Parser 'parser': start
[21:50:35.770] [bmv2] [D] [thread 2753] [36.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:35.771] [bmv2] [D] [thread 2753] [36.0] [cxt 0] Extracting header 'ethernet'
[21:50:35.771] [bmv2] [D] [thread 2753] [36.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:35.771] [bmv2] [T] [thread 2753] [36.0] [cxt 0] Bytes parsed: 14
[21:50:35.771] [bmv2] [D] [thread 2753] [36.0] [cxt 0] Parser 'parser': end
[21:50:35.771] [bmv2] [D] [thread 2753] [36.0] [cxt 0] Pipeline 'ingress': start
[21:50:35.771] [bmv2] [T] [thread 2753] [36.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:35.772] [bmv2] [T] [thread 2753] [36.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:35.772] [bmv2] [T] [thread 2753] [36.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:35.772] [bmv2] [D] [thread 2753] [36.0] [cxt 0] Looking up key:

[21:50:35.772] [bmv2] [D] [thread 2753] [36.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:35.772] [bmv2] [D] [thread 2753] [36.0] [cxt 0] Action entry is basic191 - 
[21:50:35.772] [bmv2] [T] [thread 2753] [36.0] [cxt 0] Action basic191
[21:50:35.772] [bmv2] [T] [thread 2753] [36.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:35.772] [bmv2] [T] [thread 2753] [36.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:35.772] [bmv2] [T] [thread 2753] [36.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:35.773] [bmv2] [T] [thread 2753] [36.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:35.773] [bmv2] [T] [thread 2753] [36.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:35.773] [bmv2] [D] [thread 2753] [36.0] [cxt 0] Looking up key:

[21:50:35.773] [bmv2] [D] [thread 2753] [36.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:35.774] [bmv2] [D] [thread 2753] [36.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:35.774] [bmv2] [T] [thread 2753] [36.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:35.774] [bmv2] [T] [thread 2753] [36.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:35.774] [bmv2] [T] [thread 2753] [36.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:35.774] [bmv2] [T] [thread 2753] [36.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:35.774] [bmv2] [T] [thread 2753] [36.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:35.774] [bmv2] [T] [thread 2753] [36.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:35.775] [bmv2] [T] [thread 2753] [36.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:35.775] [bmv2] [T] [thread 2753] [36.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:35.775] [bmv2] [T] [thread 2753] [36.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:35.775] [bmv2] [T] [thread 2753] [36.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:35.775] [bmv2] [T] [thread 2753] [36.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:35.775] [bmv2] [D] [thread 2753] [36.0] [cxt 0] Pipeline 'ingress': end
[21:50:35.775] [bmv2] [D] [thread 2753] [36.0] [cxt 0] Egress port is 0
[21:50:35.776] [bmv2] [D] [thread 2753] [37.0] [cxt 0] Processing packet received on port 3
[21:50:35.776] [bmv2] [D] [thread 2753] [37.0] [cxt 0] Parser 'parser': start
[21:50:35.776] [bmv2] [D] [thread 2753] [37.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:35.776] [bmv2] [D] [thread 2753] [37.0] [cxt 0] Extracting header 'ethernet'
[21:50:35.776] [bmv2] [D] [thread 2753] [37.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:35.776] [bmv2] [T] [thread 2753] [37.0] [cxt 0] Bytes parsed: 14
[21:50:35.776] [bmv2] [D] [thread 2753] [37.0] [cxt 0] Parser 'parser': end
[21:50:35.776] [bmv2] [D] [thread 2753] [37.0] [cxt 0] Pipeline 'ingress': start
[21:50:35.777] [bmv2] [T] [thread 2753] [37.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:35.777] [bmv2] [T] [thread 2753] [37.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:35.777] [bmv2] [T] [thread 2753] [37.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:35.777] [bmv2] [D] [thread 2753] [37.0] [cxt 0] Looking up key:

[21:50:35.777] [bmv2] [D] [thread 2753] [37.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:35.777] [bmv2] [D] [thread 2753] [37.0] [cxt 0] Action entry is basic191 - 
[21:50:35.777] [bmv2] [T] [thread 2753] [37.0] [cxt 0] Action basic191
[21:50:35.777] [bmv2] [T] [thread 2753] [37.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:35.777] [bmv2] [T] [thread 2753] [37.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:35.777] [bmv2] [T] [thread 2753] [37.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:35.777] [bmv2] [T] [thread 2753] [37.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:35.777] [bmv2] [T] [thread 2753] [37.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:35.777] [bmv2] [D] [thread 2753] [37.0] [cxt 0] Looking up key:

[21:50:35.777] [bmv2] [D] [thread 2753] [37.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:35.777] [bmv2] [D] [thread 2753] [37.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:35.777] [bmv2] [T] [thread 2753] [37.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:35.777] [bmv2] [T] [thread 2753] [37.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:35.777] [bmv2] [T] [thread 2753] [37.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:35.777] [bmv2] [T] [thread 2753] [37.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:35.777] [bmv2] [T] [thread 2753] [37.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:35.777] [bmv2] [T] [thread 2753] [37.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:35.777] [bmv2] [T] [thread 2753] [37.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:35.777] [bmv2] [T] [thread 2753] [37.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:35.777] [bmv2] [T] [thread 2753] [37.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:35.777] [bmv2] [T] [thread 2753] [37.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:35.777] [bmv2] [T] [thread 2753] [37.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:35.777] [bmv2] [D] [thread 2753] [37.0] [cxt 0] Pipeline 'ingress': end
[21:50:35.777] [bmv2] [D] [thread 2753] [37.0] [cxt 0] Egress port is 0
[21:50:35.776] [bmv2] [D] [thread 2754] [36.0] [cxt 0] Pipeline 'egress': start
[21:50:35.778] [bmv2] [D] [thread 2754] [36.0] [cxt 0] Pipeline 'egress': end
[21:50:35.778] [bmv2] [D] [thread 2754] [36.0] [cxt 0] Deparser 'deparser': start
[21:50:35.778] [bmv2] [T] [thread 2754] [36.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:35.778] [bmv2] [D] [thread 2754] [36.0] [cxt 0] Deparsing header 'ethernet'
[21:50:35.778] [bmv2] [D] [thread 2754] [36.0] [cxt 0] Deparsing header 'int_pai'
[21:50:35.778] [bmv2] [D] [thread 2754] [36.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:35.778] [bmv2] [D] [thread 2754] [36.0] [cxt 0] Deparser 'deparser': end
[21:50:35.778] [bmv2] [D] [thread 2754] [37.0] [cxt 0] Pipeline 'egress': start
[21:50:35.778] [bmv2] [D] [thread 2754] [37.0] [cxt 0] Pipeline 'egress': end
[21:50:35.778] [bmv2] [D] [thread 2754] [37.0] [cxt 0] Deparser 'deparser': start
[21:50:35.778] [bmv2] [T] [thread 2754] [37.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:35.778] [bmv2] [D] [thread 2754] [37.0] [cxt 0] Deparsing header 'ethernet'
[21:50:35.778] [bmv2] [D] [thread 2754] [37.0] [cxt 0] Deparsing header 'int_pai'
[21:50:35.778] [bmv2] [D] [thread 2754] [37.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:35.778] [bmv2] [D] [thread 2754] [37.0] [cxt 0] Deparser 'deparser': end
[21:50:35.778] [bmv2] [D] [thread 2758] [36.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:35.778] [bmv2] [D] [thread 2758] [37.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:37.884] [bmv2] [D] [thread 2753] [38.0] [cxt 0] Processing packet received on port 2
[21:50:37.885] [bmv2] [D] [thread 2753] [38.0] [cxt 0] Parser 'parser': start
[21:50:37.885] [bmv2] [D] [thread 2753] [38.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:37.885] [bmv2] [D] [thread 2753] [38.0] [cxt 0] Extracting header 'ethernet'
[21:50:37.885] [bmv2] [D] [thread 2753] [38.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:37.886] [bmv2] [T] [thread 2753] [38.0] [cxt 0] Bytes parsed: 14
[21:50:37.886] [bmv2] [D] [thread 2753] [38.0] [cxt 0] Parser 'parser': end
[21:50:37.886] [bmv2] [D] [thread 2753] [38.0] [cxt 0] Pipeline 'ingress': start
[21:50:37.887] [bmv2] [T] [thread 2753] [38.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:37.887] [bmv2] [T] [thread 2753] [38.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:37.887] [bmv2] [T] [thread 2753] [38.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:37.887] [bmv2] [D] [thread 2753] [38.0] [cxt 0] Looking up key:

[21:50:37.887] [bmv2] [D] [thread 2753] [38.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:37.887] [bmv2] [D] [thread 2753] [38.0] [cxt 0] Action entry is basic191 - 
[21:50:37.887] [bmv2] [T] [thread 2753] [38.0] [cxt 0] Action basic191
[21:50:37.887] [bmv2] [T] [thread 2753] [38.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:37.887] [bmv2] [T] [thread 2753] [38.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:37.888] [bmv2] [T] [thread 2753] [38.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:37.888] [bmv2] [T] [thread 2753] [38.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:37.888] [bmv2] [T] [thread 2753] [38.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:37.888] [bmv2] [D] [thread 2753] [38.0] [cxt 0] Looking up key:

[21:50:37.888] [bmv2] [D] [thread 2753] [38.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:37.888] [bmv2] [D] [thread 2753] [38.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:37.888] [bmv2] [T] [thread 2753] [38.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:37.888] [bmv2] [T] [thread 2753] [38.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:37.888] [bmv2] [T] [thread 2753] [38.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:37.888] [bmv2] [T] [thread 2753] [38.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:37.888] [bmv2] [T] [thread 2753] [38.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:37.888] [bmv2] [T] [thread 2753] [38.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:37.888] [bmv2] [T] [thread 2753] [38.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:37.888] [bmv2] [T] [thread 2753] [38.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:37.889] [bmv2] [T] [thread 2753] [38.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:37.889] [bmv2] [T] [thread 2753] [38.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:37.889] [bmv2] [T] [thread 2753] [38.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:37.889] [bmv2] [D] [thread 2753] [38.0] [cxt 0] Pipeline 'ingress': end
[21:50:37.889] [bmv2] [D] [thread 2753] [38.0] [cxt 0] Egress port is 0
[21:50:37.889] [bmv2] [D] [thread 2754] [38.0] [cxt 0] Pipeline 'egress': start
[21:50:37.889] [bmv2] [D] [thread 2754] [38.0] [cxt 0] Pipeline 'egress': end
[21:50:37.889] [bmv2] [D] [thread 2754] [38.0] [cxt 0] Deparser 'deparser': start
[21:50:37.889] [bmv2] [T] [thread 2754] [38.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:37.890] [bmv2] [D] [thread 2754] [38.0] [cxt 0] Deparsing header 'ethernet'
[21:50:37.890] [bmv2] [D] [thread 2754] [38.0] [cxt 0] Deparsing header 'int_pai'
[21:50:37.890] [bmv2] [D] [thread 2754] [38.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:37.890] [bmv2] [D] [thread 2754] [38.0] [cxt 0] Deparser 'deparser': end
[21:50:37.890] [bmv2] [D] [thread 2758] [38.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:51:02.410] [bmv2] [D] [thread 2753] [39.0] [cxt 0] Processing packet received on port 2
[21:51:02.411] [bmv2] [D] [thread 2753] [39.0] [cxt 0] Parser 'parser': start
[21:51:02.411] [bmv2] [D] [thread 2753] [39.0] [cxt 0] Parser 'parser' entering state 'start'
[21:51:02.411] [bmv2] [D] [thread 2753] [39.0] [cxt 0] Extracting header 'ethernet'
[21:51:02.411] [bmv2] [D] [thread 2753] [39.0] [cxt 0] Parser state 'start': key is 86dd
[21:51:02.411] [bmv2] [T] [thread 2753] [39.0] [cxt 0] Bytes parsed: 14
[21:51:02.412] [bmv2] [D] [thread 2753] [39.0] [cxt 0] Parser 'parser': end
[21:51:02.412] [bmv2] [D] [thread 2753] [39.0] [cxt 0] Pipeline 'ingress': start
[21:51:02.412] [bmv2] [T] [thread 2753] [39.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:51:02.412] [bmv2] [T] [thread 2753] [39.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:51:02.413] [bmv2] [T] [thread 2753] [39.0] [cxt 0] Applying table 'tbl_basic191'
[21:51:02.413] [bmv2] [D] [thread 2753] [39.0] [cxt 0] Looking up key:

[21:51:02.413] [bmv2] [D] [thread 2753] [39.0] [cxt 0] Table 'tbl_basic191': miss
[21:51:02.414] [bmv2] [D] [thread 2753] [39.0] [cxt 0] Action entry is basic191 - 
[21:51:02.414] [bmv2] [T] [thread 2753] [39.0] [cxt 0] Action basic191
[21:51:02.414] [bmv2] [T] [thread 2753] [39.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:51:02.414] [bmv2] [T] [thread 2753] [39.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:51:02.414] [bmv2] [T] [thread 2753] [39.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:51:02.414] [bmv2] [T] [thread 2753] [39.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:51:02.414] [bmv2] [T] [thread 2753] [39.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:51:02.414] [bmv2] [D] [thread 2753] [39.0] [cxt 0] Looking up key:

[21:51:02.414] [bmv2] [D] [thread 2753] [39.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:51:02.415] [bmv2] [D] [thread 2753] [39.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:51:02.415] [bmv2] [T] [thread 2753] [39.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:51:02.415] [bmv2] [T] [thread 2753] [39.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:51:02.415] [bmv2] [T] [thread 2753] [39.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:51:02.415] [bmv2] [T] [thread 2753] [39.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:51:02.415] [bmv2] [T] [thread 2753] [39.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:51:02.415] [bmv2] [T] [thread 2753] [39.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:51:02.415] [bmv2] [T] [thread 2753] [39.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:51:02.416] [bmv2] [T] [thread 2753] [39.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:51:02.416] [bmv2] [T] [thread 2753] [39.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:51:02.416] [bmv2] [T] [thread 2753] [39.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:51:02.416] [bmv2] [T] [thread 2753] [39.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:51:02.416] [bmv2] [D] [thread 2753] [39.0] [cxt 0] Pipeline 'ingress': end
[21:51:02.416] [bmv2] [D] [thread 2753] [39.0] [cxt 0] Egress port is 0
[21:51:02.417] [bmv2] [D] [thread 2754] [39.0] [cxt 0] Pipeline 'egress': start
[21:51:02.417] [bmv2] [D] [thread 2754] [39.0] [cxt 0] Pipeline 'egress': end
[21:51:02.417] [bmv2] [D] [thread 2754] [39.0] [cxt 0] Deparser 'deparser': start
[21:51:02.417] [bmv2] [T] [thread 2754] [39.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:51:02.417] [bmv2] [D] [thread 2754] [39.0] [cxt 0] Deparsing header 'ethernet'
[21:51:02.417] [bmv2] [D] [thread 2754] [39.0] [cxt 0] Deparsing header 'int_pai'
[21:51:02.417] [bmv2] [D] [thread 2754] [39.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:51:02.417] [bmv2] [D] [thread 2754] [39.0] [cxt 0] Deparser 'deparser': end
[21:51:02.417] [bmv2] [D] [thread 2758] [39.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:51:04.442] [bmv2] [D] [thread 2753] [40.0] [cxt 0] Processing packet received on port 3
[21:51:04.443] [bmv2] [D] [thread 2753] [40.0] [cxt 0] Parser 'parser': start
[21:51:04.443] [bmv2] [D] [thread 2753] [40.0] [cxt 0] Parser 'parser' entering state 'start'
[21:51:04.443] [bmv2] [D] [thread 2753] [40.0] [cxt 0] Extracting header 'ethernet'
[21:51:04.443] [bmv2] [D] [thread 2753] [40.0] [cxt 0] Parser state 'start': key is 86dd
[21:51:04.444] [bmv2] [T] [thread 2753] [40.0] [cxt 0] Bytes parsed: 14
[21:51:04.444] [bmv2] [D] [thread 2753] [40.0] [cxt 0] Parser 'parser': end
[21:51:04.444] [bmv2] [D] [thread 2753] [40.0] [cxt 0] Pipeline 'ingress': start
[21:51:04.444] [bmv2] [T] [thread 2753] [40.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:51:04.444] [bmv2] [T] [thread 2753] [40.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:51:04.444] [bmv2] [T] [thread 2753] [40.0] [cxt 0] Applying table 'tbl_basic191'
[21:51:04.444] [bmv2] [D] [thread 2753] [40.0] [cxt 0] Looking up key:

[21:51:04.444] [bmv2] [D] [thread 2753] [40.0] [cxt 0] Table 'tbl_basic191': miss
[21:51:04.444] [bmv2] [D] [thread 2753] [40.0] [cxt 0] Action entry is basic191 - 
[21:51:04.444] [bmv2] [T] [thread 2753] [40.0] [cxt 0] Action basic191
[21:51:04.444] [bmv2] [T] [thread 2753] [40.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:51:04.445] [bmv2] [T] [thread 2753] [40.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:51:04.445] [bmv2] [T] [thread 2753] [40.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:51:04.445] [bmv2] [T] [thread 2753] [40.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:51:04.445] [bmv2] [T] [thread 2753] [40.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:51:04.445] [bmv2] [D] [thread 2753] [40.0] [cxt 0] Looking up key:

[21:51:04.445] [bmv2] [D] [thread 2753] [40.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:51:04.445] [bmv2] [D] [thread 2753] [40.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:51:04.445] [bmv2] [T] [thread 2753] [40.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:51:04.445] [bmv2] [T] [thread 2753] [40.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:51:04.445] [bmv2] [T] [thread 2753] [40.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:51:04.445] [bmv2] [T] [thread 2753] [40.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:51:04.445] [bmv2] [T] [thread 2753] [40.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:51:04.445] [bmv2] [T] [thread 2753] [40.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:51:04.445] [bmv2] [T] [thread 2753] [40.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:51:04.445] [bmv2] [T] [thread 2753] [40.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:51:04.445] [bmv2] [T] [thread 2753] [40.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:51:04.446] [bmv2] [T] [thread 2753] [40.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:51:04.446] [bmv2] [T] [thread 2753] [40.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:51:04.446] [bmv2] [D] [thread 2753] [40.0] [cxt 0] Pipeline 'ingress': end
[21:51:04.446] [bmv2] [D] [thread 2753] [40.0] [cxt 0] Egress port is 0
[21:51:04.446] [bmv2] [D] [thread 2754] [40.0] [cxt 0] Pipeline 'egress': start
[21:51:04.446] [bmv2] [D] [thread 2754] [40.0] [cxt 0] Pipeline 'egress': end
[21:51:04.446] [bmv2] [D] [thread 2754] [40.0] [cxt 0] Deparser 'deparser': start
[21:51:04.446] [bmv2] [T] [thread 2754] [40.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:51:04.446] [bmv2] [D] [thread 2754] [40.0] [cxt 0] Deparsing header 'ethernet'
[21:51:04.447] [bmv2] [D] [thread 2754] [40.0] [cxt 0] Deparsing header 'int_pai'
[21:51:04.447] [bmv2] [D] [thread 2754] [40.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:51:04.447] [bmv2] [D] [thread 2754] [40.0] [cxt 0] Deparser 'deparser': end
[21:51:04.447] [bmv2] [D] [thread 2758] [40.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:51:10.590] [bmv2] [D] [thread 2753] [41.0] [cxt 0] Processing packet received on port 3
[21:51:10.591] [bmv2] [D] [thread 2753] [41.0] [cxt 0] Parser 'parser': start
[21:51:10.591] [bmv2] [D] [thread 2753] [41.0] [cxt 0] Parser 'parser' entering state 'start'
[21:51:10.591] [bmv2] [D] [thread 2753] [41.0] [cxt 0] Extracting header 'ethernet'
[21:51:10.592] [bmv2] [D] [thread 2753] [41.0] [cxt 0] Parser state 'start': key is 86dd
[21:51:10.592] [bmv2] [T] [thread 2753] [41.0] [cxt 0] Bytes parsed: 14
[21:51:10.593] [bmv2] [D] [thread 2753] [41.0] [cxt 0] Parser 'parser': end
[21:51:10.593] [bmv2] [D] [thread 2753] [41.0] [cxt 0] Pipeline 'ingress': start
[21:51:10.593] [bmv2] [T] [thread 2753] [41.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:51:10.593] [bmv2] [T] [thread 2753] [41.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:51:10.593] [bmv2] [T] [thread 2753] [41.0] [cxt 0] Applying table 'tbl_basic191'
[21:51:10.593] [bmv2] [D] [thread 2753] [41.0] [cxt 0] Looking up key:

[21:51:10.593] [bmv2] [D] [thread 2753] [41.0] [cxt 0] Table 'tbl_basic191': miss
[21:51:10.594] [bmv2] [D] [thread 2753] [41.0] [cxt 0] Action entry is basic191 - 
[21:51:10.594] [bmv2] [T] [thread 2753] [41.0] [cxt 0] Action basic191
[21:51:10.594] [bmv2] [T] [thread 2753] [41.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:51:10.594] [bmv2] [T] [thread 2753] [41.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:51:10.594] [bmv2] [T] [thread 2753] [41.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:51:10.594] [bmv2] [T] [thread 2753] [41.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:51:10.594] [bmv2] [T] [thread 2753] [41.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:51:10.594] [bmv2] [D] [thread 2753] [41.0] [cxt 0] Looking up key:

[21:51:10.595] [bmv2] [D] [thread 2753] [41.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:51:10.595] [bmv2] [D] [thread 2753] [41.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:51:10.595] [bmv2] [T] [thread 2753] [41.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:51:10.595] [bmv2] [T] [thread 2753] [41.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:51:10.595] [bmv2] [T] [thread 2753] [41.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:51:10.596] [bmv2] [T] [thread 2753] [41.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:51:10.596] [bmv2] [T] [thread 2753] [41.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:51:10.596] [bmv2] [T] [thread 2753] [41.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:51:10.596] [bmv2] [T] [thread 2753] [41.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:51:10.596] [bmv2] [T] [thread 2753] [41.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:51:10.597] [bmv2] [T] [thread 2753] [41.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:51:10.597] [bmv2] [T] [thread 2753] [41.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:51:10.597] [bmv2] [T] [thread 2753] [41.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:51:10.597] [bmv2] [D] [thread 2753] [41.0] [cxt 0] Pipeline 'ingress': end
[21:51:10.597] [bmv2] [D] [thread 2753] [41.0] [cxt 0] Egress port is 0
[21:51:10.597] [bmv2] [D] [thread 2754] [41.0] [cxt 0] Pipeline 'egress': start
[21:51:10.597] [bmv2] [D] [thread 2754] [41.0] [cxt 0] Pipeline 'egress': end
[21:51:10.597] [bmv2] [D] [thread 2754] [41.0] [cxt 0] Deparser 'deparser': start
[21:51:10.598] [bmv2] [T] [thread 2754] [41.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:51:10.598] [bmv2] [D] [thread 2754] [41.0] [cxt 0] Deparsing header 'ethernet'
[21:51:10.598] [bmv2] [D] [thread 2754] [41.0] [cxt 0] Deparsing header 'int_pai'
[21:51:10.598] [bmv2] [D] [thread 2754] [41.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:51:10.598] [bmv2] [D] [thread 2754] [41.0] [cxt 0] Deparser 'deparser': end
[21:51:10.598] [bmv2] [D] [thread 2758] [41.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:51:12.638] [bmv2] [D] [thread 2753] [42.0] [cxt 0] Processing packet received on port 1
[21:51:12.638] [bmv2] [D] [thread 2753] [42.0] [cxt 0] Parser 'parser': start
[21:51:12.639] [bmv2] [D] [thread 2753] [42.0] [cxt 0] Parser 'parser' entering state 'start'
[21:51:12.639] [bmv2] [D] [thread 2753] [42.0] [cxt 0] Extracting header 'ethernet'
[21:51:12.639] [bmv2] [D] [thread 2753] [42.0] [cxt 0] Parser state 'start': key is 86dd
[21:51:12.639] [bmv2] [T] [thread 2753] [42.0] [cxt 0] Bytes parsed: 14
[21:51:12.639] [bmv2] [D] [thread 2753] [42.0] [cxt 0] Parser 'parser': end
[21:51:12.640] [bmv2] [D] [thread 2753] [42.0] [cxt 0] Pipeline 'ingress': start
[21:51:12.640] [bmv2] [T] [thread 2753] [42.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:51:12.640] [bmv2] [T] [thread 2753] [42.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:51:12.640] [bmv2] [T] [thread 2753] [42.0] [cxt 0] Applying table 'tbl_basic191'
[21:51:12.640] [bmv2] [D] [thread 2753] [42.0] [cxt 0] Looking up key:

[21:51:12.640] [bmv2] [D] [thread 2753] [42.0] [cxt 0] Table 'tbl_basic191': miss
[21:51:12.640] [bmv2] [D] [thread 2753] [42.0] [cxt 0] Action entry is basic191 - 
[21:51:12.640] [bmv2] [T] [thread 2753] [42.0] [cxt 0] Action basic191
[21:51:12.640] [bmv2] [T] [thread 2753] [42.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:51:12.641] [bmv2] [T] [thread 2753] [42.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:51:12.641] [bmv2] [T] [thread 2753] [42.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:51:12.642] [bmv2] [T] [thread 2753] [42.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:51:12.642] [bmv2] [T] [thread 2753] [42.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:51:12.642] [bmv2] [D] [thread 2753] [42.0] [cxt 0] Looking up key:

[21:51:12.642] [bmv2] [D] [thread 2753] [42.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:51:12.642] [bmv2] [D] [thread 2753] [42.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:51:12.642] [bmv2] [T] [thread 2753] [42.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:51:12.642] [bmv2] [T] [thread 2753] [42.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:51:12.642] [bmv2] [T] [thread 2753] [42.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:51:12.643] [bmv2] [T] [thread 2753] [42.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:51:12.643] [bmv2] [T] [thread 2753] [42.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:51:12.643] [bmv2] [T] [thread 2753] [42.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:51:12.643] [bmv2] [T] [thread 2753] [42.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:51:12.643] [bmv2] [T] [thread 2753] [42.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:51:12.643] [bmv2] [T] [thread 2753] [42.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:51:12.643] [bmv2] [T] [thread 2753] [42.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:51:12.643] [bmv2] [T] [thread 2753] [42.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:51:12.643] [bmv2] [D] [thread 2753] [42.0] [cxt 0] Pipeline 'ingress': end
[21:51:12.643] [bmv2] [D] [thread 2753] [42.0] [cxt 0] Egress port is 0
[21:51:12.643] [bmv2] [D] [thread 2753] [43.0] [cxt 0] Processing packet received on port 2
[21:51:12.643] [bmv2] [D] [thread 2753] [43.0] [cxt 0] Parser 'parser': start
[21:51:12.643] [bmv2] [D] [thread 2754] [42.0] [cxt 0] Pipeline 'egress': start
[21:51:12.644] [bmv2] [D] [thread 2754] [42.0] [cxt 0] Pipeline 'egress': end
[21:51:12.644] [bmv2] [D] [thread 2754] [42.0] [cxt 0] Deparser 'deparser': start
[21:51:12.644] [bmv2] [T] [thread 2754] [42.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:51:12.644] [bmv2] [D] [thread 2754] [42.0] [cxt 0] Deparsing header 'ethernet'
[21:51:12.644] [bmv2] [D] [thread 2754] [42.0] [cxt 0] Deparsing header 'int_pai'
[21:51:12.644] [bmv2] [D] [thread 2754] [42.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:51:12.644] [bmv2] [D] [thread 2754] [42.0] [cxt 0] Deparser 'deparser': end
[21:51:12.643] [bmv2] [D] [thread 2753] [43.0] [cxt 0] Parser 'parser' entering state 'start'
[21:51:12.644] [bmv2] [D] [thread 2753] [43.0] [cxt 0] Extracting header 'ethernet'
[21:51:12.644] [bmv2] [D] [thread 2758] [42.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:51:12.644] [bmv2] [D] [thread 2753] [43.0] [cxt 0] Parser state 'start': key is 86dd
[21:51:12.644] [bmv2] [T] [thread 2753] [43.0] [cxt 0] Bytes parsed: 14
[21:51:12.645] [bmv2] [D] [thread 2753] [43.0] [cxt 0] Parser 'parser': end
[21:51:12.645] [bmv2] [D] [thread 2753] [43.0] [cxt 0] Pipeline 'ingress': start
[21:51:12.645] [bmv2] [T] [thread 2753] [43.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:51:12.645] [bmv2] [T] [thread 2753] [43.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:51:12.645] [bmv2] [T] [thread 2753] [43.0] [cxt 0] Applying table 'tbl_basic191'
[21:51:12.645] [bmv2] [D] [thread 2753] [43.0] [cxt 0] Looking up key:

[21:51:12.645] [bmv2] [D] [thread 2753] [43.0] [cxt 0] Table 'tbl_basic191': miss
[21:51:12.645] [bmv2] [D] [thread 2753] [43.0] [cxt 0] Action entry is basic191 - 
[21:51:12.645] [bmv2] [T] [thread 2753] [43.0] [cxt 0] Action basic191
[21:51:12.645] [bmv2] [T] [thread 2753] [43.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:51:12.645] [bmv2] [T] [thread 2753] [43.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:51:12.645] [bmv2] [T] [thread 2753] [43.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:51:12.645] [bmv2] [T] [thread 2753] [43.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:51:12.645] [bmv2] [T] [thread 2753] [43.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:51:12.645] [bmv2] [D] [thread 2753] [43.0] [cxt 0] Looking up key:

[21:51:12.645] [bmv2] [D] [thread 2753] [43.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:51:12.646] [bmv2] [D] [thread 2753] [43.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:51:12.646] [bmv2] [T] [thread 2753] [43.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:51:12.646] [bmv2] [T] [thread 2753] [43.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:51:12.646] [bmv2] [T] [thread 2753] [43.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:51:12.646] [bmv2] [T] [thread 2753] [43.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:51:12.646] [bmv2] [T] [thread 2753] [43.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:51:12.646] [bmv2] [T] [thread 2753] [43.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:51:12.646] [bmv2] [T] [thread 2753] [43.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:51:12.646] [bmv2] [T] [thread 2753] [43.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:51:12.646] [bmv2] [T] [thread 2753] [43.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:51:12.646] [bmv2] [T] [thread 2753] [43.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:51:12.646] [bmv2] [T] [thread 2753] [43.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:51:12.646] [bmv2] [D] [thread 2753] [43.0] [cxt 0] Pipeline 'ingress': end
[21:51:12.646] [bmv2] [D] [thread 2753] [43.0] [cxt 0] Egress port is 0
[21:51:12.646] [bmv2] [D] [thread 2754] [43.0] [cxt 0] Pipeline 'egress': start
[21:51:12.646] [bmv2] [D] [thread 2754] [43.0] [cxt 0] Pipeline 'egress': end
[21:51:12.646] [bmv2] [D] [thread 2754] [43.0] [cxt 0] Deparser 'deparser': start
[21:51:12.647] [bmv2] [T] [thread 2754] [43.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:51:12.647] [bmv2] [D] [thread 2754] [43.0] [cxt 0] Deparsing header 'ethernet'
[21:51:12.647] [bmv2] [D] [thread 2754] [43.0] [cxt 0] Deparsing header 'int_pai'
[21:51:12.647] [bmv2] [D] [thread 2754] [43.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:51:12.647] [bmv2] [D] [thread 2754] [43.0] [cxt 0] Deparser 'deparser': end
[21:51:12.647] [bmv2] [D] [thread 2758] [43.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:52:01.788] [bmv2] [D] [thread 2753] [44.0] [cxt 0] Processing packet received on port 2
[21:52:01.788] [bmv2] [D] [thread 2753] [44.0] [cxt 0] Parser 'parser': start
[21:52:01.788] [bmv2] [D] [thread 2753] [44.0] [cxt 0] Parser 'parser' entering state 'start'
[21:52:01.788] [bmv2] [D] [thread 2753] [44.0] [cxt 0] Extracting header 'ethernet'
[21:52:01.788] [bmv2] [D] [thread 2753] [44.0] [cxt 0] Parser state 'start': key is 86dd
[21:52:01.788] [bmv2] [T] [thread 2753] [44.0] [cxt 0] Bytes parsed: 14
[21:52:01.788] [bmv2] [D] [thread 2753] [44.0] [cxt 0] Parser 'parser': end
[21:52:01.789] [bmv2] [D] [thread 2753] [44.0] [cxt 0] Pipeline 'ingress': start
[21:52:01.789] [bmv2] [T] [thread 2753] [44.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:52:01.789] [bmv2] [T] [thread 2753] [44.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:52:01.789] [bmv2] [T] [thread 2753] [44.0] [cxt 0] Applying table 'tbl_basic191'
[21:52:01.789] [bmv2] [D] [thread 2753] [44.0] [cxt 0] Looking up key:

[21:52:01.789] [bmv2] [D] [thread 2753] [44.0] [cxt 0] Table 'tbl_basic191': miss
[21:52:01.789] [bmv2] [D] [thread 2753] [44.0] [cxt 0] Action entry is basic191 - 
[21:52:01.789] [bmv2] [T] [thread 2753] [44.0] [cxt 0] Action basic191
[21:52:01.789] [bmv2] [T] [thread 2753] [44.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:52:01.789] [bmv2] [T] [thread 2753] [44.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:52:01.789] [bmv2] [T] [thread 2753] [44.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:52:01.789] [bmv2] [T] [thread 2753] [44.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:52:01.789] [bmv2] [T] [thread 2753] [44.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:52:01.789] [bmv2] [D] [thread 2753] [44.0] [cxt 0] Looking up key:

[21:52:01.789] [bmv2] [D] [thread 2753] [44.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:52:01.789] [bmv2] [D] [thread 2753] [44.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:52:01.790] [bmv2] [T] [thread 2753] [44.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:52:01.790] [bmv2] [T] [thread 2753] [44.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:52:01.790] [bmv2] [T] [thread 2753] [44.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:52:01.790] [bmv2] [T] [thread 2753] [44.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:52:01.790] [bmv2] [T] [thread 2753] [44.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:52:01.790] [bmv2] [T] [thread 2753] [44.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:52:01.790] [bmv2] [T] [thread 2753] [44.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:52:01.790] [bmv2] [T] [thread 2753] [44.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:52:01.790] [bmv2] [T] [thread 2753] [44.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:52:01.790] [bmv2] [T] [thread 2753] [44.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:52:01.790] [bmv2] [T] [thread 2753] [44.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:52:01.790] [bmv2] [D] [thread 2753] [44.0] [cxt 0] Pipeline 'ingress': end
[21:52:01.790] [bmv2] [D] [thread 2753] [44.0] [cxt 0] Egress port is 0
[21:52:01.790] [bmv2] [D] [thread 2754] [44.0] [cxt 0] Pipeline 'egress': start
[21:52:01.790] [bmv2] [D] [thread 2754] [44.0] [cxt 0] Pipeline 'egress': end
[21:52:01.790] [bmv2] [D] [thread 2754] [44.0] [cxt 0] Deparser 'deparser': start
[21:52:01.791] [bmv2] [T] [thread 2754] [44.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:52:01.791] [bmv2] [D] [thread 2754] [44.0] [cxt 0] Deparsing header 'ethernet'
[21:52:01.791] [bmv2] [D] [thread 2754] [44.0] [cxt 0] Deparsing header 'int_pai'
[21:52:01.791] [bmv2] [D] [thread 2754] [44.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:52:01.791] [bmv2] [D] [thread 2754] [44.0] [cxt 0] Deparser 'deparser': end
[21:52:01.791] [bmv2] [D] [thread 2758] [44.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:52:05.882] [bmv2] [D] [thread 2753] [45.0] [cxt 0] Processing packet received on port 3
[21:52:05.882] [bmv2] [D] [thread 2753] [45.0] [cxt 0] Parser 'parser': start
[21:52:05.883] [bmv2] [D] [thread 2753] [45.0] [cxt 0] Parser 'parser' entering state 'start'
[21:52:05.883] [bmv2] [D] [thread 2753] [45.0] [cxt 0] Extracting header 'ethernet'
[21:52:05.883] [bmv2] [D] [thread 2753] [45.0] [cxt 0] Parser state 'start': key is 86dd
[21:52:05.883] [bmv2] [T] [thread 2753] [45.0] [cxt 0] Bytes parsed: 14
[21:52:05.884] [bmv2] [D] [thread 2753] [45.0] [cxt 0] Parser 'parser': end
[21:52:05.884] [bmv2] [D] [thread 2753] [45.0] [cxt 0] Pipeline 'ingress': start
[21:52:05.884] [bmv2] [T] [thread 2753] [45.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:52:05.884] [bmv2] [T] [thread 2753] [45.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:52:05.884] [bmv2] [T] [thread 2753] [45.0] [cxt 0] Applying table 'tbl_basic191'
[21:52:05.884] [bmv2] [D] [thread 2753] [45.0] [cxt 0] Looking up key:

[21:52:05.885] [bmv2] [D] [thread 2753] [45.0] [cxt 0] Table 'tbl_basic191': miss
[21:52:05.885] [bmv2] [D] [thread 2753] [45.0] [cxt 0] Action entry is basic191 - 
[21:52:05.885] [bmv2] [T] [thread 2753] [45.0] [cxt 0] Action basic191
[21:52:05.885] [bmv2] [T] [thread 2753] [45.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:52:05.885] [bmv2] [T] [thread 2753] [45.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:52:05.885] [bmv2] [T] [thread 2753] [45.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:52:05.885] [bmv2] [T] [thread 2753] [45.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:52:05.885] [bmv2] [T] [thread 2753] [45.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:52:05.885] [bmv2] [D] [thread 2753] [45.0] [cxt 0] Looking up key:

[21:52:05.886] [bmv2] [D] [thread 2753] [45.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:52:05.886] [bmv2] [D] [thread 2753] [45.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:52:05.886] [bmv2] [T] [thread 2753] [45.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:52:05.886] [bmv2] [T] [thread 2753] [45.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:52:05.886] [bmv2] [T] [thread 2753] [45.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:52:05.887] [bmv2] [T] [thread 2753] [45.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:52:05.887] [bmv2] [T] [thread 2753] [45.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:52:05.887] [bmv2] [T] [thread 2753] [45.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:52:05.887] [bmv2] [T] [thread 2753] [45.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:52:05.887] [bmv2] [T] [thread 2753] [45.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:52:05.887] [bmv2] [T] [thread 2753] [45.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:52:05.887] [bmv2] [T] [thread 2753] [45.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:52:05.887] [bmv2] [T] [thread 2753] [45.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:52:05.887] [bmv2] [D] [thread 2753] [45.0] [cxt 0] Pipeline 'ingress': end
[21:52:05.887] [bmv2] [D] [thread 2753] [45.0] [cxt 0] Egress port is 0
[21:52:05.887] [bmv2] [D] [thread 2754] [45.0] [cxt 0] Pipeline 'egress': start
[21:52:05.887] [bmv2] [D] [thread 2754] [45.0] [cxt 0] Pipeline 'egress': end
[21:52:05.887] [bmv2] [D] [thread 2754] [45.0] [cxt 0] Deparser 'deparser': start
[21:52:05.888] [bmv2] [T] [thread 2754] [45.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:52:05.888] [bmv2] [D] [thread 2754] [45.0] [cxt 0] Deparsing header 'ethernet'
[21:52:05.888] [bmv2] [D] [thread 2754] [45.0] [cxt 0] Deparsing header 'int_pai'
[21:52:05.888] [bmv2] [D] [thread 2754] [45.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:52:05.888] [bmv2] [D] [thread 2754] [45.0] [cxt 0] Deparser 'deparser': end
[21:52:05.888] [bmv2] [D] [thread 2758] [45.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:52:20.218] [bmv2] [D] [thread 2753] [46.0] [cxt 0] Processing packet received on port 3
[21:52:20.218] [bmv2] [D] [thread 2753] [46.0] [cxt 0] Parser 'parser': start
[21:52:20.219] [bmv2] [D] [thread 2753] [46.0] [cxt 0] Parser 'parser' entering state 'start'
[21:52:20.219] [bmv2] [D] [thread 2753] [46.0] [cxt 0] Extracting header 'ethernet'
[21:52:20.220] [bmv2] [D] [thread 2753] [46.0] [cxt 0] Parser state 'start': key is 86dd
[21:52:20.220] [bmv2] [T] [thread 2753] [46.0] [cxt 0] Bytes parsed: 14
[21:52:20.220] [bmv2] [D] [thread 2753] [46.0] [cxt 0] Parser 'parser': end
[21:52:20.221] [bmv2] [D] [thread 2753] [46.0] [cxt 0] Pipeline 'ingress': start
[21:52:20.221] [bmv2] [T] [thread 2753] [46.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:52:20.221] [bmv2] [T] [thread 2753] [46.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:52:20.221] [bmv2] [T] [thread 2753] [46.0] [cxt 0] Applying table 'tbl_basic191'
[21:52:20.222] [bmv2] [D] [thread 2753] [46.0] [cxt 0] Looking up key:

[21:52:20.222] [bmv2] [D] [thread 2753] [46.0] [cxt 0] Table 'tbl_basic191': miss
[21:52:20.222] [bmv2] [D] [thread 2753] [46.0] [cxt 0] Action entry is basic191 - 
[21:52:20.222] [bmv2] [T] [thread 2753] [46.0] [cxt 0] Action basic191
[21:52:20.222] [bmv2] [T] [thread 2753] [46.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:52:20.222] [bmv2] [T] [thread 2753] [46.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:52:20.222] [bmv2] [T] [thread 2753] [46.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:52:20.222] [bmv2] [T] [thread 2753] [46.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:52:20.222] [bmv2] [T] [thread 2753] [46.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:52:20.222] [bmv2] [D] [thread 2753] [46.0] [cxt 0] Looking up key:

[21:52:20.222] [bmv2] [D] [thread 2753] [46.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:52:20.222] [bmv2] [D] [thread 2753] [46.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:52:20.223] [bmv2] [T] [thread 2753] [46.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:52:20.223] [bmv2] [T] [thread 2753] [46.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:52:20.223] [bmv2] [T] [thread 2753] [46.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:52:20.223] [bmv2] [T] [thread 2753] [46.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:52:20.223] [bmv2] [T] [thread 2753] [46.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:52:20.223] [bmv2] [T] [thread 2753] [46.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:52:20.223] [bmv2] [T] [thread 2753] [46.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:52:20.223] [bmv2] [T] [thread 2753] [46.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:52:20.223] [bmv2] [T] [thread 2753] [46.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:52:20.223] [bmv2] [T] [thread 2753] [46.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:52:20.223] [bmv2] [T] [thread 2753] [46.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:52:20.223] [bmv2] [D] [thread 2753] [46.0] [cxt 0] Pipeline 'ingress': end
[21:52:20.223] [bmv2] [D] [thread 2753] [46.0] [cxt 0] Egress port is 0
[21:52:20.223] [bmv2] [D] [thread 2754] [46.0] [cxt 0] Pipeline 'egress': start
[21:52:20.224] [bmv2] [D] [thread 2754] [46.0] [cxt 0] Pipeline 'egress': end
[21:52:20.224] [bmv2] [D] [thread 2754] [46.0] [cxt 0] Deparser 'deparser': start
[21:52:20.224] [bmv2] [T] [thread 2754] [46.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:52:20.224] [bmv2] [D] [thread 2754] [46.0] [cxt 0] Deparsing header 'ethernet'
[21:52:20.224] [bmv2] [D] [thread 2754] [46.0] [cxt 0] Deparsing header 'int_pai'
[21:52:20.224] [bmv2] [D] [thread 2754] [46.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:52:20.224] [bmv2] [D] [thread 2754] [46.0] [cxt 0] Deparser 'deparser': end
[21:52:20.224] [bmv2] [D] [thread 2758] [46.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:52:22.266] [bmv2] [D] [thread 2753] [47.0] [cxt 0] Processing packet received on port 2
[21:52:22.267] [bmv2] [D] [thread 2753] [47.0] [cxt 0] Parser 'parser': start
[21:52:22.267] [bmv2] [D] [thread 2753] [47.0] [cxt 0] Parser 'parser' entering state 'start'
[21:52:22.267] [bmv2] [D] [thread 2753] [47.0] [cxt 0] Extracting header 'ethernet'
[21:52:22.268] [bmv2] [D] [thread 2753] [47.0] [cxt 0] Parser state 'start': key is 86dd
[21:52:22.268] [bmv2] [T] [thread 2753] [47.0] [cxt 0] Bytes parsed: 14
[21:52:22.268] [bmv2] [D] [thread 2753] [47.0] [cxt 0] Parser 'parser': end
[21:52:22.268] [bmv2] [D] [thread 2753] [47.0] [cxt 0] Pipeline 'ingress': start
[21:52:22.268] [bmv2] [T] [thread 2753] [47.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:52:22.268] [bmv2] [T] [thread 2753] [47.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:52:22.268] [bmv2] [T] [thread 2753] [47.0] [cxt 0] Applying table 'tbl_basic191'
[21:52:22.268] [bmv2] [D] [thread 2753] [47.0] [cxt 0] Looking up key:

[21:52:22.269] [bmv2] [D] [thread 2753] [47.0] [cxt 0] Table 'tbl_basic191': miss
[21:52:22.269] [bmv2] [D] [thread 2753] [47.0] [cxt 0] Action entry is basic191 - 
[21:52:22.269] [bmv2] [T] [thread 2753] [47.0] [cxt 0] Action basic191
[21:52:22.269] [bmv2] [T] [thread 2753] [47.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:52:22.269] [bmv2] [T] [thread 2753] [47.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:52:22.269] [bmv2] [T] [thread 2753] [47.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:52:22.269] [bmv2] [T] [thread 2753] [47.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:52:22.269] [bmv2] [T] [thread 2753] [47.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:52:22.269] [bmv2] [D] [thread 2753] [47.0] [cxt 0] Looking up key:

[21:52:22.269] [bmv2] [D] [thread 2753] [47.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:52:22.269] [bmv2] [D] [thread 2753] [47.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:52:22.269] [bmv2] [T] [thread 2753] [47.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:52:22.269] [bmv2] [T] [thread 2753] [47.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:52:22.269] [bmv2] [T] [thread 2753] [47.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:52:22.269] [bmv2] [T] [thread 2753] [47.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:52:22.269] [bmv2] [T] [thread 2753] [47.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:52:22.269] [bmv2] [T] [thread 2753] [47.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:52:22.269] [bmv2] [T] [thread 2753] [47.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:52:22.270] [bmv2] [T] [thread 2753] [47.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:52:22.270] [bmv2] [T] [thread 2753] [47.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:52:22.270] [bmv2] [T] [thread 2753] [47.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:52:22.270] [bmv2] [T] [thread 2753] [47.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:52:22.270] [bmv2] [D] [thread 2753] [47.0] [cxt 0] Pipeline 'ingress': end
[21:52:22.270] [bmv2] [D] [thread 2753] [47.0] [cxt 0] Egress port is 0
[21:52:22.270] [bmv2] [D] [thread 2754] [47.0] [cxt 0] Pipeline 'egress': start
[21:52:22.270] [bmv2] [D] [thread 2754] [47.0] [cxt 0] Pipeline 'egress': end
[21:52:22.270] [bmv2] [D] [thread 2754] [47.0] [cxt 0] Deparser 'deparser': start
[21:52:22.270] [bmv2] [T] [thread 2754] [47.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:52:22.270] [bmv2] [D] [thread 2754] [47.0] [cxt 0] Deparsing header 'ethernet'
[21:52:22.270] [bmv2] [D] [thread 2754] [47.0] [cxt 0] Deparsing header 'int_pai'
[21:52:22.270] [bmv2] [D] [thread 2754] [47.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:52:22.270] [bmv2] [D] [thread 2754] [47.0] [cxt 0] Deparser 'deparser': end
[21:52:22.270] [bmv2] [D] [thread 2758] [47.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:52:28.410] [bmv2] [D] [thread 2753] [48.0] [cxt 0] Processing packet received on port 1
[21:52:28.410] [bmv2] [D] [thread 2753] [48.0] [cxt 0] Parser 'parser': start
[21:52:28.411] [bmv2] [D] [thread 2753] [48.0] [cxt 0] Parser 'parser' entering state 'start'
[21:52:28.411] [bmv2] [D] [thread 2753] [48.0] [cxt 0] Extracting header 'ethernet'
[21:52:28.412] [bmv2] [D] [thread 2753] [48.0] [cxt 0] Parser state 'start': key is 86dd
[21:52:28.412] [bmv2] [T] [thread 2753] [48.0] [cxt 0] Bytes parsed: 14
[21:52:28.413] [bmv2] [D] [thread 2753] [48.0] [cxt 0] Parser 'parser': end
[21:52:28.413] [bmv2] [D] [thread 2753] [48.0] [cxt 0] Pipeline 'ingress': start
[21:52:28.413] [bmv2] [T] [thread 2753] [48.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:52:28.414] [bmv2] [T] [thread 2753] [48.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:52:28.414] [bmv2] [T] [thread 2753] [48.0] [cxt 0] Applying table 'tbl_basic191'
[21:52:28.414] [bmv2] [D] [thread 2753] [48.0] [cxt 0] Looking up key:

[21:52:28.415] [bmv2] [D] [thread 2753] [48.0] [cxt 0] Table 'tbl_basic191': miss
[21:52:28.415] [bmv2] [D] [thread 2753] [48.0] [cxt 0] Action entry is basic191 - 
[21:52:28.415] [bmv2] [T] [thread 2753] [48.0] [cxt 0] Action basic191
[21:52:28.415] [bmv2] [T] [thread 2753] [48.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:52:28.415] [bmv2] [T] [thread 2753] [48.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:52:28.415] [bmv2] [T] [thread 2753] [48.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:52:28.415] [bmv2] [T] [thread 2753] [48.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:52:28.415] [bmv2] [T] [thread 2753] [48.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:52:28.415] [bmv2] [D] [thread 2753] [48.0] [cxt 0] Looking up key:

[21:52:28.415] [bmv2] [D] [thread 2753] [48.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:52:28.415] [bmv2] [D] [thread 2753] [48.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:52:28.416] [bmv2] [T] [thread 2753] [48.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:52:28.416] [bmv2] [T] [thread 2753] [48.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:52:28.416] [bmv2] [T] [thread 2753] [48.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:52:28.416] [bmv2] [T] [thread 2753] [48.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:52:28.416] [bmv2] [T] [thread 2753] [48.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:52:28.416] [bmv2] [T] [thread 2753] [48.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:52:28.416] [bmv2] [T] [thread 2753] [48.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:52:28.416] [bmv2] [T] [thread 2753] [48.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:52:28.416] [bmv2] [T] [thread 2753] [48.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:52:28.416] [bmv2] [T] [thread 2753] [48.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:52:28.416] [bmv2] [T] [thread 2753] [48.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:52:28.416] [bmv2] [D] [thread 2753] [48.0] [cxt 0] Pipeline 'ingress': end
[21:52:28.416] [bmv2] [D] [thread 2753] [48.0] [cxt 0] Egress port is 0
[21:52:28.416] [bmv2] [D] [thread 2754] [48.0] [cxt 0] Pipeline 'egress': start
[21:52:28.417] [bmv2] [D] [thread 2754] [48.0] [cxt 0] Pipeline 'egress': end
[21:52:28.417] [bmv2] [D] [thread 2754] [48.0] [cxt 0] Deparser 'deparser': start
[21:52:28.417] [bmv2] [T] [thread 2754] [48.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:52:28.417] [bmv2] [D] [thread 2754] [48.0] [cxt 0] Deparsing header 'ethernet'
[21:52:28.417] [bmv2] [D] [thread 2754] [48.0] [cxt 0] Deparsing header 'int_pai'
[21:52:28.417] [bmv2] [D] [thread 2754] [48.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:52:28.417] [bmv2] [D] [thread 2754] [48.0] [cxt 0] Deparser 'deparser': end
[21:52:28.417] [bmv2] [D] [thread 2758] [48.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:54:00.571] [bmv2] [D] [thread 2753] [49.0] [cxt 0] Processing packet received on port 2
[21:54:00.571] [bmv2] [D] [thread 2753] [49.0] [cxt 0] Parser 'parser': start
[21:54:00.571] [bmv2] [D] [thread 2753] [49.0] [cxt 0] Parser 'parser' entering state 'start'
[21:54:00.572] [bmv2] [D] [thread 2753] [49.0] [cxt 0] Extracting header 'ethernet'
[21:54:00.573] [bmv2] [D] [thread 2753] [49.0] [cxt 0] Parser state 'start': key is 86dd
[21:54:00.573] [bmv2] [T] [thread 2753] [49.0] [cxt 0] Bytes parsed: 14
[21:54:00.573] [bmv2] [D] [thread 2753] [49.0] [cxt 0] Parser 'parser': end
[21:54:00.573] [bmv2] [D] [thread 2753] [49.0] [cxt 0] Pipeline 'ingress': start
[21:54:00.574] [bmv2] [T] [thread 2753] [49.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:54:00.574] [bmv2] [T] [thread 2753] [49.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:54:00.574] [bmv2] [T] [thread 2753] [49.0] [cxt 0] Applying table 'tbl_basic191'
[21:54:00.575] [bmv2] [D] [thread 2753] [49.0] [cxt 0] Looking up key:

[21:54:00.575] [bmv2] [D] [thread 2753] [49.0] [cxt 0] Table 'tbl_basic191': miss
[21:54:00.575] [bmv2] [D] [thread 2753] [49.0] [cxt 0] Action entry is basic191 - 
[21:54:00.575] [bmv2] [T] [thread 2753] [49.0] [cxt 0] Action basic191
[21:54:00.575] [bmv2] [T] [thread 2753] [49.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:54:00.575] [bmv2] [T] [thread 2753] [49.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:54:00.576] [bmv2] [T] [thread 2753] [49.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:54:00.576] [bmv2] [T] [thread 2753] [49.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:54:00.576] [bmv2] [T] [thread 2753] [49.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:54:00.576] [bmv2] [D] [thread 2753] [49.0] [cxt 0] Looking up key:

[21:54:00.576] [bmv2] [D] [thread 2753] [49.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:54:00.576] [bmv2] [D] [thread 2753] [49.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:54:00.576] [bmv2] [T] [thread 2753] [49.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:54:00.576] [bmv2] [T] [thread 2753] [49.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:54:00.576] [bmv2] [T] [thread 2753] [49.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:54:00.576] [bmv2] [T] [thread 2753] [49.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:54:00.576] [bmv2] [T] [thread 2753] [49.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:54:00.576] [bmv2] [T] [thread 2753] [49.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:54:00.576] [bmv2] [T] [thread 2753] [49.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:54:00.576] [bmv2] [T] [thread 2753] [49.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:54:00.577] [bmv2] [T] [thread 2753] [49.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:54:00.577] [bmv2] [T] [thread 2753] [49.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:54:00.577] [bmv2] [T] [thread 2753] [49.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:54:00.577] [bmv2] [D] [thread 2753] [49.0] [cxt 0] Pipeline 'ingress': end
[21:54:00.577] [bmv2] [D] [thread 2753] [49.0] [cxt 0] Egress port is 0
[21:54:00.577] [bmv2] [D] [thread 2753] [50.0] [cxt 0] Processing packet received on port 3
[21:54:00.577] [bmv2] [D] [thread 2753] [50.0] [cxt 0] Parser 'parser': start
[21:54:00.577] [bmv2] [D] [thread 2753] [50.0] [cxt 0] Parser 'parser' entering state 'start'
[21:54:00.577] [bmv2] [D] [thread 2753] [50.0] [cxt 0] Extracting header 'ethernet'
[21:54:00.577] [bmv2] [D] [thread 2754] [49.0] [cxt 0] Pipeline 'egress': start
[21:54:00.577] [bmv2] [D] [thread 2754] [49.0] [cxt 0] Pipeline 'egress': end
[21:54:00.577] [bmv2] [D] [thread 2754] [49.0] [cxt 0] Deparser 'deparser': start
[21:54:00.578] [bmv2] [T] [thread 2754] [49.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:54:00.578] [bmv2] [D] [thread 2754] [49.0] [cxt 0] Deparsing header 'ethernet'
[21:54:00.578] [bmv2] [D] [thread 2754] [49.0] [cxt 0] Deparsing header 'int_pai'
[21:54:00.578] [bmv2] [D] [thread 2754] [49.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:54:00.578] [bmv2] [D] [thread 2754] [49.0] [cxt 0] Deparser 'deparser': end
[21:54:00.577] [bmv2] [D] [thread 2753] [50.0] [cxt 0] Parser state 'start': key is 86dd
[21:54:00.578] [bmv2] [T] [thread 2753] [50.0] [cxt 0] Bytes parsed: 14
[21:54:00.578] [bmv2] [D] [thread 2753] [50.0] [cxt 0] Parser 'parser': end
[21:54:00.579] [bmv2] [D] [thread 2753] [50.0] [cxt 0] Pipeline 'ingress': start
[21:54:00.579] [bmv2] [T] [thread 2753] [50.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:54:00.579] [bmv2] [T] [thread 2753] [50.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:54:00.579] [bmv2] [T] [thread 2753] [50.0] [cxt 0] Applying table 'tbl_basic191'
[21:54:00.579] [bmv2] [D] [thread 2753] [50.0] [cxt 0] Looking up key:

[21:54:00.579] [bmv2] [D] [thread 2753] [50.0] [cxt 0] Table 'tbl_basic191': miss
[21:54:00.579] [bmv2] [D] [thread 2753] [50.0] [cxt 0] Action entry is basic191 - 
[21:54:00.579] [bmv2] [T] [thread 2753] [50.0] [cxt 0] Action basic191
[21:54:00.579] [bmv2] [T] [thread 2753] [50.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:54:00.579] [bmv2] [T] [thread 2753] [50.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:54:00.579] [bmv2] [T] [thread 2753] [50.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:54:00.579] [bmv2] [T] [thread 2753] [50.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:54:00.580] [bmv2] [T] [thread 2753] [50.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:54:00.580] [bmv2] [D] [thread 2753] [50.0] [cxt 0] Looking up key:

[21:54:00.580] [bmv2] [D] [thread 2753] [50.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:54:00.580] [bmv2] [D] [thread 2753] [50.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:54:00.580] [bmv2] [T] [thread 2753] [50.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:54:00.580] [bmv2] [T] [thread 2753] [50.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:54:00.580] [bmv2] [T] [thread 2753] [50.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:54:00.580] [bmv2] [T] [thread 2753] [50.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:54:00.580] [bmv2] [T] [thread 2753] [50.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:54:00.580] [bmv2] [T] [thread 2753] [50.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:54:00.580] [bmv2] [T] [thread 2753] [50.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:54:00.580] [bmv2] [T] [thread 2753] [50.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:54:00.580] [bmv2] [T] [thread 2753] [50.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:54:00.580] [bmv2] [T] [thread 2753] [50.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:54:00.580] [bmv2] [T] [thread 2753] [50.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:54:00.581] [bmv2] [D] [thread 2753] [50.0] [cxt 0] Pipeline 'ingress': end
[21:54:00.581] [bmv2] [D] [thread 2753] [50.0] [cxt 0] Egress port is 0
[21:54:00.578] [bmv2] [D] [thread 2758] [49.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:54:00.581] [bmv2] [D] [thread 2754] [50.0] [cxt 0] Pipeline 'egress': start
[21:54:00.581] [bmv2] [D] [thread 2754] [50.0] [cxt 0] Pipeline 'egress': end
[21:54:00.581] [bmv2] [D] [thread 2754] [50.0] [cxt 0] Deparser 'deparser': start
[21:54:00.581] [bmv2] [T] [thread 2754] [50.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:54:00.581] [bmv2] [D] [thread 2754] [50.0] [cxt 0] Deparsing header 'ethernet'
[21:54:00.581] [bmv2] [D] [thread 2754] [50.0] [cxt 0] Deparsing header 'int_pai'
[21:54:00.581] [bmv2] [D] [thread 2754] [50.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:54:00.581] [bmv2] [D] [thread 2754] [50.0] [cxt 0] Deparser 'deparser': end
[21:54:00.581] [bmv2] [D] [thread 2758] [50.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:54:35.387] [bmv2] [D] [thread 2753] [51.0] [cxt 0] Processing packet received on port 3
[21:54:35.387] [bmv2] [D] [thread 2753] [51.0] [cxt 0] Parser 'parser': start
[21:54:35.388] [bmv2] [D] [thread 2753] [51.0] [cxt 0] Parser 'parser' entering state 'start'
[21:54:35.388] [bmv2] [D] [thread 2753] [51.0] [cxt 0] Extracting header 'ethernet'
[21:54:35.389] [bmv2] [D] [thread 2753] [51.0] [cxt 0] Parser state 'start': key is 86dd
[21:54:35.390] [bmv2] [T] [thread 2753] [51.0] [cxt 0] Bytes parsed: 14
[21:54:35.390] [bmv2] [D] [thread 2753] [51.0] [cxt 0] Parser 'parser': end
[21:54:35.390] [bmv2] [D] [thread 2753] [51.0] [cxt 0] Pipeline 'ingress': start
[21:54:35.390] [bmv2] [T] [thread 2753] [51.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:54:35.390] [bmv2] [T] [thread 2753] [51.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:54:35.391] [bmv2] [T] [thread 2753] [51.0] [cxt 0] Applying table 'tbl_basic191'
[21:54:35.391] [bmv2] [D] [thread 2753] [51.0] [cxt 0] Looking up key:

[21:54:35.391] [bmv2] [D] [thread 2753] [51.0] [cxt 0] Table 'tbl_basic191': miss
[21:54:35.392] [bmv2] [D] [thread 2753] [51.0] [cxt 0] Action entry is basic191 - 
[21:54:35.392] [bmv2] [T] [thread 2753] [51.0] [cxt 0] Action basic191
[21:54:35.392] [bmv2] [T] [thread 2753] [51.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:54:35.392] [bmv2] [T] [thread 2753] [51.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:54:35.392] [bmv2] [T] [thread 2753] [51.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:54:35.393] [bmv2] [T] [thread 2753] [51.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:54:35.393] [bmv2] [T] [thread 2753] [51.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:54:35.393] [bmv2] [D] [thread 2753] [51.0] [cxt 0] Looking up key:

[21:54:35.393] [bmv2] [D] [thread 2753] [51.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:54:35.393] [bmv2] [D] [thread 2753] [51.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:54:35.394] [bmv2] [T] [thread 2753] [51.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:54:35.394] [bmv2] [T] [thread 2753] [51.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:54:35.394] [bmv2] [T] [thread 2753] [51.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:54:35.394] [bmv2] [T] [thread 2753] [51.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:54:35.394] [bmv2] [T] [thread 2753] [51.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:54:35.394] [bmv2] [T] [thread 2753] [51.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:54:35.394] [bmv2] [T] [thread 2753] [51.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:54:35.395] [bmv2] [T] [thread 2753] [51.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:54:35.395] [bmv2] [T] [thread 2753] [51.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:54:35.395] [bmv2] [T] [thread 2753] [51.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:54:35.397] [bmv2] [T] [thread 2753] [51.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:54:35.397] [bmv2] [D] [thread 2753] [51.0] [cxt 0] Pipeline 'ingress': end
[21:54:35.397] [bmv2] [D] [thread 2753] [51.0] [cxt 0] Egress port is 0
[21:54:35.397] [bmv2] [D] [thread 2754] [51.0] [cxt 0] Pipeline 'egress': start
[21:54:35.398] [bmv2] [D] [thread 2754] [51.0] [cxt 0] Pipeline 'egress': end
[21:54:35.398] [bmv2] [D] [thread 2754] [51.0] [cxt 0] Deparser 'deparser': start
[21:54:35.398] [bmv2] [T] [thread 2754] [51.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:54:35.398] [bmv2] [D] [thread 2754] [51.0] [cxt 0] Deparsing header 'ethernet'
[21:54:35.398] [bmv2] [D] [thread 2754] [51.0] [cxt 0] Deparsing header 'int_pai'
[21:54:35.398] [bmv2] [D] [thread 2754] [51.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:54:35.398] [bmv2] [D] [thread 2754] [51.0] [cxt 0] Deparser 'deparser': end
[21:54:35.399] [bmv2] [D] [thread 2758] [51.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:54:51.770] [bmv2] [D] [thread 2753] [52.0] [cxt 0] Processing packet received on port 2
[21:54:51.770] [bmv2] [D] [thread 2753] [52.0] [cxt 0] Parser 'parser': start
[21:54:51.770] [bmv2] [D] [thread 2753] [52.0] [cxt 0] Parser 'parser' entering state 'start'
[21:54:51.771] [bmv2] [D] [thread 2753] [52.0] [cxt 0] Extracting header 'ethernet'
[21:54:51.771] [bmv2] [D] [thread 2753] [52.0] [cxt 0] Parser state 'start': key is 86dd
[21:54:51.771] [bmv2] [T] [thread 2753] [52.0] [cxt 0] Bytes parsed: 14
[21:54:51.771] [bmv2] [D] [thread 2753] [52.0] [cxt 0] Parser 'parser': end
[21:54:51.771] [bmv2] [D] [thread 2753] [52.0] [cxt 0] Pipeline 'ingress': start
[21:54:51.771] [bmv2] [T] [thread 2753] [52.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:54:51.771] [bmv2] [T] [thread 2753] [52.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:54:51.771] [bmv2] [T] [thread 2753] [52.0] [cxt 0] Applying table 'tbl_basic191'
[21:54:51.771] [bmv2] [D] [thread 2753] [52.0] [cxt 0] Looking up key:

[21:54:51.771] [bmv2] [D] [thread 2753] [52.0] [cxt 0] Table 'tbl_basic191': miss
[21:54:51.772] [bmv2] [D] [thread 2753] [52.0] [cxt 0] Action entry is basic191 - 
[21:54:51.772] [bmv2] [T] [thread 2753] [52.0] [cxt 0] Action basic191
[21:54:51.772] [bmv2] [T] [thread 2753] [52.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:54:51.772] [bmv2] [T] [thread 2753] [52.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:54:51.772] [bmv2] [T] [thread 2753] [52.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:54:51.772] [bmv2] [T] [thread 2753] [52.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:54:51.773] [bmv2] [T] [thread 2753] [52.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:54:51.773] [bmv2] [D] [thread 2753] [52.0] [cxt 0] Looking up key:

[21:54:51.773] [bmv2] [D] [thread 2753] [52.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:54:51.774] [bmv2] [D] [thread 2753] [52.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:54:51.774] [bmv2] [T] [thread 2753] [52.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:54:51.774] [bmv2] [T] [thread 2753] [52.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:54:51.774] [bmv2] [T] [thread 2753] [52.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:54:51.775] [bmv2] [T] [thread 2753] [52.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:54:51.775] [bmv2] [T] [thread 2753] [52.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:54:51.775] [bmv2] [T] [thread 2753] [52.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:54:51.775] [bmv2] [T] [thread 2753] [52.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:54:51.775] [bmv2] [T] [thread 2753] [52.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:54:51.775] [bmv2] [T] [thread 2753] [52.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:54:51.775] [bmv2] [T] [thread 2753] [52.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:54:51.775] [bmv2] [T] [thread 2753] [52.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:54:51.775] [bmv2] [D] [thread 2753] [52.0] [cxt 0] Pipeline 'ingress': end
[21:54:51.775] [bmv2] [D] [thread 2753] [52.0] [cxt 0] Egress port is 0
[21:54:51.776] [bmv2] [D] [thread 2754] [52.0] [cxt 0] Pipeline 'egress': start
[21:54:51.776] [bmv2] [D] [thread 2754] [52.0] [cxt 0] Pipeline 'egress': end
[21:54:51.776] [bmv2] [D] [thread 2754] [52.0] [cxt 0] Deparser 'deparser': start
[21:54:51.776] [bmv2] [T] [thread 2754] [52.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:54:51.776] [bmv2] [D] [thread 2754] [52.0] [cxt 0] Deparsing header 'ethernet'
[21:54:51.776] [bmv2] [D] [thread 2754] [52.0] [cxt 0] Deparsing header 'int_pai'
[21:54:51.776] [bmv2] [D] [thread 2754] [52.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:54:51.776] [bmv2] [D] [thread 2754] [52.0] [cxt 0] Deparser 'deparser': end
[21:54:51.776] [bmv2] [D] [thread 2758] [52.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:55:08.155] [bmv2] [D] [thread 2753] [53.0] [cxt 0] Processing packet received on port 1
[21:55:08.156] [bmv2] [D] [thread 2753] [53.0] [cxt 0] Parser 'parser': start
[21:55:08.157] [bmv2] [D] [thread 2753] [53.0] [cxt 0] Parser 'parser' entering state 'start'
[21:55:08.157] [bmv2] [D] [thread 2753] [53.0] [cxt 0] Extracting header 'ethernet'
[21:55:08.158] [bmv2] [D] [thread 2753] [53.0] [cxt 0] Parser state 'start': key is 86dd
[21:55:08.158] [bmv2] [T] [thread 2753] [53.0] [cxt 0] Bytes parsed: 14
[21:55:08.159] [bmv2] [D] [thread 2753] [53.0] [cxt 0] Parser 'parser': end
[21:55:08.159] [bmv2] [D] [thread 2753] [53.0] [cxt 0] Pipeline 'ingress': start
[21:55:08.160] [bmv2] [T] [thread 2753] [53.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:55:08.160] [bmv2] [T] [thread 2753] [53.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:55:08.160] [bmv2] [T] [thread 2753] [53.0] [cxt 0] Applying table 'tbl_basic191'
[21:55:08.161] [bmv2] [D] [thread 2753] [53.0] [cxt 0] Looking up key:

[21:55:08.161] [bmv2] [D] [thread 2753] [53.0] [cxt 0] Table 'tbl_basic191': miss
[21:55:08.161] [bmv2] [D] [thread 2753] [53.0] [cxt 0] Action entry is basic191 - 
[21:55:08.161] [bmv2] [T] [thread 2753] [53.0] [cxt 0] Action basic191
[21:55:08.162] [bmv2] [T] [thread 2753] [53.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:55:08.162] [bmv2] [T] [thread 2753] [53.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:55:08.162] [bmv2] [T] [thread 2753] [53.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:55:08.162] [bmv2] [T] [thread 2753] [53.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:55:08.162] [bmv2] [T] [thread 2753] [53.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:55:08.163] [bmv2] [D] [thread 2753] [53.0] [cxt 0] Looking up key:

[21:55:08.163] [bmv2] [D] [thread 2753] [53.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:55:08.163] [bmv2] [D] [thread 2753] [53.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:55:08.163] [bmv2] [T] [thread 2753] [53.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:55:08.163] [bmv2] [T] [thread 2753] [53.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:55:08.164] [bmv2] [T] [thread 2753] [53.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:55:08.164] [bmv2] [T] [thread 2753] [53.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:55:08.164] [bmv2] [T] [thread 2753] [53.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:55:08.165] [bmv2] [T] [thread 2753] [53.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:55:08.165] [bmv2] [T] [thread 2753] [53.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:55:08.165] [bmv2] [T] [thread 2753] [53.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:55:08.165] [bmv2] [T] [thread 2753] [53.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:55:08.165] [bmv2] [T] [thread 2753] [53.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:55:08.166] [bmv2] [T] [thread 2753] [53.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:55:08.166] [bmv2] [D] [thread 2753] [53.0] [cxt 0] Pipeline 'ingress': end
[21:55:08.166] [bmv2] [D] [thread 2753] [53.0] [cxt 0] Egress port is 0
[21:55:08.166] [bmv2] [D] [thread 2754] [53.0] [cxt 0] Pipeline 'egress': start
[21:55:08.166] [bmv2] [D] [thread 2754] [53.0] [cxt 0] Pipeline 'egress': end
[21:55:08.167] [bmv2] [D] [thread 2754] [53.0] [cxt 0] Deparser 'deparser': start
[21:55:08.167] [bmv2] [T] [thread 2754] [53.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:55:08.167] [bmv2] [D] [thread 2754] [53.0] [cxt 0] Deparsing header 'ethernet'
[21:55:08.167] [bmv2] [D] [thread 2754] [53.0] [cxt 0] Deparsing header 'int_pai'
[21:55:08.167] [bmv2] [D] [thread 2754] [53.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:55:08.167] [bmv2] [D] [thread 2754] [53.0] [cxt 0] Deparser 'deparser': end
[21:55:08.167] [bmv2] [D] [thread 2758] [53.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:57:51.994] [bmv2] [D] [thread 2753] [54.0] [cxt 0] Processing packet received on port 3
[21:57:51.994] [bmv2] [D] [thread 2753] [54.0] [cxt 0] Parser 'parser': start
[21:57:51.994] [bmv2] [D] [thread 2753] [54.0] [cxt 0] Parser 'parser' entering state 'start'
[21:57:51.995] [bmv2] [D] [thread 2753] [54.0] [cxt 0] Extracting header 'ethernet'
[21:57:51.995] [bmv2] [D] [thread 2753] [54.0] [cxt 0] Parser state 'start': key is 86dd
[21:57:51.995] [bmv2] [T] [thread 2753] [54.0] [cxt 0] Bytes parsed: 14
[21:57:51.995] [bmv2] [D] [thread 2753] [54.0] [cxt 0] Parser 'parser': end
[21:57:51.995] [bmv2] [D] [thread 2753] [54.0] [cxt 0] Pipeline 'ingress': start
[21:57:51.995] [bmv2] [T] [thread 2753] [54.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:57:51.995] [bmv2] [T] [thread 2753] [54.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:57:51.995] [bmv2] [T] [thread 2753] [54.0] [cxt 0] Applying table 'tbl_basic191'
[21:57:51.996] [bmv2] [D] [thread 2753] [54.0] [cxt 0] Looking up key:

[21:57:51.996] [bmv2] [D] [thread 2753] [54.0] [cxt 0] Table 'tbl_basic191': miss
[21:57:51.996] [bmv2] [D] [thread 2753] [54.0] [cxt 0] Action entry is basic191 - 
[21:57:51.996] [bmv2] [T] [thread 2753] [54.0] [cxt 0] Action basic191
[21:57:51.996] [bmv2] [T] [thread 2753] [54.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:57:51.996] [bmv2] [T] [thread 2753] [54.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:57:51.996] [bmv2] [T] [thread 2753] [54.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:57:51.996] [bmv2] [T] [thread 2753] [54.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:57:51.996] [bmv2] [T] [thread 2753] [54.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:57:51.996] [bmv2] [D] [thread 2753] [54.0] [cxt 0] Looking up key:

[21:57:51.996] [bmv2] [D] [thread 2753] [54.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:57:51.996] [bmv2] [D] [thread 2753] [54.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:57:51.997] [bmv2] [T] [thread 2753] [54.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:57:51.997] [bmv2] [T] [thread 2753] [54.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:57:51.997] [bmv2] [T] [thread 2753] [54.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:57:51.997] [bmv2] [T] [thread 2753] [54.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:57:51.997] [bmv2] [T] [thread 2753] [54.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:57:51.997] [bmv2] [T] [thread 2753] [54.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:57:51.997] [bmv2] [T] [thread 2753] [54.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:57:51.997] [bmv2] [T] [thread 2753] [54.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:57:51.997] [bmv2] [T] [thread 2753] [54.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:57:51.997] [bmv2] [T] [thread 2753] [54.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:57:51.997] [bmv2] [T] [thread 2753] [54.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:57:51.997] [bmv2] [D] [thread 2753] [54.0] [cxt 0] Pipeline 'ingress': end
[21:57:51.997] [bmv2] [D] [thread 2753] [54.0] [cxt 0] Egress port is 0
[21:57:51.998] [bmv2] [D] [thread 2754] [54.0] [cxt 0] Pipeline 'egress': start
[21:57:51.998] [bmv2] [D] [thread 2754] [54.0] [cxt 0] Pipeline 'egress': end
[21:57:51.998] [bmv2] [D] [thread 2754] [54.0] [cxt 0] Deparser 'deparser': start
[21:57:51.998] [bmv2] [T] [thread 2754] [54.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:57:51.998] [bmv2] [D] [thread 2754] [54.0] [cxt 0] Deparsing header 'ethernet'
[21:57:51.998] [bmv2] [D] [thread 2754] [54.0] [cxt 0] Deparsing header 'int_pai'
[21:57:51.998] [bmv2] [D] [thread 2754] [54.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:57:51.999] [bmv2] [D] [thread 2754] [54.0] [cxt 0] Deparser 'deparser': end
[21:57:51.999] [bmv2] [D] [thread 2758] [54.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:58:08.378] [bmv2] [D] [thread 2753] [55.0] [cxt 0] Processing packet received on port 2
[21:58:08.379] [bmv2] [D] [thread 2753] [55.0] [cxt 0] Parser 'parser': start
[21:58:08.379] [bmv2] [D] [thread 2753] [55.0] [cxt 0] Parser 'parser' entering state 'start'
[21:58:08.380] [bmv2] [D] [thread 2753] [55.0] [cxt 0] Extracting header 'ethernet'
[21:58:08.380] [bmv2] [D] [thread 2753] [55.0] [cxt 0] Parser state 'start': key is 86dd
[21:58:08.380] [bmv2] [T] [thread 2753] [55.0] [cxt 0] Bytes parsed: 14
[21:58:08.381] [bmv2] [D] [thread 2753] [55.0] [cxt 0] Parser 'parser': end
[21:58:08.381] [bmv2] [D] [thread 2753] [55.0] [cxt 0] Pipeline 'ingress': start
[21:58:08.381] [bmv2] [T] [thread 2753] [55.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:58:08.382] [bmv2] [T] [thread 2753] [55.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:58:08.382] [bmv2] [T] [thread 2753] [55.0] [cxt 0] Applying table 'tbl_basic191'
[21:58:08.382] [bmv2] [D] [thread 2753] [55.0] [cxt 0] Looking up key:

[21:58:08.382] [bmv2] [D] [thread 2753] [55.0] [cxt 0] Table 'tbl_basic191': miss
[21:58:08.382] [bmv2] [D] [thread 2753] [55.0] [cxt 0] Action entry is basic191 - 
[21:58:08.382] [bmv2] [T] [thread 2753] [55.0] [cxt 0] Action basic191
[21:58:08.382] [bmv2] [T] [thread 2753] [55.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:58:08.382] [bmv2] [T] [thread 2753] [55.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:58:08.382] [bmv2] [T] [thread 2753] [55.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:58:08.382] [bmv2] [T] [thread 2753] [55.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:58:08.382] [bmv2] [T] [thread 2753] [55.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:58:08.382] [bmv2] [D] [thread 2753] [55.0] [cxt 0] Looking up key:

[21:58:08.382] [bmv2] [D] [thread 2753] [55.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:58:08.382] [bmv2] [D] [thread 2753] [55.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:58:08.382] [bmv2] [T] [thread 2753] [55.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:58:08.383] [bmv2] [T] [thread 2753] [55.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:58:08.383] [bmv2] [T] [thread 2753] [55.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:58:08.383] [bmv2] [T] [thread 2753] [55.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:58:08.383] [bmv2] [T] [thread 2753] [55.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:58:08.383] [bmv2] [T] [thread 2753] [55.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:58:08.383] [bmv2] [T] [thread 2753] [55.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:58:08.383] [bmv2] [T] [thread 2753] [55.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:58:08.383] [bmv2] [T] [thread 2753] [55.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:58:08.383] [bmv2] [T] [thread 2753] [55.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:58:08.383] [bmv2] [T] [thread 2753] [55.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:58:08.383] [bmv2] [D] [thread 2753] [55.0] [cxt 0] Pipeline 'ingress': end
[21:58:08.383] [bmv2] [D] [thread 2753] [55.0] [cxt 0] Egress port is 0
[21:58:08.383] [bmv2] [D] [thread 2754] [55.0] [cxt 0] Pipeline 'egress': start
[21:58:08.383] [bmv2] [D] [thread 2754] [55.0] [cxt 0] Pipeline 'egress': end
[21:58:08.384] [bmv2] [D] [thread 2754] [55.0] [cxt 0] Deparser 'deparser': start
[21:58:08.384] [bmv2] [T] [thread 2754] [55.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:58:08.384] [bmv2] [D] [thread 2754] [55.0] [cxt 0] Deparsing header 'ethernet'
[21:58:08.384] [bmv2] [D] [thread 2754] [55.0] [cxt 0] Deparsing header 'int_pai'
[21:58:08.384] [bmv2] [D] [thread 2754] [55.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:58:08.384] [bmv2] [D] [thread 2754] [55.0] [cxt 0] Deparser 'deparser': end
[21:58:08.384] [bmv2] [D] [thread 2758] [55.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:59:13.933] [bmv2] [D] [thread 2753] [56.0] [cxt 0] Processing packet received on port 3
[21:59:13.934] [bmv2] [D] [thread 2753] [56.0] [cxt 0] Parser 'parser': start
[21:59:13.934] [bmv2] [D] [thread 2753] [56.0] [cxt 0] Parser 'parser' entering state 'start'
[21:59:13.935] [bmv2] [D] [thread 2753] [56.0] [cxt 0] Extracting header 'ethernet'
[21:59:13.936] [bmv2] [D] [thread 2753] [56.0] [cxt 0] Parser state 'start': key is 86dd
[21:59:13.936] [bmv2] [T] [thread 2753] [56.0] [cxt 0] Bytes parsed: 14
[21:59:13.936] [bmv2] [D] [thread 2753] [56.0] [cxt 0] Parser 'parser': end
[21:59:13.937] [bmv2] [D] [thread 2753] [56.0] [cxt 0] Pipeline 'ingress': start
[21:59:13.937] [bmv2] [T] [thread 2753] [56.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:59:13.937] [bmv2] [T] [thread 2753] [56.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:59:13.937] [bmv2] [T] [thread 2753] [56.0] [cxt 0] Applying table 'tbl_basic191'
[21:59:13.938] [bmv2] [D] [thread 2753] [56.0] [cxt 0] Looking up key:

[21:59:13.938] [bmv2] [D] [thread 2753] [56.0] [cxt 0] Table 'tbl_basic191': miss
[21:59:13.938] [bmv2] [D] [thread 2753] [56.0] [cxt 0] Action entry is basic191 - 
[21:59:13.938] [bmv2] [T] [thread 2753] [56.0] [cxt 0] Action basic191
[21:59:13.938] [bmv2] [T] [thread 2753] [56.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:59:13.938] [bmv2] [T] [thread 2753] [56.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:59:13.938] [bmv2] [T] [thread 2753] [56.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:59:13.938] [bmv2] [T] [thread 2753] [56.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:59:13.938] [bmv2] [T] [thread 2753] [56.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:59:13.938] [bmv2] [D] [thread 2753] [56.0] [cxt 0] Looking up key:

[21:59:13.938] [bmv2] [D] [thread 2753] [56.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:59:13.938] [bmv2] [D] [thread 2753] [56.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:59:13.938] [bmv2] [T] [thread 2753] [56.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:59:13.939] [bmv2] [T] [thread 2753] [56.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:59:13.939] [bmv2] [T] [thread 2753] [56.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:59:13.939] [bmv2] [T] [thread 2753] [56.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:59:13.939] [bmv2] [T] [thread 2753] [56.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:59:13.939] [bmv2] [T] [thread 2753] [56.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:59:13.939] [bmv2] [T] [thread 2753] [56.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:59:13.939] [bmv2] [T] [thread 2753] [56.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:59:13.939] [bmv2] [T] [thread 2753] [56.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:59:13.939] [bmv2] [T] [thread 2753] [56.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:59:13.939] [bmv2] [T] [thread 2753] [56.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:59:13.939] [bmv2] [D] [thread 2753] [56.0] [cxt 0] Pipeline 'ingress': end
[21:59:13.940] [bmv2] [D] [thread 2753] [56.0] [cxt 0] Egress port is 0
[21:59:13.940] [bmv2] [D] [thread 2754] [56.0] [cxt 0] Pipeline 'egress': start
[21:59:13.940] [bmv2] [D] [thread 2754] [56.0] [cxt 0] Pipeline 'egress': end
[21:59:13.940] [bmv2] [D] [thread 2754] [56.0] [cxt 0] Deparser 'deparser': start
[21:59:13.940] [bmv2] [T] [thread 2754] [56.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:59:13.940] [bmv2] [D] [thread 2754] [56.0] [cxt 0] Deparsing header 'ethernet'
[21:59:13.940] [bmv2] [D] [thread 2754] [56.0] [cxt 0] Deparsing header 'int_pai'
[21:59:13.940] [bmv2] [D] [thread 2754] [56.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:59:13.940] [bmv2] [D] [thread 2754] [56.0] [cxt 0] Deparser 'deparser': end
[21:59:13.940] [bmv2] [D] [thread 2758] [56.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:59:46.686] [bmv2] [D] [thread 2753] [57.0] [cxt 0] Processing packet received on port 2
[21:59:46.686] [bmv2] [D] [thread 2753] [57.0] [cxt 0] Parser 'parser': start
[21:59:46.687] [bmv2] [D] [thread 2753] [57.0] [cxt 0] Parser 'parser' entering state 'start'
[21:59:46.687] [bmv2] [D] [thread 2753] [57.0] [cxt 0] Extracting header 'ethernet'
[21:59:46.688] [bmv2] [D] [thread 2753] [57.0] [cxt 0] Parser state 'start': key is 86dd
[21:59:46.688] [bmv2] [T] [thread 2753] [57.0] [cxt 0] Bytes parsed: 14
[21:59:46.688] [bmv2] [D] [thread 2753] [57.0] [cxt 0] Parser 'parser': end
[21:59:46.688] [bmv2] [D] [thread 2753] [57.0] [cxt 0] Pipeline 'ingress': start
[21:59:46.689] [bmv2] [T] [thread 2753] [57.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:59:46.689] [bmv2] [T] [thread 2753] [57.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:59:46.689] [bmv2] [T] [thread 2753] [57.0] [cxt 0] Applying table 'tbl_basic191'
[21:59:46.689] [bmv2] [D] [thread 2753] [57.0] [cxt 0] Looking up key:

[21:59:46.689] [bmv2] [D] [thread 2753] [57.0] [cxt 0] Table 'tbl_basic191': miss
[21:59:46.689] [bmv2] [D] [thread 2753] [57.0] [cxt 0] Action entry is basic191 - 
[21:59:46.689] [bmv2] [T] [thread 2753] [57.0] [cxt 0] Action basic191
[21:59:46.689] [bmv2] [T] [thread 2753] [57.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:59:46.689] [bmv2] [T] [thread 2753] [57.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:59:46.690] [bmv2] [T] [thread 2753] [57.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:59:46.690] [bmv2] [T] [thread 2753] [57.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:59:46.690] [bmv2] [T] [thread 2753] [57.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:59:46.690] [bmv2] [D] [thread 2753] [57.0] [cxt 0] Looking up key:

[21:59:46.690] [bmv2] [D] [thread 2753] [57.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:59:46.690] [bmv2] [D] [thread 2753] [57.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:59:46.690] [bmv2] [T] [thread 2753] [57.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:59:46.690] [bmv2] [T] [thread 2753] [57.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:59:46.690] [bmv2] [T] [thread 2753] [57.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:59:46.690] [bmv2] [T] [thread 2753] [57.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:59:46.690] [bmv2] [T] [thread 2753] [57.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:59:46.690] [bmv2] [T] [thread 2753] [57.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:59:46.690] [bmv2] [T] [thread 2753] [57.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:59:46.691] [bmv2] [T] [thread 2753] [57.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:59:46.691] [bmv2] [T] [thread 2753] [57.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:59:46.691] [bmv2] [T] [thread 2753] [57.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:59:46.691] [bmv2] [T] [thread 2753] [57.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:59:46.691] [bmv2] [D] [thread 2753] [57.0] [cxt 0] Pipeline 'ingress': end
[21:59:46.691] [bmv2] [D] [thread 2753] [57.0] [cxt 0] Egress port is 0
[21:59:46.691] [bmv2] [D] [thread 2754] [57.0] [cxt 0] Pipeline 'egress': start
[21:59:46.691] [bmv2] [D] [thread 2754] [57.0] [cxt 0] Pipeline 'egress': end
[21:59:46.691] [bmv2] [D] [thread 2754] [57.0] [cxt 0] Deparser 'deparser': start
[21:59:46.691] [bmv2] [T] [thread 2754] [57.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:59:46.692] [bmv2] [D] [thread 2754] [57.0] [cxt 0] Deparsing header 'ethernet'
[21:59:46.692] [bmv2] [D] [thread 2754] [57.0] [cxt 0] Deparsing header 'int_pai'
[21:59:46.692] [bmv2] [D] [thread 2754] [57.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:59:46.692] [bmv2] [D] [thread 2754] [57.0] [cxt 0] Deparser 'deparser': end
[21:59:46.692] [bmv2] [D] [thread 2758] [57.0] [cxt 0] Transmitting packet of size 93 out of port 0
[22:00:19.451] [bmv2] [D] [thread 2753] [58.0] [cxt 0] Processing packet received on port 1
[22:00:19.452] [bmv2] [D] [thread 2753] [58.0] [cxt 0] Parser 'parser': start
[22:00:19.452] [bmv2] [D] [thread 2753] [58.0] [cxt 0] Parser 'parser' entering state 'start'
[22:00:19.453] [bmv2] [D] [thread 2753] [58.0] [cxt 0] Extracting header 'ethernet'
[22:00:19.453] [bmv2] [D] [thread 2753] [58.0] [cxt 0] Parser state 'start': key is 86dd
[22:00:19.453] [bmv2] [T] [thread 2753] [58.0] [cxt 0] Bytes parsed: 14
[22:00:19.453] [bmv2] [D] [thread 2753] [58.0] [cxt 0] Parser 'parser': end
[22:00:19.454] [bmv2] [D] [thread 2753] [58.0] [cxt 0] Pipeline 'ingress': start
[22:00:19.454] [bmv2] [T] [thread 2753] [58.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[22:00:19.454] [bmv2] [T] [thread 2753] [58.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[22:00:19.454] [bmv2] [T] [thread 2753] [58.0] [cxt 0] Applying table 'tbl_basic191'
[22:00:19.455] [bmv2] [D] [thread 2753] [58.0] [cxt 0] Looking up key:

[22:00:19.455] [bmv2] [D] [thread 2753] [58.0] [cxt 0] Table 'tbl_basic191': miss
[22:00:19.455] [bmv2] [D] [thread 2753] [58.0] [cxt 0] Action entry is basic191 - 
[22:00:19.455] [bmv2] [T] [thread 2753] [58.0] [cxt 0] Action basic191
[22:00:19.455] [bmv2] [T] [thread 2753] [58.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[22:00:19.455] [bmv2] [T] [thread 2753] [58.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[22:00:19.456] [bmv2] [T] [thread 2753] [58.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[22:00:19.456] [bmv2] [T] [thread 2753] [58.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[22:00:19.456] [bmv2] [T] [thread 2753] [58.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[22:00:19.456] [bmv2] [D] [thread 2753] [58.0] [cxt 0] Looking up key:

[22:00:19.456] [bmv2] [D] [thread 2753] [58.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[22:00:19.456] [bmv2] [D] [thread 2753] [58.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[22:00:19.456] [bmv2] [T] [thread 2753] [58.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[22:00:19.456] [bmv2] [T] [thread 2753] [58.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[22:00:19.456] [bmv2] [T] [thread 2753] [58.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[22:00:19.456] [bmv2] [T] [thread 2753] [58.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[22:00:19.456] [bmv2] [T] [thread 2753] [58.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[22:00:19.456] [bmv2] [T] [thread 2753] [58.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[22:00:19.456] [bmv2] [T] [thread 2753] [58.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[22:00:19.456] [bmv2] [T] [thread 2753] [58.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[22:00:19.456] [bmv2] [T] [thread 2753] [58.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[22:00:19.456] [bmv2] [T] [thread 2753] [58.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[22:00:19.457] [bmv2] [T] [thread 2753] [58.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[22:00:19.457] [bmv2] [D] [thread 2753] [58.0] [cxt 0] Pipeline 'ingress': end
[22:00:19.457] [bmv2] [D] [thread 2753] [58.0] [cxt 0] Egress port is 0
[22:00:19.457] [bmv2] [D] [thread 2754] [58.0] [cxt 0] Pipeline 'egress': start
[22:00:19.457] [bmv2] [D] [thread 2754] [58.0] [cxt 0] Pipeline 'egress': end
[22:00:19.457] [bmv2] [D] [thread 2754] [58.0] [cxt 0] Deparser 'deparser': start
[22:00:19.457] [bmv2] [T] [thread 2754] [58.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[22:00:19.457] [bmv2] [D] [thread 2754] [58.0] [cxt 0] Deparsing header 'ethernet'
[22:00:19.457] [bmv2] [D] [thread 2754] [58.0] [cxt 0] Deparsing header 'int_pai'
[22:00:19.457] [bmv2] [D] [thread 2754] [58.0] [cxt 0] Deparsing header 'int_filho[0]'
[22:00:19.457] [bmv2] [D] [thread 2754] [58.0] [cxt 0] Deparser 'deparser': end
[22:00:19.457] [bmv2] [D] [thread 2758] [58.0] [cxt 0] Transmitting packet of size 93 out of port 0
[22:05:47.325] [bmv2] [D] [thread 2753] [59.0] [cxt 0] Processing packet received on port 2
[22:05:47.325] [bmv2] [D] [thread 2753] [59.0] [cxt 0] Parser 'parser': start
[22:05:47.326] [bmv2] [D] [thread 2753] [59.0] [cxt 0] Parser 'parser' entering state 'start'
[22:05:47.326] [bmv2] [D] [thread 2753] [59.0] [cxt 0] Extracting header 'ethernet'
[22:05:47.326] [bmv2] [D] [thread 2753] [59.0] [cxt 0] Parser state 'start': key is 86dd
[22:05:47.326] [bmv2] [T] [thread 2753] [59.0] [cxt 0] Bytes parsed: 14
[22:05:47.326] [bmv2] [D] [thread 2753] [59.0] [cxt 0] Parser 'parser': end
[22:05:47.326] [bmv2] [D] [thread 2753] [59.0] [cxt 0] Pipeline 'ingress': start
[22:05:47.326] [bmv2] [T] [thread 2753] [59.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[22:05:47.327] [bmv2] [T] [thread 2753] [59.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[22:05:47.327] [bmv2] [T] [thread 2753] [59.0] [cxt 0] Applying table 'tbl_basic191'
[22:05:47.327] [bmv2] [D] [thread 2753] [59.0] [cxt 0] Looking up key:

[22:05:47.327] [bmv2] [D] [thread 2753] [59.0] [cxt 0] Table 'tbl_basic191': miss
[22:05:47.327] [bmv2] [D] [thread 2753] [59.0] [cxt 0] Action entry is basic191 - 
[22:05:47.327] [bmv2] [T] [thread 2753] [59.0] [cxt 0] Action basic191
[22:05:47.327] [bmv2] [T] [thread 2753] [59.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[22:05:47.328] [bmv2] [T] [thread 2753] [59.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[22:05:47.328] [bmv2] [T] [thread 2753] [59.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[22:05:47.329] [bmv2] [T] [thread 2753] [59.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[22:05:47.329] [bmv2] [T] [thread 2753] [59.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[22:05:47.329] [bmv2] [D] [thread 2753] [59.0] [cxt 0] Looking up key:

[22:05:47.329] [bmv2] [D] [thread 2753] [59.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[22:05:47.329] [bmv2] [D] [thread 2753] [59.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[22:05:47.329] [bmv2] [T] [thread 2753] [59.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[22:05:47.329] [bmv2] [T] [thread 2753] [59.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[22:05:47.329] [bmv2] [T] [thread 2753] [59.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[22:05:47.329] [bmv2] [T] [thread 2753] [59.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[22:05:47.329] [bmv2] [T] [thread 2753] [59.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[22:05:47.329] [bmv2] [T] [thread 2753] [59.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[22:05:47.329] [bmv2] [T] [thread 2753] [59.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[22:05:47.329] [bmv2] [T] [thread 2753] [59.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[22:05:47.329] [bmv2] [T] [thread 2753] [59.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[22:05:47.330] [bmv2] [T] [thread 2753] [59.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[22:05:47.330] [bmv2] [T] [thread 2753] [59.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[22:05:47.330] [bmv2] [D] [thread 2753] [59.0] [cxt 0] Pipeline 'ingress': end
[22:05:47.330] [bmv2] [D] [thread 2753] [59.0] [cxt 0] Egress port is 0
[22:05:47.330] [bmv2] [D] [thread 2753] [60.0] [cxt 0] Processing packet received on port 3
[22:05:47.330] [bmv2] [D] [thread 2753] [60.0] [cxt 0] Parser 'parser': start
[22:05:47.330] [bmv2] [D] [thread 2753] [60.0] [cxt 0] Parser 'parser' entering state 'start'
[22:05:47.330] [bmv2] [D] [thread 2753] [60.0] [cxt 0] Extracting header 'ethernet'
[22:05:47.330] [bmv2] [D] [thread 2753] [60.0] [cxt 0] Parser state 'start': key is 86dd
[22:05:47.330] [bmv2] [T] [thread 2753] [60.0] [cxt 0] Bytes parsed: 14
[22:05:47.330] [bmv2] [D] [thread 2753] [60.0] [cxt 0] Parser 'parser': end
[22:05:47.330] [bmv2] [D] [thread 2753] [60.0] [cxt 0] Pipeline 'ingress': start
[22:05:47.330] [bmv2] [T] [thread 2753] [60.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[22:05:47.330] [bmv2] [T] [thread 2753] [60.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[22:05:47.330] [bmv2] [T] [thread 2753] [60.0] [cxt 0] Applying table 'tbl_basic191'
[22:05:47.330] [bmv2] [D] [thread 2753] [60.0] [cxt 0] Looking up key:

[22:05:47.330] [bmv2] [D] [thread 2753] [60.0] [cxt 0] Table 'tbl_basic191': miss
[22:05:47.330] [bmv2] [D] [thread 2753] [60.0] [cxt 0] Action entry is basic191 - 
[22:05:47.330] [bmv2] [T] [thread 2753] [60.0] [cxt 0] Action basic191
[22:05:47.331] [bmv2] [T] [thread 2753] [60.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[22:05:47.331] [bmv2] [T] [thread 2753] [60.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[22:05:47.331] [bmv2] [T] [thread 2753] [60.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[22:05:47.331] [bmv2] [T] [thread 2753] [60.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[22:05:47.331] [bmv2] [T] [thread 2753] [60.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[22:05:47.331] [bmv2] [D] [thread 2753] [60.0] [cxt 0] Looking up key:

[22:05:47.331] [bmv2] [D] [thread 2753] [60.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[22:05:47.331] [bmv2] [D] [thread 2753] [60.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[22:05:47.331] [bmv2] [T] [thread 2753] [60.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[22:05:47.331] [bmv2] [T] [thread 2753] [60.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[22:05:47.331] [bmv2] [T] [thread 2753] [60.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[22:05:47.331] [bmv2] [T] [thread 2753] [60.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[22:05:47.331] [bmv2] [T] [thread 2753] [60.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[22:05:47.331] [bmv2] [T] [thread 2753] [60.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[22:05:47.331] [bmv2] [T] [thread 2753] [60.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[22:05:47.331] [bmv2] [T] [thread 2753] [60.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[22:05:47.331] [bmv2] [T] [thread 2753] [60.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[22:05:47.331] [bmv2] [T] [thread 2753] [60.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[22:05:47.331] [bmv2] [T] [thread 2753] [60.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[22:05:47.331] [bmv2] [D] [thread 2753] [60.0] [cxt 0] Pipeline 'ingress': end
[22:05:47.331] [bmv2] [D] [thread 2753] [60.0] [cxt 0] Egress port is 0
[22:05:47.330] [bmv2] [D] [thread 2754] [59.0] [cxt 0] Pipeline 'egress': start
[22:05:47.331] [bmv2] [D] [thread 2754] [59.0] [cxt 0] Pipeline 'egress': end
[22:05:47.331] [bmv2] [D] [thread 2754] [59.0] [cxt 0] Deparser 'deparser': start
[22:05:47.331] [bmv2] [T] [thread 2754] [59.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[22:05:47.331] [bmv2] [D] [thread 2754] [59.0] [cxt 0] Deparsing header 'ethernet'
[22:05:47.331] [bmv2] [D] [thread 2754] [59.0] [cxt 0] Deparsing header 'int_pai'
[22:05:47.331] [bmv2] [D] [thread 2754] [59.0] [cxt 0] Deparsing header 'int_filho[0]'
[22:05:47.331] [bmv2] [D] [thread 2754] [59.0] [cxt 0] Deparser 'deparser': end
[22:05:47.331] [bmv2] [D] [thread 2754] [60.0] [cxt 0] Pipeline 'egress': start
[22:05:47.331] [bmv2] [D] [thread 2754] [60.0] [cxt 0] Pipeline 'egress': end
[22:05:47.331] [bmv2] [D] [thread 2754] [60.0] [cxt 0] Deparser 'deparser': start
[22:05:47.331] [bmv2] [T] [thread 2754] [60.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[22:05:47.331] [bmv2] [D] [thread 2754] [60.0] [cxt 0] Deparsing header 'ethernet'
[22:05:47.332] [bmv2] [D] [thread 2754] [60.0] [cxt 0] Deparsing header 'int_pai'
[22:05:47.332] [bmv2] [D] [thread 2754] [60.0] [cxt 0] Deparsing header 'int_filho[0]'
[22:05:47.332] [bmv2] [D] [thread 2754] [60.0] [cxt 0] Deparser 'deparser': end
[22:05:47.331] [bmv2] [D] [thread 2758] [59.0] [cxt 0] Transmitting packet of size 93 out of port 0
[22:05:47.332] [bmv2] [D] [thread 2758] [60.0] [cxt 0] Transmitting packet of size 93 out of port 0
[22:08:14.586] [bmv2] [D] [thread 2753] [61.0] [cxt 0] Processing packet received on port 3
[22:08:14.586] [bmv2] [D] [thread 2753] [61.0] [cxt 0] Parser 'parser': start
[22:08:14.586] [bmv2] [D] [thread 2753] [61.0] [cxt 0] Parser 'parser' entering state 'start'
[22:08:14.586] [bmv2] [D] [thread 2753] [61.0] [cxt 0] Extracting header 'ethernet'
[22:08:14.586] [bmv2] [D] [thread 2753] [61.0] [cxt 0] Parser state 'start': key is 86dd
[22:08:14.586] [bmv2] [T] [thread 2753] [61.0] [cxt 0] Bytes parsed: 14
[22:08:14.586] [bmv2] [D] [thread 2753] [61.0] [cxt 0] Parser 'parser': end
[22:08:14.586] [bmv2] [D] [thread 2753] [61.0] [cxt 0] Pipeline 'ingress': start
[22:08:14.586] [bmv2] [T] [thread 2753] [61.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[22:08:14.586] [bmv2] [T] [thread 2753] [61.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[22:08:14.586] [bmv2] [T] [thread 2753] [61.0] [cxt 0] Applying table 'tbl_basic191'
[22:08:14.586] [bmv2] [D] [thread 2753] [61.0] [cxt 0] Looking up key:

[22:08:14.586] [bmv2] [D] [thread 2753] [61.0] [cxt 0] Table 'tbl_basic191': miss
[22:08:14.586] [bmv2] [D] [thread 2753] [61.0] [cxt 0] Action entry is basic191 - 
[22:08:14.586] [bmv2] [T] [thread 2753] [61.0] [cxt 0] Action basic191
[22:08:14.586] [bmv2] [T] [thread 2753] [61.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[22:08:14.586] [bmv2] [T] [thread 2753] [61.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[22:08:14.586] [bmv2] [T] [thread 2753] [61.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[22:08:14.586] [bmv2] [T] [thread 2753] [61.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[22:08:14.586] [bmv2] [T] [thread 2753] [61.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[22:08:14.586] [bmv2] [D] [thread 2753] [61.0] [cxt 0] Looking up key:

[22:08:14.586] [bmv2] [D] [thread 2753] [61.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[22:08:14.587] [bmv2] [D] [thread 2753] [61.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[22:08:14.587] [bmv2] [T] [thread 2753] [61.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[22:08:14.587] [bmv2] [T] [thread 2753] [61.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[22:08:14.587] [bmv2] [T] [thread 2753] [61.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[22:08:14.587] [bmv2] [T] [thread 2753] [61.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[22:08:14.587] [bmv2] [T] [thread 2753] [61.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[22:08:14.587] [bmv2] [T] [thread 2753] [61.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[22:08:14.587] [bmv2] [T] [thread 2753] [61.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[22:08:14.587] [bmv2] [T] [thread 2753] [61.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[22:08:14.587] [bmv2] [T] [thread 2753] [61.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[22:08:14.587] [bmv2] [T] [thread 2753] [61.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[22:08:14.587] [bmv2] [T] [thread 2753] [61.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[22:08:14.587] [bmv2] [D] [thread 2753] [61.0] [cxt 0] Pipeline 'ingress': end
[22:08:14.587] [bmv2] [D] [thread 2753] [61.0] [cxt 0] Egress port is 0
[22:08:14.587] [bmv2] [D] [thread 2754] [61.0] [cxt 0] Pipeline 'egress': start
[22:08:14.587] [bmv2] [D] [thread 2754] [61.0] [cxt 0] Pipeline 'egress': end
[22:08:14.587] [bmv2] [D] [thread 2754] [61.0] [cxt 0] Deparser 'deparser': start
[22:08:14.587] [bmv2] [T] [thread 2754] [61.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[22:08:14.587] [bmv2] [D] [thread 2754] [61.0] [cxt 0] Deparsing header 'ethernet'
[22:08:14.587] [bmv2] [D] [thread 2754] [61.0] [cxt 0] Deparsing header 'int_pai'
[22:08:14.587] [bmv2] [D] [thread 2754] [61.0] [cxt 0] Deparsing header 'int_filho[0]'
[22:08:14.587] [bmv2] [D] [thread 2754] [61.0] [cxt 0] Deparser 'deparser': end
[22:08:14.587] [bmv2] [D] [thread 2758] [61.0] [cxt 0] Transmitting packet of size 93 out of port 0
[22:09:03.737] [bmv2] [D] [thread 2753] [62.0] [cxt 0] Processing packet received on port 2
[22:09:03.737] [bmv2] [D] [thread 2753] [62.0] [cxt 0] Parser 'parser': start
[22:09:03.737] [bmv2] [D] [thread 2753] [62.0] [cxt 0] Parser 'parser' entering state 'start'
[22:09:03.737] [bmv2] [D] [thread 2753] [62.0] [cxt 0] Extracting header 'ethernet'
[22:09:03.738] [bmv2] [D] [thread 2753] [62.0] [cxt 0] Parser state 'start': key is 86dd
[22:09:03.738] [bmv2] [T] [thread 2753] [62.0] [cxt 0] Bytes parsed: 14
[22:09:03.738] [bmv2] [D] [thread 2753] [62.0] [cxt 0] Parser 'parser': end
[22:09:03.738] [bmv2] [D] [thread 2753] [62.0] [cxt 0] Pipeline 'ingress': start
[22:09:03.738] [bmv2] [T] [thread 2753] [62.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[22:09:03.738] [bmv2] [T] [thread 2753] [62.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[22:09:03.738] [bmv2] [T] [thread 2753] [62.0] [cxt 0] Applying table 'tbl_basic191'
[22:09:03.738] [bmv2] [D] [thread 2753] [62.0] [cxt 0] Looking up key:

[22:09:03.738] [bmv2] [D] [thread 2753] [62.0] [cxt 0] Table 'tbl_basic191': miss
[22:09:03.738] [bmv2] [D] [thread 2753] [62.0] [cxt 0] Action entry is basic191 - 
[22:09:03.738] [bmv2] [T] [thread 2753] [62.0] [cxt 0] Action basic191
[22:09:03.738] [bmv2] [T] [thread 2753] [62.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[22:09:03.738] [bmv2] [T] [thread 2753] [62.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[22:09:03.738] [bmv2] [T] [thread 2753] [62.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[22:09:03.738] [bmv2] [T] [thread 2753] [62.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[22:09:03.738] [bmv2] [T] [thread 2753] [62.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[22:09:03.738] [bmv2] [D] [thread 2753] [62.0] [cxt 0] Looking up key:

[22:09:03.738] [bmv2] [D] [thread 2753] [62.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[22:09:03.738] [bmv2] [D] [thread 2753] [62.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[22:09:03.738] [bmv2] [T] [thread 2753] [62.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[22:09:03.738] [bmv2] [T] [thread 2753] [62.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[22:09:03.738] [bmv2] [T] [thread 2753] [62.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[22:09:03.738] [bmv2] [T] [thread 2753] [62.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[22:09:03.738] [bmv2] [T] [thread 2753] [62.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[22:09:03.738] [bmv2] [T] [thread 2753] [62.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[22:09:03.738] [bmv2] [T] [thread 2753] [62.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[22:09:03.738] [bmv2] [T] [thread 2753] [62.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[22:09:03.738] [bmv2] [T] [thread 2753] [62.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[22:09:03.738] [bmv2] [T] [thread 2753] [62.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[22:09:03.738] [bmv2] [T] [thread 2753] [62.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[22:09:03.738] [bmv2] [D] [thread 2753] [62.0] [cxt 0] Pipeline 'ingress': end
[22:09:03.738] [bmv2] [D] [thread 2753] [62.0] [cxt 0] Egress port is 0
[22:09:03.738] [bmv2] [D] [thread 2754] [62.0] [cxt 0] Pipeline 'egress': start
[22:09:03.738] [bmv2] [D] [thread 2754] [62.0] [cxt 0] Pipeline 'egress': end
[22:09:03.738] [bmv2] [D] [thread 2754] [62.0] [cxt 0] Deparser 'deparser': start
[22:09:03.738] [bmv2] [T] [thread 2754] [62.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[22:09:03.738] [bmv2] [D] [thread 2754] [62.0] [cxt 0] Deparsing header 'ethernet'
[22:09:03.738] [bmv2] [D] [thread 2754] [62.0] [cxt 0] Deparsing header 'int_pai'
[22:09:03.738] [bmv2] [D] [thread 2754] [62.0] [cxt 0] Deparsing header 'int_filho[0]'
[22:09:03.739] [bmv2] [D] [thread 2754] [62.0] [cxt 0] Deparser 'deparser': end
[22:09:03.739] [bmv2] [D] [thread 2758] [62.0] [cxt 0] Transmitting packet of size 93 out of port 0
