$comment
	File created using the following command:
		vcd file FourBitUpDownCounter.msim.vcd -direction
$end
$date
	Fri Oct 18 18:48:29 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module fourbitupdowncounter_vhd_vec_tst $end
$var wire 1 ! binOut [2] $end
$var wire 1 " binOut [1] $end
$var wire 1 # binOut [0] $end
$var wire 1 $ clk $end
$var wire 1 % opcode $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_binOut [2] $end
$var wire 1 0 ww_binOut [1] $end
$var wire 1 1 ww_binOut [0] $end
$var wire 1 2 ww_opcode $end
$var wire 1 3 ww_clk $end
$var wire 1 4 \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 5 \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 6 \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 7 \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 8 \binOut[0]~output_o\ $end
$var wire 1 9 \binOut[1]~output_o\ $end
$var wire 1 : \binOut[2]~output_o\ $end
$var wire 1 ; \clk~input_o\ $end
$var wire 1 < \clk~inputclkctrl_outclk\ $end
$var wire 1 = \U1|Q_internal~0_combout\ $end
$var wire 1 > \U1|Q_internal~q\ $end
$var wire 1 ? \opcode~input_o\ $end
$var wire 1 @ \U2|Q_internal~feeder_combout\ $end
$var wire 1 A \U2|Q_internal~q\ $end
$var wire 1 B \d1~0_combout\ $end
$var wire 1 C \U3|Q_internal~0_combout\ $end
$var wire 1 D \U3|Q_internal~q\ $end
$var wire 1 E \d2~0_combout\ $end
$var wire 1 F \ALT_INV_d2~0_combout\ $end
$var wire 1 G \U1|ALT_INV_Q_internal~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1%
0&
1'
x(
1)
1*
1+
1,
1-
1.
12
03
18
19
1:
0;
0<
1=
0>
1?
1@
0A
1B
1C
0D
0E
1F
1G
1/
10
11
14
15
16
07
1!
1"
1#
$end
#40000
1$
13
1;
17
1<
1>
1A
1D
0G
0=
08
01
0#
#80000
0$
03
0;
07
0<
#120000
1$
13
1;
17
1<
0>
1G
1=
0B
0@
18
09
11
00
1#
0"
#160000
0$
03
0;
07
0<
#200000
1$
13
1;
17
1<
1>
0A
0G
0=
08
01
0#
#240000
0$
03
0;
07
0<
#280000
1$
13
1;
17
1<
0>
1G
1=
1B
1E
0F
0C
1@
18
19
11
0:
10
1#
0/
1"
0!
#320000
0$
03
0;
07
0<
#360000
1$
13
1;
17
1<
1>
1A
0D
0G
0=
08
01
0#
#400000
0$
03
0;
07
0<
#440000
1$
13
1;
17
1<
0>
1G
1=
0B
0@
18
09
11
00
1#
0"
#480000
0$
03
0;
07
0<
#520000
1$
13
1;
17
1<
1>
0A
0G
0=
08
01
0#
#560000
0$
03
0;
07
0<
#600000
1$
13
1;
17
1<
0>
1G
1=
1B
0E
1F
1C
1@
18
19
11
1:
10
1#
1/
1"
1!
#640000
0$
03
0;
07
0<
#680000
1$
13
1;
17
1<
1>
1A
1D
0G
0=
08
01
0#
#720000
0$
03
0;
07
0<
#760000
1$
13
1;
17
1<
0>
1G
1=
0B
0@
18
09
11
00
1#
0"
#800000
0$
03
0;
07
0<
#840000
1$
13
1;
17
1<
1>
0A
0G
0=
08
01
0#
#880000
0$
03
0;
07
0<
#920000
1$
13
1;
17
1<
0>
1G
1=
1B
1E
0F
0C
1@
18
19
11
0:
10
1#
0/
1"
0!
#960000
0$
03
0;
07
0<
#1000000
