{
    "code": "module TopModule (\n    input logic a,         // 1-bit input signal 'a'\n    input logic b,         // 1-bit input signal 'b'\n    input logic sel_b1,    // 1-bit input signal 'sel_b1'\n    input logic sel_b2,    // 1-bit input signal 'sel_b2'\n    output logic out_assign, // 1-bit output signal using assign\n    output logic out_always // 1-bit output signal using procedural if\n);\n\n    assign out_assign = (sel_b1 && sel_b2) ? b : a;\n\n    always @(*) begin\n        if (sel_b1 && sel_b2)\n            out_always = b;\n        else\n            out_always = a;\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}