{
  "module_name": "dce_11_2_d.h",
  "hash_id": "4448740401a799bb570b23829ea654c666755c75c8b3736530c481fee2fb15dc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_d.h",
  "human_readable_source": " \n\n#ifndef DCE_11_2_D_H\n#define DCE_11_2_D_H\n\n#define mmPIPE0_PG_CONFIG                                                       0x2c0\n#define mmPIPE0_PG_ENABLE                                                       0x2c1\n#define mmPIPE0_PG_STATUS                                                       0x2c2\n#define mmPIPE1_PG_CONFIG                                                       0x2c3\n#define mmPIPE1_PG_ENABLE                                                       0x2c4\n#define mmPIPE1_PG_STATUS                                                       0x2c5\n#define mmPIPE2_PG_CONFIG                                                       0x2c6\n#define mmPIPE2_PG_ENABLE                                                       0x2c7\n#define mmPIPE2_PG_STATUS                                                       0x2c8\n#define mmPIPE3_PG_CONFIG                                                       0x2c9\n#define mmPIPE3_PG_ENABLE                                                       0x2ca\n#define mmPIPE3_PG_STATUS                                                       0x2cb\n#define mmPIPE4_PG_CONFIG                                                       0x2cc\n#define mmPIPE4_PG_ENABLE                                                       0x2cd\n#define mmPIPE4_PG_STATUS                                                       0x2ce\n#define mmPIPE5_PG_CONFIG                                                       0x2cf\n#define mmPIPE5_PG_ENABLE                                                       0x2d0\n#define mmPIPE5_PG_STATUS                                                       0x2d1\n#define mmDCPG_INTERRUPT_STATUS                                                 0x2de\n#define mmDCPG_INTERRUPT_CONTROL                                                0x2df\n#define mmDCPG_INTERRUPT_CONTROL2                                               0x2e0\n#define mmDC_IP_REQUEST_CNTL                                                    0x2d2\n#define mmDC_PGFSM_CONFIG_REG                                                   0x2d3\n#define mmDC_PGFSM_WRITE_REG                                                    0x2d4\n#define mmDC_PGCNTL_STATUS_REG                                                  0x2d5\n#define mmDCPG_TEST_DEBUG_INDEX                                                 0x2d6\n#define mmDCPG_TEST_DEBUG_DATA                                                  0x2d7\n#define mmBL1_PWM_AMBIENT_LIGHT_LEVEL                                           0x1628\n#define mmBL1_PWM_USER_LEVEL                                                    0x1629\n#define mmBL1_PWM_TARGET_ABM_LEVEL                                              0x162a\n#define mmBL1_PWM_CURRENT_ABM_LEVEL                                             0x162b\n#define mmBL1_PWM_FINAL_DUTY_CYCLE                                              0x162c\n#define mmBL1_PWM_MINIMUM_DUTY_CYCLE                                            0x162d\n#define mmBL1_PWM_ABM_CNTL                                                      0x162e\n#define mmBL1_PWM_BL_UPDATE_SAMPLE_RATE                                         0x162f\n#define mmBL1_PWM_GRP2_REG_LOCK                                                 0x1630\n#define mmDC_ABM1_CNTL                                                          0x1638\n#define mmDC_ABM1_IPCSC_COEFF_SEL                                               0x1639\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_0                                            0x163a\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_1                                            0x163b\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_2                                            0x163c\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_3                                            0x163d\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_4                                            0x163e\n#define mmDC_ABM1_ACE_THRES_12                                                  0x163f\n#define mmDC_ABM1_ACE_THRES_34                                                  0x1640\n#define mmDC_ABM1_ACE_CNTL_MISC                                                 0x1641\n#define mmDC_ABM1_DEBUG_MISC                                                    0x1649\n#define mmDC_ABM1_HGLS_REG_READ_PROGRESS                                        0x164a\n#define mmDC_ABM1_HG_MISC_CTRL                                                  0x164b\n#define mmDC_ABM1_LS_SUM_OF_LUMA                                                0x164c\n#define mmDC_ABM1_LS_MIN_MAX_LUMA                                               0x164d\n#define mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA                                      0x164e\n#define mmDC_ABM1_LS_PIXEL_COUNT                                                0x164f\n#define mmDC_ABM1_LS_OVR_SCAN_BIN                                               0x1650\n#define mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES                                  0x1651\n#define mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT                                      0x1652\n#define mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT                                      0x1653\n#define mmDC_ABM1_HG_SAMPLE_RATE                                                0x1654\n#define mmDC_ABM1_LS_SAMPLE_RATE                                                0x1655\n#define mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG                                        0x1656\n#define mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX                                        0x1657\n#define mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX                                       0x1658\n#define mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX                                      0x1659\n#define mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX                                      0x165a\n#define mmDC_ABM1_HG_RESULT_1                                                   0x165b\n#define mmDC_ABM1_HG_RESULT_2                                                   0x165c\n#define mmDC_ABM1_HG_RESULT_3                                                   0x165d\n#define mmDC_ABM1_HG_RESULT_4                                                   0x165e\n#define mmDC_ABM1_HG_RESULT_5                                                   0x165f\n#define mmDC_ABM1_HG_RESULT_6                                                   0x1660\n#define mmDC_ABM1_HG_RESULT_7                                                   0x1661\n#define mmDC_ABM1_HG_RESULT_8                                                   0x1662\n#define mmDC_ABM1_HG_RESULT_9                                                   0x1663\n#define mmDC_ABM1_HG_RESULT_10                                                  0x1664\n#define mmDC_ABM1_HG_RESULT_11                                                  0x1665\n#define mmDC_ABM1_HG_RESULT_12                                                  0x1666\n#define mmDC_ABM1_HG_RESULT_13                                                  0x1667\n#define mmDC_ABM1_HG_RESULT_14                                                  0x1668\n#define mmDC_ABM1_HG_RESULT_15                                                  0x1669\n#define mmDC_ABM1_HG_RESULT_16                                                  0x166a\n#define mmDC_ABM1_HG_RESULT_17                                                  0x166b\n#define mmDC_ABM1_HG_RESULT_18                                                  0x166c\n#define mmDC_ABM1_HG_RESULT_19                                                  0x166d\n#define mmDC_ABM1_HG_RESULT_20                                                  0x166e\n#define mmDC_ABM1_HG_RESULT_21                                                  0x166f\n#define mmDC_ABM1_HG_RESULT_22                                                  0x1670\n#define mmDC_ABM1_HG_RESULT_23                                                  0x1671\n#define mmDC_ABM1_HG_RESULT_24                                                  0x1672\n#define mmDC_ABM1_OVERSCAN_PIXEL_VALUE                                          0x169b\n#define mmDC_ABM1_BL_MASTER_LOCK                                                0x169c\n#define mmABM_TEST_DEBUG_INDEX                                                  0x169e\n#define mmABM_TEST_DEBUG_DATA                                                   0x169f\n#define mmCRTC_H_BLANK_EARLY_NUM                                                0x1b7d\n#define mmCRTC0_CRTC_H_BLANK_EARLY_NUM                                          0x1b7d\n#define mmCRTC1_CRTC_H_BLANK_EARLY_NUM                                          0x1d7d\n#define mmCRTC2_CRTC_H_BLANK_EARLY_NUM                                          0x1f7d\n#define mmCRTC3_CRTC_H_BLANK_EARLY_NUM                                          0x417d\n#define mmCRTC4_CRTC_H_BLANK_EARLY_NUM                                          0x437d\n#define mmCRTC5_CRTC_H_BLANK_EARLY_NUM                                          0x457d\n#define mmCRTC_H_TOTAL                                                          0x1b80\n#define mmCRTC0_CRTC_H_TOTAL                                                    0x1b80\n#define mmCRTC1_CRTC_H_TOTAL                                                    0x1d80\n#define mmCRTC2_CRTC_H_TOTAL                                                    0x1f80\n#define mmCRTC3_CRTC_H_TOTAL                                                    0x4180\n#define mmCRTC4_CRTC_H_TOTAL                                                    0x4380\n#define mmCRTC5_CRTC_H_TOTAL                                                    0x4580\n#define mmCRTC_H_BLANK_START_END                                                0x1b81\n#define mmCRTC0_CRTC_H_BLANK_START_END                                          0x1b81\n#define mmCRTC1_CRTC_H_BLANK_START_END                                          0x1d81\n#define mmCRTC2_CRTC_H_BLANK_START_END                                          0x1f81\n#define mmCRTC3_CRTC_H_BLANK_START_END                                          0x4181\n#define mmCRTC4_CRTC_H_BLANK_START_END                                          0x4381\n#define mmCRTC5_CRTC_H_BLANK_START_END                                          0x4581\n#define mmCRTC_H_SYNC_A                                                         0x1b82\n#define mmCRTC0_CRTC_H_SYNC_A                                                   0x1b82\n#define mmCRTC1_CRTC_H_SYNC_A                                                   0x1d82\n#define mmCRTC2_CRTC_H_SYNC_A                                                   0x1f82\n#define mmCRTC3_CRTC_H_SYNC_A                                                   0x4182\n#define mmCRTC4_CRTC_H_SYNC_A                                                   0x4382\n#define mmCRTC5_CRTC_H_SYNC_A                                                   0x4582\n#define mmCRTC_H_SYNC_A_CNTL                                                    0x1b83\n#define mmCRTC0_CRTC_H_SYNC_A_CNTL                                              0x1b83\n#define mmCRTC1_CRTC_H_SYNC_A_CNTL                                              0x1d83\n#define mmCRTC2_CRTC_H_SYNC_A_CNTL                                              0x1f83\n#define mmCRTC3_CRTC_H_SYNC_A_CNTL                                              0x4183\n#define mmCRTC4_CRTC_H_SYNC_A_CNTL                                              0x4383\n#define mmCRTC5_CRTC_H_SYNC_A_CNTL                                              0x4583\n#define mmCRTC_H_SYNC_B                                                         0x1b84\n#define mmCRTC0_CRTC_H_SYNC_B                                                   0x1b84\n#define mmCRTC1_CRTC_H_SYNC_B                                                   0x1d84\n#define mmCRTC2_CRTC_H_SYNC_B                                                   0x1f84\n#define mmCRTC3_CRTC_H_SYNC_B                                                   0x4184\n#define mmCRTC4_CRTC_H_SYNC_B                                                   0x4384\n#define mmCRTC5_CRTC_H_SYNC_B                                                   0x4584\n#define mmCRTC_H_SYNC_B_CNTL                                                    0x1b85\n#define mmCRTC0_CRTC_H_SYNC_B_CNTL                                              0x1b85\n#define mmCRTC1_CRTC_H_SYNC_B_CNTL                                              0x1d85\n#define mmCRTC2_CRTC_H_SYNC_B_CNTL                                              0x1f85\n#define mmCRTC3_CRTC_H_SYNC_B_CNTL                                              0x4185\n#define mmCRTC4_CRTC_H_SYNC_B_CNTL                                              0x4385\n#define mmCRTC5_CRTC_H_SYNC_B_CNTL                                              0x4585\n#define mmCRTC_VBI_END                                                          0x1b86\n#define mmCRTC0_CRTC_VBI_END                                                    0x1b86\n#define mmCRTC1_CRTC_VBI_END                                                    0x1d86\n#define mmCRTC2_CRTC_VBI_END                                                    0x1f86\n#define mmCRTC3_CRTC_VBI_END                                                    0x4186\n#define mmCRTC4_CRTC_VBI_END                                                    0x4386\n#define mmCRTC5_CRTC_VBI_END                                                    0x4586\n#define mmCRTC_V_TOTAL                                                          0x1b87\n#define mmCRTC0_CRTC_V_TOTAL                                                    0x1b87\n#define mmCRTC1_CRTC_V_TOTAL                                                    0x1d87\n#define mmCRTC2_CRTC_V_TOTAL                                                    0x1f87\n#define mmCRTC3_CRTC_V_TOTAL                                                    0x4187\n#define mmCRTC4_CRTC_V_TOTAL                                                    0x4387\n#define mmCRTC5_CRTC_V_TOTAL                                                    0x4587\n#define mmCRTC_V_TOTAL_MIN                                                      0x1b88\n#define mmCRTC0_CRTC_V_TOTAL_MIN                                                0x1b88\n#define mmCRTC1_CRTC_V_TOTAL_MIN                                                0x1d88\n#define mmCRTC2_CRTC_V_TOTAL_MIN                                                0x1f88\n#define mmCRTC3_CRTC_V_TOTAL_MIN                                                0x4188\n#define mmCRTC4_CRTC_V_TOTAL_MIN                                                0x4388\n#define mmCRTC5_CRTC_V_TOTAL_MIN                                                0x4588\n#define mmCRTC_V_TOTAL_MAX                                                      0x1b89\n#define mmCRTC0_CRTC_V_TOTAL_MAX                                                0x1b89\n#define mmCRTC1_CRTC_V_TOTAL_MAX                                                0x1d89\n#define mmCRTC2_CRTC_V_TOTAL_MAX                                                0x1f89\n#define mmCRTC3_CRTC_V_TOTAL_MAX                                                0x4189\n#define mmCRTC4_CRTC_V_TOTAL_MAX                                                0x4389\n#define mmCRTC5_CRTC_V_TOTAL_MAX                                                0x4589\n#define mmCRTC_V_TOTAL_CONTROL                                                  0x1b8a\n#define mmCRTC0_CRTC_V_TOTAL_CONTROL                                            0x1b8a\n#define mmCRTC1_CRTC_V_TOTAL_CONTROL                                            0x1d8a\n#define mmCRTC2_CRTC_V_TOTAL_CONTROL                                            0x1f8a\n#define mmCRTC3_CRTC_V_TOTAL_CONTROL                                            0x418a\n#define mmCRTC4_CRTC_V_TOTAL_CONTROL                                            0x438a\n#define mmCRTC5_CRTC_V_TOTAL_CONTROL                                            0x458a\n#define mmCRTC_V_TOTAL_INT_STATUS                                               0x1b8b\n#define mmCRTC0_CRTC_V_TOTAL_INT_STATUS                                         0x1b8b\n#define mmCRTC1_CRTC_V_TOTAL_INT_STATUS                                         0x1d8b\n#define mmCRTC2_CRTC_V_TOTAL_INT_STATUS                                         0x1f8b\n#define mmCRTC3_CRTC_V_TOTAL_INT_STATUS                                         0x418b\n#define mmCRTC4_CRTC_V_TOTAL_INT_STATUS                                         0x438b\n#define mmCRTC5_CRTC_V_TOTAL_INT_STATUS                                         0x458b\n#define mmCRTC_VSYNC_NOM_INT_STATUS                                             0x1b8c\n#define mmCRTC0_CRTC_VSYNC_NOM_INT_STATUS                                       0x1b8c\n#define mmCRTC1_CRTC_VSYNC_NOM_INT_STATUS                                       0x1d8c\n#define mmCRTC2_CRTC_VSYNC_NOM_INT_STATUS                                       0x1f8c\n#define mmCRTC3_CRTC_VSYNC_NOM_INT_STATUS                                       0x418c\n#define mmCRTC4_CRTC_VSYNC_NOM_INT_STATUS                                       0x438c\n#define mmCRTC5_CRTC_VSYNC_NOM_INT_STATUS                                       0x458c\n#define mmCRTC_V_BLANK_START_END                                                0x1b8d\n#define mmCRTC0_CRTC_V_BLANK_START_END                                          0x1b8d\n#define mmCRTC1_CRTC_V_BLANK_START_END                                          0x1d8d\n#define mmCRTC2_CRTC_V_BLANK_START_END                                          0x1f8d\n#define mmCRTC3_CRTC_V_BLANK_START_END                                          0x418d\n#define mmCRTC4_CRTC_V_BLANK_START_END                                          0x438d\n#define mmCRTC5_CRTC_V_BLANK_START_END                                          0x458d\n#define mmCRTC_V_SYNC_A                                                         0x1b8e\n#define mmCRTC0_CRTC_V_SYNC_A                                                   0x1b8e\n#define mmCRTC1_CRTC_V_SYNC_A                                                   0x1d8e\n#define mmCRTC2_CRTC_V_SYNC_A                                                   0x1f8e\n#define mmCRTC3_CRTC_V_SYNC_A                                                   0x418e\n#define mmCRTC4_CRTC_V_SYNC_A                                                   0x438e\n#define mmCRTC5_CRTC_V_SYNC_A                                                   0x458e\n#define mmCRTC_V_SYNC_A_CNTL                                                    0x1b8f\n#define mmCRTC0_CRTC_V_SYNC_A_CNTL                                              0x1b8f\n#define mmCRTC1_CRTC_V_SYNC_A_CNTL                                              0x1d8f\n#define mmCRTC2_CRTC_V_SYNC_A_CNTL                                              0x1f8f\n#define mmCRTC3_CRTC_V_SYNC_A_CNTL                                              0x418f\n#define mmCRTC4_CRTC_V_SYNC_A_CNTL                                              0x438f\n#define mmCRTC5_CRTC_V_SYNC_A_CNTL                                              0x458f\n#define mmCRTC_V_SYNC_B                                                         0x1b90\n#define mmCRTC0_CRTC_V_SYNC_B                                                   0x1b90\n#define mmCRTC1_CRTC_V_SYNC_B                                                   0x1d90\n#define mmCRTC2_CRTC_V_SYNC_B                                                   0x1f90\n#define mmCRTC3_CRTC_V_SYNC_B                                                   0x4190\n#define mmCRTC4_CRTC_V_SYNC_B                                                   0x4390\n#define mmCRTC5_CRTC_V_SYNC_B                                                   0x4590\n#define mmCRTC_V_SYNC_B_CNTL                                                    0x1b91\n#define mmCRTC0_CRTC_V_SYNC_B_CNTL                                              0x1b91\n#define mmCRTC1_CRTC_V_SYNC_B_CNTL                                              0x1d91\n#define mmCRTC2_CRTC_V_SYNC_B_CNTL                                              0x1f91\n#define mmCRTC3_CRTC_V_SYNC_B_CNTL                                              0x4191\n#define mmCRTC4_CRTC_V_SYNC_B_CNTL                                              0x4391\n#define mmCRTC5_CRTC_V_SYNC_B_CNTL                                              0x4591\n#define mmCRTC_DTMTEST_CNTL                                                     0x1b92\n#define mmCRTC0_CRTC_DTMTEST_CNTL                                               0x1b92\n#define mmCRTC1_CRTC_DTMTEST_CNTL                                               0x1d92\n#define mmCRTC2_CRTC_DTMTEST_CNTL                                               0x1f92\n#define mmCRTC3_CRTC_DTMTEST_CNTL                                               0x4192\n#define mmCRTC4_CRTC_DTMTEST_CNTL                                               0x4392\n#define mmCRTC5_CRTC_DTMTEST_CNTL                                               0x4592\n#define mmCRTC_DTMTEST_STATUS_POSITION                                          0x1b93\n#define mmCRTC0_CRTC_DTMTEST_STATUS_POSITION                                    0x1b93\n#define mmCRTC1_CRTC_DTMTEST_STATUS_POSITION                                    0x1d93\n#define mmCRTC2_CRTC_DTMTEST_STATUS_POSITION                                    0x1f93\n#define mmCRTC3_CRTC_DTMTEST_STATUS_POSITION                                    0x4193\n#define mmCRTC4_CRTC_DTMTEST_STATUS_POSITION                                    0x4393\n#define mmCRTC5_CRTC_DTMTEST_STATUS_POSITION                                    0x4593\n#define mmCRTC_TRIGA_CNTL                                                       0x1b94\n#define mmCRTC0_CRTC_TRIGA_CNTL                                                 0x1b94\n#define mmCRTC1_CRTC_TRIGA_CNTL                                                 0x1d94\n#define mmCRTC2_CRTC_TRIGA_CNTL                                                 0x1f94\n#define mmCRTC3_CRTC_TRIGA_CNTL                                                 0x4194\n#define mmCRTC4_CRTC_TRIGA_CNTL                                                 0x4394\n#define mmCRTC5_CRTC_TRIGA_CNTL                                                 0x4594\n#define mmCRTC_TRIGA_MANUAL_TRIG                                                0x1b95\n#define mmCRTC0_CRTC_TRIGA_MANUAL_TRIG                                          0x1b95\n#define mmCRTC1_CRTC_TRIGA_MANUAL_TRIG                                          0x1d95\n#define mmCRTC2_CRTC_TRIGA_MANUAL_TRIG                                          0x1f95\n#define mmCRTC3_CRTC_TRIGA_MANUAL_TRIG                                          0x4195\n#define mmCRTC4_CRTC_TRIGA_MANUAL_TRIG                                          0x4395\n#define mmCRTC5_CRTC_TRIGA_MANUAL_TRIG                                          0x4595\n#define mmCRTC_TRIGB_CNTL                                                       0x1b96\n#define mmCRTC0_CRTC_TRIGB_CNTL                                                 0x1b96\n#define mmCRTC1_CRTC_TRIGB_CNTL                                                 0x1d96\n#define mmCRTC2_CRTC_TRIGB_CNTL                                                 0x1f96\n#define mmCRTC3_CRTC_TRIGB_CNTL                                                 0x4196\n#define mmCRTC4_CRTC_TRIGB_CNTL                                                 0x4396\n#define mmCRTC5_CRTC_TRIGB_CNTL                                                 0x4596\n#define mmCRTC_TRIGB_MANUAL_TRIG                                                0x1b97\n#define mmCRTC0_CRTC_TRIGB_MANUAL_TRIG                                          0x1b97\n#define mmCRTC1_CRTC_TRIGB_MANUAL_TRIG                                          0x1d97\n#define mmCRTC2_CRTC_TRIGB_MANUAL_TRIG                                          0x1f97\n#define mmCRTC3_CRTC_TRIGB_MANUAL_TRIG                                          0x4197\n#define mmCRTC4_CRTC_TRIGB_MANUAL_TRIG                                          0x4397\n#define mmCRTC5_CRTC_TRIGB_MANUAL_TRIG                                          0x4597\n#define mmCRTC_FORCE_COUNT_NOW_CNTL                                             0x1b98\n#define mmCRTC0_CRTC_FORCE_COUNT_NOW_CNTL                                       0x1b98\n#define mmCRTC1_CRTC_FORCE_COUNT_NOW_CNTL                                       0x1d98\n#define mmCRTC2_CRTC_FORCE_COUNT_NOW_CNTL                                       0x1f98\n#define mmCRTC3_CRTC_FORCE_COUNT_NOW_CNTL                                       0x4198\n#define mmCRTC4_CRTC_FORCE_COUNT_NOW_CNTL                                       0x4398\n#define mmCRTC5_CRTC_FORCE_COUNT_NOW_CNTL                                       0x4598\n#define mmCRTC_FLOW_CONTROL                                                     0x1b99\n#define mmCRTC0_CRTC_FLOW_CONTROL                                               0x1b99\n#define mmCRTC1_CRTC_FLOW_CONTROL                                               0x1d99\n#define mmCRTC2_CRTC_FLOW_CONTROL                                               0x1f99\n#define mmCRTC3_CRTC_FLOW_CONTROL                                               0x4199\n#define mmCRTC4_CRTC_FLOW_CONTROL                                               0x4399\n#define mmCRTC5_CRTC_FLOW_CONTROL                                               0x4599\n#define mmCRTC_STEREO_FORCE_NEXT_EYE                                            0x1b9a\n#define mmCRTC0_CRTC_STEREO_FORCE_NEXT_EYE                                      0x1b9a\n#define mmCRTC1_CRTC_STEREO_FORCE_NEXT_EYE                                      0x1d9a\n#define mmCRTC2_CRTC_STEREO_FORCE_NEXT_EYE                                      0x1f9a\n#define mmCRTC3_CRTC_STEREO_FORCE_NEXT_EYE                                      0x419a\n#define mmCRTC4_CRTC_STEREO_FORCE_NEXT_EYE                                      0x439a\n#define mmCRTC5_CRTC_STEREO_FORCE_NEXT_EYE                                      0x459a\n#define mmCRTC_AVSYNC_COUNTER                                                   0x1b9b\n#define mmCRTC0_CRTC_AVSYNC_COUNTER                                             0x1b9b\n#define mmCRTC1_CRTC_AVSYNC_COUNTER                                             0x1d9b\n#define mmCRTC2_CRTC_AVSYNC_COUNTER                                             0x1f9b\n#define mmCRTC3_CRTC_AVSYNC_COUNTER                                             0x419b\n#define mmCRTC4_CRTC_AVSYNC_COUNTER                                             0x439b\n#define mmCRTC5_CRTC_AVSYNC_COUNTER                                             0x459b\n#define mmCRTC_CONTROL                                                          0x1b9c\n#define mmCRTC0_CRTC_CONTROL                                                    0x1b9c\n#define mmCRTC1_CRTC_CONTROL                                                    0x1d9c\n#define mmCRTC2_CRTC_CONTROL                                                    0x1f9c\n#define mmCRTC3_CRTC_CONTROL                                                    0x419c\n#define mmCRTC4_CRTC_CONTROL                                                    0x439c\n#define mmCRTC5_CRTC_CONTROL                                                    0x459c\n#define mmCRTC_BLANK_CONTROL                                                    0x1b9d\n#define mmCRTC0_CRTC_BLANK_CONTROL                                              0x1b9d\n#define mmCRTC1_CRTC_BLANK_CONTROL                                              0x1d9d\n#define mmCRTC2_CRTC_BLANK_CONTROL                                              0x1f9d\n#define mmCRTC3_CRTC_BLANK_CONTROL                                              0x419d\n#define mmCRTC4_CRTC_BLANK_CONTROL                                              0x439d\n#define mmCRTC5_CRTC_BLANK_CONTROL                                              0x459d\n#define mmCRTC_INTERLACE_CONTROL                                                0x1b9e\n#define mmCRTC0_CRTC_INTERLACE_CONTROL                                          0x1b9e\n#define mmCRTC1_CRTC_INTERLACE_CONTROL                                          0x1d9e\n#define mmCRTC2_CRTC_INTERLACE_CONTROL                                          0x1f9e\n#define mmCRTC3_CRTC_INTERLACE_CONTROL                                          0x419e\n#define mmCRTC4_CRTC_INTERLACE_CONTROL                                          0x439e\n#define mmCRTC5_CRTC_INTERLACE_CONTROL                                          0x459e\n#define mmCRTC_INTERLACE_STATUS                                                 0x1b9f\n#define mmCRTC0_CRTC_INTERLACE_STATUS                                           0x1b9f\n#define mmCRTC1_CRTC_INTERLACE_STATUS                                           0x1d9f\n#define mmCRTC2_CRTC_INTERLACE_STATUS                                           0x1f9f\n#define mmCRTC3_CRTC_INTERLACE_STATUS                                           0x419f\n#define mmCRTC4_CRTC_INTERLACE_STATUS                                           0x439f\n#define mmCRTC5_CRTC_INTERLACE_STATUS                                           0x459f\n#define mmCRTC_FIELD_INDICATION_CONTROL                                         0x1ba0\n#define mmCRTC0_CRTC_FIELD_INDICATION_CONTROL                                   0x1ba0\n#define mmCRTC1_CRTC_FIELD_INDICATION_CONTROL                                   0x1da0\n#define mmCRTC2_CRTC_FIELD_INDICATION_CONTROL                                   0x1fa0\n#define mmCRTC3_CRTC_FIELD_INDICATION_CONTROL                                   0x41a0\n#define mmCRTC4_CRTC_FIELD_INDICATION_CONTROL                                   0x43a0\n#define mmCRTC5_CRTC_FIELD_INDICATION_CONTROL                                   0x45a0\n#define mmCRTC_PIXEL_DATA_READBACK0                                             0x1ba1\n#define mmCRTC0_CRTC_PIXEL_DATA_READBACK0                                       0x1ba1\n#define mmCRTC1_CRTC_PIXEL_DATA_READBACK0                                       0x1da1\n#define mmCRTC2_CRTC_PIXEL_DATA_READBACK0                                       0x1fa1\n#define mmCRTC3_CRTC_PIXEL_DATA_READBACK0                                       0x41a1\n#define mmCRTC4_CRTC_PIXEL_DATA_READBACK0                                       0x43a1\n#define mmCRTC5_CRTC_PIXEL_DATA_READBACK0                                       0x45a1\n#define mmCRTC_PIXEL_DATA_READBACK1                                             0x1ba2\n#define mmCRTC0_CRTC_PIXEL_DATA_READBACK1                                       0x1ba2\n#define mmCRTC1_CRTC_PIXEL_DATA_READBACK1                                       0x1da2\n#define mmCRTC2_CRTC_PIXEL_DATA_READBACK1                                       0x1fa2\n#define mmCRTC3_CRTC_PIXEL_DATA_READBACK1                                       0x41a2\n#define mmCRTC4_CRTC_PIXEL_DATA_READBACK1                                       0x43a2\n#define mmCRTC5_CRTC_PIXEL_DATA_READBACK1                                       0x45a2\n#define mmCRTC_STATUS                                                           0x1ba3\n#define mmCRTC0_CRTC_STATUS                                                     0x1ba3\n#define mmCRTC1_CRTC_STATUS                                                     0x1da3\n#define mmCRTC2_CRTC_STATUS                                                     0x1fa3\n#define mmCRTC3_CRTC_STATUS                                                     0x41a3\n#define mmCRTC4_CRTC_STATUS                                                     0x43a3\n#define mmCRTC5_CRTC_STATUS                                                     0x45a3\n#define mmCRTC_STATUS_POSITION                                                  0x1ba4\n#define mmCRTC0_CRTC_STATUS_POSITION                                            0x1ba4\n#define mmCRTC1_CRTC_STATUS_POSITION                                            0x1da4\n#define mmCRTC2_CRTC_STATUS_POSITION                                            0x1fa4\n#define mmCRTC3_CRTC_STATUS_POSITION                                            0x41a4\n#define mmCRTC4_CRTC_STATUS_POSITION                                            0x43a4\n#define mmCRTC5_CRTC_STATUS_POSITION                                            0x45a4\n#define mmCRTC_NOM_VERT_POSITION                                                0x1ba5\n#define mmCRTC0_CRTC_NOM_VERT_POSITION                                          0x1ba5\n#define mmCRTC1_CRTC_NOM_VERT_POSITION                                          0x1da5\n#define mmCRTC2_CRTC_NOM_VERT_POSITION                                          0x1fa5\n#define mmCRTC3_CRTC_NOM_VERT_POSITION                                          0x41a5\n#define mmCRTC4_CRTC_NOM_VERT_POSITION                                          0x43a5\n#define mmCRTC5_CRTC_NOM_VERT_POSITION                                          0x45a5\n#define mmCRTC_STATUS_FRAME_COUNT                                               0x1ba6\n#define mmCRTC0_CRTC_STATUS_FRAME_COUNT                                         0x1ba6\n#define mmCRTC1_CRTC_STATUS_FRAME_COUNT                                         0x1da6\n#define mmCRTC2_CRTC_STATUS_FRAME_COUNT                                         0x1fa6\n#define mmCRTC3_CRTC_STATUS_FRAME_COUNT                                         0x41a6\n#define mmCRTC4_CRTC_STATUS_FRAME_COUNT                                         0x43a6\n#define mmCRTC5_CRTC_STATUS_FRAME_COUNT                                         0x45a6\n#define mmCRTC_STATUS_VF_COUNT                                                  0x1ba7\n#define mmCRTC0_CRTC_STATUS_VF_COUNT                                            0x1ba7\n#define mmCRTC1_CRTC_STATUS_VF_COUNT                                            0x1da7\n#define mmCRTC2_CRTC_STATUS_VF_COUNT                                            0x1fa7\n#define mmCRTC3_CRTC_STATUS_VF_COUNT                                            0x41a7\n#define mmCRTC4_CRTC_STATUS_VF_COUNT                                            0x43a7\n#define mmCRTC5_CRTC_STATUS_VF_COUNT                                            0x45a7\n#define mmCRTC_STATUS_HV_COUNT                                                  0x1ba8\n#define mmCRTC0_CRTC_STATUS_HV_COUNT                                            0x1ba8\n#define mmCRTC1_CRTC_STATUS_HV_COUNT                                            0x1da8\n#define mmCRTC2_CRTC_STATUS_HV_COUNT                                            0x1fa8\n#define mmCRTC3_CRTC_STATUS_HV_COUNT                                            0x41a8\n#define mmCRTC4_CRTC_STATUS_HV_COUNT                                            0x43a8\n#define mmCRTC5_CRTC_STATUS_HV_COUNT                                            0x45a8\n#define mmCRTC_COUNT_CONTROL                                                    0x1ba9\n#define mmCRTC0_CRTC_COUNT_CONTROL                                              0x1ba9\n#define mmCRTC1_CRTC_COUNT_CONTROL                                              0x1da9\n#define mmCRTC2_CRTC_COUNT_CONTROL                                              0x1fa9\n#define mmCRTC3_CRTC_COUNT_CONTROL                                              0x41a9\n#define mmCRTC4_CRTC_COUNT_CONTROL                                              0x43a9\n#define mmCRTC5_CRTC_COUNT_CONTROL                                              0x45a9\n#define mmCRTC_COUNT_RESET                                                      0x1baa\n#define mmCRTC0_CRTC_COUNT_RESET                                                0x1baa\n#define mmCRTC1_CRTC_COUNT_RESET                                                0x1daa\n#define mmCRTC2_CRTC_COUNT_RESET                                                0x1faa\n#define mmCRTC3_CRTC_COUNT_RESET                                                0x41aa\n#define mmCRTC4_CRTC_COUNT_RESET                                                0x43aa\n#define mmCRTC5_CRTC_COUNT_RESET                                                0x45aa\n#define mmCRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                                     0x1bab\n#define mmCRTC0_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                               0x1bab\n#define mmCRTC1_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                               0x1dab\n#define mmCRTC2_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                               0x1fab\n#define mmCRTC3_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                               0x41ab\n#define mmCRTC4_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                               0x43ab\n#define mmCRTC5_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                               0x45ab\n#define mmCRTC_VERT_SYNC_CONTROL                                                0x1bac\n#define mmCRTC0_CRTC_VERT_SYNC_CONTROL                                          0x1bac\n#define mmCRTC1_CRTC_VERT_SYNC_CONTROL                                          0x1dac\n#define mmCRTC2_CRTC_VERT_SYNC_CONTROL                                          0x1fac\n#define mmCRTC3_CRTC_VERT_SYNC_CONTROL                                          0x41ac\n#define mmCRTC4_CRTC_VERT_SYNC_CONTROL                                          0x43ac\n#define mmCRTC5_CRTC_VERT_SYNC_CONTROL                                          0x45ac\n#define mmCRTC_STEREO_STATUS                                                    0x1bad\n#define mmCRTC0_CRTC_STEREO_STATUS                                              0x1bad\n#define mmCRTC1_CRTC_STEREO_STATUS                                              0x1dad\n#define mmCRTC2_CRTC_STEREO_STATUS                                              0x1fad\n#define mmCRTC3_CRTC_STEREO_STATUS                                              0x41ad\n#define mmCRTC4_CRTC_STEREO_STATUS                                              0x43ad\n#define mmCRTC5_CRTC_STEREO_STATUS                                              0x45ad\n#define mmCRTC_STEREO_CONTROL                                                   0x1bae\n#define mmCRTC0_CRTC_STEREO_CONTROL                                             0x1bae\n#define mmCRTC1_CRTC_STEREO_CONTROL                                             0x1dae\n#define mmCRTC2_CRTC_STEREO_CONTROL                                             0x1fae\n#define mmCRTC3_CRTC_STEREO_CONTROL                                             0x41ae\n#define mmCRTC4_CRTC_STEREO_CONTROL                                             0x43ae\n#define mmCRTC5_CRTC_STEREO_CONTROL                                             0x45ae\n#define mmCRTC_SNAPSHOT_STATUS                                                  0x1baf\n#define mmCRTC0_CRTC_SNAPSHOT_STATUS                                            0x1baf\n#define mmCRTC1_CRTC_SNAPSHOT_STATUS                                            0x1daf\n#define mmCRTC2_CRTC_SNAPSHOT_STATUS                                            0x1faf\n#define mmCRTC3_CRTC_SNAPSHOT_STATUS                                            0x41af\n#define mmCRTC4_CRTC_SNAPSHOT_STATUS                                            0x43af\n#define mmCRTC5_CRTC_SNAPSHOT_STATUS                                            0x45af\n#define mmCRTC_SNAPSHOT_CONTROL                                                 0x1bb0\n#define mmCRTC0_CRTC_SNAPSHOT_CONTROL                                           0x1bb0\n#define mmCRTC1_CRTC_SNAPSHOT_CONTROL                                           0x1db0\n#define mmCRTC2_CRTC_SNAPSHOT_CONTROL                                           0x1fb0\n#define mmCRTC3_CRTC_SNAPSHOT_CONTROL                                           0x41b0\n#define mmCRTC4_CRTC_SNAPSHOT_CONTROL                                           0x43b0\n#define mmCRTC5_CRTC_SNAPSHOT_CONTROL                                           0x45b0\n#define mmCRTC_SNAPSHOT_POSITION                                                0x1bb1\n#define mmCRTC0_CRTC_SNAPSHOT_POSITION                                          0x1bb1\n#define mmCRTC1_CRTC_SNAPSHOT_POSITION                                          0x1db1\n#define mmCRTC2_CRTC_SNAPSHOT_POSITION                                          0x1fb1\n#define mmCRTC3_CRTC_SNAPSHOT_POSITION                                          0x41b1\n#define mmCRTC4_CRTC_SNAPSHOT_POSITION                                          0x43b1\n#define mmCRTC5_CRTC_SNAPSHOT_POSITION                                          0x45b1\n#define mmCRTC_SNAPSHOT_FRAME                                                   0x1bb2\n#define mmCRTC0_CRTC_SNAPSHOT_FRAME                                             0x1bb2\n#define mmCRTC1_CRTC_SNAPSHOT_FRAME                                             0x1db2\n#define mmCRTC2_CRTC_SNAPSHOT_FRAME                                             0x1fb2\n#define mmCRTC3_CRTC_SNAPSHOT_FRAME                                             0x41b2\n#define mmCRTC4_CRTC_SNAPSHOT_FRAME                                             0x43b2\n#define mmCRTC5_CRTC_SNAPSHOT_FRAME                                             0x45b2\n#define mmCRTC_START_LINE_CONTROL                                               0x1bb3\n#define mmCRTC0_CRTC_START_LINE_CONTROL                                         0x1bb3\n#define mmCRTC1_CRTC_START_LINE_CONTROL                                         0x1db3\n#define mmCRTC2_CRTC_START_LINE_CONTROL                                         0x1fb3\n#define mmCRTC3_CRTC_START_LINE_CONTROL                                         0x41b3\n#define mmCRTC4_CRTC_START_LINE_CONTROL                                         0x43b3\n#define mmCRTC5_CRTC_START_LINE_CONTROL                                         0x45b3\n#define mmCRTC_INTERRUPT_CONTROL                                                0x1bb4\n#define mmCRTC0_CRTC_INTERRUPT_CONTROL                                          0x1bb4\n#define mmCRTC1_CRTC_INTERRUPT_CONTROL                                          0x1db4\n#define mmCRTC2_CRTC_INTERRUPT_CONTROL                                          0x1fb4\n#define mmCRTC3_CRTC_INTERRUPT_CONTROL                                          0x41b4\n#define mmCRTC4_CRTC_INTERRUPT_CONTROL                                          0x43b4\n#define mmCRTC5_CRTC_INTERRUPT_CONTROL                                          0x45b4\n#define mmCRTC_UPDATE_LOCK                                                      0x1bb5\n#define mmCRTC0_CRTC_UPDATE_LOCK                                                0x1bb5\n#define mmCRTC1_CRTC_UPDATE_LOCK                                                0x1db5\n#define mmCRTC2_CRTC_UPDATE_LOCK                                                0x1fb5\n#define mmCRTC3_CRTC_UPDATE_LOCK                                                0x41b5\n#define mmCRTC4_CRTC_UPDATE_LOCK                                                0x43b5\n#define mmCRTC5_CRTC_UPDATE_LOCK                                                0x45b5\n#define mmCRTC_DOUBLE_BUFFER_CONTROL                                            0x1bb6\n#define mmCRTC0_CRTC_DOUBLE_BUFFER_CONTROL                                      0x1bb6\n#define mmCRTC1_CRTC_DOUBLE_BUFFER_CONTROL                                      0x1db6\n#define mmCRTC2_CRTC_DOUBLE_BUFFER_CONTROL                                      0x1fb6\n#define mmCRTC3_CRTC_DOUBLE_BUFFER_CONTROL                                      0x41b6\n#define mmCRTC4_CRTC_DOUBLE_BUFFER_CONTROL                                      0x43b6\n#define mmCRTC5_CRTC_DOUBLE_BUFFER_CONTROL                                      0x45b6\n#define mmCRTC_VGA_PARAMETER_CAPTURE_MODE                                       0x1bb7\n#define mmCRTC0_CRTC_VGA_PARAMETER_CAPTURE_MODE                                 0x1bb7\n#define mmCRTC1_CRTC_VGA_PARAMETER_CAPTURE_MODE                                 0x1db7\n#define mmCRTC2_CRTC_VGA_PARAMETER_CAPTURE_MODE                                 0x1fb7\n#define mmCRTC3_CRTC_VGA_PARAMETER_CAPTURE_MODE                                 0x41b7\n#define mmCRTC4_CRTC_VGA_PARAMETER_CAPTURE_MODE                                 0x43b7\n#define mmCRTC5_CRTC_VGA_PARAMETER_CAPTURE_MODE                                 0x45b7\n#define mmCRTC_TEST_PATTERN_CONTROL                                             0x1bba\n#define mmCRTC0_CRTC_TEST_PATTERN_CONTROL                                       0x1bba\n#define mmCRTC1_CRTC_TEST_PATTERN_CONTROL                                       0x1dba\n#define mmCRTC2_CRTC_TEST_PATTERN_CONTROL                                       0x1fba\n#define mmCRTC3_CRTC_TEST_PATTERN_CONTROL                                       0x41ba\n#define mmCRTC4_CRTC_TEST_PATTERN_CONTROL                                       0x43ba\n#define mmCRTC5_CRTC_TEST_PATTERN_CONTROL                                       0x45ba\n#define mmCRTC_TEST_PATTERN_PARAMETERS                                          0x1bbb\n#define mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS                                    0x1bbb\n#define mmCRTC1_CRTC_TEST_PATTERN_PARAMETERS                                    0x1dbb\n#define mmCRTC2_CRTC_TEST_PATTERN_PARAMETERS                                    0x1fbb\n#define mmCRTC3_CRTC_TEST_PATTERN_PARAMETERS                                    0x41bb\n#define mmCRTC4_CRTC_TEST_PATTERN_PARAMETERS                                    0x43bb\n#define mmCRTC5_CRTC_TEST_PATTERN_PARAMETERS                                    0x45bb\n#define mmCRTC_TEST_PATTERN_COLOR                                               0x1bbc\n#define mmCRTC0_CRTC_TEST_PATTERN_COLOR                                         0x1bbc\n#define mmCRTC1_CRTC_TEST_PATTERN_COLOR                                         0x1dbc\n#define mmCRTC2_CRTC_TEST_PATTERN_COLOR                                         0x1fbc\n#define mmCRTC3_CRTC_TEST_PATTERN_COLOR                                         0x41bc\n#define mmCRTC4_CRTC_TEST_PATTERN_COLOR                                         0x43bc\n#define mmCRTC5_CRTC_TEST_PATTERN_COLOR                                         0x45bc\n#define mmCRTC_MASTER_UPDATE_LOCK                                               0x1bbd\n#define mmCRTC0_CRTC_MASTER_UPDATE_LOCK                                         0x1bbd\n#define mmCRTC1_CRTC_MASTER_UPDATE_LOCK                                         0x1dbd\n#define mmCRTC2_CRTC_MASTER_UPDATE_LOCK                                         0x1fbd\n#define mmCRTC3_CRTC_MASTER_UPDATE_LOCK                                         0x41bd\n#define mmCRTC4_CRTC_MASTER_UPDATE_LOCK                                         0x43bd\n#define mmCRTC5_CRTC_MASTER_UPDATE_LOCK                                         0x45bd\n#define mmCRTC_MASTER_UPDATE_MODE                                               0x1bbe\n#define mmCRTC0_CRTC_MASTER_UPDATE_MODE                                         0x1bbe\n#define mmCRTC1_CRTC_MASTER_UPDATE_MODE                                         0x1dbe\n#define mmCRTC2_CRTC_MASTER_UPDATE_MODE                                         0x1fbe\n#define mmCRTC3_CRTC_MASTER_UPDATE_MODE                                         0x41be\n#define mmCRTC4_CRTC_MASTER_UPDATE_MODE                                         0x43be\n#define mmCRTC5_CRTC_MASTER_UPDATE_MODE                                         0x45be\n#define mmCRTC_MVP_INBAND_CNTL_INSERT                                           0x1bbf\n#define mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT                                     0x1bbf\n#define mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT                                     0x1dbf\n#define mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT                                     0x1fbf\n#define mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT                                     0x41bf\n#define mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT                                     0x43bf\n#define mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT                                     0x45bf\n#define mmCRTC_MVP_INBAND_CNTL_INSERT_TIMER                                     0x1bc0\n#define mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                               0x1bc0\n#define mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                               0x1dc0\n#define mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                               0x1fc0\n#define mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                               0x41c0\n#define mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                               0x43c0\n#define mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                               0x45c0\n#define mmCRTC_MVP_STATUS                                                       0x1bc1\n#define mmCRTC0_CRTC_MVP_STATUS                                                 0x1bc1\n#define mmCRTC1_CRTC_MVP_STATUS                                                 0x1dc1\n#define mmCRTC2_CRTC_MVP_STATUS                                                 0x1fc1\n#define mmCRTC3_CRTC_MVP_STATUS                                                 0x41c1\n#define mmCRTC4_CRTC_MVP_STATUS                                                 0x43c1\n#define mmCRTC5_CRTC_MVP_STATUS                                                 0x45c1\n#define mmCRTC_MASTER_EN                                                        0x1bc2\n#define mmCRTC0_CRTC_MASTER_EN                                                  0x1bc2\n#define mmCRTC1_CRTC_MASTER_EN                                                  0x1dc2\n#define mmCRTC2_CRTC_MASTER_EN                                                  0x1fc2\n#define mmCRTC3_CRTC_MASTER_EN                                                  0x41c2\n#define mmCRTC4_CRTC_MASTER_EN                                                  0x43c2\n#define mmCRTC5_CRTC_MASTER_EN                                                  0x45c2\n#define mmCRTC_ALLOW_STOP_OFF_V_CNT                                             0x1bc3\n#define mmCRTC0_CRTC_ALLOW_STOP_OFF_V_CNT                                       0x1bc3\n#define mmCRTC1_CRTC_ALLOW_STOP_OFF_V_CNT                                       0x1dc3\n#define mmCRTC2_CRTC_ALLOW_STOP_OFF_V_CNT                                       0x1fc3\n#define mmCRTC3_CRTC_ALLOW_STOP_OFF_V_CNT                                       0x41c3\n#define mmCRTC4_CRTC_ALLOW_STOP_OFF_V_CNT                                       0x43c3\n#define mmCRTC5_CRTC_ALLOW_STOP_OFF_V_CNT                                       0x45c3\n#define mmCRTC_V_UPDATE_INT_STATUS                                              0x1bc4\n#define mmCRTC0_CRTC_V_UPDATE_INT_STATUS                                        0x1bc4\n#define mmCRTC1_CRTC_V_UPDATE_INT_STATUS                                        0x1dc4\n#define mmCRTC2_CRTC_V_UPDATE_INT_STATUS                                        0x1fc4\n#define mmCRTC3_CRTC_V_UPDATE_INT_STATUS                                        0x41c4\n#define mmCRTC4_CRTC_V_UPDATE_INT_STATUS                                        0x43c4\n#define mmCRTC5_CRTC_V_UPDATE_INT_STATUS                                        0x45c4\n#define mmCRTC_OVERSCAN_COLOR                                                   0x1bc8\n#define mmCRTC0_CRTC_OVERSCAN_COLOR                                             0x1bc8\n#define mmCRTC1_CRTC_OVERSCAN_COLOR                                             0x1dc8\n#define mmCRTC2_CRTC_OVERSCAN_COLOR                                             0x1fc8\n#define mmCRTC3_CRTC_OVERSCAN_COLOR                                             0x41c8\n#define mmCRTC4_CRTC_OVERSCAN_COLOR                                             0x43c8\n#define mmCRTC5_CRTC_OVERSCAN_COLOR                                             0x45c8\n#define mmCRTC_OVERSCAN_COLOR_EXT                                               0x1bc9\n#define mmCRTC0_CRTC_OVERSCAN_COLOR_EXT                                         0x1bc9\n#define mmCRTC1_CRTC_OVERSCAN_COLOR_EXT                                         0x1dc9\n#define mmCRTC2_CRTC_OVERSCAN_COLOR_EXT                                         0x1fc9\n#define mmCRTC3_CRTC_OVERSCAN_COLOR_EXT                                         0x41c9\n#define mmCRTC4_CRTC_OVERSCAN_COLOR_EXT                                         0x43c9\n#define mmCRTC5_CRTC_OVERSCAN_COLOR_EXT                                         0x45c9\n#define mmCRTC_BLANK_DATA_COLOR                                                 0x1bca\n#define mmCRTC0_CRTC_BLANK_DATA_COLOR                                           0x1bca\n#define mmCRTC1_CRTC_BLANK_DATA_COLOR                                           0x1dca\n#define mmCRTC2_CRTC_BLANK_DATA_COLOR                                           0x1fca\n#define mmCRTC3_CRTC_BLANK_DATA_COLOR                                           0x41ca\n#define mmCRTC4_CRTC_BLANK_DATA_COLOR                                           0x43ca\n#define mmCRTC5_CRTC_BLANK_DATA_COLOR                                           0x45ca\n#define mmCRTC_BLANK_DATA_COLOR_EXT                                             0x1bcb\n#define mmCRTC0_CRTC_BLANK_DATA_COLOR_EXT                                       0x1bcb\n#define mmCRTC1_CRTC_BLANK_DATA_COLOR_EXT                                       0x1dcb\n#define mmCRTC2_CRTC_BLANK_DATA_COLOR_EXT                                       0x1fcb\n#define mmCRTC3_CRTC_BLANK_DATA_COLOR_EXT                                       0x41cb\n#define mmCRTC4_CRTC_BLANK_DATA_COLOR_EXT                                       0x43cb\n#define mmCRTC5_CRTC_BLANK_DATA_COLOR_EXT                                       0x45cb\n#define mmCRTC_BLACK_COLOR                                                      0x1bcc\n#define mmCRTC0_CRTC_BLACK_COLOR                                                0x1bcc\n#define mmCRTC1_CRTC_BLACK_COLOR                                                0x1dcc\n#define mmCRTC2_CRTC_BLACK_COLOR                                                0x1fcc\n#define mmCRTC3_CRTC_BLACK_COLOR                                                0x41cc\n#define mmCRTC4_CRTC_BLACK_COLOR                                                0x43cc\n#define mmCRTC5_CRTC_BLACK_COLOR                                                0x45cc\n#define mmCRTC_BLACK_COLOR_EXT                                                  0x1bcd\n#define mmCRTC0_CRTC_BLACK_COLOR_EXT                                            0x1bcd\n#define mmCRTC1_CRTC_BLACK_COLOR_EXT                                            0x1dcd\n#define mmCRTC2_CRTC_BLACK_COLOR_EXT                                            0x1fcd\n#define mmCRTC3_CRTC_BLACK_COLOR_EXT                                            0x41cd\n#define mmCRTC4_CRTC_BLACK_COLOR_EXT                                            0x43cd\n#define mmCRTC5_CRTC_BLACK_COLOR_EXT                                            0x45cd\n#define mmCRTC_VERTICAL_INTERRUPT0_POSITION                                     0x1bce\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT0_POSITION                               0x1bce\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT0_POSITION                               0x1dce\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT0_POSITION                               0x1fce\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT0_POSITION                               0x41ce\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT0_POSITION                               0x43ce\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT0_POSITION                               0x45ce\n#define mmCRTC_VERTICAL_INTERRUPT0_CONTROL                                      0x1bcf\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT0_CONTROL                                0x1bcf\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT0_CONTROL                                0x1dcf\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT0_CONTROL                                0x1fcf\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT0_CONTROL                                0x41cf\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT0_CONTROL                                0x43cf\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT0_CONTROL                                0x45cf\n#define mmCRTC_VERTICAL_INTERRUPT1_POSITION                                     0x1bd0\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT1_POSITION                               0x1bd0\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT1_POSITION                               0x1dd0\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT1_POSITION                               0x1fd0\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT1_POSITION                               0x41d0\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT1_POSITION                               0x43d0\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT1_POSITION                               0x45d0\n#define mmCRTC_VERTICAL_INTERRUPT1_CONTROL                                      0x1bd1\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT1_CONTROL                                0x1bd1\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT1_CONTROL                                0x1dd1\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT1_CONTROL                                0x1fd1\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT1_CONTROL                                0x41d1\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT1_CONTROL                                0x43d1\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT1_CONTROL                                0x45d1\n#define mmCRTC_VERTICAL_INTERRUPT2_POSITION                                     0x1bd2\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT2_POSITION                               0x1bd2\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT2_POSITION                               0x1dd2\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT2_POSITION                               0x1fd2\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT2_POSITION                               0x41d2\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT2_POSITION                               0x43d2\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT2_POSITION                               0x45d2\n#define mmCRTC_VERTICAL_INTERRUPT2_CONTROL                                      0x1bd3\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT2_CONTROL                                0x1bd3\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT2_CONTROL                                0x1dd3\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT2_CONTROL                                0x1fd3\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT2_CONTROL                                0x41d3\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT2_CONTROL                                0x43d3\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT2_CONTROL                                0x45d3\n#define mmCRTC_CRC_CNTL                                                         0x1bd4\n#define mmCRTC0_CRTC_CRC_CNTL                                                   0x1bd4\n#define mmCRTC1_CRTC_CRC_CNTL                                                   0x1dd4\n#define mmCRTC2_CRTC_CRC_CNTL                                                   0x1fd4\n#define mmCRTC3_CRTC_CRC_CNTL                                                   0x41d4\n#define mmCRTC4_CRTC_CRC_CNTL                                                   0x43d4\n#define mmCRTC5_CRTC_CRC_CNTL                                                   0x45d4\n#define mmCRTC_CRC0_WINDOWA_X_CONTROL                                           0x1bd5\n#define mmCRTC0_CRTC_CRC0_WINDOWA_X_CONTROL                                     0x1bd5\n#define mmCRTC1_CRTC_CRC0_WINDOWA_X_CONTROL                                     0x1dd5\n#define mmCRTC2_CRTC_CRC0_WINDOWA_X_CONTROL                                     0x1fd5\n#define mmCRTC3_CRTC_CRC0_WINDOWA_X_CONTROL                                     0x41d5\n#define mmCRTC4_CRTC_CRC0_WINDOWA_X_CONTROL                                     0x43d5\n#define mmCRTC5_CRTC_CRC0_WINDOWA_X_CONTROL                                     0x45d5\n#define mmCRTC_CRC0_WINDOWA_Y_CONTROL                                           0x1bd6\n#define mmCRTC0_CRTC_CRC0_WINDOWA_Y_CONTROL                                     0x1bd6\n#define mmCRTC1_CRTC_CRC0_WINDOWA_Y_CONTROL                                     0x1dd6\n#define mmCRTC2_CRTC_CRC0_WINDOWA_Y_CONTROL                                     0x1fd6\n#define mmCRTC3_CRTC_CRC0_WINDOWA_Y_CONTROL                                     0x41d6\n#define mmCRTC4_CRTC_CRC0_WINDOWA_Y_CONTROL                                     0x43d6\n#define mmCRTC5_CRTC_CRC0_WINDOWA_Y_CONTROL                                     0x45d6\n#define mmCRTC_CRC0_WINDOWB_X_CONTROL                                           0x1bd7\n#define mmCRTC0_CRTC_CRC0_WINDOWB_X_CONTROL                                     0x1bd7\n#define mmCRTC1_CRTC_CRC0_WINDOWB_X_CONTROL                                     0x1dd7\n#define mmCRTC2_CRTC_CRC0_WINDOWB_X_CONTROL                                     0x1fd7\n#define mmCRTC3_CRTC_CRC0_WINDOWB_X_CONTROL                                     0x41d7\n#define mmCRTC4_CRTC_CRC0_WINDOWB_X_CONTROL                                     0x43d7\n#define mmCRTC5_CRTC_CRC0_WINDOWB_X_CONTROL                                     0x45d7\n#define mmCRTC_CRC0_WINDOWB_Y_CONTROL                                           0x1bd8\n#define mmCRTC0_CRTC_CRC0_WINDOWB_Y_CONTROL                                     0x1bd8\n#define mmCRTC1_CRTC_CRC0_WINDOWB_Y_CONTROL                                     0x1dd8\n#define mmCRTC2_CRTC_CRC0_WINDOWB_Y_CONTROL                                     0x1fd8\n#define mmCRTC3_CRTC_CRC0_WINDOWB_Y_CONTROL                                     0x41d8\n#define mmCRTC4_CRTC_CRC0_WINDOWB_Y_CONTROL                                     0x43d8\n#define mmCRTC5_CRTC_CRC0_WINDOWB_Y_CONTROL                                     0x45d8\n#define mmCRTC_CRC0_DATA_RG                                                     0x1bd9\n#define mmCRTC0_CRTC_CRC0_DATA_RG                                               0x1bd9\n#define mmCRTC1_CRTC_CRC0_DATA_RG                                               0x1dd9\n#define mmCRTC2_CRTC_CRC0_DATA_RG                                               0x1fd9\n#define mmCRTC3_CRTC_CRC0_DATA_RG                                               0x41d9\n#define mmCRTC4_CRTC_CRC0_DATA_RG                                               0x43d9\n#define mmCRTC5_CRTC_CRC0_DATA_RG                                               0x45d9\n#define mmCRTC_CRC0_DATA_B                                                      0x1bda\n#define mmCRTC0_CRTC_CRC0_DATA_B                                                0x1bda\n#define mmCRTC1_CRTC_CRC0_DATA_B                                                0x1dda\n#define mmCRTC2_CRTC_CRC0_DATA_B                                                0x1fda\n#define mmCRTC3_CRTC_CRC0_DATA_B                                                0x41da\n#define mmCRTC4_CRTC_CRC0_DATA_B                                                0x43da\n#define mmCRTC5_CRTC_CRC0_DATA_B                                                0x45da\n#define mmCRTC_CRC1_WINDOWA_X_CONTROL                                           0x1bdb\n#define mmCRTC0_CRTC_CRC1_WINDOWA_X_CONTROL                                     0x1bdb\n#define mmCRTC1_CRTC_CRC1_WINDOWA_X_CONTROL                                     0x1ddb\n#define mmCRTC2_CRTC_CRC1_WINDOWA_X_CONTROL                                     0x1fdb\n#define mmCRTC3_CRTC_CRC1_WINDOWA_X_CONTROL                                     0x41db\n#define mmCRTC4_CRTC_CRC1_WINDOWA_X_CONTROL                                     0x43db\n#define mmCRTC5_CRTC_CRC1_WINDOWA_X_CONTROL                                     0x45db\n#define mmCRTC_CRC1_WINDOWA_Y_CONTROL                                           0x1bdc\n#define mmCRTC0_CRTC_CRC1_WINDOWA_Y_CONTROL                                     0x1bdc\n#define mmCRTC1_CRTC_CRC1_WINDOWA_Y_CONTROL                                     0x1ddc\n#define mmCRTC2_CRTC_CRC1_WINDOWA_Y_CONTROL                                     0x1fdc\n#define mmCRTC3_CRTC_CRC1_WINDOWA_Y_CONTROL                                     0x41dc\n#define mmCRTC4_CRTC_CRC1_WINDOWA_Y_CONTROL                                     0x43dc\n#define mmCRTC5_CRTC_CRC1_WINDOWA_Y_CONTROL                                     0x45dc\n#define mmCRTC_CRC1_WINDOWB_X_CONTROL                                           0x1bdd\n#define mmCRTC0_CRTC_CRC1_WINDOWB_X_CONTROL                                     0x1bdd\n#define mmCRTC1_CRTC_CRC1_WINDOWB_X_CONTROL                                     0x1ddd\n#define mmCRTC2_CRTC_CRC1_WINDOWB_X_CONTROL                                     0x1fdd\n#define mmCRTC3_CRTC_CRC1_WINDOWB_X_CONTROL                                     0x41dd\n#define mmCRTC4_CRTC_CRC1_WINDOWB_X_CONTROL                                     0x43dd\n#define mmCRTC5_CRTC_CRC1_WINDOWB_X_CONTROL                                     0x45dd\n#define mmCRTC_CRC1_WINDOWB_Y_CONTROL                                           0x1bde\n#define mmCRTC0_CRTC_CRC1_WINDOWB_Y_CONTROL                                     0x1bde\n#define mmCRTC1_CRTC_CRC1_WINDOWB_Y_CONTROL                                     0x1dde\n#define mmCRTC2_CRTC_CRC1_WINDOWB_Y_CONTROL                                     0x1fde\n#define mmCRTC3_CRTC_CRC1_WINDOWB_Y_CONTROL                                     0x41de\n#define mmCRTC4_CRTC_CRC1_WINDOWB_Y_CONTROL                                     0x43de\n#define mmCRTC5_CRTC_CRC1_WINDOWB_Y_CONTROL                                     0x45de\n#define mmCRTC_CRC1_DATA_RG                                                     0x1bdf\n#define mmCRTC0_CRTC_CRC1_DATA_RG                                               0x1bdf\n#define mmCRTC1_CRTC_CRC1_DATA_RG                                               0x1ddf\n#define mmCRTC2_CRTC_CRC1_DATA_RG                                               0x1fdf\n#define mmCRTC3_CRTC_CRC1_DATA_RG                                               0x41df\n#define mmCRTC4_CRTC_CRC1_DATA_RG                                               0x43df\n#define mmCRTC5_CRTC_CRC1_DATA_RG                                               0x45df\n#define mmCRTC_CRC1_DATA_B                                                      0x1be0\n#define mmCRTC0_CRTC_CRC1_DATA_B                                                0x1be0\n#define mmCRTC1_CRTC_CRC1_DATA_B                                                0x1de0\n#define mmCRTC2_CRTC_CRC1_DATA_B                                                0x1fe0\n#define mmCRTC3_CRTC_CRC1_DATA_B                                                0x41e0\n#define mmCRTC4_CRTC_CRC1_DATA_B                                                0x43e0\n#define mmCRTC5_CRTC_CRC1_DATA_B                                                0x45e0\n#define mmCRTC_EXT_TIMING_SYNC_CONTROL                                          0x1be1\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_CONTROL                                    0x1be1\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_CONTROL                                    0x1de1\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_CONTROL                                    0x1fe1\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_CONTROL                                    0x41e1\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_CONTROL                                    0x43e1\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_CONTROL                                    0x45e1\n#define mmCRTC_EXT_TIMING_SYNC_WINDOW_START                                     0x1be2\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_START                               0x1be2\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_START                               0x1de2\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_START                               0x1fe2\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_START                               0x41e2\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_START                               0x43e2\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_START                               0x45e2\n#define mmCRTC_EXT_TIMING_SYNC_WINDOW_END                                       0x1be3\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_END                                 0x1be3\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_END                                 0x1de3\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_END                                 0x1fe3\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_END                                 0x41e3\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_END                                 0x43e3\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_END                                 0x45e3\n#define mmCRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                           0x1be4\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                     0x1be4\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                     0x1de4\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                     0x1fe4\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                     0x41e4\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                     0x43e4\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                     0x45e4\n#define mmCRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                                0x1be5\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                          0x1be5\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                          0x1de5\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                          0x1fe5\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                          0x41e5\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                          0x43e5\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                          0x45e5\n#define mmCRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                         0x1be6\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                   0x1be6\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                   0x1de6\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                   0x1fe6\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                   0x41e6\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                   0x43e6\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                   0x45e6\n#define mmCRTC_STATIC_SCREEN_CONTROL                                            0x1be7\n#define mmCRTC0_CRTC_STATIC_SCREEN_CONTROL                                      0x1be7\n#define mmCRTC1_CRTC_STATIC_SCREEN_CONTROL                                      0x1de7\n#define mmCRTC2_CRTC_STATIC_SCREEN_CONTROL                                      0x1fe7\n#define mmCRTC3_CRTC_STATIC_SCREEN_CONTROL                                      0x41e7\n#define mmCRTC4_CRTC_STATIC_SCREEN_CONTROL                                      0x43e7\n#define mmCRTC5_CRTC_STATIC_SCREEN_CONTROL                                      0x45e7\n#define mmCRTC_3D_STRUCTURE_CONTROL                                             0x1b78\n#define mmCRTC0_CRTC_3D_STRUCTURE_CONTROL                                       0x1b78\n#define mmCRTC1_CRTC_3D_STRUCTURE_CONTROL                                       0x1d78\n#define mmCRTC2_CRTC_3D_STRUCTURE_CONTROL                                       0x1f78\n#define mmCRTC3_CRTC_3D_STRUCTURE_CONTROL                                       0x4178\n#define mmCRTC4_CRTC_3D_STRUCTURE_CONTROL                                       0x4378\n#define mmCRTC5_CRTC_3D_STRUCTURE_CONTROL                                       0x4578\n#define mmCRTC_GSL_VSYNC_GAP                                                    0x1b79\n#define mmCRTC0_CRTC_GSL_VSYNC_GAP                                              0x1b79\n#define mmCRTC1_CRTC_GSL_VSYNC_GAP                                              0x1d79\n#define mmCRTC2_CRTC_GSL_VSYNC_GAP                                              0x1f79\n#define mmCRTC3_CRTC_GSL_VSYNC_GAP                                              0x4179\n#define mmCRTC4_CRTC_GSL_VSYNC_GAP                                              0x4379\n#define mmCRTC5_CRTC_GSL_VSYNC_GAP                                              0x4579\n#define mmCRTC_GSL_WINDOW                                                       0x1b7a\n#define mmCRTC0_CRTC_GSL_WINDOW                                                 0x1b7a\n#define mmCRTC1_CRTC_GSL_WINDOW                                                 0x1d7a\n#define mmCRTC2_CRTC_GSL_WINDOW                                                 0x1f7a\n#define mmCRTC3_CRTC_GSL_WINDOW                                                 0x417a\n#define mmCRTC4_CRTC_GSL_WINDOW                                                 0x437a\n#define mmCRTC5_CRTC_GSL_WINDOW                                                 0x457a\n#define mmCRTC_GSL_CONTROL                                                      0x1b7b\n#define mmCRTC0_CRTC_GSL_CONTROL                                                0x1b7b\n#define mmCRTC1_CRTC_GSL_CONTROL                                                0x1d7b\n#define mmCRTC2_CRTC_GSL_CONTROL                                                0x1f7b\n#define mmCRTC3_CRTC_GSL_CONTROL                                                0x417b\n#define mmCRTC4_CRTC_GSL_CONTROL                                                0x437b\n#define mmCRTC5_CRTC_GSL_CONTROL                                                0x457b\n#define mmCRTC_TEST_DEBUG_INDEX                                                 0x1bc6\n#define mmCRTC0_CRTC_TEST_DEBUG_INDEX                                           0x1bc6\n#define mmCRTC1_CRTC_TEST_DEBUG_INDEX                                           0x1dc6\n#define mmCRTC2_CRTC_TEST_DEBUG_INDEX                                           0x1fc6\n#define mmCRTC3_CRTC_TEST_DEBUG_INDEX                                           0x41c6\n#define mmCRTC4_CRTC_TEST_DEBUG_INDEX                                           0x43c6\n#define mmCRTC5_CRTC_TEST_DEBUG_INDEX                                           0x45c6\n#define mmCRTC_TEST_DEBUG_DATA                                                  0x1bc7\n#define mmCRTC0_CRTC_TEST_DEBUG_DATA                                            0x1bc7\n#define mmCRTC1_CRTC_TEST_DEBUG_DATA                                            0x1dc7\n#define mmCRTC2_CRTC_TEST_DEBUG_DATA                                            0x1fc7\n#define mmCRTC3_CRTC_TEST_DEBUG_DATA                                            0x41c7\n#define mmCRTC4_CRTC_TEST_DEBUG_DATA                                            0x43c7\n#define mmCRTC5_CRTC_TEST_DEBUG_DATA                                            0x45c7\n#define mmDAC_ENABLE                                                            0x16aa\n#define mmDAC_SOURCE_SELECT                                                     0x16ab\n#define mmDAC_CRC_EN                                                            0x16ac\n#define mmDAC_CRC_CONTROL                                                       0x16ad\n#define mmDAC_CRC_SIG_RGB_MASK                                                  0x16ae\n#define mmDAC_CRC_SIG_CONTROL_MASK                                              0x16af\n#define mmDAC_CRC_SIG_RGB                                                       0x16b0\n#define mmDAC_CRC_SIG_CONTROL                                                   0x16b1\n#define mmDAC_SYNC_TRISTATE_CONTROL                                             0x16b2\n#define mmDAC_STEREOSYNC_SELECT                                                 0x16b3\n#define mmDAC_AUTODETECT_CONTROL                                                0x16b4\n#define mmDAC_AUTODETECT_CONTROL2                                               0x16b5\n#define mmDAC_AUTODETECT_CONTROL3                                               0x16b6\n#define mmDAC_AUTODETECT_STATUS                                                 0x16b7\n#define mmDAC_AUTODETECT_INT_CONTROL                                            0x16b8\n#define mmDAC_FORCE_OUTPUT_CNTL                                                 0x16b9\n#define mmDAC_FORCE_DATA                                                        0x16ba\n#define mmDAC_POWERDOWN                                                         0x16bb\n#define mmDAC_CONTROL                                                           0x16bc\n#define mmDAC_COMPARATOR_ENABLE                                                 0x16bd\n#define mmDAC_COMPARATOR_OUTPUT                                                 0x16be\n#define mmDAC_PWR_CNTL                                                          0x16bf\n#define mmDAC_DFT_CONFIG                                                        0x16c0\n#define mmDAC_FIFO_STATUS                                                       0x16c1\n#define mmDAC_TEST_DEBUG_INDEX                                                  0x16c2\n#define mmDAC_TEST_DEBUG_DATA                                                   0x16c3\n#define mmPERFCOUNTER_CNTL                                                      0x170\n#define mmDC_PERFMON0_PERFCOUNTER_CNTL                                          0x170\n#define mmDC_PERFMON1_PERFCOUNTER_CNTL                                          0x358\n#define mmDC_PERFMON2_PERFCOUNTER_CNTL                                          0x364\n#define mmDC_PERFMON3_PERFCOUNTER_CNTL                                          0x18c8\n#define mmDC_PERFMON4_PERFCOUNTER_CNTL                                          0x1b24\n#define mmDC_PERFMON5_PERFCOUNTER_CNTL                                          0x1d24\n#define mmDC_PERFMON6_PERFCOUNTER_CNTL                                          0x1f24\n#define mmDC_PERFMON7_PERFCOUNTER_CNTL                                          0x4124\n#define mmDC_PERFMON8_PERFCOUNTER_CNTL                                          0x4324\n#define mmDC_PERFMON9_PERFCOUNTER_CNTL                                          0x4524\n#define mmDC_PERFMON10_PERFCOUNTER_CNTL                                         0x4724\n#define mmDC_PERFMON11_PERFCOUNTER_CNTL                                         0x59a0\n#define mmDC_PERFMON12_PERFCOUNTER_CNTL                                         0x5f68\n#define mmDC_PERFMON13_PERFCOUNTER_CNTL                                         0x9924\n#define mmPERFCOUNTER_STATE                                                     0x171\n#define mmDC_PERFMON0_PERFCOUNTER_STATE                                         0x171\n#define mmDC_PERFMON1_PERFCOUNTER_STATE                                         0x359\n#define mmDC_PERFMON2_PERFCOUNTER_STATE                                         0x365\n#define mmDC_PERFMON3_PERFCOUNTER_STATE                                         0x18c9\n#define mmDC_PERFMON4_PERFCOUNTER_STATE                                         0x1b25\n#define mmDC_PERFMON5_PERFCOUNTER_STATE                                         0x1d25\n#define mmDC_PERFMON6_PERFCOUNTER_STATE                                         0x1f25\n#define mmDC_PERFMON7_PERFCOUNTER_STATE                                         0x4125\n#define mmDC_PERFMON8_PERFCOUNTER_STATE                                         0x4325\n#define mmDC_PERFMON9_PERFCOUNTER_STATE                                         0x4525\n#define mmDC_PERFMON10_PERFCOUNTER_STATE                                        0x4725\n#define mmDC_PERFMON11_PERFCOUNTER_STATE                                        0x59a1\n#define mmDC_PERFMON12_PERFCOUNTER_STATE                                        0x5f69\n#define mmDC_PERFMON13_PERFCOUNTER_STATE                                        0x9925\n#define mmPERFMON_CNTL                                                          0x173\n#define mmDC_PERFMON0_PERFMON_CNTL                                              0x173\n#define mmDC_PERFMON1_PERFMON_CNTL                                              0x35b\n#define mmDC_PERFMON2_PERFMON_CNTL                                              0x367\n#define mmDC_PERFMON3_PERFMON_CNTL                                              0x18cb\n#define mmDC_PERFMON4_PERFMON_CNTL                                              0x1b27\n#define mmDC_PERFMON5_PERFMON_CNTL                                              0x1d27\n#define mmDC_PERFMON6_PERFMON_CNTL                                              0x1f27\n#define mmDC_PERFMON7_PERFMON_CNTL                                              0x4127\n#define mmDC_PERFMON8_PERFMON_CNTL                                              0x4327\n#define mmDC_PERFMON9_PERFMON_CNTL                                              0x4527\n#define mmDC_PERFMON10_PERFMON_CNTL                                             0x4727\n#define mmDC_PERFMON11_PERFMON_CNTL                                             0x59a3\n#define mmDC_PERFMON12_PERFMON_CNTL                                             0x5f6b\n#define mmDC_PERFMON13_PERFMON_CNTL                                             0x9927\n#define mmPERFMON_CNTL2                                                         0x17a\n#define mmDC_PERFMON0_PERFMON_CNTL2                                             0x17a\n#define mmDC_PERFMON1_PERFMON_CNTL2                                             0x362\n#define mmDC_PERFMON2_PERFMON_CNTL2                                             0x36e\n#define mmDC_PERFMON3_PERFMON_CNTL2                                             0x18d2\n#define mmDC_PERFMON4_PERFMON_CNTL2                                             0x1b2e\n#define mmDC_PERFMON5_PERFMON_CNTL2                                             0x1d2e\n#define mmDC_PERFMON6_PERFMON_CNTL2                                             0x1f2e\n#define mmDC_PERFMON7_PERFMON_CNTL2                                             0x412e\n#define mmDC_PERFMON8_PERFMON_CNTL2                                             0x432e\n#define mmDC_PERFMON9_PERFMON_CNTL2                                             0x452e\n#define mmDC_PERFMON10_PERFMON_CNTL2                                            0x472e\n#define mmDC_PERFMON11_PERFMON_CNTL2                                            0x59aa\n#define mmDC_PERFMON12_PERFMON_CNTL2                                            0x5f72\n#define mmDC_PERFMON13_PERFMON_CNTL2                                            0x992e\n#define mmPERFMON_CVALUE_INT_MISC                                               0x172\n#define mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC                                   0x172\n#define mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC                                   0x35a\n#define mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC                                   0x366\n#define mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC                                   0x18ca\n#define mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC                                   0x1b26\n#define mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC                                   0x1d26\n#define mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC                                   0x1f26\n#define mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC                                   0x4126\n#define mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC                                   0x4326\n#define mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC                                   0x4526\n#define mmDC_PERFMON10_PERFMON_CVALUE_INT_MISC                                  0x4726\n#define mmDC_PERFMON11_PERFMON_CVALUE_INT_MISC                                  0x59a2\n#define mmDC_PERFMON12_PERFMON_CVALUE_INT_MISC                                  0x5f6a\n#define mmDC_PERFMON13_PERFMON_CVALUE_INT_MISC                                  0x9926\n#define mmPERFMON_CVALUE_LOW                                                    0x174\n#define mmDC_PERFMON0_PERFMON_CVALUE_LOW                                        0x174\n#define mmDC_PERFMON1_PERFMON_CVALUE_LOW                                        0x35c\n#define mmDC_PERFMON2_PERFMON_CVALUE_LOW                                        0x368\n#define mmDC_PERFMON3_PERFMON_CVALUE_LOW                                        0x18cc\n#define mmDC_PERFMON4_PERFMON_CVALUE_LOW                                        0x1b28\n#define mmDC_PERFMON5_PERFMON_CVALUE_LOW                                        0x1d28\n#define mmDC_PERFMON6_PERFMON_CVALUE_LOW                                        0x1f28\n#define mmDC_PERFMON7_PERFMON_CVALUE_LOW                                        0x4128\n#define mmDC_PERFMON8_PERFMON_CVALUE_LOW                                        0x4328\n#define mmDC_PERFMON9_PERFMON_CVALUE_LOW                                        0x4528\n#define mmDC_PERFMON10_PERFMON_CVALUE_LOW                                       0x4728\n#define mmDC_PERFMON11_PERFMON_CVALUE_LOW                                       0x59a4\n#define mmDC_PERFMON12_PERFMON_CVALUE_LOW                                       0x5f6c\n#define mmDC_PERFMON13_PERFMON_CVALUE_LOW                                       0x9928\n#define mmPERFMON_HI                                                            0x175\n#define mmDC_PERFMON0_PERFMON_HI                                                0x175\n#define mmDC_PERFMON1_PERFMON_HI                                                0x35d\n#define mmDC_PERFMON2_PERFMON_HI                                                0x369\n#define mmDC_PERFMON3_PERFMON_HI                                                0x18cd\n#define mmDC_PERFMON4_PERFMON_HI                                                0x1b29\n#define mmDC_PERFMON5_PERFMON_HI                                                0x1d29\n#define mmDC_PERFMON6_PERFMON_HI                                                0x1f29\n#define mmDC_PERFMON7_PERFMON_HI                                                0x4129\n#define mmDC_PERFMON8_PERFMON_HI                                                0x4329\n#define mmDC_PERFMON9_PERFMON_HI                                                0x4529\n#define mmDC_PERFMON10_PERFMON_HI                                               0x4729\n#define mmDC_PERFMON11_PERFMON_HI                                               0x59a5\n#define mmDC_PERFMON12_PERFMON_HI                                               0x5f6d\n#define mmDC_PERFMON13_PERFMON_HI                                               0x9929\n#define mmPERFMON_LOW                                                           0x176\n#define mmDC_PERFMON0_PERFMON_LOW                                               0x176\n#define mmDC_PERFMON1_PERFMON_LOW                                               0x35e\n#define mmDC_PERFMON2_PERFMON_LOW                                               0x36a\n#define mmDC_PERFMON3_PERFMON_LOW                                               0x18ce\n#define mmDC_PERFMON4_PERFMON_LOW                                               0x1b2a\n#define mmDC_PERFMON5_PERFMON_LOW                                               0x1d2a\n#define mmDC_PERFMON6_PERFMON_LOW                                               0x1f2a\n#define mmDC_PERFMON7_PERFMON_LOW                                               0x412a\n#define mmDC_PERFMON8_PERFMON_LOW                                               0x432a\n#define mmDC_PERFMON9_PERFMON_LOW                                               0x452a\n#define mmDC_PERFMON10_PERFMON_LOW                                              0x472a\n#define mmDC_PERFMON11_PERFMON_LOW                                              0x59a6\n#define mmDC_PERFMON12_PERFMON_LOW                                              0x5f6e\n#define mmDC_PERFMON13_PERFMON_LOW                                              0x992a\n#define mmPERFMON_TEST_DEBUG_INDEX                                              0x177\n#define mmDC_PERFMON0_PERFMON_TEST_DEBUG_INDEX                                  0x177\n#define mmDC_PERFMON1_PERFMON_TEST_DEBUG_INDEX                                  0x35f\n#define mmDC_PERFMON2_PERFMON_TEST_DEBUG_INDEX                                  0x36b\n#define mmDC_PERFMON3_PERFMON_TEST_DEBUG_INDEX                                  0x18cf\n#define mmDC_PERFMON4_PERFMON_TEST_DEBUG_INDEX                                  0x1b2b\n#define mmDC_PERFMON5_PERFMON_TEST_DEBUG_INDEX                                  0x1d2b\n#define mmDC_PERFMON6_PERFMON_TEST_DEBUG_INDEX                                  0x1f2b\n#define mmDC_PERFMON7_PERFMON_TEST_DEBUG_INDEX                                  0x412b\n#define mmDC_PERFMON8_PERFMON_TEST_DEBUG_INDEX                                  0x432b\n#define mmDC_PERFMON9_PERFMON_TEST_DEBUG_INDEX                                  0x452b\n#define mmDC_PERFMON10_PERFMON_TEST_DEBUG_INDEX                                 0x472b\n#define mmDC_PERFMON11_PERFMON_TEST_DEBUG_INDEX                                 0x59a7\n#define mmDC_PERFMON12_PERFMON_TEST_DEBUG_INDEX                                 0x5f6f\n#define mmDC_PERFMON13_PERFMON_TEST_DEBUG_INDEX                                 0x992b\n#define mmPERFMON_TEST_DEBUG_DATA                                               0x178\n#define mmDC_PERFMON0_PERFMON_TEST_DEBUG_DATA                                   0x178\n#define mmDC_PERFMON1_PERFMON_TEST_DEBUG_DATA                                   0x360\n#define mmDC_PERFMON2_PERFMON_TEST_DEBUG_DATA                                   0x36c\n#define mmDC_PERFMON3_PERFMON_TEST_DEBUG_DATA                                   0x18d0\n#define mmDC_PERFMON4_PERFMON_TEST_DEBUG_DATA                                   0x1b2c\n#define mmDC_PERFMON5_PERFMON_TEST_DEBUG_DATA                                   0x1d2c\n#define mmDC_PERFMON6_PERFMON_TEST_DEBUG_DATA                                   0x1f2c\n#define mmDC_PERFMON7_PERFMON_TEST_DEBUG_DATA                                   0x412c\n#define mmDC_PERFMON8_PERFMON_TEST_DEBUG_DATA                                   0x432c\n#define mmDC_PERFMON9_PERFMON_TEST_DEBUG_DATA                                   0x452c\n#define mmDC_PERFMON10_PERFMON_TEST_DEBUG_DATA                                  0x472c\n#define mmDC_PERFMON11_PERFMON_TEST_DEBUG_DATA                                  0x59a8\n#define mmDC_PERFMON12_PERFMON_TEST_DEBUG_DATA                                  0x5f70\n#define mmDC_PERFMON13_PERFMON_TEST_DEBUG_DATA                                  0x992c\n#define mmREFCLK_CNTL                                                           0x109\n#define mmDCCG_CBUS_ANTIGLITCH_RESETB                                           0x15c\n#define mmDCCG_CBUS_SPARE                                                       0x15d\n#define mmDCCG_CBUS_WRCMD_DELAY                                                 0x110\n#define mmDPREFCLK_CNTL                                                         0x118\n#define mmDCE_VERSION                                                           0x11e\n#define mmAVSYNC_COUNTER_WRITE                                                  0x12a\n#define mmAVSYNC_COUNTER_CONTROL                                                0x12b\n#define mmAVSYNC_COUNTER_READ                                                   0x12f\n#define mmDCCG_GTC_CNTL                                                         0x120\n#define mmDCCG_GTC_DTO_INCR                                                     0x121\n#define mmDCCG_GTC_DTO_MODULO                                                   0x122\n#define mmDCCG_GTC_CURRENT                                                      0x123\n#define mmDCCG_DS_DTO_INCR                                                      0x113\n#define mmDCCG_DS_DTO_MODULO                                                    0x114\n#define mmDCCG_DS_CNTL                                                          0x115\n#define mmDCCG_DS_HW_CAL_INTERVAL                                               0x116\n#define mmDCCG_DS_DEBUG_CNTL                                                    0x112\n#define mmDMCU_SMU_INTERRUPT_CNTL                                               0x12c\n#define mmSMU_CONTROL                                                           0x12d\n#define mmSMU_INTERRUPT_CONTROL                                                 0x12e\n#define mmDAC_CLK_ENABLE                                                        0x128\n#define mmDVO_CLK_ENABLE                                                        0x129\n#define mmDCCG_GATE_DISABLE_CNTL                                                0x134\n#define mmDCCG_GATE_DISABLE_CNTL2                                               0x13c\n#define mmDISPCLK_CGTT_BLK_CTRL_REG                                             0x135\n#define mmSCLK_CGTT_BLK_CTRL_REG                                                0x136\n#define mmDPREFCLK_CGTT_BLK_CTRL_REG                                            0x108\n#define mmREFCLK_CGTT_BLK_CTRL_REG                                              0x10b\n#define mmSYMCLK_CGTT_BLK_CTRL_REG                                              0x13d\n#define mmDCCG_CAC_STATUS                                                       0x137\n#define mmPIXCLK0_RESYNC_CNTL                                                   0x13a\n#define mmPHYPLLA_PIXCLK_RESYNC_CNTL                                            0x100\n#define mmPHYPLLB_PIXCLK_RESYNC_CNTL                                            0x101\n#define mmPHYPLLC_PIXCLK_RESYNC_CNTL                                            0x102\n#define mmPHYPLLD_PIXCLK_RESYNC_CNTL                                            0x103\n#define mmPHYPLLE_PIXCLK_RESYNC_CNTL                                            0x10c\n#define mmPHYPLLF_PIXCLK_RESYNC_CNTL                                            0x13e\n#define mmMICROSECOND_TIME_BASE_DIV                                             0x13b\n#define mmDCCG_DISP_CNTL_REG                                                    0x13f\n#define mmMILLISECOND_TIME_BASE_DIV                                             0x130\n#define mmDISPCLK_FREQ_CHANGE_CNTL                                              0x131\n#define mmDC_MEM_GLOBAL_PWR_REQ_CNTL                                            0x132\n#define mmDCCG_PERFMON_CNTL                                                     0x133\n#define mmDCCG_PERFMON_CNTL2                                                    0x10e\n#define mmCRTC0_PIXEL_RATE_CNTL                                                 0x140\n#define mmDP_DTO0_PHASE                                                         0x141\n#define mmDP_DTO0_MODULO                                                        0x142\n#define mmCRTC0_PHYPLL_PIXEL_RATE_CNTL                                          0x143\n#define mmCRTC1_PIXEL_RATE_CNTL                                                 0x144\n#define mmDP_DTO1_PHASE                                                         0x145\n#define mmDP_DTO1_MODULO                                                        0x146\n#define mmCRTC1_PHYPLL_PIXEL_RATE_CNTL                                          0x147\n#define mmCRTC2_PIXEL_RATE_CNTL                                                 0x148\n#define mmDP_DTO2_PHASE                                                         0x149\n#define mmDP_DTO2_MODULO                                                        0x14a\n#define mmCRTC2_PHYPLL_PIXEL_RATE_CNTL                                          0x14b\n#define mmCRTC3_PIXEL_RATE_CNTL                                                 0x14c\n#define mmDP_DTO3_PHASE                                                         0x14d\n#define mmDP_DTO3_MODULO                                                        0x14e\n#define mmCRTC3_PHYPLL_PIXEL_RATE_CNTL                                          0x14f\n#define mmCRTC4_PIXEL_RATE_CNTL                                                 0x150\n#define mmDP_DTO4_PHASE                                                         0x151\n#define mmDP_DTO4_MODULO                                                        0x152\n#define mmCRTC4_PHYPLL_PIXEL_RATE_CNTL                                          0x153\n#define mmCRTC5_PIXEL_RATE_CNTL                                                 0x154\n#define mmDP_DTO5_PHASE                                                         0x155\n#define mmDP_DTO5_MODULO                                                        0x156\n#define mmCRTC5_PHYPLL_PIXEL_RATE_CNTL                                          0x157\n#define mmDCCG_SOFT_RESET                                                       0x15f\n#define mmSYMCLKA_CLOCK_ENABLE                                                  0x160\n#define mmSYMCLKB_CLOCK_ENABLE                                                  0x161\n#define mmSYMCLKC_CLOCK_ENABLE                                                  0x162\n#define mmSYMCLKD_CLOCK_ENABLE                                                  0x163\n#define mmSYMCLKE_CLOCK_ENABLE                                                  0x164\n#define mmSYMCLKF_CLOCK_ENABLE                                                  0x165\n#define mmDPDBG_CLK_FORCE_CONTROL                                               0x10d\n#define mmDCCG_AUDIO_DTO_SOURCE                                                 0x16b\n#define mmDCCG_AUDIO_DTO0_PHASE                                                 0x16c\n#define mmDCCG_AUDIO_DTO0_MODULE                                                0x16d\n#define mmDCCG_AUDIO_DTO1_PHASE                                                 0x16e\n#define mmDCCG_AUDIO_DTO1_MODULE                                                0x16f\n#define mmDCCG_TEST_DEBUG_INDEX                                                 0x17c\n#define mmDCCG_TEST_DEBUG_DATA                                                  0x17d\n#define mmDCCG_TEST_CLK_SEL                                                     0x17e\n#define mmCPLL_MACRO_CNTL_RESERVED0                                             0x5fd0\n#define mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED0                                  0x5fd0\n#define mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED0                                  0x5fdc\n#define mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED0                                  0x5fe8\n#define mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED0                                  0x5ff4\n#define mmCPLL_MACRO_CNTL_RESERVED1                                             0x5fd1\n#define mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED1                                  0x5fd1\n#define mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED1                                  0x5fdd\n#define mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED1                                  0x5fe9\n#define mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED1                                  0x5ff5\n#define mmCPLL_MACRO_CNTL_RESERVED2                                             0x5fd2\n#define mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED2                                  0x5fd2\n#define mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED2                                  0x5fde\n#define mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED2                                  0x5fea\n#define mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED2                                  0x5ff6\n#define mmCPLL_MACRO_CNTL_RESERVED3                                             0x5fd3\n#define mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED3                                  0x5fd3\n#define mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED3                                  0x5fdf\n#define mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED3                                  0x5feb\n#define mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED3                                  0x5ff7\n#define mmCPLL_MACRO_CNTL_RESERVED4                                             0x5fd4\n#define mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED4                                  0x5fd4\n#define mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED4                                  0x5fe0\n#define mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED4                                  0x5fec\n#define mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED4                                  0x5ff8\n#define mmCPLL_MACRO_CNTL_RESERVED5                                             0x5fd5\n#define mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED5                                  0x5fd5\n#define mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED5                                  0x5fe1\n#define mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED5                                  0x5fed\n#define mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED5                                  0x5ff9\n#define mmCPLL_MACRO_CNTL_RESERVED6                                             0x5fd6\n#define mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED6                                  0x5fd6\n#define mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED6                                  0x5fe2\n#define mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED6                                  0x5fee\n#define mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED6                                  0x5ffa\n#define mmCPLL_MACRO_CNTL_RESERVED7                                             0x5fd7\n#define mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED7                                  0x5fd7\n#define mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED7                                  0x5fe3\n#define mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED7                                  0x5fef\n#define mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED7                                  0x5ffb\n#define mmCPLL_MACRO_CNTL_RESERVED8                                             0x5fd8\n#define mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED8                                  0x5fd8\n#define mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED8                                  0x5fe4\n#define mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED8                                  0x5ff0\n#define mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED8                                  0x5ffc\n#define mmCPLL_MACRO_CNTL_RESERVED9                                             0x5fd9\n#define mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED9                                  0x5fd9\n#define mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED9                                  0x5fe5\n#define mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED9                                  0x5ff1\n#define mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED9                                  0x5ffd\n#define mmCPLL_MACRO_CNTL_RESERVED10                                            0x5fda\n#define mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED10                                 0x5fda\n#define mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED10                                 0x5fe6\n#define mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED10                                 0x5ff2\n#define mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED10                                 0x5ffe\n#define mmCPLL_MACRO_CNTL_RESERVED11                                            0x5fdb\n#define mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED11                                 0x5fdb\n#define mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED11                                 0x5fe7\n#define mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED11                                 0x5ff3\n#define mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED11                                 0x5fff\n#define mmPLL_MACRO_CNTL_RESERVED0                                              0x1700\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED0                                    0x1700\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED0                                    0x172a\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED0                                    0x1754\n#define mmPLL_MACRO_CNTL_RESERVED1                                              0x1701\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED1                                    0x1701\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED1                                    0x172b\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED1                                    0x1755\n#define mmPLL_MACRO_CNTL_RESERVED2                                              0x1702\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED2                                    0x1702\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED2                                    0x172c\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED2                                    0x1756\n#define mmPLL_MACRO_CNTL_RESERVED3                                              0x1703\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED3                                    0x1703\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED3                                    0x172d\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED3                                    0x1757\n#define mmPLL_MACRO_CNTL_RESERVED4                                              0x1704\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED4                                    0x1704\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED4                                    0x172e\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED4                                    0x1758\n#define mmPLL_MACRO_CNTL_RESERVED5                                              0x1705\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED5                                    0x1705\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED5                                    0x172f\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED5                                    0x1759\n#define mmPLL_MACRO_CNTL_RESERVED6                                              0x1706\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED6                                    0x1706\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED6                                    0x1730\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED6                                    0x175a\n#define mmPLL_MACRO_CNTL_RESERVED7                                              0x1707\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED7                                    0x1707\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED7                                    0x1731\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED7                                    0x175b\n#define mmPLL_MACRO_CNTL_RESERVED8                                              0x1708\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED8                                    0x1708\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED8                                    0x1732\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED8                                    0x175c\n#define mmPLL_MACRO_CNTL_RESERVED9                                              0x1709\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED9                                    0x1709\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED9                                    0x1733\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED9                                    0x175d\n#define mmPLL_MACRO_CNTL_RESERVED10                                             0x170a\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED10                                   0x170a\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED10                                   0x1734\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED10                                   0x175e\n#define mmPLL_MACRO_CNTL_RESERVED11                                             0x170b\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED11                                   0x170b\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED11                                   0x1735\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED11                                   0x175f\n#define mmPLL_MACRO_CNTL_RESERVED12                                             0x170c\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED12                                   0x170c\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED12                                   0x1736\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED12                                   0x1760\n#define mmPLL_MACRO_CNTL_RESERVED13                                             0x170d\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED13                                   0x170d\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED13                                   0x1737\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED13                                   0x1761\n#define mmPLL_MACRO_CNTL_RESERVED14                                             0x170e\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED14                                   0x170e\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED14                                   0x1738\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED14                                   0x1762\n#define mmPLL_MACRO_CNTL_RESERVED15                                             0x170f\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED15                                   0x170f\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED15                                   0x1739\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED15                                   0x1763\n#define mmPLL_MACRO_CNTL_RESERVED16                                             0x1710\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED16                                   0x1710\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED16                                   0x173a\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED16                                   0x1764\n#define mmPLL_MACRO_CNTL_RESERVED17                                             0x1711\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED17                                   0x1711\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED17                                   0x173b\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED17                                   0x1765\n#define mmPLL_MACRO_CNTL_RESERVED18                                             0x1712\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED18                                   0x1712\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED18                                   0x173c\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED18                                   0x1766\n#define mmPLL_MACRO_CNTL_RESERVED19                                             0x1713\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED19                                   0x1713\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED19                                   0x173d\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED19                                   0x1767\n#define mmPLL_MACRO_CNTL_RESERVED20                                             0x1714\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED20                                   0x1714\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED20                                   0x173e\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED20                                   0x1768\n#define mmPLL_MACRO_CNTL_RESERVED21                                             0x1715\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED21                                   0x1715\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED21                                   0x173f\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED21                                   0x1769\n#define mmPLL_MACRO_CNTL_RESERVED22                                             0x1716\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED22                                   0x1716\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED22                                   0x1740\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED22                                   0x176a\n#define mmPLL_MACRO_CNTL_RESERVED23                                             0x1717\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED23                                   0x1717\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED23                                   0x1741\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED23                                   0x176b\n#define mmPLL_MACRO_CNTL_RESERVED24                                             0x1718\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED24                                   0x1718\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED24                                   0x1742\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED24                                   0x176c\n#define mmPLL_MACRO_CNTL_RESERVED25                                             0x1719\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED25                                   0x1719\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED25                                   0x1743\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED25                                   0x176d\n#define mmPLL_MACRO_CNTL_RESERVED26                                             0x171a\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED26                                   0x171a\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED26                                   0x1744\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED26                                   0x176e\n#define mmPLL_MACRO_CNTL_RESERVED27                                             0x171b\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED27                                   0x171b\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED27                                   0x1745\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED27                                   0x176f\n#define mmPLL_MACRO_CNTL_RESERVED28                                             0x171c\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED28                                   0x171c\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED28                                   0x1746\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED28                                   0x1770\n#define mmPLL_MACRO_CNTL_RESERVED29                                             0x171d\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED29                                   0x171d\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED29                                   0x1747\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED29                                   0x1771\n#define mmPLL_MACRO_CNTL_RESERVED30                                             0x171e\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED30                                   0x171e\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED30                                   0x1748\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED30                                   0x1772\n#define mmPLL_MACRO_CNTL_RESERVED31                                             0x171f\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED31                                   0x171f\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED31                                   0x1749\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED31                                   0x1773\n#define mmPLL_MACRO_CNTL_RESERVED32                                             0x1720\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED32                                   0x1720\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED32                                   0x174a\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED32                                   0x1774\n#define mmPLL_MACRO_CNTL_RESERVED33                                             0x1721\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED33                                   0x1721\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED33                                   0x174b\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED33                                   0x1775\n#define mmPLL_MACRO_CNTL_RESERVED34                                             0x1722\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED34                                   0x1722\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED34                                   0x174c\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED34                                   0x1776\n#define mmPLL_MACRO_CNTL_RESERVED35                                             0x1723\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED35                                   0x1723\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED35                                   0x174d\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED35                                   0x1777\n#define mmPLL_MACRO_CNTL_RESERVED36                                             0x1724\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED36                                   0x1724\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED36                                   0x174e\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED36                                   0x1778\n#define mmPLL_MACRO_CNTL_RESERVED37                                             0x1725\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED37                                   0x1725\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED37                                   0x174f\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED37                                   0x1779\n#define mmPLL_MACRO_CNTL_RESERVED38                                             0x1726\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED38                                   0x1726\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED38                                   0x1750\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED38                                   0x177a\n#define mmPLL_MACRO_CNTL_RESERVED39                                             0x1727\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED39                                   0x1727\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED39                                   0x1751\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED39                                   0x177b\n#define mmPLL_MACRO_CNTL_RESERVED40                                             0x1728\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED40                                   0x1728\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED40                                   0x1752\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED40                                   0x177c\n#define mmPLL_MACRO_CNTL_RESERVED41                                             0x1729\n#define mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED41                                   0x1729\n#define mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED41                                   0x1753\n#define mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED41                                   0x177d\n#define mmDENTIST_DISPCLK_CNTL                                                  0x124\n#define mmDCDEBUG_BUS_CLK1_SEL                                                  0x16c4\n#define mmDCDEBUG_BUS_CLK2_SEL                                                  0x16c5\n#define mmDCDEBUG_BUS_CLK3_SEL                                                  0x16c6\n#define mmDCDEBUG_BUS_CLK4_SEL                                                  0x16c7\n#define mmDCDEBUG_BUS_CLK5_SEL                                                  0x16c8\n#define mmDCDEBUG_OUT_PIN_OVERRIDE                                              0x16c9\n#define mmDCDEBUG_OUT_CNTL                                                      0x16ca\n#define mmDCDEBUG_OUT_DATA                                                      0x16cb\n#define mmDMIF_CONTROL                                                          0x2f6\n#define mmDMIF_STATUS                                                           0x2f7\n#define mmDMIFV_STATUS                                                          0x2f5\n#define mmDMIF_HW_DEBUG                                                         0x2f8\n#define mmDMIF_ARBITRATION_CONTROL                                              0x2f9\n#define mmPIPE0_ARBITRATION_CONTROL3                                            0x2fa\n#define mmPIPE1_ARBITRATION_CONTROL3                                            0x2fb\n#define mmPIPE2_ARBITRATION_CONTROL3                                            0x2fc\n#define mmPIPE3_ARBITRATION_CONTROL3                                            0x2fd\n#define mmPIPE4_ARBITRATION_CONTROL3                                            0x2fe\n#define mmPIPE5_ARBITRATION_CONTROL3                                            0x2ff\n#define mmPIPE6_ARBITRATION_CONTROL3                                            0x32a\n#define mmPIPE7_ARBITRATION_CONTROL3                                            0x32b\n#define mmDMIF_P_VMID                                                           0x300\n#define mmDMIF_URG_OVERRIDE                                                     0x329\n#define mmDMIF_TEST_DEBUG_INDEX                                                 0x301\n#define mmDMIF_TEST_DEBUG_DATA                                                  0x302\n#define ixDMIF_DEBUG02_CORE0                                                    0x2\n#define ixDMIF_DEBUG02_CORE1                                                    0xa\n#define mmDMIF_ADDR_CALC                                                        0x303\n#define mmDMIF_STATUS2                                                          0x304\n#define mmPIPE0_MAX_REQUESTS                                                    0x305\n#define mmPIPE1_MAX_REQUESTS                                                    0x306\n#define mmPIPE2_MAX_REQUESTS                                                    0x307\n#define mmPIPE3_MAX_REQUESTS                                                    0x308\n#define mmPIPE4_MAX_REQUESTS                                                    0x309\n#define mmPIPE5_MAX_REQUESTS                                                    0x30a\n#define mmPIPE6_MAX_REQUESTS                                                    0x32c\n#define mmPIPE7_MAX_REQUESTS                                                    0x32d\n#define mmDVMM_REG_RD_STATUS                                                    0x32e\n#define mmDVMM_REG_RD_DATA                                                      0x32f\n#define mmDVMM_PTE_REQ                                                          0x330\n#define mmDVMM_CNTL                                                             0x331\n#define mmDVMM_FAULT_STATUS                                                     0x332\n#define mmDVMM_FAULT_ADDR                                                       0x333\n#define mmLOW_POWER_TILING_CONTROL                                              0x30b\n#define mmMCIF_CONTROL                                                          0x30c\n#define mmMCIF_WRITE_COMBINE_CONTROL                                            0x30d\n#define mmMCIF_TEST_DEBUG_INDEX                                                 0x30e\n#define mmMCIF_TEST_DEBUG_DATA                                                  0x30f\n#define ixIDDCCIF02_DBG_DCCIF_C                                                 0x9\n#define ixIDDCCIF04_DBG_DCCIF_E                                                 0xb\n#define ixIDDCCIF05_DBG_DCCIF_F                                                 0xc\n#define mmMCIF_VMID                                                             0x310\n#define mmMCIF_MEM_CONTROL                                                      0x311\n#define mmCC_DC_PIPE_DIS                                                        0x312\n#define mmMC_DC_INTERFACE_NACK_STATUS                                           0x313\n#define mmRBBMIF_TIMEOUT                                                        0x314\n#define mmRBBMIF_STATUS                                                         0x315\n#define mmRBBMIF_TIMEOUT_DIS                                                    0x316\n#define mmRBBMIF_STATUS_FLAG                                                    0x327\n#define mmDCI_MEM_PWR_STATUS                                                    0x317\n#define mmDCI_MEM_PWR_STATUS2                                                   0x318\n#define mmDCI_MEM_PWR_STATUS3                                                   0x33d\n#define mmDCI_CLK_CNTL                                                          0x319\n#define mmDCI_CLK_RAMP_CNTL                                                     0x31a\n#define mmDCI_MEM_PWR_CNTL                                                      0x31b\n#define mmDCI_MEM_PWR_CNTL2                                                     0x31c\n#define mmDCI_MEM_PWR_CNTL3                                                     0x31d\n#define mmDCI_MEM_PWR_CNTL4                                                     0x33b\n#define mmDVMM_PTE_PGMEM_CONTROL                                                0x335\n#define mmDVMM_PTE_PGMEM_STATE                                                  0x336\n#define mmDCI_SOFT_RESET                                                        0x328\n#define mmDCI_MISC                                                              0x33c\n#define mmDCI_TEST_DEBUG_INDEX                                                  0x31e\n#define mmDCI_TEST_DEBUG_DATA                                                   0x31f\n#define mmDCI_DEBUG_CONFIG                                                      0x320\n#define mmPIPE0_DMIF_BUFFER_CONTROL                                             0x321\n#define mmPIPE1_DMIF_BUFFER_CONTROL                                             0x322\n#define mmPIPE2_DMIF_BUFFER_CONTROL                                             0x323\n#define mmPIPE3_DMIF_BUFFER_CONTROL                                             0x324\n#define mmPIPE4_DMIF_BUFFER_CONTROL                                             0x325\n#define mmPIPE5_DMIF_BUFFER_CONTROL                                             0x326\n#define mmDC_GENERICA                                                           0x4800\n#define mmDC_GENERICB                                                           0x4801\n#define mmDC_PAD_EXTERN_SIG                                                     0x4802\n#define mmDC_REF_CLK_CNTL                                                       0x4803\n#define mmDC_GPIO_DEBUG                                                         0x4804\n#define mmUNIPHYA_LINK_CNTL                                                     0x4805\n#define mmUNIPHYB_LINK_CNTL                                                     0x4807\n#define mmUNIPHYC_LINK_CNTL                                                     0x4809\n#define mmUNIPHYD_LINK_CNTL                                                     0x480b\n#define mmUNIPHYE_LINK_CNTL                                                     0x480d\n#define mmUNIPHYF_LINK_CNTL                                                     0x480f\n#define mmUNIPHYG_LINK_CNTL                                                     0x4811\n#define mmUNIPHYA_CHANNEL_XBAR_CNTL                                             0x4806\n#define mmUNIPHYB_CHANNEL_XBAR_CNTL                                             0x4808\n#define mmUNIPHYC_CHANNEL_XBAR_CNTL                                             0x480a\n#define mmUNIPHYD_CHANNEL_XBAR_CNTL                                             0x480c\n#define mmUNIPHYE_CHANNEL_XBAR_CNTL                                             0x480e\n#define mmUNIPHYF_CHANNEL_XBAR_CNTL                                             0x4810\n#define mmUNIPHYG_CHANNEL_XBAR_CNTL                                             0x4812\n#define mmUNIPHYLPA_LINK_CNTL                                                   0x4847\n#define mmUNIPHYLPB_LINK_CNTL                                                   0x4848\n#define mmUNIPHYLPA_CHANNEL_XBAR_CNTL                                           0x4849\n#define mmUNIPHYLPB_CHANNEL_XBAR_CNTL                                           0x484a\n#define mmUNIPHY_IMPCAL_LINKA                                                   0x4838\n#define mmUNIPHY_IMPCAL_LINKB                                                   0x4839\n#define mmUNIPHY_IMPCAL_LINKC                                                   0x483f\n#define mmUNIPHY_IMPCAL_LINKD                                                   0x4840\n#define mmUNIPHY_IMPCAL_LINKE                                                   0x4843\n#define mmUNIPHY_IMPCAL_LINKF                                                   0x4844\n#define mmUNIPHY_IMPCAL_PERIOD                                                  0x483a\n#define mmAUXP_IMPCAL                                                           0x483b\n#define mmAUXN_IMPCAL                                                           0x483c\n#define mmDCIO_IMPCAL_CNTL                                                      0x483d\n#define mmUNIPHY_IMPCAL_PSW_AB                                                  0x483e\n#define mmDCIO_IMPCAL_CNTL_CD                                                   0x4841\n#define mmUNIPHY_IMPCAL_PSW_CD                                                  0x4842\n#define mmDCIO_IMPCAL_CNTL_EF                                                   0x4845\n#define mmUNIPHY_IMPCAL_PSW_EF                                                  0x4846\n#define mmDCIO_WRCMD_DELAY                                                      0x4816\n#define mmDC_PINSTRAPS                                                          0x4818\n#define mmDC_DVODATA_CONFIG                                                     0x481a\n#define mmLVTMA_PWRSEQ_CNTL                                                     0x481b\n#define mmLVTMA_PWRSEQ_STATE                                                    0x481c\n#define mmLVTMA_PWRSEQ_REF_DIV                                                  0x481d\n#define mmLVTMA_PWRSEQ_DELAY1                                                   0x481e\n#define mmLVTMA_PWRSEQ_DELAY2                                                   0x481f\n#define mmBL_PWM_CNTL                                                           0x4820\n#define mmBL_PWM_CNTL2                                                          0x4821\n#define mmBL_PWM_PERIOD_CNTL                                                    0x4822\n#define mmBL_PWM_GRP1_REG_LOCK                                                  0x4823\n#define mmDCIO_GSL_GENLK_PAD_CNTL                                               0x4824\n#define mmDCIO_GSL_SWAPLOCK_PAD_CNTL                                            0x4825\n#define mmDCIO_GSL0_CNTL                                                        0x4826\n#define mmDCIO_GSL1_CNTL                                                        0x4827\n#define mmDCIO_GSL2_CNTL                                                        0x4828\n#define mmDC_GPU_TIMER_START_POSITION_V_UPDATE                                  0x4829\n#define mmDC_GPU_TIMER_START_POSITION_P_FLIP                                    0x482a\n#define mmDC_GPU_TIMER_READ                                                     0x482b\n#define mmDC_GPU_TIMER_READ_CNTL                                                0x482c\n#define mmDCIO_CLOCK_CNTL                                                       0x482d\n#define mmDCIO_DEBUG                                                            0x482f\n#define mmDCO_DCFE_EXT_VSYNC_CNTL                                               0x4830\n#define mmDBG_OUT_CNTL                                                          0x4834\n#define mmDCIO_DEBUG_CONFIG                                                     0x4835\n#define mmDCIO_SOFT_RESET                                                       0x4836\n#define mmDCIO_DPHY_SEL                                                         0x4837\n#define mmDCIO_DPCS_TX_INTERRUPT                                                0x484b\n#define mmDCIO_DPCS_RX_INTERRUPT                                                0x484c\n#define mmDCIO_SEMAPHORE0                                                       0x484d\n#define mmDCIO_SEMAPHORE1                                                       0x484e\n#define mmDCIO_SEMAPHORE2                                                       0x484f\n#define mmDCIO_SEMAPHORE3                                                       0x4850\n#define mmDCIO_SEMAPHORE4                                                       0x4851\n#define mmDCIO_SEMAPHORE5                                                       0x4852\n#define mmDCIO_SEMAPHORE6                                                       0x4853\n#define mmDCIO_SEMAPHORE7                                                       0x4854\n#define mmDCIO_TEST_DEBUG_INDEX                                                 0x4831\n#define mmDCIO_TEST_DEBUG_DATA                                                  0x4832\n#define ixDCIO_DEBUG1                                                           0x1\n#define ixDCIO_DEBUG2                                                           0x2\n#define ixDCIO_DEBUG3                                                           0x3\n#define ixDCIO_DEBUG4                                                           0x4\n#define ixDCIO_DEBUG5                                                           0x5\n#define ixDCIO_DEBUG6                                                           0x6\n#define ixDCIO_DEBUG7                                                           0x7\n#define ixDCIO_DEBUG8                                                           0x8\n#define ixDCIO_DEBUG9                                                           0x9\n#define ixDCIO_DEBUGA                                                           0xa\n#define ixDCIO_DEBUGB                                                           0xb\n#define ixDCIO_DEBUGC                                                           0xc\n#define ixDCIO_DEBUGD                                                           0xd\n#define ixDCIO_DEBUGE                                                           0xe\n#define ixDCIO_DEBUGF                                                           0xf\n#define ixDCIO_DEBUG10                                                          0x10\n#define ixDCIO_DEBUG11                                                          0x11\n#define ixDCIO_DEBUG12                                                          0x12\n#define ixDCIO_DEBUG13                                                          0x13\n#define ixDCIO_DEBUG14                                                          0x14\n#define ixDCIO_DEBUG15                                                          0x15\n#define ixDCIO_DEBUG16                                                          0x16\n#define ixDCIO_DEBUG17                                                          0x17\n#define ixDCIO_DEBUG18                                                          0x18\n#define ixDCIO_DEBUG19                                                          0x19\n#define ixDCIO_DEBUG1A                                                          0x1a\n#define ixDCIO_DEBUG1B                                                          0x1b\n#define ixDCIO_DEBUG1C                                                          0x1c\n#define ixDCIO_DEBUG1D                                                          0x1d\n#define ixDCIO_DEBUG1E                                                          0x1e\n#define ixDCIO_DEBUG1F                                                          0x1f\n#define ixDCIO_DEBUG20                                                          0x20\n#define ixDCIO_DEBUG21                                                          0x21\n#define ixDCIO_DEBUG22                                                          0x22\n#define ixDCIO_DEBUG23                                                          0x23\n#define ixDCIO_DEBUG24                                                          0x24\n#define ixDCIO_DEBUG25                                                          0x25\n#define ixDCIO_DEBUG26                                                          0x26\n#define ixDCIO_DEBUG27                                                          0x27\n#define ixDCIO_DEBUG28                                                          0x28\n#define ixDCIO_DEBUG_ID                                                         0x0\n#define mmDC_GPIO_GENERIC_MASK                                                  0x4860\n#define mmDC_GPIO_GENERIC_A                                                     0x4861\n#define mmDC_GPIO_GENERIC_EN                                                    0x4862\n#define mmDC_GPIO_GENERIC_Y                                                     0x4863\n#define mmDC_GPIO_DDC1_MASK                                                     0x4868\n#define mmDC_GPIO_DDC1_A                                                        0x4869\n#define mmDC_GPIO_DDC1_EN                                                       0x486a\n#define mmDC_GPIO_DDC1_Y                                                        0x486b\n#define mmDC_GPIO_DDC2_MASK                                                     0x486c\n#define mmDC_GPIO_DDC2_A                                                        0x486d\n#define mmDC_GPIO_DDC2_EN                                                       0x486e\n#define mmDC_GPIO_DDC2_Y                                                        0x486f\n#define mmDC_GPIO_DDC3_MASK                                                     0x4870\n#define mmDC_GPIO_DDC3_A                                                        0x4871\n#define mmDC_GPIO_DDC3_EN                                                       0x4872\n#define mmDC_GPIO_DDC3_Y                                                        0x4873\n#define mmDC_GPIO_DDC4_MASK                                                     0x4874\n#define mmDC_GPIO_DDC4_A                                                        0x4875\n#define mmDC_GPIO_DDC4_EN                                                       0x4876\n#define mmDC_GPIO_DDC4_Y                                                        0x4877\n#define mmDC_GPIO_DDC5_MASK                                                     0x4878\n#define mmDC_GPIO_DDC5_A                                                        0x4879\n#define mmDC_GPIO_DDC5_EN                                                       0x487a\n#define mmDC_GPIO_DDC5_Y                                                        0x487b\n#define mmDC_GPIO_DDC6_MASK                                                     0x487c\n#define mmDC_GPIO_DDC6_A                                                        0x487d\n#define mmDC_GPIO_DDC6_EN                                                       0x487e\n#define mmDC_GPIO_DDC6_Y                                                        0x487f\n#define mmDC_GPIO_DDCVGA_MASK                                                   0x4880\n#define mmDC_GPIO_DDCVGA_A                                                      0x4881\n#define mmDC_GPIO_DDCVGA_EN                                                     0x4882\n#define mmDC_GPIO_DDCVGA_Y                                                      0x4883\n#define mmDC_GPIO_SYNCA_MASK                                                    0x4884\n#define mmDC_GPIO_SYNCA_A                                                       0x4885\n#define mmDC_GPIO_SYNCA_EN                                                      0x4886\n#define mmDC_GPIO_SYNCA_Y                                                       0x4887\n#define mmDC_GPIO_GENLK_MASK                                                    0x4888\n#define mmDC_GPIO_GENLK_A                                                       0x4889\n#define mmDC_GPIO_GENLK_EN                                                      0x488a\n#define mmDC_GPIO_GENLK_Y                                                       0x488b\n#define mmDC_GPIO_HPD_MASK                                                      0x488c\n#define mmDC_GPIO_HPD_A                                                         0x488d\n#define mmDC_GPIO_HPD_EN                                                        0x488e\n#define mmDC_GPIO_HPD_Y                                                         0x488f\n#define mmDC_GPIO_PWRSEQ_MASK                                                   0x4890\n#define mmDC_GPIO_PWRSEQ_A                                                      0x4891\n#define mmDC_GPIO_PWRSEQ_EN                                                     0x4892\n#define mmDC_GPIO_PWRSEQ_Y                                                      0x4893\n#define mmDC_GPIO_PAD_STRENGTH_1                                                0x4894\n#define mmDC_GPIO_PAD_STRENGTH_2                                                0x4895\n#define mmPHY_AUX_CNTL                                                          0x4897\n#define mmDC_GPIO_I2CPAD_A                                                      0x4899\n#define mmDC_GPIO_I2CPAD_EN                                                     0x489a\n#define mmDC_GPIO_I2CPAD_Y                                                      0x489b\n#define mmDC_GPIO_I2CPAD_STRENGTH                                               0x489c\n#define mmDVO_VREF_CONTROL                                                      0x489e\n#define mmDVO_SKEW_ADJUST                                                       0x489f\n#define mmDC_GPIO_RECEIVER_EN0                                                  0x48a0\n#define mmDC_GPIO_RECEIVER_EN1                                                  0x48a1\n#define mmDC_GPIO_I2S_SPDIF_MASK                                                0x48a8\n#define mmDC_GPIO_I2S_SPDIF_A                                                   0x48a9\n#define mmDC_GPIO_I2S_SPDIF_EN                                                  0x48aa\n#define mmDC_GPIO_I2S_SPDIF_Y                                                   0x48ab\n#define mmDC_GPIO_I2S_SPDIF_STRENGTH                                            0x48ac\n#define mmDC_GPIO_TX12_EN                                                       0x48ad\n#define mmDC_GPIO_AUX_CTRL_0                                                    0x48ae\n#define mmDC_GPIO_AUX_CTRL_1                                                    0x48af\n#define mmDC_GPIO_AUX_CTRL_2                                                    0x48b0\n#define mmDC_GPIO_HPD_CTRL_0                                                    0x48b1\n#define mmDC_GPIO_HPD_CTRL_1                                                    0x48b2\n#define mmDAC_MACRO_CNTL_RESERVED0                                              0x48b8\n#define mmDAC_MACRO_CNTL_RESERVED1                                              0x48b9\n#define mmDAC_MACRO_CNTL_RESERVED2                                              0x48ba\n#define mmDAC_MACRO_CNTL_RESERVED3                                              0x48bb\n#define mmUNIPHY_MACRO_CNTL_RESERVED0                                           0x48c0\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0                              0x48c0\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0                              0x4960\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0                              0x9a00\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0                              0x9aa0\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED0                              0x9b40\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED0                              0x9be0\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED0                              0x9c80\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED0                              0x9d20\n#define mmUNIPHY_MACRO_CNTL_RESERVED1                                           0x48c1\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1                              0x48c1\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1                              0x4961\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1                              0x9a01\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1                              0x9aa1\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED1                              0x9b41\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED1                              0x9be1\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED1                              0x9c81\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED1                              0x9d21\n#define mmUNIPHY_MACRO_CNTL_RESERVED2                                           0x48c2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2                              0x48c2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2                              0x4962\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2                              0x9a02\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2                              0x9aa2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED2                              0x9b42\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED2                              0x9be2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED2                              0x9c82\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED2                              0x9d22\n#define mmUNIPHY_MACRO_CNTL_RESERVED3                                           0x48c3\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3                              0x48c3\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3                              0x4963\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3                              0x9a03\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3                              0x9aa3\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED3                              0x9b43\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED3                              0x9be3\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED3                              0x9c83\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED3                              0x9d23\n#define mmUNIPHY_MACRO_CNTL_RESERVED4                                           0x48c4\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4                              0x48c4\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4                              0x4964\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4                              0x9a04\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4                              0x9aa4\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED4                              0x9b44\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED4                              0x9be4\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED4                              0x9c84\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED4                              0x9d24\n#define mmUNIPHY_MACRO_CNTL_RESERVED5                                           0x48c5\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5                              0x48c5\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5                              0x4965\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5                              0x9a05\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5                              0x9aa5\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED5                              0x9b45\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED5                              0x9be5\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED5                              0x9c85\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED5                              0x9d25\n#define mmUNIPHY_MACRO_CNTL_RESERVED6                                           0x48c6\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6                              0x48c6\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6                              0x4966\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6                              0x9a06\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6                              0x9aa6\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED6                              0x9b46\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED6                              0x9be6\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED6                              0x9c86\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED6                              0x9d26\n#define mmUNIPHY_MACRO_CNTL_RESERVED7                                           0x48c7\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7                              0x48c7\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7                              0x4967\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7                              0x9a07\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7                              0x9aa7\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED7                              0x9b47\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED7                              0x9be7\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED7                              0x9c87\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED7                              0x9d27\n#define mmUNIPHY_MACRO_CNTL_RESERVED8                                           0x48c8\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8                              0x48c8\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8                              0x4968\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8                              0x9a08\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8                              0x9aa8\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED8                              0x9b48\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED8                              0x9be8\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED8                              0x9c88\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED8                              0x9d28\n#define mmUNIPHY_MACRO_CNTL_RESERVED9                                           0x48c9\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9                              0x48c9\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9                              0x4969\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9                              0x9a09\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9                              0x9aa9\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED9                              0x9b49\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED9                              0x9be9\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED9                              0x9c89\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED9                              0x9d29\n#define mmUNIPHY_MACRO_CNTL_RESERVED10                                          0x48ca\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10                             0x48ca\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10                             0x496a\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10                             0x9a0a\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10                             0x9aaa\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED10                             0x9b4a\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED10                             0x9bea\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED10                             0x9c8a\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED10                             0x9d2a\n#define mmUNIPHY_MACRO_CNTL_RESERVED11                                          0x48cb\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11                             0x48cb\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11                             0x496b\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11                             0x9a0b\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11                             0x9aab\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED11                             0x9b4b\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED11                             0x9beb\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED11                             0x9c8b\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED11                             0x9d2b\n#define mmUNIPHY_MACRO_CNTL_RESERVED12                                          0x48cc\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12                             0x48cc\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12                             0x496c\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12                             0x9a0c\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12                             0x9aac\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED12                             0x9b4c\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED12                             0x9bec\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED12                             0x9c8c\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED12                             0x9d2c\n#define mmUNIPHY_MACRO_CNTL_RESERVED13                                          0x48cd\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13                             0x48cd\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13                             0x496d\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13                             0x9a0d\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13                             0x9aad\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED13                             0x9b4d\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED13                             0x9bed\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED13                             0x9c8d\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED13                             0x9d2d\n#define mmUNIPHY_MACRO_CNTL_RESERVED14                                          0x48ce\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14                             0x48ce\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14                             0x496e\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14                             0x9a0e\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14                             0x9aae\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED14                             0x9b4e\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED14                             0x9bee\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED14                             0x9c8e\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED14                             0x9d2e\n#define mmUNIPHY_MACRO_CNTL_RESERVED15                                          0x48cf\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15                             0x48cf\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15                             0x496f\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15                             0x9a0f\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15                             0x9aaf\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED15                             0x9b4f\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED15                             0x9bef\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED15                             0x9c8f\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED15                             0x9d2f\n#define mmUNIPHY_MACRO_CNTL_RESERVED16                                          0x48d0\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16                             0x48d0\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16                             0x4970\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16                             0x9a10\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16                             0x9ab0\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED16                             0x9b50\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED16                             0x9bf0\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED16                             0x9c90\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED16                             0x9d30\n#define mmUNIPHY_MACRO_CNTL_RESERVED17                                          0x48d1\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17                             0x48d1\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17                             0x4971\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17                             0x9a11\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17                             0x9ab1\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED17                             0x9b51\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED17                             0x9bf1\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED17                             0x9c91\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED17                             0x9d31\n#define mmUNIPHY_MACRO_CNTL_RESERVED18                                          0x48d2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18                             0x48d2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18                             0x4972\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18                             0x9a12\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18                             0x9ab2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED18                             0x9b52\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED18                             0x9bf2\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED18                             0x9c92\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED18                             0x9d32\n#define mmUNIPHY_MACRO_CNTL_RESERVED19                                          0x48d3\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19                             0x48d3\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19                             0x4973\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19                             0x9a13\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19                             0x9ab3\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED19                             0x9b53\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED19                             0x9bf3\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED19                             0x9c93\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED19                             0x9d33\n#define mmUNIPHY_MACRO_CNTL_RESERVED20                                          0x48d4\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20                             0x48d4\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20                             0x4974\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20                             0x9a14\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20                             0x9ab4\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED20                             0x9b54\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED20                             0x9bf4\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED20                             0x9c94\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED20                             0x9d34\n#define mmUNIPHY_MACRO_CNTL_RESERVED21                                          0x48d5\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21                             0x48d5\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21                             0x4975\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21                             0x9a15\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21                             0x9ab5\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED21                             0x9b55\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED21                             0x9bf5\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED21                             0x9c95\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED21                             0x9d35\n#define mmUNIPHY_MACRO_CNTL_RESERVED22                                          0x48d6\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22                             0x48d6\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22                             0x4976\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22                             0x9a16\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22                             0x9ab6\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED22                             0x9b56\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED22                             0x9bf6\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED22                             0x9c96\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED22                             0x9d36\n#define mmUNIPHY_MACRO_CNTL_RESERVED23                                          0x48d7\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23                             0x48d7\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23                             0x4977\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23                             0x9a17\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23                             0x9ab7\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED23                             0x9b57\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED23                             0x9bf7\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED23                             0x9c97\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED23                             0x9d37\n#define mmUNIPHY_MACRO_CNTL_RESERVED24                                          0x48d8\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24                             0x48d8\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24                             0x4978\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24                             0x9a18\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24                             0x9ab8\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED24                             0x9b58\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED24                             0x9bf8\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED24                             0x9c98\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED24                             0x9d38\n#define mmUNIPHY_MACRO_CNTL_RESERVED25                                          0x48d9\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25                             0x48d9\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25                             0x4979\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25                             0x9a19\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25                             0x9ab9\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED25                             0x9b59\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED25                             0x9bf9\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED25                             0x9c99\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED25                             0x9d39\n#define mmUNIPHY_MACRO_CNTL_RESERVED26                                          0x48da\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26                             0x48da\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26                             0x497a\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26                             0x9a1a\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26                             0x9aba\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED26                             0x9b5a\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED26                             0x9bfa\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED26                             0x9c9a\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED26                             0x9d3a\n#define mmUNIPHY_MACRO_CNTL_RESERVED27                                          0x48db\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27                             0x48db\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27                             0x497b\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27                             0x9a1b\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27                             0x9abb\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED27                             0x9b5b\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED27                             0x9bfb\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED27                             0x9c9b\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED27                             0x9d3b\n#define mmUNIPHY_MACRO_CNTL_RESERVED28                                          0x48dc\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28                             0x48dc\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28                             0x497c\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28                             0x9a1c\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28                             0x9abc\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED28                             0x9b5c\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED28                             0x9bfc\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED28                             0x9c9c\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED28                             0x9d3c\n#define mmUNIPHY_MACRO_CNTL_RESERVED29                                          0x48dd\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29                             0x48dd\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29                             0x497d\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29                             0x9a1d\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29                             0x9abd\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED29                             0x9b5d\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED29                             0x9bfd\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED29                             0x9c9d\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED29                             0x9d3d\n#define mmUNIPHY_MACRO_CNTL_RESERVED30                                          0x48de\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30                             0x48de\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30                             0x497e\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30                             0x9a1e\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30                             0x9abe\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED30                             0x9b5e\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED30                             0x9bfe\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED30                             0x9c9e\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED30                             0x9d3e\n#define mmUNIPHY_MACRO_CNTL_RESERVED31                                          0x48df\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31                             0x48df\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31                             0x497f\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31                             0x9a1f\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31                             0x9abf\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED31                             0x9b5f\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED31                             0x9bff\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED31                             0x9c9f\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED31                             0x9d3f\n#define mmUNIPHY_MACRO_CNTL_RESERVED32                                          0x48e0\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED32                             0x48e0\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED32                             0x4980\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED32                             0x9a20\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED32                             0x9ac0\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED32                             0x9b60\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED32                             0x9c00\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED32                             0x9ca0\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED32                             0x9d40\n#define mmUNIPHY_MACRO_CNTL_RESERVED33                                          0x48e1\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED33                             0x48e1\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED33                             0x4981\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED33                             0x9a21\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED33                             0x9ac1\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED33                             0x9b61\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED33                             0x9c01\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED33                             0x9ca1\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED33                             0x9d41\n#define mmUNIPHY_MACRO_CNTL_RESERVED34                                          0x48e2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED34                             0x48e2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED34                             0x4982\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED34                             0x9a22\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED34                             0x9ac2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED34                             0x9b62\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED34                             0x9c02\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED34                             0x9ca2\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED34                             0x9d42\n#define mmUNIPHY_MACRO_CNTL_RESERVED35                                          0x48e3\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED35                             0x48e3\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED35                             0x4983\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED35                             0x9a23\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED35                             0x9ac3\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED35                             0x9b63\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED35                             0x9c03\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED35                             0x9ca3\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED35                             0x9d43\n#define mmUNIPHY_MACRO_CNTL_RESERVED36                                          0x48e4\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED36                             0x48e4\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED36                             0x4984\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED36                             0x9a24\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED36                             0x9ac4\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED36                             0x9b64\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED36                             0x9c04\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED36                             0x9ca4\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED36                             0x9d44\n#define mmUNIPHY_MACRO_CNTL_RESERVED37                                          0x48e5\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED37                             0x48e5\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED37                             0x4985\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED37                             0x9a25\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED37                             0x9ac5\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED37                             0x9b65\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED37                             0x9c05\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED37                             0x9ca5\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED37                             0x9d45\n#define mmUNIPHY_MACRO_CNTL_RESERVED38                                          0x48e6\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED38                             0x48e6\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED38                             0x4986\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED38                             0x9a26\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED38                             0x9ac6\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED38                             0x9b66\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED38                             0x9c06\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED38                             0x9ca6\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED38                             0x9d46\n#define mmUNIPHY_MACRO_CNTL_RESERVED39                                          0x48e7\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED39                             0x48e7\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED39                             0x4987\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED39                             0x9a27\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED39                             0x9ac7\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED39                             0x9b67\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED39                             0x9c07\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED39                             0x9ca7\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED39                             0x9d47\n#define mmUNIPHY_MACRO_CNTL_RESERVED40                                          0x48e8\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED40                             0x48e8\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED40                             0x4988\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED40                             0x9a28\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED40                             0x9ac8\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40                             0x9b68\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED40                             0x9c08\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED40                             0x9ca8\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED40                             0x9d48\n#define mmUNIPHY_MACRO_CNTL_RESERVED41                                          0x48e9\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED41                             0x48e9\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED41                             0x4989\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED41                             0x9a29\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED41                             0x9ac9\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED41                             0x9b69\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED41                             0x9c09\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED41                             0x9ca9\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED41                             0x9d49\n#define mmUNIPHY_MACRO_CNTL_RESERVED42                                          0x48ea\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED42                             0x48ea\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42                             0x498a\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED42                             0x9a2a\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED42                             0x9aca\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED42                             0x9b6a\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED42                             0x9c0a\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED42                             0x9caa\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED42                             0x9d4a\n#define mmUNIPHY_MACRO_CNTL_RESERVED43                                          0x48eb\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED43                             0x48eb\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED43                             0x498b\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED43                             0x9a2b\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED43                             0x9acb\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED43                             0x9b6b\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED43                             0x9c0b\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED43                             0x9cab\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED43                             0x9d4b\n#define mmUNIPHY_MACRO_CNTL_RESERVED44                                          0x48ec\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED44                             0x48ec\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED44                             0x498c\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED44                             0x9a2c\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED44                             0x9acc\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED44                             0x9b6c\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED44                             0x9c0c\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED44                             0x9cac\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED44                             0x9d4c\n#define mmUNIPHY_MACRO_CNTL_RESERVED45                                          0x48ed\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED45                             0x48ed\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED45                             0x498d\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED45                             0x9a2d\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45                             0x9acd\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED45                             0x9b6d\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED45                             0x9c0d\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED45                             0x9cad\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED45                             0x9d4d\n#define mmUNIPHY_MACRO_CNTL_RESERVED46                                          0x48ee\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED46                             0x48ee\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED46                             0x498e\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED46                             0x9a2e\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED46                             0x9ace\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED46                             0x9b6e\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED46                             0x9c0e\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED46                             0x9cae\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED46                             0x9d4e\n#define mmUNIPHY_MACRO_CNTL_RESERVED47                                          0x48ef\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED47                             0x48ef\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED47                             0x498f\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED47                             0x9a2f\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED47                             0x9acf\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED47                             0x9b6f\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED47                             0x9c0f\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED47                             0x9caf\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED47                             0x9d4f\n#define mmUNIPHY_MACRO_CNTL_RESERVED48                                          0x48f0\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED48                             0x48f0\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED48                             0x4990\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED48                             0x9a30\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED48                             0x9ad0\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED48                             0x9b70\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED48                             0x9c10\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED48                             0x9cb0\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED48                             0x9d50\n#define mmUNIPHY_MACRO_CNTL_RESERVED49                                          0x48f1\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED49                             0x48f1\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED49                             0x4991\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED49                             0x9a31\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED49                             0x9ad1\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED49                             0x9b71\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED49                             0x9c11\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED49                             0x9cb1\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED49                             0x9d51\n#define mmUNIPHY_MACRO_CNTL_RESERVED50                                          0x48f2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED50                             0x48f2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED50                             0x4992\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED50                             0x9a32\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED50                             0x9ad2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED50                             0x9b72\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED50                             0x9c12\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED50                             0x9cb2\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED50                             0x9d52\n#define mmUNIPHY_MACRO_CNTL_RESERVED51                                          0x48f3\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED51                             0x48f3\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED51                             0x4993\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED51                             0x9a33\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED51                             0x9ad3\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED51                             0x9b73\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED51                             0x9c13\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED51                             0x9cb3\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED51                             0x9d53\n#define mmUNIPHY_MACRO_CNTL_RESERVED52                                          0x48f4\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED52                             0x48f4\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED52                             0x4994\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED52                             0x9a34\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED52                             0x9ad4\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED52                             0x9b74\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED52                             0x9c14\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED52                             0x9cb4\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED52                             0x9d54\n#define mmUNIPHY_MACRO_CNTL_RESERVED53                                          0x48f5\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED53                             0x48f5\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED53                             0x4995\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED53                             0x9a35\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED53                             0x9ad5\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED53                             0x9b75\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED53                             0x9c15\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED53                             0x9cb5\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED53                             0x9d55\n#define mmUNIPHY_MACRO_CNTL_RESERVED54                                          0x48f6\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED54                             0x48f6\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED54                             0x4996\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED54                             0x9a36\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED54                             0x9ad6\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED54                             0x9b76\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED54                             0x9c16\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED54                             0x9cb6\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED54                             0x9d56\n#define mmUNIPHY_MACRO_CNTL_RESERVED55                                          0x48f7\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED55                             0x48f7\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED55                             0x4997\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED55                             0x9a37\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED55                             0x9ad7\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED55                             0x9b77\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED55                             0x9c17\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED55                             0x9cb7\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED55                             0x9d57\n#define mmUNIPHY_MACRO_CNTL_RESERVED56                                          0x48f8\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED56                             0x48f8\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED56                             0x4998\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED56                             0x9a38\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED56                             0x9ad8\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED56                             0x9b78\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED56                             0x9c18\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED56                             0x9cb8\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED56                             0x9d58\n#define mmUNIPHY_MACRO_CNTL_RESERVED57                                          0x48f9\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED57                             0x48f9\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED57                             0x4999\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED57                             0x9a39\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED57                             0x9ad9\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED57                             0x9b79\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED57                             0x9c19\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED57                             0x9cb9\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED57                             0x9d59\n#define mmUNIPHY_MACRO_CNTL_RESERVED58                                          0x48fa\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED58                             0x48fa\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED58                             0x499a\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED58                             0x9a3a\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED58                             0x9ada\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED58                             0x9b7a\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED58                             0x9c1a\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED58                             0x9cba\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED58                             0x9d5a\n#define mmUNIPHY_MACRO_CNTL_RESERVED59                                          0x48fb\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED59                             0x48fb\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED59                             0x499b\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED59                             0x9a3b\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED59                             0x9adb\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED59                             0x9b7b\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED59                             0x9c1b\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED59                             0x9cbb\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED59                             0x9d5b\n#define mmUNIPHY_MACRO_CNTL_RESERVED60                                          0x48fc\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED60                             0x48fc\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED60                             0x499c\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED60                             0x9a3c\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED60                             0x9adc\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED60                             0x9b7c\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED60                             0x9c1c\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED60                             0x9cbc\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED60                             0x9d5c\n#define mmUNIPHY_MACRO_CNTL_RESERVED61                                          0x48fd\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED61                             0x48fd\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED61                             0x499d\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED61                             0x9a3d\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED61                             0x9add\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED61                             0x9b7d\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED61                             0x9c1d\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED61                             0x9cbd\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED61                             0x9d5d\n#define mmUNIPHY_MACRO_CNTL_RESERVED62                                          0x48fe\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED62                             0x48fe\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED62                             0x499e\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED62                             0x9a3e\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED62                             0x9ade\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED62                             0x9b7e\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED62                             0x9c1e\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED62                             0x9cbe\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED62                             0x9d5e\n#define mmUNIPHY_MACRO_CNTL_RESERVED63                                          0x48ff\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED63                             0x48ff\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED63                             0x499f\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED63                             0x9a3f\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED63                             0x9adf\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED63                             0x9b7f\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED63                             0x9c1f\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED63                             0x9cbf\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED63                             0x9d5f\n#define mmUNIPHY_MACRO_CNTL_RESERVED64                                          0x4900\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED64                             0x4900\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED64                             0x49a0\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED64                             0x9a40\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED64                             0x9ae0\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED64                             0x9b80\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED64                             0x9c20\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED64                             0x9cc0\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED64                             0x9d60\n#define mmUNIPHY_MACRO_CNTL_RESERVED65                                          0x4901\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED65                             0x4901\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED65                             0x49a1\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED65                             0x9a41\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED65                             0x9ae1\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED65                             0x9b81\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED65                             0x9c21\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED65                             0x9cc1\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED65                             0x9d61\n#define mmUNIPHY_MACRO_CNTL_RESERVED66                                          0x4902\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED66                             0x4902\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED66                             0x49a2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED66                             0x9a42\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED66                             0x9ae2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED66                             0x9b82\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED66                             0x9c22\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED66                             0x9cc2\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED66                             0x9d62\n#define mmUNIPHY_MACRO_CNTL_RESERVED67                                          0x4903\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED67                             0x4903\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED67                             0x49a3\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED67                             0x9a43\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED67                             0x9ae3\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED67                             0x9b83\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED67                             0x9c23\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED67                             0x9cc3\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED67                             0x9d63\n#define mmUNIPHY_MACRO_CNTL_RESERVED68                                          0x4904\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED68                             0x4904\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED68                             0x49a4\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED68                             0x9a44\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED68                             0x9ae4\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED68                             0x9b84\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED68                             0x9c24\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED68                             0x9cc4\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED68                             0x9d64\n#define mmUNIPHY_MACRO_CNTL_RESERVED69                                          0x4905\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED69                             0x4905\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED69                             0x49a5\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED69                             0x9a45\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED69                             0x9ae5\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED69                             0x9b85\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED69                             0x9c25\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED69                             0x9cc5\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED69                             0x9d65\n#define mmUNIPHY_MACRO_CNTL_RESERVED70                                          0x4906\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED70                             0x4906\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED70                             0x49a6\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED70                             0x9a46\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED70                             0x9ae6\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED70                             0x9b86\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED70                             0x9c26\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED70                             0x9cc6\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED70                             0x9d66\n#define mmUNIPHY_MACRO_CNTL_RESERVED71                                          0x4907\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED71                             0x4907\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED71                             0x49a7\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED71                             0x9a47\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED71                             0x9ae7\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED71                             0x9b87\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED71                             0x9c27\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED71                             0x9cc7\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED71                             0x9d67\n#define mmUNIPHY_MACRO_CNTL_RESERVED72                                          0x4908\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED72                             0x4908\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED72                             0x49a8\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED72                             0x9a48\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED72                             0x9ae8\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED72                             0x9b88\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED72                             0x9c28\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED72                             0x9cc8\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED72                             0x9d68\n#define mmUNIPHY_MACRO_CNTL_RESERVED73                                          0x4909\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED73                             0x4909\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED73                             0x49a9\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED73                             0x9a49\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED73                             0x9ae9\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED73                             0x9b89\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED73                             0x9c29\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED73                             0x9cc9\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED73                             0x9d69\n#define mmUNIPHY_MACRO_CNTL_RESERVED74                                          0x490a\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED74                             0x490a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED74                             0x49aa\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED74                             0x9a4a\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED74                             0x9aea\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED74                             0x9b8a\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED74                             0x9c2a\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED74                             0x9cca\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED74                             0x9d6a\n#define mmUNIPHY_MACRO_CNTL_RESERVED75                                          0x490b\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED75                             0x490b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED75                             0x49ab\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED75                             0x9a4b\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED75                             0x9aeb\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED75                             0x9b8b\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED75                             0x9c2b\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED75                             0x9ccb\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED75                             0x9d6b\n#define mmUNIPHY_MACRO_CNTL_RESERVED76                                          0x490c\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED76                             0x490c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED76                             0x49ac\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED76                             0x9a4c\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED76                             0x9aec\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED76                             0x9b8c\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED76                             0x9c2c\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED76                             0x9ccc\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED76                             0x9d6c\n#define mmUNIPHY_MACRO_CNTL_RESERVED77                                          0x490d\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED77                             0x490d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED77                             0x49ad\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED77                             0x9a4d\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED77                             0x9aed\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED77                             0x9b8d\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED77                             0x9c2d\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED77                             0x9ccd\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED77                             0x9d6d\n#define mmUNIPHY_MACRO_CNTL_RESERVED78                                          0x490e\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED78                             0x490e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED78                             0x49ae\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED78                             0x9a4e\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED78                             0x9aee\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED78                             0x9b8e\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED78                             0x9c2e\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED78                             0x9cce\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED78                             0x9d6e\n#define mmUNIPHY_MACRO_CNTL_RESERVED79                                          0x490f\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED79                             0x490f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED79                             0x49af\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED79                             0x9a4f\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED79                             0x9aef\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED79                             0x9b8f\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED79                             0x9c2f\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED79                             0x9ccf\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED79                             0x9d6f\n#define mmUNIPHY_MACRO_CNTL_RESERVED80                                          0x4910\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED80                             0x4910\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED80                             0x49b0\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED80                             0x9a50\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED80                             0x9af0\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED80                             0x9b90\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED80                             0x9c30\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED80                             0x9cd0\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED80                             0x9d70\n#define mmUNIPHY_MACRO_CNTL_RESERVED81                                          0x4911\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED81                             0x4911\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED81                             0x49b1\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED81                             0x9a51\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED81                             0x9af1\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED81                             0x9b91\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED81                             0x9c31\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED81                             0x9cd1\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED81                             0x9d71\n#define mmUNIPHY_MACRO_CNTL_RESERVED82                                          0x4912\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED82                             0x4912\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED82                             0x49b2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED82                             0x9a52\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED82                             0x9af2\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED82                             0x9b92\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED82                             0x9c32\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED82                             0x9cd2\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED82                             0x9d72\n#define mmUNIPHY_MACRO_CNTL_RESERVED83                                          0x4913\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED83                             0x4913\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED83                             0x49b3\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED83                             0x9a53\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED83                             0x9af3\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED83                             0x9b93\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED83                             0x9c33\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED83                             0x9cd3\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED83                             0x9d73\n#define mmUNIPHY_MACRO_CNTL_RESERVED84                                          0x4914\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED84                             0x4914\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED84                             0x49b4\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED84                             0x9a54\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED84                             0x9af4\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED84                             0x9b94\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED84                             0x9c34\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED84                             0x9cd4\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED84                             0x9d74\n#define mmUNIPHY_MACRO_CNTL_RESERVED85                                          0x4915\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED85                             0x4915\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED85                             0x49b5\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED85                             0x9a55\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED85                             0x9af5\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED85                             0x9b95\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED85                             0x9c35\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED85                             0x9cd5\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED85                             0x9d75\n#define mmUNIPHY_MACRO_CNTL_RESERVED86                                          0x4916\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED86                             0x4916\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED86                             0x49b6\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED86                             0x9a56\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED86                             0x9af6\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED86                             0x9b96\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED86                             0x9c36\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED86                             0x9cd6\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED86                             0x9d76\n#define mmUNIPHY_MACRO_CNTL_RESERVED87                                          0x4917\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED87                             0x4917\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED87                             0x49b7\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED87                             0x9a57\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED87                             0x9af7\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED87                             0x9b97\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED87                             0x9c37\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED87                             0x9cd7\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED87                             0x9d77\n#define mmUNIPHY_MACRO_CNTL_RESERVED88                                          0x4918\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED88                             0x4918\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED88                             0x49b8\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED88                             0x9a58\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED88                             0x9af8\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED88                             0x9b98\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED88                             0x9c38\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED88                             0x9cd8\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED88                             0x9d78\n#define mmUNIPHY_MACRO_CNTL_RESERVED89                                          0x4919\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED89                             0x4919\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED89                             0x49b9\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED89                             0x9a59\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED89                             0x9af9\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED89                             0x9b99\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED89                             0x9c39\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED89                             0x9cd9\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED89                             0x9d79\n#define mmUNIPHY_MACRO_CNTL_RESERVED90                                          0x491a\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED90                             0x491a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED90                             0x49ba\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED90                             0x9a5a\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED90                             0x9afa\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED90                             0x9b9a\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED90                             0x9c3a\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED90                             0x9cda\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED90                             0x9d7a\n#define mmUNIPHY_MACRO_CNTL_RESERVED91                                          0x491b\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED91                             0x491b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED91                             0x49bb\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED91                             0x9a5b\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED91                             0x9afb\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED91                             0x9b9b\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED91                             0x9c3b\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED91                             0x9cdb\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED91                             0x9d7b\n#define mmUNIPHY_MACRO_CNTL_RESERVED92                                          0x491c\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED92                             0x491c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED92                             0x49bc\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED92                             0x9a5c\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED92                             0x9afc\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED92                             0x9b9c\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED92                             0x9c3c\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED92                             0x9cdc\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED92                             0x9d7c\n#define mmUNIPHY_MACRO_CNTL_RESERVED93                                          0x491d\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED93                             0x491d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED93                             0x49bd\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED93                             0x9a5d\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED93                             0x9afd\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED93                             0x9b9d\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED93                             0x9c3d\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED93                             0x9cdd\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED93                             0x9d7d\n#define mmUNIPHY_MACRO_CNTL_RESERVED94                                          0x491e\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED94                             0x491e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED94                             0x49be\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED94                             0x9a5e\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED94                             0x9afe\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED94                             0x9b9e\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED94                             0x9c3e\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED94                             0x9cde\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED94                             0x9d7e\n#define mmUNIPHY_MACRO_CNTL_RESERVED95                                          0x491f\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED95                             0x491f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED95                             0x49bf\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED95                             0x9a5f\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED95                             0x9aff\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED95                             0x9b9f\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED95                             0x9c3f\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED95                             0x9cdf\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED95                             0x9d7f\n#define mmUNIPHY_MACRO_CNTL_RESERVED96                                          0x4920\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED96                             0x4920\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED96                             0x49c0\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED96                             0x9a60\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED96                             0x9b00\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED96                             0x9ba0\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED96                             0x9c40\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED96                             0x9ce0\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED96                             0x9d80\n#define mmUNIPHY_MACRO_CNTL_RESERVED97                                          0x4921\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED97                             0x4921\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED97                             0x49c1\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED97                             0x9a61\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED97                             0x9b01\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED97                             0x9ba1\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED97                             0x9c41\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED97                             0x9ce1\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED97                             0x9d81\n#define mmUNIPHY_MACRO_CNTL_RESERVED98                                          0x4922\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED98                             0x4922\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED98                             0x49c2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED98                             0x9a62\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED98                             0x9b02\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED98                             0x9ba2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED98                             0x9c42\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED98                             0x9ce2\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED98                             0x9d82\n#define mmUNIPHY_MACRO_CNTL_RESERVED99                                          0x4923\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED99                             0x4923\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED99                             0x49c3\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED99                             0x9a63\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED99                             0x9b03\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED99                             0x9ba3\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED99                             0x9c43\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED99                             0x9ce3\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED99                             0x9d83\n#define mmUNIPHY_MACRO_CNTL_RESERVED100                                         0x4924\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED100                            0x4924\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED100                            0x49c4\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED100                            0x9a64\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED100                            0x9b04\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED100                            0x9ba4\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED100                            0x9c44\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED100                            0x9ce4\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED100                            0x9d84\n#define mmUNIPHY_MACRO_CNTL_RESERVED101                                         0x4925\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED101                            0x4925\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED101                            0x49c5\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED101                            0x9a65\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED101                            0x9b05\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED101                            0x9ba5\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED101                            0x9c45\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED101                            0x9ce5\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED101                            0x9d85\n#define mmUNIPHY_MACRO_CNTL_RESERVED102                                         0x4926\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED102                            0x4926\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED102                            0x49c6\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED102                            0x9a66\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED102                            0x9b06\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED102                            0x9ba6\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED102                            0x9c46\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED102                            0x9ce6\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED102                            0x9d86\n#define mmUNIPHY_MACRO_CNTL_RESERVED103                                         0x4927\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED103                            0x4927\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED103                            0x49c7\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED103                            0x9a67\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED103                            0x9b07\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED103                            0x9ba7\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED103                            0x9c47\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED103                            0x9ce7\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED103                            0x9d87\n#define mmUNIPHY_MACRO_CNTL_RESERVED104                                         0x4928\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED104                            0x4928\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED104                            0x49c8\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED104                            0x9a68\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED104                            0x9b08\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED104                            0x9ba8\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED104                            0x9c48\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED104                            0x9ce8\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED104                            0x9d88\n#define mmUNIPHY_MACRO_CNTL_RESERVED105                                         0x4929\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED105                            0x4929\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED105                            0x49c9\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED105                            0x9a69\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED105                            0x9b09\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED105                            0x9ba9\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED105                            0x9c49\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED105                            0x9ce9\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED105                            0x9d89\n#define mmUNIPHY_MACRO_CNTL_RESERVED106                                         0x492a\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED106                            0x492a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED106                            0x49ca\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED106                            0x9a6a\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED106                            0x9b0a\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED106                            0x9baa\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED106                            0x9c4a\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED106                            0x9cea\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED106                            0x9d8a\n#define mmUNIPHY_MACRO_CNTL_RESERVED107                                         0x492b\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED107                            0x492b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED107                            0x49cb\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED107                            0x9a6b\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED107                            0x9b0b\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED107                            0x9bab\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED107                            0x9c4b\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED107                            0x9ceb\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED107                            0x9d8b\n#define mmUNIPHY_MACRO_CNTL_RESERVED108                                         0x492c\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED108                            0x492c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED108                            0x49cc\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED108                            0x9a6c\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED108                            0x9b0c\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED108                            0x9bac\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED108                            0x9c4c\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED108                            0x9cec\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED108                            0x9d8c\n#define mmUNIPHY_MACRO_CNTL_RESERVED109                                         0x492d\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED109                            0x492d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED109                            0x49cd\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED109                            0x9a6d\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED109                            0x9b0d\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED109                            0x9bad\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED109                            0x9c4d\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED109                            0x9ced\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED109                            0x9d8d\n#define mmUNIPHY_MACRO_CNTL_RESERVED110                                         0x492e\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED110                            0x492e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED110                            0x49ce\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED110                            0x9a6e\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED110                            0x9b0e\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED110                            0x9bae\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED110                            0x9c4e\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED110                            0x9cee\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED110                            0x9d8e\n#define mmUNIPHY_MACRO_CNTL_RESERVED111                                         0x492f\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED111                            0x492f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED111                            0x49cf\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED111                            0x9a6f\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED111                            0x9b0f\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED111                            0x9baf\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED111                            0x9c4f\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED111                            0x9cef\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED111                            0x9d8f\n#define mmUNIPHY_MACRO_CNTL_RESERVED112                                         0x4930\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED112                            0x4930\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED112                            0x49d0\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED112                            0x9a70\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED112                            0x9b10\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED112                            0x9bb0\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED112                            0x9c50\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED112                            0x9cf0\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED112                            0x9d90\n#define mmUNIPHY_MACRO_CNTL_RESERVED113                                         0x4931\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED113                            0x4931\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED113                            0x49d1\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED113                            0x9a71\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED113                            0x9b11\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED113                            0x9bb1\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED113                            0x9c51\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED113                            0x9cf1\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED113                            0x9d91\n#define mmUNIPHY_MACRO_CNTL_RESERVED114                                         0x4932\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED114                            0x4932\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED114                            0x49d2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED114                            0x9a72\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED114                            0x9b12\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED114                            0x9bb2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED114                            0x9c52\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED114                            0x9cf2\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED114                            0x9d92\n#define mmUNIPHY_MACRO_CNTL_RESERVED115                                         0x4933\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED115                            0x4933\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED115                            0x49d3\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED115                            0x9a73\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED115                            0x9b13\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED115                            0x9bb3\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED115                            0x9c53\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED115                            0x9cf3\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED115                            0x9d93\n#define mmUNIPHY_MACRO_CNTL_RESERVED116                                         0x4934\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED116                            0x4934\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED116                            0x49d4\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED116                            0x9a74\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED116                            0x9b14\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED116                            0x9bb4\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED116                            0x9c54\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED116                            0x9cf4\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED116                            0x9d94\n#define mmUNIPHY_MACRO_CNTL_RESERVED117                                         0x4935\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED117                            0x4935\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED117                            0x49d5\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED117                            0x9a75\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED117                            0x9b15\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED117                            0x9bb5\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED117                            0x9c55\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED117                            0x9cf5\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED117                            0x9d95\n#define mmUNIPHY_MACRO_CNTL_RESERVED118                                         0x4936\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED118                            0x4936\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED118                            0x49d6\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED118                            0x9a76\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED118                            0x9b16\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED118                            0x9bb6\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED118                            0x9c56\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED118                            0x9cf6\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED118                            0x9d96\n#define mmUNIPHY_MACRO_CNTL_RESERVED119                                         0x4937\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED119                            0x4937\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED119                            0x49d7\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED119                            0x9a77\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED119                            0x9b17\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED119                            0x9bb7\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED119                            0x9c57\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED119                            0x9cf7\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED119                            0x9d97\n#define mmUNIPHY_MACRO_CNTL_RESERVED120                                         0x4938\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED120                            0x4938\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED120                            0x49d8\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED120                            0x9a78\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED120                            0x9b18\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED120                            0x9bb8\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED120                            0x9c58\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED120                            0x9cf8\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED120                            0x9d98\n#define mmUNIPHY_MACRO_CNTL_RESERVED121                                         0x4939\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED121                            0x4939\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED121                            0x49d9\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED121                            0x9a79\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED121                            0x9b19\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED121                            0x9bb9\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED121                            0x9c59\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED121                            0x9cf9\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED121                            0x9d99\n#define mmUNIPHY_MACRO_CNTL_RESERVED122                                         0x493a\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED122                            0x493a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED122                            0x49da\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED122                            0x9a7a\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED122                            0x9b1a\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED122                            0x9bba\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED122                            0x9c5a\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED122                            0x9cfa\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED122                            0x9d9a\n#define mmUNIPHY_MACRO_CNTL_RESERVED123                                         0x493b\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED123                            0x493b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED123                            0x49db\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED123                            0x9a7b\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED123                            0x9b1b\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED123                            0x9bbb\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED123                            0x9c5b\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED123                            0x9cfb\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED123                            0x9d9b\n#define mmUNIPHY_MACRO_CNTL_RESERVED124                                         0x493c\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED124                            0x493c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED124                            0x49dc\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED124                            0x9a7c\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED124                            0x9b1c\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED124                            0x9bbc\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED124                            0x9c5c\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED124                            0x9cfc\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED124                            0x9d9c\n#define mmUNIPHY_MACRO_CNTL_RESERVED125                                         0x493d\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED125                            0x493d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED125                            0x49dd\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED125                            0x9a7d\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED125                            0x9b1d\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED125                            0x9bbd\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED125                            0x9c5d\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED125                            0x9cfd\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED125                            0x9d9d\n#define mmUNIPHY_MACRO_CNTL_RESERVED126                                         0x493e\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED126                            0x493e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED126                            0x49de\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED126                            0x9a7e\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED126                            0x9b1e\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED126                            0x9bbe\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED126                            0x9c5e\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED126                            0x9cfe\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED126                            0x9d9e\n#define mmUNIPHY_MACRO_CNTL_RESERVED127                                         0x493f\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED127                            0x493f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED127                            0x49df\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED127                            0x9a7f\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED127                            0x9b1f\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED127                            0x9bbf\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED127                            0x9c5f\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED127                            0x9cff\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED127                            0x9d9f\n#define mmUNIPHY_MACRO_CNTL_RESERVED128                                         0x4940\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED128                            0x4940\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED128                            0x49e0\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED128                            0x9a80\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED128                            0x9b20\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED128                            0x9bc0\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED128                            0x9c60\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED128                            0x9d00\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED128                            0x9da0\n#define mmUNIPHY_MACRO_CNTL_RESERVED129                                         0x4941\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED129                            0x4941\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED129                            0x49e1\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED129                            0x9a81\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED129                            0x9b21\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED129                            0x9bc1\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED129                            0x9c61\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED129                            0x9d01\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED129                            0x9da1\n#define mmUNIPHY_MACRO_CNTL_RESERVED130                                         0x4942\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED130                            0x4942\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED130                            0x49e2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED130                            0x9a82\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED130                            0x9b22\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED130                            0x9bc2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED130                            0x9c62\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED130                            0x9d02\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED130                            0x9da2\n#define mmUNIPHY_MACRO_CNTL_RESERVED131                                         0x4943\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED131                            0x4943\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED131                            0x49e3\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED131                            0x9a83\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED131                            0x9b23\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED131                            0x9bc3\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED131                            0x9c63\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED131                            0x9d03\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED131                            0x9da3\n#define mmUNIPHY_MACRO_CNTL_RESERVED132                                         0x4944\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED132                            0x4944\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED132                            0x49e4\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED132                            0x9a84\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED132                            0x9b24\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED132                            0x9bc4\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED132                            0x9c64\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED132                            0x9d04\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED132                            0x9da4\n#define mmUNIPHY_MACRO_CNTL_RESERVED133                                         0x4945\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED133                            0x4945\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED133                            0x49e5\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED133                            0x9a85\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED133                            0x9b25\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED133                            0x9bc5\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED133                            0x9c65\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED133                            0x9d05\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED133                            0x9da5\n#define mmUNIPHY_MACRO_CNTL_RESERVED134                                         0x4946\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED134                            0x4946\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED134                            0x49e6\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED134                            0x9a86\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED134                            0x9b26\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED134                            0x9bc6\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED134                            0x9c66\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED134                            0x9d06\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED134                            0x9da6\n#define mmUNIPHY_MACRO_CNTL_RESERVED135                                         0x4947\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED135                            0x4947\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED135                            0x49e7\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED135                            0x9a87\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED135                            0x9b27\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED135                            0x9bc7\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED135                            0x9c67\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED135                            0x9d07\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED135                            0x9da7\n#define mmUNIPHY_MACRO_CNTL_RESERVED136                                         0x4948\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED136                            0x4948\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED136                            0x49e8\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED136                            0x9a88\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED136                            0x9b28\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED136                            0x9bc8\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED136                            0x9c68\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED136                            0x9d08\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED136                            0x9da8\n#define mmUNIPHY_MACRO_CNTL_RESERVED137                                         0x4949\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED137                            0x4949\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED137                            0x49e9\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED137                            0x9a89\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED137                            0x9b29\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED137                            0x9bc9\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED137                            0x9c69\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED137                            0x9d09\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED137                            0x9da9\n#define mmUNIPHY_MACRO_CNTL_RESERVED138                                         0x494a\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED138                            0x494a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED138                            0x49ea\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED138                            0x9a8a\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED138                            0x9b2a\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED138                            0x9bca\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED138                            0x9c6a\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED138                            0x9d0a\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED138                            0x9daa\n#define mmUNIPHY_MACRO_CNTL_RESERVED139                                         0x494b\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED139                            0x494b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED139                            0x49eb\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED139                            0x9a8b\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED139                            0x9b2b\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED139                            0x9bcb\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED139                            0x9c6b\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED139                            0x9d0b\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED139                            0x9dab\n#define mmUNIPHY_MACRO_CNTL_RESERVED140                                         0x494c\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED140                            0x494c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED140                            0x49ec\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED140                            0x9a8c\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED140                            0x9b2c\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED140                            0x9bcc\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED140                            0x9c6c\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED140                            0x9d0c\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED140                            0x9dac\n#define mmUNIPHY_MACRO_CNTL_RESERVED141                                         0x494d\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED141                            0x494d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED141                            0x49ed\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED141                            0x9a8d\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED141                            0x9b2d\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED141                            0x9bcd\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED141                            0x9c6d\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED141                            0x9d0d\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED141                            0x9dad\n#define mmUNIPHY_MACRO_CNTL_RESERVED142                                         0x494e\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED142                            0x494e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED142                            0x49ee\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED142                            0x9a8e\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED142                            0x9b2e\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED142                            0x9bce\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED142                            0x9c6e\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED142                            0x9d0e\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED142                            0x9dae\n#define mmUNIPHY_MACRO_CNTL_RESERVED143                                         0x494f\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED143                            0x494f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED143                            0x49ef\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED143                            0x9a8f\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED143                            0x9b2f\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED143                            0x9bcf\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED143                            0x9c6f\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED143                            0x9d0f\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED143                            0x9daf\n#define mmUNIPHY_MACRO_CNTL_RESERVED144                                         0x4950\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED144                            0x4950\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED144                            0x49f0\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED144                            0x9a90\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED144                            0x9b30\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED144                            0x9bd0\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED144                            0x9c70\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED144                            0x9d10\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED144                            0x9db0\n#define mmUNIPHY_MACRO_CNTL_RESERVED145                                         0x4951\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED145                            0x4951\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED145                            0x49f1\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED145                            0x9a91\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED145                            0x9b31\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED145                            0x9bd1\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED145                            0x9c71\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED145                            0x9d11\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED145                            0x9db1\n#define mmUNIPHY_MACRO_CNTL_RESERVED146                                         0x4952\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED146                            0x4952\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED146                            0x49f2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED146                            0x9a92\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED146                            0x9b32\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED146                            0x9bd2\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED146                            0x9c72\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED146                            0x9d12\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED146                            0x9db2\n#define mmUNIPHY_MACRO_CNTL_RESERVED147                                         0x4953\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED147                            0x4953\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED147                            0x49f3\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED147                            0x9a93\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED147                            0x9b33\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED147                            0x9bd3\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED147                            0x9c73\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED147                            0x9d13\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED147                            0x9db3\n#define mmUNIPHY_MACRO_CNTL_RESERVED148                                         0x4954\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED148                            0x4954\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED148                            0x49f4\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED148                            0x9a94\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED148                            0x9b34\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED148                            0x9bd4\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED148                            0x9c74\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED148                            0x9d14\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED148                            0x9db4\n#define mmUNIPHY_MACRO_CNTL_RESERVED149                                         0x4955\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED149                            0x4955\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED149                            0x49f5\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED149                            0x9a95\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED149                            0x9b35\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED149                            0x9bd5\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED149                            0x9c75\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED149                            0x9d15\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED149                            0x9db5\n#define mmUNIPHY_MACRO_CNTL_RESERVED150                                         0x4956\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED150                            0x4956\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED150                            0x49f6\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED150                            0x9a96\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED150                            0x9b36\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED150                            0x9bd6\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED150                            0x9c76\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED150                            0x9d16\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED150                            0x9db6\n#define mmUNIPHY_MACRO_CNTL_RESERVED151                                         0x4957\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED151                            0x4957\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED151                            0x49f7\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED151                            0x9a97\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED151                            0x9b37\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED151                            0x9bd7\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED151                            0x9c77\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED151                            0x9d17\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED151                            0x9db7\n#define mmUNIPHY_MACRO_CNTL_RESERVED152                                         0x4958\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED152                            0x4958\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED152                            0x49f8\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED152                            0x9a98\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED152                            0x9b38\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED152                            0x9bd8\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED152                            0x9c78\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED152                            0x9d18\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED152                            0x9db8\n#define mmUNIPHY_MACRO_CNTL_RESERVED153                                         0x4959\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED153                            0x4959\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED153                            0x49f9\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED153                            0x9a99\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED153                            0x9b39\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED153                            0x9bd9\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED153                            0x9c79\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED153                            0x9d19\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED153                            0x9db9\n#define mmUNIPHY_MACRO_CNTL_RESERVED154                                         0x495a\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED154                            0x495a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED154                            0x49fa\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED154                            0x9a9a\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED154                            0x9b3a\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED154                            0x9bda\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED154                            0x9c7a\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED154                            0x9d1a\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED154                            0x9dba\n#define mmUNIPHY_MACRO_CNTL_RESERVED155                                         0x495b\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED155                            0x495b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED155                            0x49fb\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED155                            0x9a9b\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED155                            0x9b3b\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED155                            0x9bdb\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED155                            0x9c7b\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED155                            0x9d1b\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED155                            0x9dbb\n#define mmUNIPHY_MACRO_CNTL_RESERVED156                                         0x495c\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED156                            0x495c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED156                            0x49fc\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED156                            0x9a9c\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED156                            0x9b3c\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED156                            0x9bdc\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED156                            0x9c7c\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED156                            0x9d1c\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED156                            0x9dbc\n#define mmUNIPHY_MACRO_CNTL_RESERVED157                                         0x495d\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED157                            0x495d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED157                            0x49fd\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED157                            0x9a9d\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED157                            0x9b3d\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED157                            0x9bdd\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED157                            0x9c7d\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED157                            0x9d1d\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED157                            0x9dbd\n#define mmUNIPHY_MACRO_CNTL_RESERVED158                                         0x495e\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED158                            0x495e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED158                            0x49fe\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED158                            0x9a9e\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED158                            0x9b3e\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED158                            0x9bde\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED158                            0x9c7e\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED158                            0x9d1e\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED158                            0x9dbe\n#define mmUNIPHY_MACRO_CNTL_RESERVED159                                         0x495f\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED159                            0x495f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED159                            0x49ff\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED159                            0x9a9f\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED159                            0x9b3f\n#define mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED159                            0x9bdf\n#define mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED159                            0x9c7f\n#define mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED159                            0x9d1f\n#define mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED159                            0x9dbf\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED0                                         0x5a84\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED1                                         0x5a85\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED2                                         0x5a86\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED3                                         0x5a87\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED4                                         0x5a88\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED5                                         0x5a89\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED6                                         0x5a8a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED7                                         0x5a8b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED8                                         0x5a8c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED9                                         0x5a8d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED10                                        0x5a8e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED11                                        0x5a8f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED12                                        0x5a90\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED13                                        0x5a91\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED14                                        0x5a92\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED15                                        0x5a93\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED16                                        0x5a94\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED17                                        0x5a95\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED18                                        0x5a96\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED19                                        0x5a97\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED20                                        0x5a98\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED21                                        0x5a99\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED22                                        0x5a9a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED23                                        0x5a9b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED24                                        0x5a9c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED25                                        0x5a9d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED26                                        0x5a9e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED27                                        0x5a9f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED28                                        0x5aa0\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED29                                        0x5aa1\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED30                                        0x5aa2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED31                                        0x5aa3\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED32                                        0x5aa4\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED33                                        0x5aa5\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED34                                        0x5aa6\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED35                                        0x5aa7\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED36                                        0x5aa8\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED37                                        0x5aa9\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED38                                        0x5aaa\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED39                                        0x5aab\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED40                                        0x5aac\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED41                                        0x5aad\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED42                                        0x5aae\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED43                                        0x5aaf\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED44                                        0x5ab0\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED45                                        0x5ab1\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED46                                        0x5ab2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED47                                        0x5ab3\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED48                                        0x5ab4\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED49                                        0x5ab5\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED50                                        0x5ab6\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED51                                        0x5ab7\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED52                                        0x5ab8\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED53                                        0x5ab9\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED54                                        0x5aba\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED55                                        0x5abb\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED56                                        0x5abc\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED57                                        0x5abd\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED58                                        0x5abe\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED59                                        0x5abf\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED60                                        0x5ac0\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED61                                        0x5ac1\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED62                                        0x5ac2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED63                                        0x5ac3\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED64                                        0x5ac4\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED65                                        0x5ac5\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED66                                        0x5ac6\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED67                                        0x5ac7\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED68                                        0x5ac8\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED69                                        0x5ac9\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED70                                        0x5aca\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED71                                        0x5acb\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED72                                        0x5acc\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED73                                        0x5acd\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED74                                        0x5ace\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED75                                        0x5acf\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED76                                        0x5ad0\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED77                                        0x5ad1\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED78                                        0x5ad2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED79                                        0x5ad3\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED80                                        0x5ad4\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED81                                        0x5ad5\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED82                                        0x5ad6\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED83                                        0x5ad7\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED84                                        0x5ad8\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED85                                        0x5ad9\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED86                                        0x5ada\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED87                                        0x5adb\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED88                                        0x5adc\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED89                                        0x5add\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED90                                        0x5ade\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED91                                        0x5adf\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED92                                        0x5ae0\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED93                                        0x5ae1\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED94                                        0x5ae2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED95                                        0x5ae3\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED96                                        0x5ae4\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED97                                        0x5ae5\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED98                                        0x5ae6\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED99                                        0x5ae7\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED100                                       0x5ae8\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED101                                       0x5ae9\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED102                                       0x5aea\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED103                                       0x5aeb\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED104                                       0x5aec\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED105                                       0x5aed\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED106                                       0x5aee\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED107                                       0x5aef\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED108                                       0x5af0\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED109                                       0x5af1\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED110                                       0x5af2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED111                                       0x5af3\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED112                                       0x5af4\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED113                                       0x5af5\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED114                                       0x5af6\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED115                                       0x5af7\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED116                                       0x5af8\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED117                                       0x5af9\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED118                                       0x5afa\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED119                                       0x5afb\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED120                                       0x5afc\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED121                                       0x5afd\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED122                                       0x5afe\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED123                                       0x5aff\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED124                                       0x5b00\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED125                                       0x5b01\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED126                                       0x5b02\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED127                                       0x5b03\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED128                                       0x5b04\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED129                                       0x5b05\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED130                                       0x5b06\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED131                                       0x5b07\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED132                                       0x5b08\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED133                                       0x5b09\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED134                                       0x5b0a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED135                                       0x5b0b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED136                                       0x5b0c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED137                                       0x5b0d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED138                                       0x5b0e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED139                                       0x5b0f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED140                                       0x5b10\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED141                                       0x5b11\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED142                                       0x5b12\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED143                                       0x5b13\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED144                                       0x5b14\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED145                                       0x5b15\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED146                                       0x5b16\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED147                                       0x5b17\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED148                                       0x5b18\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED149                                       0x5b19\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED150                                       0x5b1a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED151                                       0x5b1b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED152                                       0x5b1c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED153                                       0x5b1d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED154                                       0x5b1e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED155                                       0x5b1f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED156                                       0x5b20\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED157                                       0x5b21\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED158                                       0x5b22\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED159                                       0x5b23\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED160                                       0x5b24\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED161                                       0x5b25\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED162                                       0x5b26\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED163                                       0x5b27\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED164                                       0x5b28\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED165                                       0x5b29\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED166                                       0x5b2a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED167                                       0x5b2b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED168                                       0x5b2c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED169                                       0x5b2d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED170                                       0x5b2e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED171                                       0x5b2f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED172                                       0x5b30\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED173                                       0x5b31\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED174                                       0x5b32\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED175                                       0x5b33\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED176                                       0x5b34\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED177                                       0x5b35\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED178                                       0x5b36\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED179                                       0x5b37\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED180                                       0x5b38\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED181                                       0x5b39\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED182                                       0x5b3a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED183                                       0x5b3b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED184                                       0x5b3c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED185                                       0x5b3d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED186                                       0x5b3e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED187                                       0x5b3f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED188                                       0x5b40\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED189                                       0x5b41\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED190                                       0x5b42\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED191                                       0x5b43\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED192                                       0x5b44\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED193                                       0x5b45\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED194                                       0x5b46\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED195                                       0x5b47\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED196                                       0x5b48\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED197                                       0x5b49\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED198                                       0x5b4a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED199                                       0x5b4b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED200                                       0x5b4c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED201                                       0x5b4d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED202                                       0x5b4e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED203                                       0x5b4f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED204                                       0x5b50\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED205                                       0x5b51\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED206                                       0x5b52\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED207                                       0x5b53\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED208                                       0x5b54\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED209                                       0x5b55\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED210                                       0x5b56\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED211                                       0x5b57\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED212                                       0x5b58\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED213                                       0x5b59\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED214                                       0x5b5a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED215                                       0x5b5b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED216                                       0x5b5c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED217                                       0x5b5d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED218                                       0x5b5e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED219                                       0x5b5f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED220                                       0x5b60\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED221                                       0x5b61\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED222                                       0x5b62\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED223                                       0x5b63\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED224                                       0x5b64\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED225                                       0x5b65\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED226                                       0x5b66\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED227                                       0x5b67\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED228                                       0x5b68\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED229                                       0x5b69\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED230                                       0x5b6a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED231                                       0x5b6b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED232                                       0x5b6c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED233                                       0x5b6d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED234                                       0x5b6e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED235                                       0x5b6f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED236                                       0x5b70\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED237                                       0x5b71\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED238                                       0x5b72\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED239                                       0x5b73\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED240                                       0x5b74\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED241                                       0x5b75\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED242                                       0x5b76\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED243                                       0x5b77\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED244                                       0x5b78\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED245                                       0x5b79\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED246                                       0x5b7a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED247                                       0x5b7b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED248                                       0x5b7c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED249                                       0x5b7d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED250                                       0x5b7e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED251                                       0x5b7f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED252                                       0x5b80\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED253                                       0x5b81\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED254                                       0x5b82\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED255                                       0x5b83\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED256                                       0x5b84\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED257                                       0x5b85\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED258                                       0x5b86\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED259                                       0x5b87\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED260                                       0x5b88\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED261                                       0x5b89\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED262                                       0x5b8a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED263                                       0x5b8b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED264                                       0x5b8c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED265                                       0x5b8d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED266                                       0x5b8e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED267                                       0x5b8f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED268                                       0x5b90\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED269                                       0x5b91\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED270                                       0x5b92\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED271                                       0x5b93\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED272                                       0x5b94\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED273                                       0x5b95\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED274                                       0x5b96\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED275                                       0x5b97\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED276                                       0x5b98\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED277                                       0x5b99\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED278                                       0x5b9a\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED279                                       0x5b9b\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED280                                       0x5b9c\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED281                                       0x5b9d\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED282                                       0x5b9e\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED283                                       0x5b9f\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED284                                       0x5ba0\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED285                                       0x5ba1\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED286                                       0x5ba2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED287                                       0x5ba3\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED288                                       0x5ba4\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED289                                       0x5ba5\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED290                                       0x5ba6\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED291                                       0x5ba7\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED292                                       0x5ba8\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED293                                       0x5ba9\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED294                                       0x5baa\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED295                                       0x5bab\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED296                                       0x5bac\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED297                                       0x5bad\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED298                                       0x5bae\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED299                                       0x5baf\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED300                                       0x5bb0\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED301                                       0x5bb1\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED302                                       0x5bb2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED303                                       0x5bb3\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED304                                       0x5bb4\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED305                                       0x5bb5\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED306                                       0x5bb6\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED307                                       0x5bb7\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED308                                       0x5bb8\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED309                                       0x5bb9\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED310                                       0x5bba\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED311                                       0x5bbb\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED312                                       0x5bbc\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED313                                       0x5bbd\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED314                                       0x5bbe\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED315                                       0x5bbf\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED316                                       0x5bc0\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED317                                       0x5bc1\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED318                                       0x5bc2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED319                                       0x5bc3\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED320                                       0x5bc4\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED321                                       0x5bc5\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED322                                       0x5bc6\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED323                                       0x5bc7\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED324                                       0x5bc8\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED325                                       0x5bc9\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED326                                       0x5bca\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED327                                       0x5bcb\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED328                                       0x5bcc\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED329                                       0x5bcd\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED330                                       0x5bce\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED331                                       0x5bcf\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED332                                       0x5bd0\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED333                                       0x5bd1\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED334                                       0x5bd2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED335                                       0x5bd3\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED336                                       0x5bd4\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED337                                       0x5bd5\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED338                                       0x5bd6\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED339                                       0x5bd7\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED340                                       0x5bd8\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED341                                       0x5bd9\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED342                                       0x5bda\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED343                                       0x5bdb\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED344                                       0x5bdc\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED345                                       0x5bdd\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED346                                       0x5bde\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED347                                       0x5bdf\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED348                                       0x5be0\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED349                                       0x5be1\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED350                                       0x5be2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED351                                       0x5be3\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED352                                       0x5be4\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED353                                       0x5be5\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED354                                       0x5be6\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED355                                       0x5be7\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED356                                       0x5be8\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED357                                       0x5be9\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED358                                       0x5bea\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED359                                       0x5beb\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED360                                       0x5bec\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED361                                       0x5bed\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED362                                       0x5bee\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED363                                       0x5bef\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED364                                       0x5bf0\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED365                                       0x5bf1\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED366                                       0x5bf2\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED367                                       0x5bf3\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED368                                       0x5bf4\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED369                                       0x5bf5\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED370                                       0x5bf6\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED371                                       0x5bf7\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED372                                       0x5bf8\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED373                                       0x5bf9\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED374                                       0x5bfa\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED375                                       0x5bfb\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED376                                       0x5bfc\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED377                                       0x5bfd\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED378                                       0x5bfe\n#define mmDCRX_PHY_MACRO_CNTL_RESERVED379                                       0x5bff\n#define mmDPHY_MACRO_CNTL_RESERVED0                                             0x5d98\n#define mmDPHY_MACRO_CNTL_RESERVED1                                             0x5d99\n#define mmDPHY_MACRO_CNTL_RESERVED2                                             0x5d9a\n#define mmDPHY_MACRO_CNTL_RESERVED3                                             0x5d9b\n#define mmDPHY_MACRO_CNTL_RESERVED4                                             0x5d9c\n#define mmDPHY_MACRO_CNTL_RESERVED5                                             0x5d9d\n#define mmDPHY_MACRO_CNTL_RESERVED6                                             0x5d9e\n#define mmDPHY_MACRO_CNTL_RESERVED7                                             0x5d9f\n#define mmDPHY_MACRO_CNTL_RESERVED8                                             0x5da0\n#define mmDPHY_MACRO_CNTL_RESERVED9                                             0x5da1\n#define mmDPHY_MACRO_CNTL_RESERVED10                                            0x5da2\n#define mmDPHY_MACRO_CNTL_RESERVED11                                            0x5da3\n#define mmDPHY_MACRO_CNTL_RESERVED12                                            0x5da4\n#define mmDPHY_MACRO_CNTL_RESERVED13                                            0x5da5\n#define mmDPHY_MACRO_CNTL_RESERVED14                                            0x5da6\n#define mmDPHY_MACRO_CNTL_RESERVED15                                            0x5da7\n#define mmDPHY_MACRO_CNTL_RESERVED16                                            0x5da8\n#define mmDPHY_MACRO_CNTL_RESERVED17                                            0x5da9\n#define mmDPHY_MACRO_CNTL_RESERVED18                                            0x5daa\n#define mmDPHY_MACRO_CNTL_RESERVED19                                            0x5dab\n#define mmDPHY_MACRO_CNTL_RESERVED20                                            0x5dac\n#define mmDPHY_MACRO_CNTL_RESERVED21                                            0x5dad\n#define mmDPHY_MACRO_CNTL_RESERVED22                                            0x5dae\n#define mmDPHY_MACRO_CNTL_RESERVED23                                            0x5daf\n#define mmDPHY_MACRO_CNTL_RESERVED24                                            0x5db0\n#define mmDPHY_MACRO_CNTL_RESERVED25                                            0x5db1\n#define mmDPHY_MACRO_CNTL_RESERVED26                                            0x5db2\n#define mmDPHY_MACRO_CNTL_RESERVED27                                            0x5db3\n#define mmDPHY_MACRO_CNTL_RESERVED28                                            0x5db4\n#define mmDPHY_MACRO_CNTL_RESERVED29                                            0x5db5\n#define mmDPHY_MACRO_CNTL_RESERVED30                                            0x5db6\n#define mmDPHY_MACRO_CNTL_RESERVED31                                            0x5db7\n#define mmDPHY_MACRO_CNTL_RESERVED32                                            0x5db8\n#define mmDPHY_MACRO_CNTL_RESERVED33                                            0x5db9\n#define mmDPHY_MACRO_CNTL_RESERVED34                                            0x5dba\n#define mmDPHY_MACRO_CNTL_RESERVED35                                            0x5dbb\n#define mmDPHY_MACRO_CNTL_RESERVED36                                            0x5dbc\n#define mmDPHY_MACRO_CNTL_RESERVED37                                            0x5dbd\n#define mmDPHY_MACRO_CNTL_RESERVED38                                            0x5dbe\n#define mmDPHY_MACRO_CNTL_RESERVED39                                            0x5dbf\n#define mmDPHY_MACRO_CNTL_RESERVED40                                            0x5dc0\n#define mmDPHY_MACRO_CNTL_RESERVED41                                            0x5dc1\n#define mmDPHY_MACRO_CNTL_RESERVED42                                            0x5dc2\n#define mmDPHY_MACRO_CNTL_RESERVED43                                            0x5dc3\n#define mmDPHY_MACRO_CNTL_RESERVED44                                            0x5dc4\n#define mmDPHY_MACRO_CNTL_RESERVED45                                            0x5dc5\n#define mmDPHY_MACRO_CNTL_RESERVED46                                            0x5dc6\n#define mmDPHY_MACRO_CNTL_RESERVED47                                            0x5dc7\n#define mmDPHY_MACRO_CNTL_RESERVED48                                            0x5dc8\n#define mmDPHY_MACRO_CNTL_RESERVED49                                            0x5dc9\n#define mmDPHY_MACRO_CNTL_RESERVED50                                            0x5dca\n#define mmDPHY_MACRO_CNTL_RESERVED51                                            0x5dcb\n#define mmDPHY_MACRO_CNTL_RESERVED52                                            0x5dcc\n#define mmDPHY_MACRO_CNTL_RESERVED53                                            0x5dcd\n#define mmDPHY_MACRO_CNTL_RESERVED54                                            0x5dce\n#define mmDPHY_MACRO_CNTL_RESERVED55                                            0x5dcf\n#define mmDPHY_MACRO_CNTL_RESERVED56                                            0x5dd0\n#define mmDPHY_MACRO_CNTL_RESERVED57                                            0x5dd1\n#define mmDPHY_MACRO_CNTL_RESERVED58                                            0x5dd2\n#define mmDPHY_MACRO_CNTL_RESERVED59                                            0x5dd3\n#define mmDPHY_MACRO_CNTL_RESERVED60                                            0x5dd4\n#define mmDPHY_MACRO_CNTL_RESERVED61                                            0x5dd5\n#define mmDPHY_MACRO_CNTL_RESERVED62                                            0x5dd6\n#define mmDPHY_MACRO_CNTL_RESERVED63                                            0x5dd7\n#define mmGRPH_ENABLE                                                           0x1a00\n#define mmDCP0_GRPH_ENABLE                                                      0x1a00\n#define mmDCP1_GRPH_ENABLE                                                      0x1c00\n#define mmDCP2_GRPH_ENABLE                                                      0x1e00\n#define mmDCP3_GRPH_ENABLE                                                      0x4000\n#define mmDCP4_GRPH_ENABLE                                                      0x4200\n#define mmDCP5_GRPH_ENABLE                                                      0x4400\n#define mmGRPH_CONTROL                                                          0x1a01\n#define mmDCP0_GRPH_CONTROL                                                     0x1a01\n#define mmDCP1_GRPH_CONTROL                                                     0x1c01\n#define mmDCP2_GRPH_CONTROL                                                     0x1e01\n#define mmDCP3_GRPH_CONTROL                                                     0x4001\n#define mmDCP4_GRPH_CONTROL                                                     0x4201\n#define mmDCP5_GRPH_CONTROL                                                     0x4401\n#define mmGRPH_LUT_10BIT_BYPASS                                                 0x1a02\n#define mmDCP0_GRPH_LUT_10BIT_BYPASS                                            0x1a02\n#define mmDCP1_GRPH_LUT_10BIT_BYPASS                                            0x1c02\n#define mmDCP2_GRPH_LUT_10BIT_BYPASS                                            0x1e02\n#define mmDCP3_GRPH_LUT_10BIT_BYPASS                                            0x4002\n#define mmDCP4_GRPH_LUT_10BIT_BYPASS                                            0x4202\n#define mmDCP5_GRPH_LUT_10BIT_BYPASS                                            0x4402\n#define mmGRPH_SWAP_CNTL                                                        0x1a03\n#define mmDCP0_GRPH_SWAP_CNTL                                                   0x1a03\n#define mmDCP1_GRPH_SWAP_CNTL                                                   0x1c03\n#define mmDCP2_GRPH_SWAP_CNTL                                                   0x1e03\n#define mmDCP3_GRPH_SWAP_CNTL                                                   0x4003\n#define mmDCP4_GRPH_SWAP_CNTL                                                   0x4203\n#define mmDCP5_GRPH_SWAP_CNTL                                                   0x4403\n#define mmGRPH_PRIMARY_SURFACE_ADDRESS                                          0x1a04\n#define mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS                                     0x1a04\n#define mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS                                     0x1c04\n#define mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS                                     0x1e04\n#define mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS                                     0x4004\n#define mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS                                     0x4204\n#define mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS                                     0x4404\n#define mmGRPH_SECONDARY_SURFACE_ADDRESS                                        0x1a05\n#define mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS                                   0x1a05\n#define mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS                                   0x1c05\n#define mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS                                   0x1e05\n#define mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS                                   0x4005\n#define mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS                                   0x4205\n#define mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS                                   0x4405\n#define mmGRPH_PITCH                                                            0x1a06\n#define mmDCP0_GRPH_PITCH                                                       0x1a06\n#define mmDCP1_GRPH_PITCH                                                       0x1c06\n#define mmDCP2_GRPH_PITCH                                                       0x1e06\n#define mmDCP3_GRPH_PITCH                                                       0x4006\n#define mmDCP4_GRPH_PITCH                                                       0x4206\n#define mmDCP5_GRPH_PITCH                                                       0x4406\n#define mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                     0x1a07\n#define mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                0x1a07\n#define mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                0x1c07\n#define mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                0x1e07\n#define mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                0x4007\n#define mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                0x4207\n#define mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                0x4407\n#define mmGRPH_SECONDARY_SURFACE_ADDRESS_HIGH                                   0x1a08\n#define mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                              0x1a08\n#define mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                              0x1c08\n#define mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                              0x1e08\n#define mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                              0x4008\n#define mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                              0x4208\n#define mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                              0x4408\n#define mmGRPH_SURFACE_OFFSET_X                                                 0x1a09\n#define mmDCP0_GRPH_SURFACE_OFFSET_X                                            0x1a09\n#define mmDCP1_GRPH_SURFACE_OFFSET_X                                            0x1c09\n#define mmDCP2_GRPH_SURFACE_OFFSET_X                                            0x1e09\n#define mmDCP3_GRPH_SURFACE_OFFSET_X                                            0x4009\n#define mmDCP4_GRPH_SURFACE_OFFSET_X                                            0x4209\n#define mmDCP5_GRPH_SURFACE_OFFSET_X                                            0x4409\n#define mmGRPH_SURFACE_OFFSET_Y                                                 0x1a0a\n#define mmDCP0_GRPH_SURFACE_OFFSET_Y                                            0x1a0a\n#define mmDCP1_GRPH_SURFACE_OFFSET_Y                                            0x1c0a\n#define mmDCP2_GRPH_SURFACE_OFFSET_Y                                            0x1e0a\n#define mmDCP3_GRPH_SURFACE_OFFSET_Y                                            0x400a\n#define mmDCP4_GRPH_SURFACE_OFFSET_Y                                            0x420a\n#define mmDCP5_GRPH_SURFACE_OFFSET_Y                                            0x440a\n#define mmGRPH_X_START                                                          0x1a0b\n#define mmDCP0_GRPH_X_START                                                     0x1a0b\n#define mmDCP1_GRPH_X_START                                                     0x1c0b\n#define mmDCP2_GRPH_X_START                                                     0x1e0b\n#define mmDCP3_GRPH_X_START                                                     0x400b\n#define mmDCP4_GRPH_X_START                                                     0x420b\n#define mmDCP5_GRPH_X_START                                                     0x440b\n#define mmGRPH_Y_START                                                          0x1a0c\n#define mmDCP0_GRPH_Y_START                                                     0x1a0c\n#define mmDCP1_GRPH_Y_START                                                     0x1c0c\n#define mmDCP2_GRPH_Y_START                                                     0x1e0c\n#define mmDCP3_GRPH_Y_START                                                     0x400c\n#define mmDCP4_GRPH_Y_START                                                     0x420c\n#define mmDCP5_GRPH_Y_START                                                     0x440c\n#define mmGRPH_X_END                                                            0x1a0d\n#define mmDCP0_GRPH_X_END                                                       0x1a0d\n#define mmDCP1_GRPH_X_END                                                       0x1c0d\n#define mmDCP2_GRPH_X_END                                                       0x1e0d\n#define mmDCP3_GRPH_X_END                                                       0x400d\n#define mmDCP4_GRPH_X_END                                                       0x420d\n#define mmDCP5_GRPH_X_END                                                       0x440d\n#define mmGRPH_Y_END                                                            0x1a0e\n#define mmDCP0_GRPH_Y_END                                                       0x1a0e\n#define mmDCP1_GRPH_Y_END                                                       0x1c0e\n#define mmDCP2_GRPH_Y_END                                                       0x1e0e\n#define mmDCP3_GRPH_Y_END                                                       0x400e\n#define mmDCP4_GRPH_Y_END                                                       0x420e\n#define mmDCP5_GRPH_Y_END                                                       0x440e\n#define mmINPUT_GAMMA_CONTROL                                                   0x1a10\n#define mmDCP0_INPUT_GAMMA_CONTROL                                              0x1a10\n#define mmDCP1_INPUT_GAMMA_CONTROL                                              0x1c10\n#define mmDCP2_INPUT_GAMMA_CONTROL                                              0x1e10\n#define mmDCP3_INPUT_GAMMA_CONTROL                                              0x4010\n#define mmDCP4_INPUT_GAMMA_CONTROL                                              0x4210\n#define mmDCP5_INPUT_GAMMA_CONTROL                                              0x4410\n#define mmGRPH_UPDATE                                                           0x1a11\n#define mmDCP0_GRPH_UPDATE                                                      0x1a11\n#define mmDCP1_GRPH_UPDATE                                                      0x1c11\n#define mmDCP2_GRPH_UPDATE                                                      0x1e11\n#define mmDCP3_GRPH_UPDATE                                                      0x4011\n#define mmDCP4_GRPH_UPDATE                                                      0x4211\n#define mmDCP5_GRPH_UPDATE                                                      0x4411\n#define mmGRPH_FLIP_CONTROL                                                     0x1a12\n#define mmDCP0_GRPH_FLIP_CONTROL                                                0x1a12\n#define mmDCP1_GRPH_FLIP_CONTROL                                                0x1c12\n#define mmDCP2_GRPH_FLIP_CONTROL                                                0x1e12\n#define mmDCP3_GRPH_FLIP_CONTROL                                                0x4012\n#define mmDCP4_GRPH_FLIP_CONTROL                                                0x4212\n#define mmDCP5_GRPH_FLIP_CONTROL                                                0x4412\n#define mmGRPH_SURFACE_ADDRESS_INUSE                                            0x1a13\n#define mmDCP0_GRPH_SURFACE_ADDRESS_INUSE                                       0x1a13\n#define mmDCP1_GRPH_SURFACE_ADDRESS_INUSE                                       0x1c13\n#define mmDCP2_GRPH_SURFACE_ADDRESS_INUSE                                       0x1e13\n#define mmDCP3_GRPH_SURFACE_ADDRESS_INUSE                                       0x4013\n#define mmDCP4_GRPH_SURFACE_ADDRESS_INUSE                                       0x4213\n#define mmDCP5_GRPH_SURFACE_ADDRESS_INUSE                                       0x4413\n#define mmGRPH_DFQ_CONTROL                                                      0x1a14\n#define mmDCP0_GRPH_DFQ_CONTROL                                                 0x1a14\n#define mmDCP1_GRPH_DFQ_CONTROL                                                 0x1c14\n#define mmDCP2_GRPH_DFQ_CONTROL                                                 0x1e14\n#define mmDCP3_GRPH_DFQ_CONTROL                                                 0x4014\n#define mmDCP4_GRPH_DFQ_CONTROL                                                 0x4214\n#define mmDCP5_GRPH_DFQ_CONTROL                                                 0x4414\n#define mmGRPH_DFQ_STATUS                                                       0x1a15\n#define mmDCP0_GRPH_DFQ_STATUS                                                  0x1a15\n#define mmDCP1_GRPH_DFQ_STATUS                                                  0x1c15\n#define mmDCP2_GRPH_DFQ_STATUS                                                  0x1e15\n#define mmDCP3_GRPH_DFQ_STATUS                                                  0x4015\n#define mmDCP4_GRPH_DFQ_STATUS                                                  0x4215\n#define mmDCP5_GRPH_DFQ_STATUS                                                  0x4415\n#define mmGRPH_INTERRUPT_STATUS                                                 0x1a16\n#define mmDCP0_GRPH_INTERRUPT_STATUS                                            0x1a16\n#define mmDCP1_GRPH_INTERRUPT_STATUS                                            0x1c16\n#define mmDCP2_GRPH_INTERRUPT_STATUS                                            0x1e16\n#define mmDCP3_GRPH_INTERRUPT_STATUS                                            0x4016\n#define mmDCP4_GRPH_INTERRUPT_STATUS                                            0x4216\n#define mmDCP5_GRPH_INTERRUPT_STATUS                                            0x4416\n#define mmGRPH_INTERRUPT_CONTROL                                                0x1a17\n#define mmDCP0_GRPH_INTERRUPT_CONTROL                                           0x1a17\n#define mmDCP1_GRPH_INTERRUPT_CONTROL                                           0x1c17\n#define mmDCP2_GRPH_INTERRUPT_CONTROL                                           0x1e17\n#define mmDCP3_GRPH_INTERRUPT_CONTROL                                           0x4017\n#define mmDCP4_GRPH_INTERRUPT_CONTROL                                           0x4217\n#define mmDCP5_GRPH_INTERRUPT_CONTROL                                           0x4417\n#define mmGRPH_SURFACE_ADDRESS_HIGH_INUSE                                       0x1a18\n#define mmDCP0_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                  0x1a18\n#define mmDCP1_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                  0x1c18\n#define mmDCP2_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                  0x1e18\n#define mmDCP3_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                  0x4018\n#define mmDCP4_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                  0x4218\n#define mmDCP5_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                  0x4418\n#define mmGRPH_COMPRESS_SURFACE_ADDRESS                                         0x1a19\n#define mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS                                    0x1a19\n#define mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS                                    0x1c19\n#define mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS                                    0x1e19\n#define mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS                                    0x4019\n#define mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS                                    0x4219\n#define mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS                                    0x4419\n#define mmGRPH_COMPRESS_PITCH                                                   0x1a1a\n#define mmDCP0_GRPH_COMPRESS_PITCH                                              0x1a1a\n#define mmDCP1_GRPH_COMPRESS_PITCH                                              0x1c1a\n#define mmDCP2_GRPH_COMPRESS_PITCH                                              0x1e1a\n#define mmDCP3_GRPH_COMPRESS_PITCH                                              0x401a\n#define mmDCP4_GRPH_COMPRESS_PITCH                                              0x421a\n#define mmDCP5_GRPH_COMPRESS_PITCH                                              0x441a\n#define mmGRPH_COMPRESS_SURFACE_ADDRESS_HIGH                                    0x1a1b\n#define mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                               0x1a1b\n#define mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                               0x1c1b\n#define mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                               0x1e1b\n#define mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                               0x401b\n#define mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                               0x421b\n#define mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                               0x441b\n#define mmGRPH_PIPE_OUTSTANDING_REQUEST_LIMIT                                   0x1a1c\n#define mmDCP0_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT                              0x1a1c\n#define mmDCP1_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT                              0x1c1c\n#define mmDCP2_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT                              0x1e1c\n#define mmDCP3_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT                              0x401c\n#define mmDCP4_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT                              0x421c\n#define mmDCP5_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT                              0x441c\n#define mmPRESCALE_GRPH_CONTROL                                                 0x1a2d\n#define mmDCP0_PRESCALE_GRPH_CONTROL                                            0x1a2d\n#define mmDCP1_PRESCALE_GRPH_CONTROL                                            0x1c2d\n#define mmDCP2_PRESCALE_GRPH_CONTROL                                            0x1e2d\n#define mmDCP3_PRESCALE_GRPH_CONTROL                                            0x402d\n#define mmDCP4_PRESCALE_GRPH_CONTROL                                            0x422d\n#define mmDCP5_PRESCALE_GRPH_CONTROL                                            0x442d\n#define mmPRESCALE_VALUES_GRPH_R                                                0x1a2e\n#define mmDCP0_PRESCALE_VALUES_GRPH_R                                           0x1a2e\n#define mmDCP1_PRESCALE_VALUES_GRPH_R                                           0x1c2e\n#define mmDCP2_PRESCALE_VALUES_GRPH_R                                           0x1e2e\n#define mmDCP3_PRESCALE_VALUES_GRPH_R                                           0x402e\n#define mmDCP4_PRESCALE_VALUES_GRPH_R                                           0x422e\n#define mmDCP5_PRESCALE_VALUES_GRPH_R                                           0x442e\n#define mmPRESCALE_VALUES_GRPH_G                                                0x1a2f\n#define mmDCP0_PRESCALE_VALUES_GRPH_G                                           0x1a2f\n#define mmDCP1_PRESCALE_VALUES_GRPH_G                                           0x1c2f\n#define mmDCP2_PRESCALE_VALUES_GRPH_G                                           0x1e2f\n#define mmDCP3_PRESCALE_VALUES_GRPH_G                                           0x402f\n#define mmDCP4_PRESCALE_VALUES_GRPH_G                                           0x422f\n#define mmDCP5_PRESCALE_VALUES_GRPH_G                                           0x442f\n#define mmPRESCALE_VALUES_GRPH_B                                                0x1a30\n#define mmDCP0_PRESCALE_VALUES_GRPH_B                                           0x1a30\n#define mmDCP1_PRESCALE_VALUES_GRPH_B                                           0x1c30\n#define mmDCP2_PRESCALE_VALUES_GRPH_B                                           0x1e30\n#define mmDCP3_PRESCALE_VALUES_GRPH_B                                           0x4030\n#define mmDCP4_PRESCALE_VALUES_GRPH_B                                           0x4230\n#define mmDCP5_PRESCALE_VALUES_GRPH_B                                           0x4430\n#define mmINPUT_CSC_CONTROL                                                     0x1a35\n#define mmDCP0_INPUT_CSC_CONTROL                                                0x1a35\n#define mmDCP1_INPUT_CSC_CONTROL                                                0x1c35\n#define mmDCP2_INPUT_CSC_CONTROL                                                0x1e35\n#define mmDCP3_INPUT_CSC_CONTROL                                                0x4035\n#define mmDCP4_INPUT_CSC_CONTROL                                                0x4235\n#define mmDCP5_INPUT_CSC_CONTROL                                                0x4435\n#define mmINPUT_CSC_C11_C12                                                     0x1a36\n#define mmDCP0_INPUT_CSC_C11_C12                                                0x1a36\n#define mmDCP1_INPUT_CSC_C11_C12                                                0x1c36\n#define mmDCP2_INPUT_CSC_C11_C12                                                0x1e36\n#define mmDCP3_INPUT_CSC_C11_C12                                                0x4036\n#define mmDCP4_INPUT_CSC_C11_C12                                                0x4236\n#define mmDCP5_INPUT_CSC_C11_C12                                                0x4436\n#define mmINPUT_CSC_C13_C14                                                     0x1a37\n#define mmDCP0_INPUT_CSC_C13_C14                                                0x1a37\n#define mmDCP1_INPUT_CSC_C13_C14                                                0x1c37\n#define mmDCP2_INPUT_CSC_C13_C14                                                0x1e37\n#define mmDCP3_INPUT_CSC_C13_C14                                                0x4037\n#define mmDCP4_INPUT_CSC_C13_C14                                                0x4237\n#define mmDCP5_INPUT_CSC_C13_C14                                                0x4437\n#define mmINPUT_CSC_C21_C22                                                     0x1a38\n#define mmDCP0_INPUT_CSC_C21_C22                                                0x1a38\n#define mmDCP1_INPUT_CSC_C21_C22                                                0x1c38\n#define mmDCP2_INPUT_CSC_C21_C22                                                0x1e38\n#define mmDCP3_INPUT_CSC_C21_C22                                                0x4038\n#define mmDCP4_INPUT_CSC_C21_C22                                                0x4238\n#define mmDCP5_INPUT_CSC_C21_C22                                                0x4438\n#define mmINPUT_CSC_C23_C24                                                     0x1a39\n#define mmDCP0_INPUT_CSC_C23_C24                                                0x1a39\n#define mmDCP1_INPUT_CSC_C23_C24                                                0x1c39\n#define mmDCP2_INPUT_CSC_C23_C24                                                0x1e39\n#define mmDCP3_INPUT_CSC_C23_C24                                                0x4039\n#define mmDCP4_INPUT_CSC_C23_C24                                                0x4239\n#define mmDCP5_INPUT_CSC_C23_C24                                                0x4439\n#define mmINPUT_CSC_C31_C32                                                     0x1a3a\n#define mmDCP0_INPUT_CSC_C31_C32                                                0x1a3a\n#define mmDCP1_INPUT_CSC_C31_C32                                                0x1c3a\n#define mmDCP2_INPUT_CSC_C31_C32                                                0x1e3a\n#define mmDCP3_INPUT_CSC_C31_C32                                                0x403a\n#define mmDCP4_INPUT_CSC_C31_C32                                                0x423a\n#define mmDCP5_INPUT_CSC_C31_C32                                                0x443a\n#define mmINPUT_CSC_C33_C34                                                     0x1a3b\n#define mmDCP0_INPUT_CSC_C33_C34                                                0x1a3b\n#define mmDCP1_INPUT_CSC_C33_C34                                                0x1c3b\n#define mmDCP2_INPUT_CSC_C33_C34                                                0x1e3b\n#define mmDCP3_INPUT_CSC_C33_C34                                                0x403b\n#define mmDCP4_INPUT_CSC_C33_C34                                                0x423b\n#define mmDCP5_INPUT_CSC_C33_C34                                                0x443b\n#define mmOUTPUT_CSC_CONTROL                                                    0x1a3c\n#define mmDCP0_OUTPUT_CSC_CONTROL                                               0x1a3c\n#define mmDCP1_OUTPUT_CSC_CONTROL                                               0x1c3c\n#define mmDCP2_OUTPUT_CSC_CONTROL                                               0x1e3c\n#define mmDCP3_OUTPUT_CSC_CONTROL                                               0x403c\n#define mmDCP4_OUTPUT_CSC_CONTROL                                               0x423c\n#define mmDCP5_OUTPUT_CSC_CONTROL                                               0x443c\n#define mmOUTPUT_CSC_C11_C12                                                    0x1a3d\n#define mmDCP0_OUTPUT_CSC_C11_C12                                               0x1a3d\n#define mmDCP1_OUTPUT_CSC_C11_C12                                               0x1c3d\n#define mmDCP2_OUTPUT_CSC_C11_C12                                               0x1e3d\n#define mmDCP3_OUTPUT_CSC_C11_C12                                               0x403d\n#define mmDCP4_OUTPUT_CSC_C11_C12                                               0x423d\n#define mmDCP5_OUTPUT_CSC_C11_C12                                               0x443d\n#define mmOUTPUT_CSC_C13_C14                                                    0x1a3e\n#define mmDCP0_OUTPUT_CSC_C13_C14                                               0x1a3e\n#define mmDCP1_OUTPUT_CSC_C13_C14                                               0x1c3e\n#define mmDCP2_OUTPUT_CSC_C13_C14                                               0x1e3e\n#define mmDCP3_OUTPUT_CSC_C13_C14                                               0x403e\n#define mmDCP4_OUTPUT_CSC_C13_C14                                               0x423e\n#define mmDCP5_OUTPUT_CSC_C13_C14                                               0x443e\n#define mmOUTPUT_CSC_C21_C22                                                    0x1a3f\n#define mmDCP0_OUTPUT_CSC_C21_C22                                               0x1a3f\n#define mmDCP1_OUTPUT_CSC_C21_C22                                               0x1c3f\n#define mmDCP2_OUTPUT_CSC_C21_C22                                               0x1e3f\n#define mmDCP3_OUTPUT_CSC_C21_C22                                               0x403f\n#define mmDCP4_OUTPUT_CSC_C21_C22                                               0x423f\n#define mmDCP5_OUTPUT_CSC_C21_C22                                               0x443f\n#define mmOUTPUT_CSC_C23_C24                                                    0x1a40\n#define mmDCP0_OUTPUT_CSC_C23_C24                                               0x1a40\n#define mmDCP1_OUTPUT_CSC_C23_C24                                               0x1c40\n#define mmDCP2_OUTPUT_CSC_C23_C24                                               0x1e40\n#define mmDCP3_OUTPUT_CSC_C23_C24                                               0x4040\n#define mmDCP4_OUTPUT_CSC_C23_C24                                               0x4240\n#define mmDCP5_OUTPUT_CSC_C23_C24                                               0x4440\n#define mmOUTPUT_CSC_C31_C32                                                    0x1a41\n#define mmDCP0_OUTPUT_CSC_C31_C32                                               0x1a41\n#define mmDCP1_OUTPUT_CSC_C31_C32                                               0x1c41\n#define mmDCP2_OUTPUT_CSC_C31_C32                                               0x1e41\n#define mmDCP3_OUTPUT_CSC_C31_C32                                               0x4041\n#define mmDCP4_OUTPUT_CSC_C31_C32                                               0x4241\n#define mmDCP5_OUTPUT_CSC_C31_C32                                               0x4441\n#define mmOUTPUT_CSC_C33_C34                                                    0x1a42\n#define mmDCP0_OUTPUT_CSC_C33_C34                                               0x1a42\n#define mmDCP1_OUTPUT_CSC_C33_C34                                               0x1c42\n#define mmDCP2_OUTPUT_CSC_C33_C34                                               0x1e42\n#define mmDCP3_OUTPUT_CSC_C33_C34                                               0x4042\n#define mmDCP4_OUTPUT_CSC_C33_C34                                               0x4242\n#define mmDCP5_OUTPUT_CSC_C33_C34                                               0x4442\n#define mmCOMM_MATRIXA_TRANS_C11_C12                                            0x1a43\n#define mmDCP0_COMM_MATRIXA_TRANS_C11_C12                                       0x1a43\n#define mmDCP1_COMM_MATRIXA_TRANS_C11_C12                                       0x1c43\n#define mmDCP2_COMM_MATRIXA_TRANS_C11_C12                                       0x1e43\n#define mmDCP3_COMM_MATRIXA_TRANS_C11_C12                                       0x4043\n#define mmDCP4_COMM_MATRIXA_TRANS_C11_C12                                       0x4243\n#define mmDCP5_COMM_MATRIXA_TRANS_C11_C12                                       0x4443\n#define mmCOMM_MATRIXA_TRANS_C13_C14                                            0x1a44\n#define mmDCP0_COMM_MATRIXA_TRANS_C13_C14                                       0x1a44\n#define mmDCP1_COMM_MATRIXA_TRANS_C13_C14                                       0x1c44\n#define mmDCP2_COMM_MATRIXA_TRANS_C13_C14                                       0x1e44\n#define mmDCP3_COMM_MATRIXA_TRANS_C13_C14                                       0x4044\n#define mmDCP4_COMM_MATRIXA_TRANS_C13_C14                                       0x4244\n#define mmDCP5_COMM_MATRIXA_TRANS_C13_C14                                       0x4444\n#define mmCOMM_MATRIXA_TRANS_C21_C22                                            0x1a45\n#define mmDCP0_COMM_MATRIXA_TRANS_C21_C22                                       0x1a45\n#define mmDCP1_COMM_MATRIXA_TRANS_C21_C22                                       0x1c45\n#define mmDCP2_COMM_MATRIXA_TRANS_C21_C22                                       0x1e45\n#define mmDCP3_COMM_MATRIXA_TRANS_C21_C22                                       0x4045\n#define mmDCP4_COMM_MATRIXA_TRANS_C21_C22                                       0x4245\n#define mmDCP5_COMM_MATRIXA_TRANS_C21_C22                                       0x4445\n#define mmCOMM_MATRIXA_TRANS_C23_C24                                            0x1a46\n#define mmDCP0_COMM_MATRIXA_TRANS_C23_C24                                       0x1a46\n#define mmDCP1_COMM_MATRIXA_TRANS_C23_C24                                       0x1c46\n#define mmDCP2_COMM_MATRIXA_TRANS_C23_C24                                       0x1e46\n#define mmDCP3_COMM_MATRIXA_TRANS_C23_C24                                       0x4046\n#define mmDCP4_COMM_MATRIXA_TRANS_C23_C24                                       0x4246\n#define mmDCP5_COMM_MATRIXA_TRANS_C23_C24                                       0x4446\n#define mmCOMM_MATRIXA_TRANS_C31_C32                                            0x1a47\n#define mmDCP0_COMM_MATRIXA_TRANS_C31_C32                                       0x1a47\n#define mmDCP1_COMM_MATRIXA_TRANS_C31_C32                                       0x1c47\n#define mmDCP2_COMM_MATRIXA_TRANS_C31_C32                                       0x1e47\n#define mmDCP3_COMM_MATRIXA_TRANS_C31_C32                                       0x4047\n#define mmDCP4_COMM_MATRIXA_TRANS_C31_C32                                       0x4247\n#define mmDCP5_COMM_MATRIXA_TRANS_C31_C32                                       0x4447\n#define mmCOMM_MATRIXA_TRANS_C33_C34                                            0x1a48\n#define mmDCP0_COMM_MATRIXA_TRANS_C33_C34                                       0x1a48\n#define mmDCP1_COMM_MATRIXA_TRANS_C33_C34                                       0x1c48\n#define mmDCP2_COMM_MATRIXA_TRANS_C33_C34                                       0x1e48\n#define mmDCP3_COMM_MATRIXA_TRANS_C33_C34                                       0x4048\n#define mmDCP4_COMM_MATRIXA_TRANS_C33_C34                                       0x4248\n#define mmDCP5_COMM_MATRIXA_TRANS_C33_C34                                       0x4448\n#define mmCOMM_MATRIXB_TRANS_C11_C12                                            0x1a49\n#define mmDCP0_COMM_MATRIXB_TRANS_C11_C12                                       0x1a49\n#define mmDCP1_COMM_MATRIXB_TRANS_C11_C12                                       0x1c49\n#define mmDCP2_COMM_MATRIXB_TRANS_C11_C12                                       0x1e49\n#define mmDCP3_COMM_MATRIXB_TRANS_C11_C12                                       0x4049\n#define mmDCP4_COMM_MATRIXB_TRANS_C11_C12                                       0x4249\n#define mmDCP5_COMM_MATRIXB_TRANS_C11_C12                                       0x4449\n#define mmCOMM_MATRIXB_TRANS_C13_C14                                            0x1a4a\n#define mmDCP0_COMM_MATRIXB_TRANS_C13_C14                                       0x1a4a\n#define mmDCP1_COMM_MATRIXB_TRANS_C13_C14                                       0x1c4a\n#define mmDCP2_COMM_MATRIXB_TRANS_C13_C14                                       0x1e4a\n#define mmDCP3_COMM_MATRIXB_TRANS_C13_C14                                       0x404a\n#define mmDCP4_COMM_MATRIXB_TRANS_C13_C14                                       0x424a\n#define mmDCP5_COMM_MATRIXB_TRANS_C13_C14                                       0x444a\n#define mmCOMM_MATRIXB_TRANS_C21_C22                                            0x1a4b\n#define mmDCP0_COMM_MATRIXB_TRANS_C21_C22                                       0x1a4b\n#define mmDCP1_COMM_MATRIXB_TRANS_C21_C22                                       0x1c4b\n#define mmDCP2_COMM_MATRIXB_TRANS_C21_C22                                       0x1e4b\n#define mmDCP3_COMM_MATRIXB_TRANS_C21_C22                                       0x404b\n#define mmDCP4_COMM_MATRIXB_TRANS_C21_C22                                       0x424b\n#define mmDCP5_COMM_MATRIXB_TRANS_C21_C22                                       0x444b\n#define mmCOMM_MATRIXB_TRANS_C23_C24                                            0x1a4c\n#define mmDCP0_COMM_MATRIXB_TRANS_C23_C24                                       0x1a4c\n#define mmDCP1_COMM_MATRIXB_TRANS_C23_C24                                       0x1c4c\n#define mmDCP2_COMM_MATRIXB_TRANS_C23_C24                                       0x1e4c\n#define mmDCP3_COMM_MATRIXB_TRANS_C23_C24                                       0x404c\n#define mmDCP4_COMM_MATRIXB_TRANS_C23_C24                                       0x424c\n#define mmDCP5_COMM_MATRIXB_TRANS_C23_C24                                       0x444c\n#define mmCOMM_MATRIXB_TRANS_C31_C32                                            0x1a4d\n#define mmDCP0_COMM_MATRIXB_TRANS_C31_C32                                       0x1a4d\n#define mmDCP1_COMM_MATRIXB_TRANS_C31_C32                                       0x1c4d\n#define mmDCP2_COMM_MATRIXB_TRANS_C31_C32                                       0x1e4d\n#define mmDCP3_COMM_MATRIXB_TRANS_C31_C32                                       0x404d\n#define mmDCP4_COMM_MATRIXB_TRANS_C31_C32                                       0x424d\n#define mmDCP5_COMM_MATRIXB_TRANS_C31_C32                                       0x444d\n#define mmCOMM_MATRIXB_TRANS_C33_C34                                            0x1a4e\n#define mmDCP0_COMM_MATRIXB_TRANS_C33_C34                                       0x1a4e\n#define mmDCP1_COMM_MATRIXB_TRANS_C33_C34                                       0x1c4e\n#define mmDCP2_COMM_MATRIXB_TRANS_C33_C34                                       0x1e4e\n#define mmDCP3_COMM_MATRIXB_TRANS_C33_C34                                       0x404e\n#define mmDCP4_COMM_MATRIXB_TRANS_C33_C34                                       0x424e\n#define mmDCP5_COMM_MATRIXB_TRANS_C33_C34                                       0x444e\n#define mmDENORM_CONTROL                                                        0x1a50\n#define mmDCP0_DENORM_CONTROL                                                   0x1a50\n#define mmDCP1_DENORM_CONTROL                                                   0x1c50\n#define mmDCP2_DENORM_CONTROL                                                   0x1e50\n#define mmDCP3_DENORM_CONTROL                                                   0x4050\n#define mmDCP4_DENORM_CONTROL                                                   0x4250\n#define mmDCP5_DENORM_CONTROL                                                   0x4450\n#define mmOUT_ROUND_CONTROL                                                     0x1a51\n#define mmDCP0_OUT_ROUND_CONTROL                                                0x1a51\n#define mmDCP1_OUT_ROUND_CONTROL                                                0x1c51\n#define mmDCP2_OUT_ROUND_CONTROL                                                0x1e51\n#define mmDCP3_OUT_ROUND_CONTROL                                                0x4051\n#define mmDCP4_OUT_ROUND_CONTROL                                                0x4251\n#define mmDCP5_OUT_ROUND_CONTROL                                                0x4451\n#define mmOUT_CLAMP_CONTROL_R_CR                                                0x1a52\n#define mmDCP0_OUT_CLAMP_CONTROL_R_CR                                           0x1a52\n#define mmDCP1_OUT_CLAMP_CONTROL_R_CR                                           0x1c52\n#define mmDCP2_OUT_CLAMP_CONTROL_R_CR                                           0x1e52\n#define mmDCP3_OUT_CLAMP_CONTROL_R_CR                                           0x4052\n#define mmDCP4_OUT_CLAMP_CONTROL_R_CR                                           0x4252\n#define mmDCP5_OUT_CLAMP_CONTROL_R_CR                                           0x4452\n#define mmOUT_CLAMP_CONTROL_G_Y                                                 0x1a9c\n#define mmDCP0_OUT_CLAMP_CONTROL_G_Y                                            0x1a9c\n#define mmDCP1_OUT_CLAMP_CONTROL_G_Y                                            0x1c9c\n#define mmDCP2_OUT_CLAMP_CONTROL_G_Y                                            0x1e9c\n#define mmDCP3_OUT_CLAMP_CONTROL_G_Y                                            0x409c\n#define mmDCP4_OUT_CLAMP_CONTROL_G_Y                                            0x429c\n#define mmDCP5_OUT_CLAMP_CONTROL_G_Y                                            0x449c\n#define mmOUT_CLAMP_CONTROL_B_CB                                                0x1a9d\n#define mmDCP0_OUT_CLAMP_CONTROL_B_CB                                           0x1a9d\n#define mmDCP1_OUT_CLAMP_CONTROL_B_CB                                           0x1c9d\n#define mmDCP2_OUT_CLAMP_CONTROL_B_CB                                           0x1e9d\n#define mmDCP3_OUT_CLAMP_CONTROL_B_CB                                           0x409d\n#define mmDCP4_OUT_CLAMP_CONTROL_B_CB                                           0x429d\n#define mmDCP5_OUT_CLAMP_CONTROL_B_CB                                           0x449d\n#define mmKEY_CONTROL                                                           0x1a53\n#define mmDCP0_KEY_CONTROL                                                      0x1a53\n#define mmDCP1_KEY_CONTROL                                                      0x1c53\n#define mmDCP2_KEY_CONTROL                                                      0x1e53\n#define mmDCP3_KEY_CONTROL                                                      0x4053\n#define mmDCP4_KEY_CONTROL                                                      0x4253\n#define mmDCP5_KEY_CONTROL                                                      0x4453\n#define mmKEY_RANGE_ALPHA                                                       0x1a54\n#define mmDCP0_KEY_RANGE_ALPHA                                                  0x1a54\n#define mmDCP1_KEY_RANGE_ALPHA                                                  0x1c54\n#define mmDCP2_KEY_RANGE_ALPHA                                                  0x1e54\n#define mmDCP3_KEY_RANGE_ALPHA                                                  0x4054\n#define mmDCP4_KEY_RANGE_ALPHA                                                  0x4254\n#define mmDCP5_KEY_RANGE_ALPHA                                                  0x4454\n#define mmKEY_RANGE_RED                                                         0x1a55\n#define mmDCP0_KEY_RANGE_RED                                                    0x1a55\n#define mmDCP1_KEY_RANGE_RED                                                    0x1c55\n#define mmDCP2_KEY_RANGE_RED                                                    0x1e55\n#define mmDCP3_KEY_RANGE_RED                                                    0x4055\n#define mmDCP4_KEY_RANGE_RED                                                    0x4255\n#define mmDCP5_KEY_RANGE_RED                                                    0x4455\n#define mmKEY_RANGE_GREEN                                                       0x1a56\n#define mmDCP0_KEY_RANGE_GREEN                                                  0x1a56\n#define mmDCP1_KEY_RANGE_GREEN                                                  0x1c56\n#define mmDCP2_KEY_RANGE_GREEN                                                  0x1e56\n#define mmDCP3_KEY_RANGE_GREEN                                                  0x4056\n#define mmDCP4_KEY_RANGE_GREEN                                                  0x4256\n#define mmDCP5_KEY_RANGE_GREEN                                                  0x4456\n#define mmKEY_RANGE_BLUE                                                        0x1a57\n#define mmDCP0_KEY_RANGE_BLUE                                                   0x1a57\n#define mmDCP1_KEY_RANGE_BLUE                                                   0x1c57\n#define mmDCP2_KEY_RANGE_BLUE                                                   0x1e57\n#define mmDCP3_KEY_RANGE_BLUE                                                   0x4057\n#define mmDCP4_KEY_RANGE_BLUE                                                   0x4257\n#define mmDCP5_KEY_RANGE_BLUE                                                   0x4457\n#define mmDEGAMMA_CONTROL                                                       0x1a58\n#define mmDCP0_DEGAMMA_CONTROL                                                  0x1a58\n#define mmDCP1_DEGAMMA_CONTROL                                                  0x1c58\n#define mmDCP2_DEGAMMA_CONTROL                                                  0x1e58\n#define mmDCP3_DEGAMMA_CONTROL                                                  0x4058\n#define mmDCP4_DEGAMMA_CONTROL                                                  0x4258\n#define mmDCP5_DEGAMMA_CONTROL                                                  0x4458\n#define mmGAMUT_REMAP_CONTROL                                                   0x1a59\n#define mmDCP0_GAMUT_REMAP_CONTROL                                              0x1a59\n#define mmDCP1_GAMUT_REMAP_CONTROL                                              0x1c59\n#define mmDCP2_GAMUT_REMAP_CONTROL                                              0x1e59\n#define mmDCP3_GAMUT_REMAP_CONTROL                                              0x4059\n#define mmDCP4_GAMUT_REMAP_CONTROL                                              0x4259\n#define mmDCP5_GAMUT_REMAP_CONTROL                                              0x4459\n#define mmGAMUT_REMAP_C11_C12                                                   0x1a5a\n#define mmDCP0_GAMUT_REMAP_C11_C12                                              0x1a5a\n#define mmDCP1_GAMUT_REMAP_C11_C12                                              0x1c5a\n#define mmDCP2_GAMUT_REMAP_C11_C12                                              0x1e5a\n#define mmDCP3_GAMUT_REMAP_C11_C12                                              0x405a\n#define mmDCP4_GAMUT_REMAP_C11_C12                                              0x425a\n#define mmDCP5_GAMUT_REMAP_C11_C12                                              0x445a\n#define mmGAMUT_REMAP_C13_C14                                                   0x1a5b\n#define mmDCP0_GAMUT_REMAP_C13_C14                                              0x1a5b\n#define mmDCP1_GAMUT_REMAP_C13_C14                                              0x1c5b\n#define mmDCP2_GAMUT_REMAP_C13_C14                                              0x1e5b\n#define mmDCP3_GAMUT_REMAP_C13_C14                                              0x405b\n#define mmDCP4_GAMUT_REMAP_C13_C14                                              0x425b\n#define mmDCP5_GAMUT_REMAP_C13_C14                                              0x445b\n#define mmGAMUT_REMAP_C21_C22                                                   0x1a5c\n#define mmDCP0_GAMUT_REMAP_C21_C22                                              0x1a5c\n#define mmDCP1_GAMUT_REMAP_C21_C22                                              0x1c5c\n#define mmDCP2_GAMUT_REMAP_C21_C22                                              0x1e5c\n#define mmDCP3_GAMUT_REMAP_C21_C22                                              0x405c\n#define mmDCP4_GAMUT_REMAP_C21_C22                                              0x425c\n#define mmDCP5_GAMUT_REMAP_C21_C22                                              0x445c\n#define mmGAMUT_REMAP_C23_C24                                                   0x1a5d\n#define mmDCP0_GAMUT_REMAP_C23_C24                                              0x1a5d\n#define mmDCP1_GAMUT_REMAP_C23_C24                                              0x1c5d\n#define mmDCP2_GAMUT_REMAP_C23_C24                                              0x1e5d\n#define mmDCP3_GAMUT_REMAP_C23_C24                                              0x405d\n#define mmDCP4_GAMUT_REMAP_C23_C24                                              0x425d\n#define mmDCP5_GAMUT_REMAP_C23_C24                                              0x445d\n#define mmGAMUT_REMAP_C31_C32                                                   0x1a5e\n#define mmDCP0_GAMUT_REMAP_C31_C32                                              0x1a5e\n#define mmDCP1_GAMUT_REMAP_C31_C32                                              0x1c5e\n#define mmDCP2_GAMUT_REMAP_C31_C32                                              0x1e5e\n#define mmDCP3_GAMUT_REMAP_C31_C32                                              0x405e\n#define mmDCP4_GAMUT_REMAP_C31_C32                                              0x425e\n#define mmDCP5_GAMUT_REMAP_C31_C32                                              0x445e\n#define mmGAMUT_REMAP_C33_C34                                                   0x1a5f\n#define mmDCP0_GAMUT_REMAP_C33_C34                                              0x1a5f\n#define mmDCP1_GAMUT_REMAP_C33_C34                                              0x1c5f\n#define mmDCP2_GAMUT_REMAP_C33_C34                                              0x1e5f\n#define mmDCP3_GAMUT_REMAP_C33_C34                                              0x405f\n#define mmDCP4_GAMUT_REMAP_C33_C34                                              0x425f\n#define mmDCP5_GAMUT_REMAP_C33_C34                                              0x445f\n#define mmDCP_SPATIAL_DITHER_CNTL                                               0x1a60\n#define mmDCP0_DCP_SPATIAL_DITHER_CNTL                                          0x1a60\n#define mmDCP1_DCP_SPATIAL_DITHER_CNTL                                          0x1c60\n#define mmDCP2_DCP_SPATIAL_DITHER_CNTL                                          0x1e60\n#define mmDCP3_DCP_SPATIAL_DITHER_CNTL                                          0x4060\n#define mmDCP4_DCP_SPATIAL_DITHER_CNTL                                          0x4260\n#define mmDCP5_DCP_SPATIAL_DITHER_CNTL                                          0x4460\n#define mmDCP_RANDOM_SEEDS                                                      0x1a61\n#define mmDCP0_DCP_RANDOM_SEEDS                                                 0x1a61\n#define mmDCP1_DCP_RANDOM_SEEDS                                                 0x1c61\n#define mmDCP2_DCP_RANDOM_SEEDS                                                 0x1e61\n#define mmDCP3_DCP_RANDOM_SEEDS                                                 0x4061\n#define mmDCP4_DCP_RANDOM_SEEDS                                                 0x4261\n#define mmDCP5_DCP_RANDOM_SEEDS                                                 0x4461\n#define mmDCP_FP_CONVERTED_FIELD                                                0x1a65\n#define mmDCP0_DCP_FP_CONVERTED_FIELD                                           0x1a65\n#define mmDCP1_DCP_FP_CONVERTED_FIELD                                           0x1c65\n#define mmDCP2_DCP_FP_CONVERTED_FIELD                                           0x1e65\n#define mmDCP3_DCP_FP_CONVERTED_FIELD                                           0x4065\n#define mmDCP4_DCP_FP_CONVERTED_FIELD                                           0x4265\n#define mmDCP5_DCP_FP_CONVERTED_FIELD                                           0x4465\n#define mmCUR_CONTROL                                                           0x1a66\n#define mmDCP0_CUR_CONTROL                                                      0x1a66\n#define mmDCP1_CUR_CONTROL                                                      0x1c66\n#define mmDCP2_CUR_CONTROL                                                      0x1e66\n#define mmDCP3_CUR_CONTROL                                                      0x4066\n#define mmDCP4_CUR_CONTROL                                                      0x4266\n#define mmDCP5_CUR_CONTROL                                                      0x4466\n#define mmCUR_SURFACE_ADDRESS                                                   0x1a67\n#define mmDCP0_CUR_SURFACE_ADDRESS                                              0x1a67\n#define mmDCP1_CUR_SURFACE_ADDRESS                                              0x1c67\n#define mmDCP2_CUR_SURFACE_ADDRESS                                              0x1e67\n#define mmDCP3_CUR_SURFACE_ADDRESS                                              0x4067\n#define mmDCP4_CUR_SURFACE_ADDRESS                                              0x4267\n#define mmDCP5_CUR_SURFACE_ADDRESS                                              0x4467\n#define mmCUR_SIZE                                                              0x1a68\n#define mmDCP0_CUR_SIZE                                                         0x1a68\n#define mmDCP1_CUR_SIZE                                                         0x1c68\n#define mmDCP2_CUR_SIZE                                                         0x1e68\n#define mmDCP3_CUR_SIZE                                                         0x4068\n#define mmDCP4_CUR_SIZE                                                         0x4268\n#define mmDCP5_CUR_SIZE                                                         0x4468\n#define mmCUR_SURFACE_ADDRESS_HIGH                                              0x1a69\n#define mmDCP0_CUR_SURFACE_ADDRESS_HIGH                                         0x1a69\n#define mmDCP1_CUR_SURFACE_ADDRESS_HIGH                                         0x1c69\n#define mmDCP2_CUR_SURFACE_ADDRESS_HIGH                                         0x1e69\n#define mmDCP3_CUR_SURFACE_ADDRESS_HIGH                                         0x4069\n#define mmDCP4_CUR_SURFACE_ADDRESS_HIGH                                         0x4269\n#define mmDCP5_CUR_SURFACE_ADDRESS_HIGH                                         0x4469\n#define mmCUR_POSITION                                                          0x1a6a\n#define mmDCP0_CUR_POSITION                                                     0x1a6a\n#define mmDCP1_CUR_POSITION                                                     0x1c6a\n#define mmDCP2_CUR_POSITION                                                     0x1e6a\n#define mmDCP3_CUR_POSITION                                                     0x406a\n#define mmDCP4_CUR_POSITION                                                     0x426a\n#define mmDCP5_CUR_POSITION                                                     0x446a\n#define mmCUR_HOT_SPOT                                                          0x1a6b\n#define mmDCP0_CUR_HOT_SPOT                                                     0x1a6b\n#define mmDCP1_CUR_HOT_SPOT                                                     0x1c6b\n#define mmDCP2_CUR_HOT_SPOT                                                     0x1e6b\n#define mmDCP3_CUR_HOT_SPOT                                                     0x406b\n#define mmDCP4_CUR_HOT_SPOT                                                     0x426b\n#define mmDCP5_CUR_HOT_SPOT                                                     0x446b\n#define mmCUR_COLOR1                                                            0x1a6c\n#define mmDCP0_CUR_COLOR1                                                       0x1a6c\n#define mmDCP1_CUR_COLOR1                                                       0x1c6c\n#define mmDCP2_CUR_COLOR1                                                       0x1e6c\n#define mmDCP3_CUR_COLOR1                                                       0x406c\n#define mmDCP4_CUR_COLOR1                                                       0x426c\n#define mmDCP5_CUR_COLOR1                                                       0x446c\n#define mmCUR_COLOR2                                                            0x1a6d\n#define mmDCP0_CUR_COLOR2                                                       0x1a6d\n#define mmDCP1_CUR_COLOR2                                                       0x1c6d\n#define mmDCP2_CUR_COLOR2                                                       0x1e6d\n#define mmDCP3_CUR_COLOR2                                                       0x406d\n#define mmDCP4_CUR_COLOR2                                                       0x426d\n#define mmDCP5_CUR_COLOR2                                                       0x446d\n#define mmCUR_UPDATE                                                            0x1a6e\n#define mmDCP0_CUR_UPDATE                                                       0x1a6e\n#define mmDCP1_CUR_UPDATE                                                       0x1c6e\n#define mmDCP2_CUR_UPDATE                                                       0x1e6e\n#define mmDCP3_CUR_UPDATE                                                       0x406e\n#define mmDCP4_CUR_UPDATE                                                       0x426e\n#define mmDCP5_CUR_UPDATE                                                       0x446e\n#define mmCUR_REQUEST_FILTER_CNTL                                               0x1a99\n#define mmDCP0_CUR_REQUEST_FILTER_CNTL                                          0x1a99\n#define mmDCP1_CUR_REQUEST_FILTER_CNTL                                          0x1c99\n#define mmDCP2_CUR_REQUEST_FILTER_CNTL                                          0x1e99\n#define mmDCP3_CUR_REQUEST_FILTER_CNTL                                          0x4099\n#define mmDCP4_CUR_REQUEST_FILTER_CNTL                                          0x4299\n#define mmDCP5_CUR_REQUEST_FILTER_CNTL                                          0x4499\n#define mmCUR_STEREO_CONTROL                                                    0x1a9a\n#define mmDCP0_CUR_STEREO_CONTROL                                               0x1a9a\n#define mmDCP1_CUR_STEREO_CONTROL                                               0x1c9a\n#define mmDCP2_CUR_STEREO_CONTROL                                               0x1e9a\n#define mmDCP3_CUR_STEREO_CONTROL                                               0x409a\n#define mmDCP4_CUR_STEREO_CONTROL                                               0x429a\n#define mmDCP5_CUR_STEREO_CONTROL                                               0x449a\n#define mmDC_LUT_RW_MODE                                                        0x1a78\n#define mmDCP0_DC_LUT_RW_MODE                                                   0x1a78\n#define mmDCP1_DC_LUT_RW_MODE                                                   0x1c78\n#define mmDCP2_DC_LUT_RW_MODE                                                   0x1e78\n#define mmDCP3_DC_LUT_RW_MODE                                                   0x4078\n#define mmDCP4_DC_LUT_RW_MODE                                                   0x4278\n#define mmDCP5_DC_LUT_RW_MODE                                                   0x4478\n#define mmDC_LUT_RW_INDEX                                                       0x1a79\n#define mmDCP0_DC_LUT_RW_INDEX                                                  0x1a79\n#define mmDCP1_DC_LUT_RW_INDEX                                                  0x1c79\n#define mmDCP2_DC_LUT_RW_INDEX                                                  0x1e79\n#define mmDCP3_DC_LUT_RW_INDEX                                                  0x4079\n#define mmDCP4_DC_LUT_RW_INDEX                                                  0x4279\n#define mmDCP5_DC_LUT_RW_INDEX                                                  0x4479\n#define mmDC_LUT_SEQ_COLOR                                                      0x1a7a\n#define mmDCP0_DC_LUT_SEQ_COLOR                                                 0x1a7a\n#define mmDCP1_DC_LUT_SEQ_COLOR                                                 0x1c7a\n#define mmDCP2_DC_LUT_SEQ_COLOR                                                 0x1e7a\n#define mmDCP3_DC_LUT_SEQ_COLOR                                                 0x407a\n#define mmDCP4_DC_LUT_SEQ_COLOR                                                 0x427a\n#define mmDCP5_DC_LUT_SEQ_COLOR                                                 0x447a\n#define mmDC_LUT_PWL_DATA                                                       0x1a7b\n#define mmDCP0_DC_LUT_PWL_DATA                                                  0x1a7b\n#define mmDCP1_DC_LUT_PWL_DATA                                                  0x1c7b\n#define mmDCP2_DC_LUT_PWL_DATA                                                  0x1e7b\n#define mmDCP3_DC_LUT_PWL_DATA                                                  0x407b\n#define mmDCP4_DC_LUT_PWL_DATA                                                  0x427b\n#define mmDCP5_DC_LUT_PWL_DATA                                                  0x447b\n#define mmDC_LUT_30_COLOR                                                       0x1a7c\n#define mmDCP0_DC_LUT_30_COLOR                                                  0x1a7c\n#define mmDCP1_DC_LUT_30_COLOR                                                  0x1c7c\n#define mmDCP2_DC_LUT_30_COLOR                                                  0x1e7c\n#define mmDCP3_DC_LUT_30_COLOR                                                  0x407c\n#define mmDCP4_DC_LUT_30_COLOR                                                  0x427c\n#define mmDCP5_DC_LUT_30_COLOR                                                  0x447c\n#define mmDC_LUT_VGA_ACCESS_ENABLE                                              0x1a7d\n#define mmDCP0_DC_LUT_VGA_ACCESS_ENABLE                                         0x1a7d\n#define mmDCP1_DC_LUT_VGA_ACCESS_ENABLE                                         0x1c7d\n#define mmDCP2_DC_LUT_VGA_ACCESS_ENABLE                                         0x1e7d\n#define mmDCP3_DC_LUT_VGA_ACCESS_ENABLE                                         0x407d\n#define mmDCP4_DC_LUT_VGA_ACCESS_ENABLE                                         0x427d\n#define mmDCP5_DC_LUT_VGA_ACCESS_ENABLE                                         0x447d\n#define mmDC_LUT_WRITE_EN_MASK                                                  0x1a7e\n#define mmDCP0_DC_LUT_WRITE_EN_MASK                                             0x1a7e\n#define mmDCP1_DC_LUT_WRITE_EN_MASK                                             0x1c7e\n#define mmDCP2_DC_LUT_WRITE_EN_MASK                                             0x1e7e\n#define mmDCP3_DC_LUT_WRITE_EN_MASK                                             0x407e\n#define mmDCP4_DC_LUT_WRITE_EN_MASK                                             0x427e\n#define mmDCP5_DC_LUT_WRITE_EN_MASK                                             0x447e\n#define mmDC_LUT_AUTOFILL                                                       0x1a7f\n#define mmDCP0_DC_LUT_AUTOFILL                                                  0x1a7f\n#define mmDCP1_DC_LUT_AUTOFILL                                                  0x1c7f\n#define mmDCP2_DC_LUT_AUTOFILL                                                  0x1e7f\n#define mmDCP3_DC_LUT_AUTOFILL                                                  0x407f\n#define mmDCP4_DC_LUT_AUTOFILL                                                  0x427f\n#define mmDCP5_DC_LUT_AUTOFILL                                                  0x447f\n#define mmDC_LUT_CONTROL                                                        0x1a80\n#define mmDCP0_DC_LUT_CONTROL                                                   0x1a80\n#define mmDCP1_DC_LUT_CONTROL                                                   0x1c80\n#define mmDCP2_DC_LUT_CONTROL                                                   0x1e80\n#define mmDCP3_DC_LUT_CONTROL                                                   0x4080\n#define mmDCP4_DC_LUT_CONTROL                                                   0x4280\n#define mmDCP5_DC_LUT_CONTROL                                                   0x4480\n#define mmDC_LUT_BLACK_OFFSET_BLUE                                              0x1a81\n#define mmDCP0_DC_LUT_BLACK_OFFSET_BLUE                                         0x1a81\n#define mmDCP1_DC_LUT_BLACK_OFFSET_BLUE                                         0x1c81\n#define mmDCP2_DC_LUT_BLACK_OFFSET_BLUE                                         0x1e81\n#define mmDCP3_DC_LUT_BLACK_OFFSET_BLUE                                         0x4081\n#define mmDCP4_DC_LUT_BLACK_OFFSET_BLUE                                         0x4281\n#define mmDCP5_DC_LUT_BLACK_OFFSET_BLUE                                         0x4481\n#define mmDC_LUT_BLACK_OFFSET_GREEN                                             0x1a82\n#define mmDCP0_DC_LUT_BLACK_OFFSET_GREEN                                        0x1a82\n#define mmDCP1_DC_LUT_BLACK_OFFSET_GREEN                                        0x1c82\n#define mmDCP2_DC_LUT_BLACK_OFFSET_GREEN                                        0x1e82\n#define mmDCP3_DC_LUT_BLACK_OFFSET_GREEN                                        0x4082\n#define mmDCP4_DC_LUT_BLACK_OFFSET_GREEN                                        0x4282\n#define mmDCP5_DC_LUT_BLACK_OFFSET_GREEN                                        0x4482\n#define mmDC_LUT_BLACK_OFFSET_RED                                               0x1a83\n#define mmDCP0_DC_LUT_BLACK_OFFSET_RED                                          0x1a83\n#define mmDCP1_DC_LUT_BLACK_OFFSET_RED                                          0x1c83\n#define mmDCP2_DC_LUT_BLACK_OFFSET_RED                                          0x1e83\n#define mmDCP3_DC_LUT_BLACK_OFFSET_RED                                          0x4083\n#define mmDCP4_DC_LUT_BLACK_OFFSET_RED                                          0x4283\n#define mmDCP5_DC_LUT_BLACK_OFFSET_RED                                          0x4483\n#define mmDC_LUT_WHITE_OFFSET_BLUE                                              0x1a84\n#define mmDCP0_DC_LUT_WHITE_OFFSET_BLUE                                         0x1a84\n#define mmDCP1_DC_LUT_WHITE_OFFSET_BLUE                                         0x1c84\n#define mmDCP2_DC_LUT_WHITE_OFFSET_BLUE                                         0x1e84\n#define mmDCP3_DC_LUT_WHITE_OFFSET_BLUE                                         0x4084\n#define mmDCP4_DC_LUT_WHITE_OFFSET_BLUE                                         0x4284\n#define mmDCP5_DC_LUT_WHITE_OFFSET_BLUE                                         0x4484\n#define mmDC_LUT_WHITE_OFFSET_GREEN                                             0x1a85\n#define mmDCP0_DC_LUT_WHITE_OFFSET_GREEN                                        0x1a85\n#define mmDCP1_DC_LUT_WHITE_OFFSET_GREEN                                        0x1c85\n#define mmDCP2_DC_LUT_WHITE_OFFSET_GREEN                                        0x1e85\n#define mmDCP3_DC_LUT_WHITE_OFFSET_GREEN                                        0x4085\n#define mmDCP4_DC_LUT_WHITE_OFFSET_GREEN                                        0x4285\n#define mmDCP5_DC_LUT_WHITE_OFFSET_GREEN                                        0x4485\n#define mmDC_LUT_WHITE_OFFSET_RED                                               0x1a86\n#define mmDCP0_DC_LUT_WHITE_OFFSET_RED                                          0x1a86\n#define mmDCP1_DC_LUT_WHITE_OFFSET_RED                                          0x1c86\n#define mmDCP2_DC_LUT_WHITE_OFFSET_RED                                          0x1e86\n#define mmDCP3_DC_LUT_WHITE_OFFSET_RED                                          0x4086\n#define mmDCP4_DC_LUT_WHITE_OFFSET_RED                                          0x4286\n#define mmDCP5_DC_LUT_WHITE_OFFSET_RED                                          0x4486\n#define mmDCP_CRC_CONTROL                                                       0x1a87\n#define mmDCP0_DCP_CRC_CONTROL                                                  0x1a87\n#define mmDCP1_DCP_CRC_CONTROL                                                  0x1c87\n#define mmDCP2_DCP_CRC_CONTROL                                                  0x1e87\n#define mmDCP3_DCP_CRC_CONTROL                                                  0x4087\n#define mmDCP4_DCP_CRC_CONTROL                                                  0x4287\n#define mmDCP5_DCP_CRC_CONTROL                                                  0x4487\n#define mmDCP_CRC_MASK                                                          0x1a88\n#define mmDCP0_DCP_CRC_MASK                                                     0x1a88\n#define mmDCP1_DCP_CRC_MASK                                                     0x1c88\n#define mmDCP2_DCP_CRC_MASK                                                     0x1e88\n#define mmDCP3_DCP_CRC_MASK                                                     0x4088\n#define mmDCP4_DCP_CRC_MASK                                                     0x4288\n#define mmDCP5_DCP_CRC_MASK                                                     0x4488\n#define mmDCP_CRC_CURRENT                                                       0x1a89\n#define mmDCP0_DCP_CRC_CURRENT                                                  0x1a89\n#define mmDCP1_DCP_CRC_CURRENT                                                  0x1c89\n#define mmDCP2_DCP_CRC_CURRENT                                                  0x1e89\n#define mmDCP3_DCP_CRC_CURRENT                                                  0x4089\n#define mmDCP4_DCP_CRC_CURRENT                                                  0x4289\n#define mmDCP5_DCP_CRC_CURRENT                                                  0x4489\n#define mmDVMM_PTE_CONTROL                                                      0x1a8a\n#define mmDCP0_DVMM_PTE_CONTROL                                                 0x1a8a\n#define mmDCP1_DVMM_PTE_CONTROL                                                 0x1c8a\n#define mmDCP2_DVMM_PTE_CONTROL                                                 0x1e8a\n#define mmDCP3_DVMM_PTE_CONTROL                                                 0x408a\n#define mmDCP4_DVMM_PTE_CONTROL                                                 0x428a\n#define mmDCP5_DVMM_PTE_CONTROL                                                 0x448a\n#define mmDCP_CRC_LAST                                                          0x1a8b\n#define mmDCP0_DCP_CRC_LAST                                                     0x1a8b\n#define mmDCP1_DCP_CRC_LAST                                                     0x1c8b\n#define mmDCP2_DCP_CRC_LAST                                                     0x1e8b\n#define mmDCP3_DCP_CRC_LAST                                                     0x408b\n#define mmDCP4_DCP_CRC_LAST                                                     0x428b\n#define mmDCP5_DCP_CRC_LAST                                                     0x448b\n#define mmDCP_DEBUG                                                             0x1a8d\n#define mmDCP0_DCP_DEBUG                                                        0x1a8d\n#define mmDCP1_DCP_DEBUG                                                        0x1c8d\n#define mmDCP2_DCP_DEBUG                                                        0x1e8d\n#define mmDCP3_DCP_DEBUG                                                        0x408d\n#define mmDCP4_DCP_DEBUG                                                        0x428d\n#define mmDCP5_DCP_DEBUG                                                        0x448d\n#define mmGRPH_FLIP_RATE_CNTL                                                   0x1a8e\n#define mmDCP0_GRPH_FLIP_RATE_CNTL                                              0x1a8e\n#define mmDCP1_GRPH_FLIP_RATE_CNTL                                              0x1c8e\n#define mmDCP2_GRPH_FLIP_RATE_CNTL                                              0x1e8e\n#define mmDCP3_GRPH_FLIP_RATE_CNTL                                              0x408e\n#define mmDCP4_GRPH_FLIP_RATE_CNTL                                              0x428e\n#define mmDCP5_GRPH_FLIP_RATE_CNTL                                              0x448e\n#define mmDCP_GSL_CONTROL                                                       0x1a90\n#define mmDCP0_DCP_GSL_CONTROL                                                  0x1a90\n#define mmDCP1_DCP_GSL_CONTROL                                                  0x1c90\n#define mmDCP2_DCP_GSL_CONTROL                                                  0x1e90\n#define mmDCP3_DCP_GSL_CONTROL                                                  0x4090\n#define mmDCP4_DCP_GSL_CONTROL                                                  0x4290\n#define mmDCP5_DCP_GSL_CONTROL                                                  0x4490\n#define mmDCP_LB_DATA_GAP_BETWEEN_CHUNK                                         0x1a91\n#define mmDCP0_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                    0x1a91\n#define mmDCP1_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                    0x1c91\n#define mmDCP2_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                    0x1e91\n#define mmDCP3_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                    0x4091\n#define mmDCP4_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                    0x4291\n#define mmDCP5_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                    0x4491\n#define mmDCP_DEBUG_SG                                                          0x1a92\n#define mmDCP0_DCP_DEBUG_SG                                                     0x1a92\n#define mmDCP1_DCP_DEBUG_SG                                                     0x1c92\n#define mmDCP2_DCP_DEBUG_SG                                                     0x1e92\n#define mmDCP3_DCP_DEBUG_SG                                                     0x4092\n#define mmDCP4_DCP_DEBUG_SG                                                     0x4292\n#define mmDCP5_DCP_DEBUG_SG                                                     0x4492\n#define mmDCP_DEBUG_SG2                                                         0x1a94\n#define mmDCP0_DCP_DEBUG_SG2                                                    0x1a94\n#define mmDCP1_DCP_DEBUG_SG2                                                    0x1c94\n#define mmDCP2_DCP_DEBUG_SG2                                                    0x1e94\n#define mmDCP3_DCP_DEBUG_SG2                                                    0x4094\n#define mmDCP4_DCP_DEBUG_SG2                                                    0x4294\n#define mmDCP5_DCP_DEBUG_SG2                                                    0x4494\n#define mmDCP_DVMM_DEBUG                                                        0x1a93\n#define mmDCP0_DCP_DVMM_DEBUG                                                   0x1a93\n#define mmDCP1_DCP_DVMM_DEBUG                                                   0x1c93\n#define mmDCP2_DCP_DVMM_DEBUG                                                   0x1e93\n#define mmDCP3_DCP_DVMM_DEBUG                                                   0x4093\n#define mmDCP4_DCP_DVMM_DEBUG                                                   0x4293\n#define mmDCP5_DCP_DVMM_DEBUG                                                   0x4493\n#define mmDCP_TEST_DEBUG_INDEX                                                  0x1a95\n#define mmDCP0_DCP_TEST_DEBUG_INDEX                                             0x1a95\n#define mmDCP1_DCP_TEST_DEBUG_INDEX                                             0x1c95\n#define mmDCP2_DCP_TEST_DEBUG_INDEX                                             0x1e95\n#define mmDCP3_DCP_TEST_DEBUG_INDEX                                             0x4095\n#define mmDCP4_DCP_TEST_DEBUG_INDEX                                             0x4295\n#define mmDCP5_DCP_TEST_DEBUG_INDEX                                             0x4495\n#define mmDCP_TEST_DEBUG_DATA                                                   0x1a96\n#define mmDCP0_DCP_TEST_DEBUG_DATA                                              0x1a96\n#define mmDCP1_DCP_TEST_DEBUG_DATA                                              0x1c96\n#define mmDCP2_DCP_TEST_DEBUG_DATA                                              0x1e96\n#define mmDCP3_DCP_TEST_DEBUG_DATA                                              0x4096\n#define mmDCP4_DCP_TEST_DEBUG_DATA                                              0x4296\n#define mmDCP5_DCP_TEST_DEBUG_DATA                                              0x4496\n#define mmGRPH_STEREOSYNC_FLIP                                                  0x1a97\n#define mmDCP0_GRPH_STEREOSYNC_FLIP                                             0x1a97\n#define mmDCP1_GRPH_STEREOSYNC_FLIP                                             0x1c97\n#define mmDCP2_GRPH_STEREOSYNC_FLIP                                             0x1e97\n#define mmDCP3_GRPH_STEREOSYNC_FLIP                                             0x4097\n#define mmDCP4_GRPH_STEREOSYNC_FLIP                                             0x4297\n#define mmDCP5_GRPH_STEREOSYNC_FLIP                                             0x4497\n#define mmDCP_DEBUG2                                                            0x1a98\n#define mmDCP0_DCP_DEBUG2                                                       0x1a98\n#define mmDCP1_DCP_DEBUG2                                                       0x1c98\n#define mmDCP2_DCP_DEBUG2                                                       0x1e98\n#define mmDCP3_DCP_DEBUG2                                                       0x4098\n#define mmDCP4_DCP_DEBUG2                                                       0x4298\n#define mmDCP5_DCP_DEBUG2                                                       0x4498\n#define mmHW_ROTATION                                                           0x1a9e\n#define mmDCP0_HW_ROTATION                                                      0x1a9e\n#define mmDCP1_HW_ROTATION                                                      0x1c9e\n#define mmDCP2_HW_ROTATION                                                      0x1e9e\n#define mmDCP3_HW_ROTATION                                                      0x409e\n#define mmDCP4_HW_ROTATION                                                      0x429e\n#define mmDCP5_HW_ROTATION                                                      0x449e\n#define mmGRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                                    0x1a9f\n#define mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                               0x1a9f\n#define mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                               0x1c9f\n#define mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                               0x1e9f\n#define mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                               0x409f\n#define mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                               0x429f\n#define mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                               0x449f\n#define mmREGAMMA_CONTROL                                                       0x1aa0\n#define mmDCP0_REGAMMA_CONTROL                                                  0x1aa0\n#define mmDCP1_REGAMMA_CONTROL                                                  0x1ca0\n#define mmDCP2_REGAMMA_CONTROL                                                  0x1ea0\n#define mmDCP3_REGAMMA_CONTROL                                                  0x40a0\n#define mmDCP4_REGAMMA_CONTROL                                                  0x42a0\n#define mmDCP5_REGAMMA_CONTROL                                                  0x44a0\n#define mmREGAMMA_LUT_INDEX                                                     0x1aa1\n#define mmDCP0_REGAMMA_LUT_INDEX                                                0x1aa1\n#define mmDCP1_REGAMMA_LUT_INDEX                                                0x1ca1\n#define mmDCP2_REGAMMA_LUT_INDEX                                                0x1ea1\n#define mmDCP3_REGAMMA_LUT_INDEX                                                0x40a1\n#define mmDCP4_REGAMMA_LUT_INDEX                                                0x42a1\n#define mmDCP5_REGAMMA_LUT_INDEX                                                0x44a1\n#define mmREGAMMA_LUT_DATA                                                      0x1aa2\n#define mmDCP0_REGAMMA_LUT_DATA                                                 0x1aa2\n#define mmDCP1_REGAMMA_LUT_DATA                                                 0x1ca2\n#define mmDCP2_REGAMMA_LUT_DATA                                                 0x1ea2\n#define mmDCP3_REGAMMA_LUT_DATA                                                 0x40a2\n#define mmDCP4_REGAMMA_LUT_DATA                                                 0x42a2\n#define mmDCP5_REGAMMA_LUT_DATA                                                 0x44a2\n#define mmREGAMMA_LUT_WRITE_EN_MASK                                             0x1aa3\n#define mmDCP0_REGAMMA_LUT_WRITE_EN_MASK                                        0x1aa3\n#define mmDCP1_REGAMMA_LUT_WRITE_EN_MASK                                        0x1ca3\n#define mmDCP2_REGAMMA_LUT_WRITE_EN_MASK                                        0x1ea3\n#define mmDCP3_REGAMMA_LUT_WRITE_EN_MASK                                        0x40a3\n#define mmDCP4_REGAMMA_LUT_WRITE_EN_MASK                                        0x42a3\n#define mmDCP5_REGAMMA_LUT_WRITE_EN_MASK                                        0x44a3\n#define mmREGAMMA_CNTLA_START_CNTL                                              0x1aa4\n#define mmDCP0_REGAMMA_CNTLA_START_CNTL                                         0x1aa4\n#define mmDCP1_REGAMMA_CNTLA_START_CNTL                                         0x1ca4\n#define mmDCP2_REGAMMA_CNTLA_START_CNTL                                         0x1ea4\n#define mmDCP3_REGAMMA_CNTLA_START_CNTL                                         0x40a4\n#define mmDCP4_REGAMMA_CNTLA_START_CNTL                                         0x42a4\n#define mmDCP5_REGAMMA_CNTLA_START_CNTL                                         0x44a4\n#define mmREGAMMA_CNTLA_SLOPE_CNTL                                              0x1aa5\n#define mmDCP0_REGAMMA_CNTLA_SLOPE_CNTL                                         0x1aa5\n#define mmDCP1_REGAMMA_CNTLA_SLOPE_CNTL                                         0x1ca5\n#define mmDCP2_REGAMMA_CNTLA_SLOPE_CNTL                                         0x1ea5\n#define mmDCP3_REGAMMA_CNTLA_SLOPE_CNTL                                         0x40a5\n#define mmDCP4_REGAMMA_CNTLA_SLOPE_CNTL                                         0x42a5\n#define mmDCP5_REGAMMA_CNTLA_SLOPE_CNTL                                         0x44a5\n#define mmREGAMMA_CNTLA_END_CNTL1                                               0x1aa6\n#define mmDCP0_REGAMMA_CNTLA_END_CNTL1                                          0x1aa6\n#define mmDCP1_REGAMMA_CNTLA_END_CNTL1                                          0x1ca6\n#define mmDCP2_REGAMMA_CNTLA_END_CNTL1                                          0x1ea6\n#define mmDCP3_REGAMMA_CNTLA_END_CNTL1                                          0x40a6\n#define mmDCP4_REGAMMA_CNTLA_END_CNTL1                                          0x42a6\n#define mmDCP5_REGAMMA_CNTLA_END_CNTL1                                          0x44a6\n#define mmREGAMMA_CNTLA_END_CNTL2                                               0x1aa7\n#define mmDCP0_REGAMMA_CNTLA_END_CNTL2                                          0x1aa7\n#define mmDCP1_REGAMMA_CNTLA_END_CNTL2                                          0x1ca7\n#define mmDCP2_REGAMMA_CNTLA_END_CNTL2                                          0x1ea7\n#define mmDCP3_REGAMMA_CNTLA_END_CNTL2                                          0x40a7\n#define mmDCP4_REGAMMA_CNTLA_END_CNTL2                                          0x42a7\n#define mmDCP5_REGAMMA_CNTLA_END_CNTL2                                          0x44a7\n#define mmREGAMMA_CNTLA_REGION_0_1                                              0x1aa8\n#define mmDCP0_REGAMMA_CNTLA_REGION_0_1                                         0x1aa8\n#define mmDCP1_REGAMMA_CNTLA_REGION_0_1                                         0x1ca8\n#define mmDCP2_REGAMMA_CNTLA_REGION_0_1                                         0x1ea8\n#define mmDCP3_REGAMMA_CNTLA_REGION_0_1                                         0x40a8\n#define mmDCP4_REGAMMA_CNTLA_REGION_0_1                                         0x42a8\n#define mmDCP5_REGAMMA_CNTLA_REGION_0_1                                         0x44a8\n#define mmREGAMMA_CNTLA_REGION_2_3                                              0x1aa9\n#define mmDCP0_REGAMMA_CNTLA_REGION_2_3                                         0x1aa9\n#define mmDCP1_REGAMMA_CNTLA_REGION_2_3                                         0x1ca9\n#define mmDCP2_REGAMMA_CNTLA_REGION_2_3                                         0x1ea9\n#define mmDCP3_REGAMMA_CNTLA_REGION_2_3                                         0x40a9\n#define mmDCP4_REGAMMA_CNTLA_REGION_2_3                                         0x42a9\n#define mmDCP5_REGAMMA_CNTLA_REGION_2_3                                         0x44a9\n#define mmREGAMMA_CNTLA_REGION_4_5                                              0x1aaa\n#define mmDCP0_REGAMMA_CNTLA_REGION_4_5                                         0x1aaa\n#define mmDCP1_REGAMMA_CNTLA_REGION_4_5                                         0x1caa\n#define mmDCP2_REGAMMA_CNTLA_REGION_4_5                                         0x1eaa\n#define mmDCP3_REGAMMA_CNTLA_REGION_4_5                                         0x40aa\n#define mmDCP4_REGAMMA_CNTLA_REGION_4_5                                         0x42aa\n#define mmDCP5_REGAMMA_CNTLA_REGION_4_5                                         0x44aa\n#define mmREGAMMA_CNTLA_REGION_6_7                                              0x1aab\n#define mmDCP0_REGAMMA_CNTLA_REGION_6_7                                         0x1aab\n#define mmDCP1_REGAMMA_CNTLA_REGION_6_7                                         0x1cab\n#define mmDCP2_REGAMMA_CNTLA_REGION_6_7                                         0x1eab\n#define mmDCP3_REGAMMA_CNTLA_REGION_6_7                                         0x40ab\n#define mmDCP4_REGAMMA_CNTLA_REGION_6_7                                         0x42ab\n#define mmDCP5_REGAMMA_CNTLA_REGION_6_7                                         0x44ab\n#define mmREGAMMA_CNTLA_REGION_8_9                                              0x1aac\n#define mmDCP0_REGAMMA_CNTLA_REGION_8_9                                         0x1aac\n#define mmDCP1_REGAMMA_CNTLA_REGION_8_9                                         0x1cac\n#define mmDCP2_REGAMMA_CNTLA_REGION_8_9                                         0x1eac\n#define mmDCP3_REGAMMA_CNTLA_REGION_8_9                                         0x40ac\n#define mmDCP4_REGAMMA_CNTLA_REGION_8_9                                         0x42ac\n#define mmDCP5_REGAMMA_CNTLA_REGION_8_9                                         0x44ac\n#define mmREGAMMA_CNTLA_REGION_10_11                                            0x1aad\n#define mmDCP0_REGAMMA_CNTLA_REGION_10_11                                       0x1aad\n#define mmDCP1_REGAMMA_CNTLA_REGION_10_11                                       0x1cad\n#define mmDCP2_REGAMMA_CNTLA_REGION_10_11                                       0x1ead\n#define mmDCP3_REGAMMA_CNTLA_REGION_10_11                                       0x40ad\n#define mmDCP4_REGAMMA_CNTLA_REGION_10_11                                       0x42ad\n#define mmDCP5_REGAMMA_CNTLA_REGION_10_11                                       0x44ad\n#define mmREGAMMA_CNTLA_REGION_12_13                                            0x1aae\n#define mmDCP0_REGAMMA_CNTLA_REGION_12_13                                       0x1aae\n#define mmDCP1_REGAMMA_CNTLA_REGION_12_13                                       0x1cae\n#define mmDCP2_REGAMMA_CNTLA_REGION_12_13                                       0x1eae\n#define mmDCP3_REGAMMA_CNTLA_REGION_12_13                                       0x40ae\n#define mmDCP4_REGAMMA_CNTLA_REGION_12_13                                       0x42ae\n#define mmDCP5_REGAMMA_CNTLA_REGION_12_13                                       0x44ae\n#define mmREGAMMA_CNTLA_REGION_14_15                                            0x1aaf\n#define mmDCP0_REGAMMA_CNTLA_REGION_14_15                                       0x1aaf\n#define mmDCP1_REGAMMA_CNTLA_REGION_14_15                                       0x1caf\n#define mmDCP2_REGAMMA_CNTLA_REGION_14_15                                       0x1eaf\n#define mmDCP3_REGAMMA_CNTLA_REGION_14_15                                       0x40af\n#define mmDCP4_REGAMMA_CNTLA_REGION_14_15                                       0x42af\n#define mmDCP5_REGAMMA_CNTLA_REGION_14_15                                       0x44af\n#define mmREGAMMA_CNTLB_START_CNTL                                              0x1ab0\n#define mmDCP0_REGAMMA_CNTLB_START_CNTL                                         0x1ab0\n#define mmDCP1_REGAMMA_CNTLB_START_CNTL                                         0x1cb0\n#define mmDCP2_REGAMMA_CNTLB_START_CNTL                                         0x1eb0\n#define mmDCP3_REGAMMA_CNTLB_START_CNTL                                         0x40b0\n#define mmDCP4_REGAMMA_CNTLB_START_CNTL                                         0x42b0\n#define mmDCP5_REGAMMA_CNTLB_START_CNTL                                         0x44b0\n#define mmREGAMMA_CNTLB_SLOPE_CNTL                                              0x1ab1\n#define mmDCP0_REGAMMA_CNTLB_SLOPE_CNTL                                         0x1ab1\n#define mmDCP1_REGAMMA_CNTLB_SLOPE_CNTL                                         0x1cb1\n#define mmDCP2_REGAMMA_CNTLB_SLOPE_CNTL                                         0x1eb1\n#define mmDCP3_REGAMMA_CNTLB_SLOPE_CNTL                                         0x40b1\n#define mmDCP4_REGAMMA_CNTLB_SLOPE_CNTL                                         0x42b1\n#define mmDCP5_REGAMMA_CNTLB_SLOPE_CNTL                                         0x44b1\n#define mmREGAMMA_CNTLB_END_CNTL1                                               0x1ab2\n#define mmDCP0_REGAMMA_CNTLB_END_CNTL1                                          0x1ab2\n#define mmDCP1_REGAMMA_CNTLB_END_CNTL1                                          0x1cb2\n#define mmDCP2_REGAMMA_CNTLB_END_CNTL1                                          0x1eb2\n#define mmDCP3_REGAMMA_CNTLB_END_CNTL1                                          0x40b2\n#define mmDCP4_REGAMMA_CNTLB_END_CNTL1                                          0x42b2\n#define mmDCP5_REGAMMA_CNTLB_END_CNTL1                                          0x44b2\n#define mmREGAMMA_CNTLB_END_CNTL2                                               0x1ab3\n#define mmDCP0_REGAMMA_CNTLB_END_CNTL2                                          0x1ab3\n#define mmDCP1_REGAMMA_CNTLB_END_CNTL2                                          0x1cb3\n#define mmDCP2_REGAMMA_CNTLB_END_CNTL2                                          0x1eb3\n#define mmDCP3_REGAMMA_CNTLB_END_CNTL2                                          0x40b3\n#define mmDCP4_REGAMMA_CNTLB_END_CNTL2                                          0x42b3\n#define mmDCP5_REGAMMA_CNTLB_END_CNTL2                                          0x44b3\n#define mmREGAMMA_CNTLB_REGION_0_1                                              0x1ab4\n#define mmDCP0_REGAMMA_CNTLB_REGION_0_1                                         0x1ab4\n#define mmDCP1_REGAMMA_CNTLB_REGION_0_1                                         0x1cb4\n#define mmDCP2_REGAMMA_CNTLB_REGION_0_1                                         0x1eb4\n#define mmDCP3_REGAMMA_CNTLB_REGION_0_1                                         0x40b4\n#define mmDCP4_REGAMMA_CNTLB_REGION_0_1                                         0x42b4\n#define mmDCP5_REGAMMA_CNTLB_REGION_0_1                                         0x44b4\n#define mmREGAMMA_CNTLB_REGION_2_3                                              0x1ab5\n#define mmDCP0_REGAMMA_CNTLB_REGION_2_3                                         0x1ab5\n#define mmDCP1_REGAMMA_CNTLB_REGION_2_3                                         0x1cb5\n#define mmDCP2_REGAMMA_CNTLB_REGION_2_3                                         0x1eb5\n#define mmDCP3_REGAMMA_CNTLB_REGION_2_3                                         0x40b5\n#define mmDCP4_REGAMMA_CNTLB_REGION_2_3                                         0x42b5\n#define mmDCP5_REGAMMA_CNTLB_REGION_2_3                                         0x44b5\n#define mmREGAMMA_CNTLB_REGION_4_5                                              0x1ab6\n#define mmDCP0_REGAMMA_CNTLB_REGION_4_5                                         0x1ab6\n#define mmDCP1_REGAMMA_CNTLB_REGION_4_5                                         0x1cb6\n#define mmDCP2_REGAMMA_CNTLB_REGION_4_5                                         0x1eb6\n#define mmDCP3_REGAMMA_CNTLB_REGION_4_5                                         0x40b6\n#define mmDCP4_REGAMMA_CNTLB_REGION_4_5                                         0x42b6\n#define mmDCP5_REGAMMA_CNTLB_REGION_4_5                                         0x44b6\n#define mmREGAMMA_CNTLB_REGION_6_7                                              0x1ab7\n#define mmDCP0_REGAMMA_CNTLB_REGION_6_7                                         0x1ab7\n#define mmDCP1_REGAMMA_CNTLB_REGION_6_7                                         0x1cb7\n#define mmDCP2_REGAMMA_CNTLB_REGION_6_7                                         0x1eb7\n#define mmDCP3_REGAMMA_CNTLB_REGION_6_7                                         0x40b7\n#define mmDCP4_REGAMMA_CNTLB_REGION_6_7                                         0x42b7\n#define mmDCP5_REGAMMA_CNTLB_REGION_6_7                                         0x44b7\n#define mmREGAMMA_CNTLB_REGION_8_9                                              0x1ab8\n#define mmDCP0_REGAMMA_CNTLB_REGION_8_9                                         0x1ab8\n#define mmDCP1_REGAMMA_CNTLB_REGION_8_9                                         0x1cb8\n#define mmDCP2_REGAMMA_CNTLB_REGION_8_9                                         0x1eb8\n#define mmDCP3_REGAMMA_CNTLB_REGION_8_9                                         0x40b8\n#define mmDCP4_REGAMMA_CNTLB_REGION_8_9                                         0x42b8\n#define mmDCP5_REGAMMA_CNTLB_REGION_8_9                                         0x44b8\n#define mmREGAMMA_CNTLB_REGION_10_11                                            0x1ab9\n#define mmDCP0_REGAMMA_CNTLB_REGION_10_11                                       0x1ab9\n#define mmDCP1_REGAMMA_CNTLB_REGION_10_11                                       0x1cb9\n#define mmDCP2_REGAMMA_CNTLB_REGION_10_11                                       0x1eb9\n#define mmDCP3_REGAMMA_CNTLB_REGION_10_11                                       0x40b9\n#define mmDCP4_REGAMMA_CNTLB_REGION_10_11                                       0x42b9\n#define mmDCP5_REGAMMA_CNTLB_REGION_10_11                                       0x44b9\n#define mmREGAMMA_CNTLB_REGION_12_13                                            0x1aba\n#define mmDCP0_REGAMMA_CNTLB_REGION_12_13                                       0x1aba\n#define mmDCP1_REGAMMA_CNTLB_REGION_12_13                                       0x1cba\n#define mmDCP2_REGAMMA_CNTLB_REGION_12_13                                       0x1eba\n#define mmDCP3_REGAMMA_CNTLB_REGION_12_13                                       0x40ba\n#define mmDCP4_REGAMMA_CNTLB_REGION_12_13                                       0x42ba\n#define mmDCP5_REGAMMA_CNTLB_REGION_12_13                                       0x44ba\n#define mmREGAMMA_CNTLB_REGION_14_15                                            0x1abb\n#define mmDCP0_REGAMMA_CNTLB_REGION_14_15                                       0x1abb\n#define mmDCP1_REGAMMA_CNTLB_REGION_14_15                                       0x1cbb\n#define mmDCP2_REGAMMA_CNTLB_REGION_14_15                                       0x1ebb\n#define mmDCP3_REGAMMA_CNTLB_REGION_14_15                                       0x40bb\n#define mmDCP4_REGAMMA_CNTLB_REGION_14_15                                       0x42bb\n#define mmDCP5_REGAMMA_CNTLB_REGION_14_15                                       0x44bb\n#define mmALPHA_CONTROL                                                         0x1abc\n#define mmDCP0_ALPHA_CONTROL                                                    0x1abc\n#define mmDCP1_ALPHA_CONTROL                                                    0x1cbc\n#define mmDCP2_ALPHA_CONTROL                                                    0x1ebc\n#define mmDCP3_ALPHA_CONTROL                                                    0x40bc\n#define mmDCP4_ALPHA_CONTROL                                                    0x42bc\n#define mmDCP5_ALPHA_CONTROL                                                    0x44bc\n#define mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS                                    0x1abd\n#define mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                               0x1abd\n#define mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                               0x1cbd\n#define mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                               0x1ebd\n#define mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                               0x40bd\n#define mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                               0x42bd\n#define mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                               0x44bd\n#define mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                               0x1abe\n#define mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                          0x1abe\n#define mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                          0x1cbe\n#define mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                          0x1ebe\n#define mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                          0x40be\n#define mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                          0x42be\n#define mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                          0x44be\n#define mmGRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                                  0x1abf\n#define mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                             0x1abf\n#define mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                             0x1cbf\n#define mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                             0x1ebf\n#define mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                             0x40bf\n#define mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                             0x42bf\n#define mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                             0x44bf\n#define mmGRPH_SURFACE_COUNTER_CONTROL                                          0x1a0f\n#define mmDCP0_GRPH_SURFACE_COUNTER_CONTROL                                     0x1a0f\n#define mmDCP1_GRPH_SURFACE_COUNTER_CONTROL                                     0x1c0f\n#define mmDCP2_GRPH_SURFACE_COUNTER_CONTROL                                     0x1e0f\n#define mmDCP3_GRPH_SURFACE_COUNTER_CONTROL                                     0x400f\n#define mmDCP4_GRPH_SURFACE_COUNTER_CONTROL                                     0x420f\n#define mmDCP5_GRPH_SURFACE_COUNTER_CONTROL                                     0x440f\n#define mmGRPH_SURFACE_COUNTER_OUTPUT                                           0x1a1d\n#define mmDCP0_GRPH_SURFACE_COUNTER_OUTPUT                                      0x1a1d\n#define mmDCP1_GRPH_SURFACE_COUNTER_OUTPUT                                      0x1c1d\n#define mmDCP2_GRPH_SURFACE_COUNTER_OUTPUT                                      0x1e1d\n#define mmDCP3_GRPH_SURFACE_COUNTER_OUTPUT                                      0x401d\n#define mmDCP4_GRPH_SURFACE_COUNTER_OUTPUT                                      0x421d\n#define mmDCP5_GRPH_SURFACE_COUNTER_OUTPUT                                      0x441d\n#define mmDIG_FE_CNTL                                                           0x4a00\n#define mmDIG0_DIG_FE_CNTL                                                      0x4a00\n#define mmDIG1_DIG_FE_CNTL                                                      0x4b00\n#define mmDIG2_DIG_FE_CNTL                                                      0x4c00\n#define mmDIG3_DIG_FE_CNTL                                                      0x4d00\n#define mmDIG4_DIG_FE_CNTL                                                      0x4e00\n#define mmDIG5_DIG_FE_CNTL                                                      0x4f00\n#define mmDIG6_DIG_FE_CNTL                                                      0x5400\n#define mmDIG7_DIG_FE_CNTL                                                      0x5600\n#define mmDIG8_DIG_FE_CNTL                                                      0x5700\n#define mmDIG_OUTPUT_CRC_CNTL                                                   0x4a01\n#define mmDIG0_DIG_OUTPUT_CRC_CNTL                                              0x4a01\n#define mmDIG1_DIG_OUTPUT_CRC_CNTL                                              0x4b01\n#define mmDIG2_DIG_OUTPUT_CRC_CNTL                                              0x4c01\n#define mmDIG3_DIG_OUTPUT_CRC_CNTL                                              0x4d01\n#define mmDIG4_DIG_OUTPUT_CRC_CNTL                                              0x4e01\n#define mmDIG5_DIG_OUTPUT_CRC_CNTL                                              0x4f01\n#define mmDIG6_DIG_OUTPUT_CRC_CNTL                                              0x5401\n#define mmDIG7_DIG_OUTPUT_CRC_CNTL                                              0x5601\n#define mmDIG8_DIG_OUTPUT_CRC_CNTL                                              0x5701\n#define mmDIG_OUTPUT_CRC_RESULT                                                 0x4a02\n#define mmDIG0_DIG_OUTPUT_CRC_RESULT                                            0x4a02\n#define mmDIG1_DIG_OUTPUT_CRC_RESULT                                            0x4b02\n#define mmDIG2_DIG_OUTPUT_CRC_RESULT                                            0x4c02\n#define mmDIG3_DIG_OUTPUT_CRC_RESULT                                            0x4d02\n#define mmDIG4_DIG_OUTPUT_CRC_RESULT                                            0x4e02\n#define mmDIG5_DIG_OUTPUT_CRC_RESULT                                            0x4f02\n#define mmDIG6_DIG_OUTPUT_CRC_RESULT                                            0x5402\n#define mmDIG7_DIG_OUTPUT_CRC_RESULT                                            0x5602\n#define mmDIG8_DIG_OUTPUT_CRC_RESULT                                            0x5702\n#define mmDIG_CLOCK_PATTERN                                                     0x4a03\n#define mmDIG0_DIG_CLOCK_PATTERN                                                0x4a03\n#define mmDIG1_DIG_CLOCK_PATTERN                                                0x4b03\n#define mmDIG2_DIG_CLOCK_PATTERN                                                0x4c03\n#define mmDIG3_DIG_CLOCK_PATTERN                                                0x4d03\n#define mmDIG4_DIG_CLOCK_PATTERN                                                0x4e03\n#define mmDIG5_DIG_CLOCK_PATTERN                                                0x4f03\n#define mmDIG6_DIG_CLOCK_PATTERN                                                0x5403\n#define mmDIG7_DIG_CLOCK_PATTERN                                                0x5603\n#define mmDIG8_DIG_CLOCK_PATTERN                                                0x5703\n#define mmDIG_TEST_PATTERN                                                      0x4a04\n#define mmDIG0_DIG_TEST_PATTERN                                                 0x4a04\n#define mmDIG1_DIG_TEST_PATTERN                                                 0x4b04\n#define mmDIG2_DIG_TEST_PATTERN                                                 0x4c04\n#define mmDIG3_DIG_TEST_PATTERN                                                 0x4d04\n#define mmDIG4_DIG_TEST_PATTERN                                                 0x4e04\n#define mmDIG5_DIG_TEST_PATTERN                                                 0x4f04\n#define mmDIG6_DIG_TEST_PATTERN                                                 0x5404\n#define mmDIG7_DIG_TEST_PATTERN                                                 0x5604\n#define mmDIG8_DIG_TEST_PATTERN                                                 0x5704\n#define mmDIG_RANDOM_PATTERN_SEED                                               0x4a05\n#define mmDIG0_DIG_RANDOM_PATTERN_SEED                                          0x4a05\n#define mmDIG1_DIG_RANDOM_PATTERN_SEED                                          0x4b05\n#define mmDIG2_DIG_RANDOM_PATTERN_SEED                                          0x4c05\n#define mmDIG3_DIG_RANDOM_PATTERN_SEED                                          0x4d05\n#define mmDIG4_DIG_RANDOM_PATTERN_SEED                                          0x4e05\n#define mmDIG5_DIG_RANDOM_PATTERN_SEED                                          0x4f05\n#define mmDIG6_DIG_RANDOM_PATTERN_SEED                                          0x5405\n#define mmDIG7_DIG_RANDOM_PATTERN_SEED                                          0x5605\n#define mmDIG8_DIG_RANDOM_PATTERN_SEED                                          0x5705\n#define mmDIG_FIFO_STATUS                                                       0x4a06\n#define mmDIG0_DIG_FIFO_STATUS                                                  0x4a06\n#define mmDIG1_DIG_FIFO_STATUS                                                  0x4b06\n#define mmDIG2_DIG_FIFO_STATUS                                                  0x4c06\n#define mmDIG3_DIG_FIFO_STATUS                                                  0x4d06\n#define mmDIG4_DIG_FIFO_STATUS                                                  0x4e06\n#define mmDIG5_DIG_FIFO_STATUS                                                  0x4f06\n#define mmDIG6_DIG_FIFO_STATUS                                                  0x5406\n#define mmDIG7_DIG_FIFO_STATUS                                                  0x5606\n#define mmDIG8_DIG_FIFO_STATUS                                                  0x5706\n#define mmDIG_DISPCLK_SWITCH_CNTL                                               0x4a07\n#define mmDIG0_DIG_DISPCLK_SWITCH_CNTL                                          0x4a07\n#define mmDIG1_DIG_DISPCLK_SWITCH_CNTL                                          0x4b07\n#define mmDIG2_DIG_DISPCLK_SWITCH_CNTL                                          0x4c07\n#define mmDIG3_DIG_DISPCLK_SWITCH_CNTL                                          0x4d07\n#define mmDIG4_DIG_DISPCLK_SWITCH_CNTL                                          0x4e07\n#define mmDIG5_DIG_DISPCLK_SWITCH_CNTL                                          0x4f07\n#define mmDIG6_DIG_DISPCLK_SWITCH_CNTL                                          0x5407\n#define mmDIG7_DIG_DISPCLK_SWITCH_CNTL                                          0x5607\n#define mmDIG8_DIG_DISPCLK_SWITCH_CNTL                                          0x5707\n#define mmDIG_DISPCLK_SWITCH_STATUS                                             0x4a08\n#define mmDIG0_DIG_DISPCLK_SWITCH_STATUS                                        0x4a08\n#define mmDIG1_DIG_DISPCLK_SWITCH_STATUS                                        0x4b08\n#define mmDIG2_DIG_DISPCLK_SWITCH_STATUS                                        0x4c08\n#define mmDIG3_DIG_DISPCLK_SWITCH_STATUS                                        0x4d08\n#define mmDIG4_DIG_DISPCLK_SWITCH_STATUS                                        0x4e08\n#define mmDIG5_DIG_DISPCLK_SWITCH_STATUS                                        0x4f08\n#define mmDIG6_DIG_DISPCLK_SWITCH_STATUS                                        0x5408\n#define mmDIG7_DIG_DISPCLK_SWITCH_STATUS                                        0x5608\n#define mmDIG8_DIG_DISPCLK_SWITCH_STATUS                                        0x5708\n#define mmHDMI_CONTROL                                                          0x4a09\n#define mmDIG0_HDMI_CONTROL                                                     0x4a09\n#define mmDIG1_HDMI_CONTROL                                                     0x4b09\n#define mmDIG2_HDMI_CONTROL                                                     0x4c09\n#define mmDIG3_HDMI_CONTROL                                                     0x4d09\n#define mmDIG4_HDMI_CONTROL                                                     0x4e09\n#define mmDIG5_HDMI_CONTROL                                                     0x4f09\n#define mmDIG6_HDMI_CONTROL                                                     0x5409\n#define mmDIG7_HDMI_CONTROL                                                     0x5609\n#define mmDIG8_HDMI_CONTROL                                                     0x5709\n#define mmHDMI_STATUS                                                           0x4a0a\n#define mmDIG0_HDMI_STATUS                                                      0x4a0a\n#define mmDIG1_HDMI_STATUS                                                      0x4b0a\n#define mmDIG2_HDMI_STATUS                                                      0x4c0a\n#define mmDIG3_HDMI_STATUS                                                      0x4d0a\n#define mmDIG4_HDMI_STATUS                                                      0x4e0a\n#define mmDIG5_HDMI_STATUS                                                      0x4f0a\n#define mmDIG6_HDMI_STATUS                                                      0x540a\n#define mmDIG7_HDMI_STATUS                                                      0x560a\n#define mmDIG8_HDMI_STATUS                                                      0x570a\n#define mmHDMI_AUDIO_PACKET_CONTROL                                             0x4a0b\n#define mmDIG0_HDMI_AUDIO_PACKET_CONTROL                                        0x4a0b\n#define mmDIG1_HDMI_AUDIO_PACKET_CONTROL                                        0x4b0b\n#define mmDIG2_HDMI_AUDIO_PACKET_CONTROL                                        0x4c0b\n#define mmDIG3_HDMI_AUDIO_PACKET_CONTROL                                        0x4d0b\n#define mmDIG4_HDMI_AUDIO_PACKET_CONTROL                                        0x4e0b\n#define mmDIG5_HDMI_AUDIO_PACKET_CONTROL                                        0x4f0b\n#define mmDIG6_HDMI_AUDIO_PACKET_CONTROL                                        0x540b\n#define mmDIG7_HDMI_AUDIO_PACKET_CONTROL                                        0x560b\n#define mmDIG8_HDMI_AUDIO_PACKET_CONTROL                                        0x570b\n#define mmHDMI_ACR_PACKET_CONTROL                                               0x4a0c\n#define mmDIG0_HDMI_ACR_PACKET_CONTROL                                          0x4a0c\n#define mmDIG1_HDMI_ACR_PACKET_CONTROL                                          0x4b0c\n#define mmDIG2_HDMI_ACR_PACKET_CONTROL                                          0x4c0c\n#define mmDIG3_HDMI_ACR_PACKET_CONTROL                                          0x4d0c\n#define mmDIG4_HDMI_ACR_PACKET_CONTROL                                          0x4e0c\n#define mmDIG5_HDMI_ACR_PACKET_CONTROL                                          0x4f0c\n#define mmDIG6_HDMI_ACR_PACKET_CONTROL                                          0x540c\n#define mmDIG7_HDMI_ACR_PACKET_CONTROL                                          0x560c\n#define mmDIG8_HDMI_ACR_PACKET_CONTROL                                          0x570c\n#define mmHDMI_VBI_PACKET_CONTROL                                               0x4a0d\n#define mmDIG0_HDMI_VBI_PACKET_CONTROL                                          0x4a0d\n#define mmDIG1_HDMI_VBI_PACKET_CONTROL                                          0x4b0d\n#define mmDIG2_HDMI_VBI_PACKET_CONTROL                                          0x4c0d\n#define mmDIG3_HDMI_VBI_PACKET_CONTROL                                          0x4d0d\n#define mmDIG4_HDMI_VBI_PACKET_CONTROL                                          0x4e0d\n#define mmDIG5_HDMI_VBI_PACKET_CONTROL                                          0x4f0d\n#define mmDIG6_HDMI_VBI_PACKET_CONTROL                                          0x540d\n#define mmDIG7_HDMI_VBI_PACKET_CONTROL                                          0x560d\n#define mmDIG8_HDMI_VBI_PACKET_CONTROL                                          0x570d\n#define mmHDMI_INFOFRAME_CONTROL0                                               0x4a0e\n#define mmDIG0_HDMI_INFOFRAME_CONTROL0                                          0x4a0e\n#define mmDIG1_HDMI_INFOFRAME_CONTROL0                                          0x4b0e\n#define mmDIG2_HDMI_INFOFRAME_CONTROL0                                          0x4c0e\n#define mmDIG3_HDMI_INFOFRAME_CONTROL0                                          0x4d0e\n#define mmDIG4_HDMI_INFOFRAME_CONTROL0                                          0x4e0e\n#define mmDIG5_HDMI_INFOFRAME_CONTROL0                                          0x4f0e\n#define mmDIG6_HDMI_INFOFRAME_CONTROL0                                          0x540e\n#define mmDIG7_HDMI_INFOFRAME_CONTROL0                                          0x560e\n#define mmDIG8_HDMI_INFOFRAME_CONTROL0                                          0x570e\n#define mmHDMI_INFOFRAME_CONTROL1                                               0x4a0f\n#define mmDIG0_HDMI_INFOFRAME_CONTROL1                                          0x4a0f\n#define mmDIG1_HDMI_INFOFRAME_CONTROL1                                          0x4b0f\n#define mmDIG2_HDMI_INFOFRAME_CONTROL1                                          0x4c0f\n#define mmDIG3_HDMI_INFOFRAME_CONTROL1                                          0x4d0f\n#define mmDIG4_HDMI_INFOFRAME_CONTROL1                                          0x4e0f\n#define mmDIG5_HDMI_INFOFRAME_CONTROL1                                          0x4f0f\n#define mmDIG6_HDMI_INFOFRAME_CONTROL1                                          0x540f\n#define mmDIG7_HDMI_INFOFRAME_CONTROL1                                          0x560f\n#define mmDIG8_HDMI_INFOFRAME_CONTROL1                                          0x570f\n#define mmHDMI_GENERIC_PACKET_CONTROL0                                          0x4a10\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL0                                     0x4a10\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL0                                     0x4b10\n#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL0                                     0x4c10\n#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL0                                     0x4d10\n#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL0                                     0x4e10\n#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL0                                     0x4f10\n#define mmDIG6_HDMI_GENERIC_PACKET_CONTROL0                                     0x5410\n#define mmDIG7_HDMI_GENERIC_PACKET_CONTROL0                                     0x5610\n#define mmDIG8_HDMI_GENERIC_PACKET_CONTROL0                                     0x5710\n#define mmAFMT_INTERRUPT_STATUS                                                 0x4a11\n#define mmDIG0_AFMT_INTERRUPT_STATUS                                            0x4a11\n#define mmDIG1_AFMT_INTERRUPT_STATUS                                            0x4b11\n#define mmDIG2_AFMT_INTERRUPT_STATUS                                            0x4c11\n#define mmDIG3_AFMT_INTERRUPT_STATUS                                            0x4d11\n#define mmDIG4_AFMT_INTERRUPT_STATUS                                            0x4e11\n#define mmDIG5_AFMT_INTERRUPT_STATUS                                            0x4f11\n#define mmDIG6_AFMT_INTERRUPT_STATUS                                            0x5411\n#define mmDIG7_AFMT_INTERRUPT_STATUS                                            0x5611\n#define mmDIG8_AFMT_INTERRUPT_STATUS                                            0x5711\n#define mmHDMI_GC                                                               0x4a13\n#define mmDIG0_HDMI_GC                                                          0x4a13\n#define mmDIG1_HDMI_GC                                                          0x4b13\n#define mmDIG2_HDMI_GC                                                          0x4c13\n#define mmDIG3_HDMI_GC                                                          0x4d13\n#define mmDIG4_HDMI_GC                                                          0x4e13\n#define mmDIG5_HDMI_GC                                                          0x4f13\n#define mmDIG6_HDMI_GC                                                          0x5413\n#define mmDIG7_HDMI_GC                                                          0x5613\n#define mmDIG8_HDMI_GC                                                          0x5713\n#define mmAFMT_AUDIO_PACKET_CONTROL2                                            0x4a14\n#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL2                                       0x4a14\n#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL2                                       0x4b14\n#define mmDIG2_AFMT_AUDIO_PACKET_CONTROL2                                       0x4c14\n#define mmDIG3_AFMT_AUDIO_PACKET_CONTROL2                                       0x4d14\n#define mmDIG4_AFMT_AUDIO_PACKET_CONTROL2                                       0x4e14\n#define mmDIG5_AFMT_AUDIO_PACKET_CONTROL2                                       0x4f14\n#define mmDIG6_AFMT_AUDIO_PACKET_CONTROL2                                       0x5414\n#define mmDIG7_AFMT_AUDIO_PACKET_CONTROL2                                       0x5614\n#define mmDIG8_AFMT_AUDIO_PACKET_CONTROL2                                       0x5714\n#define mmAFMT_ISRC1_0                                                          0x4a15\n#define mmDIG0_AFMT_ISRC1_0                                                     0x4a15\n#define mmDIG1_AFMT_ISRC1_0                                                     0x4b15\n#define mmDIG2_AFMT_ISRC1_0                                                     0x4c15\n#define mmDIG3_AFMT_ISRC1_0                                                     0x4d15\n#define mmDIG4_AFMT_ISRC1_0                                                     0x4e15\n#define mmDIG5_AFMT_ISRC1_0                                                     0x4f15\n#define mmDIG6_AFMT_ISRC1_0                                                     0x5415\n#define mmDIG7_AFMT_ISRC1_0                                                     0x5615\n#define mmDIG8_AFMT_ISRC1_0                                                     0x5715\n#define mmAFMT_ISRC1_1                                                          0x4a16\n#define mmDIG0_AFMT_ISRC1_1                                                     0x4a16\n#define mmDIG1_AFMT_ISRC1_1                                                     0x4b16\n#define mmDIG2_AFMT_ISRC1_1                                                     0x4c16\n#define mmDIG3_AFMT_ISRC1_1                                                     0x4d16\n#define mmDIG4_AFMT_ISRC1_1                                                     0x4e16\n#define mmDIG5_AFMT_ISRC1_1                                                     0x4f16\n#define mmDIG6_AFMT_ISRC1_1                                                     0x5416\n#define mmDIG7_AFMT_ISRC1_1                                                     0x5616\n#define mmDIG8_AFMT_ISRC1_1                                                     0x5716\n#define mmAFMT_ISRC1_2                                                          0x4a17\n#define mmDIG0_AFMT_ISRC1_2                                                     0x4a17\n#define mmDIG1_AFMT_ISRC1_2                                                     0x4b17\n#define mmDIG2_AFMT_ISRC1_2                                                     0x4c17\n#define mmDIG3_AFMT_ISRC1_2                                                     0x4d17\n#define mmDIG4_AFMT_ISRC1_2                                                     0x4e17\n#define mmDIG5_AFMT_ISRC1_2                                                     0x4f17\n#define mmDIG6_AFMT_ISRC1_2                                                     0x5417\n#define mmDIG7_AFMT_ISRC1_2                                                     0x5617\n#define mmDIG8_AFMT_ISRC1_2                                                     0x5717\n#define mmAFMT_ISRC1_3                                                          0x4a18\n#define mmDIG0_AFMT_ISRC1_3                                                     0x4a18\n#define mmDIG1_AFMT_ISRC1_3                                                     0x4b18\n#define mmDIG2_AFMT_ISRC1_3                                                     0x4c18\n#define mmDIG3_AFMT_ISRC1_3                                                     0x4d18\n#define mmDIG4_AFMT_ISRC1_3                                                     0x4e18\n#define mmDIG5_AFMT_ISRC1_3                                                     0x4f18\n#define mmDIG6_AFMT_ISRC1_3                                                     0x5418\n#define mmDIG7_AFMT_ISRC1_3                                                     0x5618\n#define mmDIG8_AFMT_ISRC1_3                                                     0x5718\n#define mmAFMT_ISRC1_4                                                          0x4a19\n#define mmDIG0_AFMT_ISRC1_4                                                     0x4a19\n#define mmDIG1_AFMT_ISRC1_4                                                     0x4b19\n#define mmDIG2_AFMT_ISRC1_4                                                     0x4c19\n#define mmDIG3_AFMT_ISRC1_4                                                     0x4d19\n#define mmDIG4_AFMT_ISRC1_4                                                     0x4e19\n#define mmDIG5_AFMT_ISRC1_4                                                     0x4f19\n#define mmDIG6_AFMT_ISRC1_4                                                     0x5419\n#define mmDIG7_AFMT_ISRC1_4                                                     0x5619\n#define mmDIG8_AFMT_ISRC1_4                                                     0x5719\n#define mmAFMT_ISRC2_0                                                          0x4a1a\n#define mmDIG0_AFMT_ISRC2_0                                                     0x4a1a\n#define mmDIG1_AFMT_ISRC2_0                                                     0x4b1a\n#define mmDIG2_AFMT_ISRC2_0                                                     0x4c1a\n#define mmDIG3_AFMT_ISRC2_0                                                     0x4d1a\n#define mmDIG4_AFMT_ISRC2_0                                                     0x4e1a\n#define mmDIG5_AFMT_ISRC2_0                                                     0x4f1a\n#define mmDIG6_AFMT_ISRC2_0                                                     0x541a\n#define mmDIG7_AFMT_ISRC2_0                                                     0x561a\n#define mmDIG8_AFMT_ISRC2_0                                                     0x571a\n#define mmAFMT_ISRC2_1                                                          0x4a1b\n#define mmDIG0_AFMT_ISRC2_1                                                     0x4a1b\n#define mmDIG1_AFMT_ISRC2_1                                                     0x4b1b\n#define mmDIG2_AFMT_ISRC2_1                                                     0x4c1b\n#define mmDIG3_AFMT_ISRC2_1                                                     0x4d1b\n#define mmDIG4_AFMT_ISRC2_1                                                     0x4e1b\n#define mmDIG5_AFMT_ISRC2_1                                                     0x4f1b\n#define mmDIG6_AFMT_ISRC2_1                                                     0x541b\n#define mmDIG7_AFMT_ISRC2_1                                                     0x561b\n#define mmDIG8_AFMT_ISRC2_1                                                     0x571b\n#define mmAFMT_ISRC2_2                                                          0x4a1c\n#define mmDIG0_AFMT_ISRC2_2                                                     0x4a1c\n#define mmDIG1_AFMT_ISRC2_2                                                     0x4b1c\n#define mmDIG2_AFMT_ISRC2_2                                                     0x4c1c\n#define mmDIG3_AFMT_ISRC2_2                                                     0x4d1c\n#define mmDIG4_AFMT_ISRC2_2                                                     0x4e1c\n#define mmDIG5_AFMT_ISRC2_2                                                     0x4f1c\n#define mmDIG6_AFMT_ISRC2_2                                                     0x541c\n#define mmDIG7_AFMT_ISRC2_2                                                     0x561c\n#define mmDIG8_AFMT_ISRC2_2                                                     0x571c\n#define mmAFMT_ISRC2_3                                                          0x4a1d\n#define mmDIG0_AFMT_ISRC2_3                                                     0x4a1d\n#define mmDIG1_AFMT_ISRC2_3                                                     0x4b1d\n#define mmDIG2_AFMT_ISRC2_3                                                     0x4c1d\n#define mmDIG3_AFMT_ISRC2_3                                                     0x4d1d\n#define mmDIG4_AFMT_ISRC2_3                                                     0x4e1d\n#define mmDIG5_AFMT_ISRC2_3                                                     0x4f1d\n#define mmDIG6_AFMT_ISRC2_3                                                     0x541d\n#define mmDIG7_AFMT_ISRC2_3                                                     0x561d\n#define mmDIG8_AFMT_ISRC2_3                                                     0x571d\n#define mmAFMT_AVI_INFO0                                                        0x4a1e\n#define mmDIG0_AFMT_AVI_INFO0                                                   0x4a1e\n#define mmDIG1_AFMT_AVI_INFO0                                                   0x4b1e\n#define mmDIG2_AFMT_AVI_INFO0                                                   0x4c1e\n#define mmDIG3_AFMT_AVI_INFO0                                                   0x4d1e\n#define mmDIG4_AFMT_AVI_INFO0                                                   0x4e1e\n#define mmDIG5_AFMT_AVI_INFO0                                                   0x4f1e\n#define mmDIG6_AFMT_AVI_INFO0                                                   0x541e\n#define mmDIG7_AFMT_AVI_INFO0                                                   0x561e\n#define mmDIG8_AFMT_AVI_INFO0                                                   0x571e\n#define mmAFMT_AVI_INFO1                                                        0x4a1f\n#define mmDIG0_AFMT_AVI_INFO1                                                   0x4a1f\n#define mmDIG1_AFMT_AVI_INFO1                                                   0x4b1f\n#define mmDIG2_AFMT_AVI_INFO1                                                   0x4c1f\n#define mmDIG3_AFMT_AVI_INFO1                                                   0x4d1f\n#define mmDIG4_AFMT_AVI_INFO1                                                   0x4e1f\n#define mmDIG5_AFMT_AVI_INFO1                                                   0x4f1f\n#define mmDIG6_AFMT_AVI_INFO1                                                   0x541f\n#define mmDIG7_AFMT_AVI_INFO1                                                   0x561f\n#define mmDIG8_AFMT_AVI_INFO1                                                   0x571f\n#define mmAFMT_AVI_INFO2                                                        0x4a20\n#define mmDIG0_AFMT_AVI_INFO2                                                   0x4a20\n#define mmDIG1_AFMT_AVI_INFO2                                                   0x4b20\n#define mmDIG2_AFMT_AVI_INFO2                                                   0x4c20\n#define mmDIG3_AFMT_AVI_INFO2                                                   0x4d20\n#define mmDIG4_AFMT_AVI_INFO2                                                   0x4e20\n#define mmDIG5_AFMT_AVI_INFO2                                                   0x4f20\n#define mmDIG6_AFMT_AVI_INFO2                                                   0x5420\n#define mmDIG7_AFMT_AVI_INFO2                                                   0x5620\n#define mmDIG8_AFMT_AVI_INFO2                                                   0x5720\n#define mmAFMT_AVI_INFO3                                                        0x4a21\n#define mmDIG0_AFMT_AVI_INFO3                                                   0x4a21\n#define mmDIG1_AFMT_AVI_INFO3                                                   0x4b21\n#define mmDIG2_AFMT_AVI_INFO3                                                   0x4c21\n#define mmDIG3_AFMT_AVI_INFO3                                                   0x4d21\n#define mmDIG4_AFMT_AVI_INFO3                                                   0x4e21\n#define mmDIG5_AFMT_AVI_INFO3                                                   0x4f21\n#define mmDIG6_AFMT_AVI_INFO3                                                   0x5421\n#define mmDIG7_AFMT_AVI_INFO3                                                   0x5621\n#define mmDIG8_AFMT_AVI_INFO3                                                   0x5721\n#define mmAFMT_MPEG_INFO0                                                       0x4a22\n#define mmDIG0_AFMT_MPEG_INFO0                                                  0x4a22\n#define mmDIG1_AFMT_MPEG_INFO0                                                  0x4b22\n#define mmDIG2_AFMT_MPEG_INFO0                                                  0x4c22\n#define mmDIG3_AFMT_MPEG_INFO0                                                  0x4d22\n#define mmDIG4_AFMT_MPEG_INFO0                                                  0x4e22\n#define mmDIG5_AFMT_MPEG_INFO0                                                  0x4f22\n#define mmDIG6_AFMT_MPEG_INFO0                                                  0x5422\n#define mmDIG7_AFMT_MPEG_INFO0                                                  0x5622\n#define mmDIG8_AFMT_MPEG_INFO0                                                  0x5722\n#define mmAFMT_MPEG_INFO1                                                       0x4a23\n#define mmDIG0_AFMT_MPEG_INFO1                                                  0x4a23\n#define mmDIG1_AFMT_MPEG_INFO1                                                  0x4b23\n#define mmDIG2_AFMT_MPEG_INFO1                                                  0x4c23\n#define mmDIG3_AFMT_MPEG_INFO1                                                  0x4d23\n#define mmDIG4_AFMT_MPEG_INFO1                                                  0x4e23\n#define mmDIG5_AFMT_MPEG_INFO1                                                  0x4f23\n#define mmDIG6_AFMT_MPEG_INFO1                                                  0x5423\n#define mmDIG7_AFMT_MPEG_INFO1                                                  0x5623\n#define mmDIG8_AFMT_MPEG_INFO1                                                  0x5723\n#define mmAFMT_GENERIC_HDR                                                      0x4a24\n#define mmDIG0_AFMT_GENERIC_HDR                                                 0x4a24\n#define mmDIG1_AFMT_GENERIC_HDR                                                 0x4b24\n#define mmDIG2_AFMT_GENERIC_HDR                                                 0x4c24\n#define mmDIG3_AFMT_GENERIC_HDR                                                 0x4d24\n#define mmDIG4_AFMT_GENERIC_HDR                                                 0x4e24\n#define mmDIG5_AFMT_GENERIC_HDR                                                 0x4f24\n#define mmDIG6_AFMT_GENERIC_HDR                                                 0x5424\n#define mmDIG7_AFMT_GENERIC_HDR                                                 0x5624\n#define mmDIG8_AFMT_GENERIC_HDR                                                 0x5724\n#define mmAFMT_GENERIC_0                                                        0x4a25\n#define mmDIG0_AFMT_GENERIC_0                                                   0x4a25\n#define mmDIG1_AFMT_GENERIC_0                                                   0x4b25\n#define mmDIG2_AFMT_GENERIC_0                                                   0x4c25\n#define mmDIG3_AFMT_GENERIC_0                                                   0x4d25\n#define mmDIG4_AFMT_GENERIC_0                                                   0x4e25\n#define mmDIG5_AFMT_GENERIC_0                                                   0x4f25\n#define mmDIG6_AFMT_GENERIC_0                                                   0x5425\n#define mmDIG7_AFMT_GENERIC_0                                                   0x5625\n#define mmDIG8_AFMT_GENERIC_0                                                   0x5725\n#define mmAFMT_GENERIC_1                                                        0x4a26\n#define mmDIG0_AFMT_GENERIC_1                                                   0x4a26\n#define mmDIG1_AFMT_GENERIC_1                                                   0x4b26\n#define mmDIG2_AFMT_GENERIC_1                                                   0x4c26\n#define mmDIG3_AFMT_GENERIC_1                                                   0x4d26\n#define mmDIG4_AFMT_GENERIC_1                                                   0x4e26\n#define mmDIG5_AFMT_GENERIC_1                                                   0x4f26\n#define mmDIG6_AFMT_GENERIC_1                                                   0x5426\n#define mmDIG7_AFMT_GENERIC_1                                                   0x5626\n#define mmDIG8_AFMT_GENERIC_1                                                   0x5726\n#define mmAFMT_GENERIC_2                                                        0x4a27\n#define mmDIG0_AFMT_GENERIC_2                                                   0x4a27\n#define mmDIG1_AFMT_GENERIC_2                                                   0x4b27\n#define mmDIG2_AFMT_GENERIC_2                                                   0x4c27\n#define mmDIG3_AFMT_GENERIC_2                                                   0x4d27\n#define mmDIG4_AFMT_GENERIC_2                                                   0x4e27\n#define mmDIG5_AFMT_GENERIC_2                                                   0x4f27\n#define mmDIG6_AFMT_GENERIC_2                                                   0x5427\n#define mmDIG7_AFMT_GENERIC_2                                                   0x5627\n#define mmDIG8_AFMT_GENERIC_2                                                   0x5727\n#define mmAFMT_GENERIC_3                                                        0x4a28\n#define mmDIG0_AFMT_GENERIC_3                                                   0x4a28\n#define mmDIG1_AFMT_GENERIC_3                                                   0x4b28\n#define mmDIG2_AFMT_GENERIC_3                                                   0x4c28\n#define mmDIG3_AFMT_GENERIC_3                                                   0x4d28\n#define mmDIG4_AFMT_GENERIC_3                                                   0x4e28\n#define mmDIG5_AFMT_GENERIC_3                                                   0x4f28\n#define mmDIG6_AFMT_GENERIC_3                                                   0x5428\n#define mmDIG7_AFMT_GENERIC_3                                                   0x5628\n#define mmDIG8_AFMT_GENERIC_3                                                   0x5728\n#define mmAFMT_GENERIC_4                                                        0x4a29\n#define mmDIG0_AFMT_GENERIC_4                                                   0x4a29\n#define mmDIG1_AFMT_GENERIC_4                                                   0x4b29\n#define mmDIG2_AFMT_GENERIC_4                                                   0x4c29\n#define mmDIG3_AFMT_GENERIC_4                                                   0x4d29\n#define mmDIG4_AFMT_GENERIC_4                                                   0x4e29\n#define mmDIG5_AFMT_GENERIC_4                                                   0x4f29\n#define mmDIG6_AFMT_GENERIC_4                                                   0x5429\n#define mmDIG7_AFMT_GENERIC_4                                                   0x5629\n#define mmDIG8_AFMT_GENERIC_4                                                   0x5729\n#define mmAFMT_GENERIC_5                                                        0x4a2a\n#define mmDIG0_AFMT_GENERIC_5                                                   0x4a2a\n#define mmDIG1_AFMT_GENERIC_5                                                   0x4b2a\n#define mmDIG2_AFMT_GENERIC_5                                                   0x4c2a\n#define mmDIG3_AFMT_GENERIC_5                                                   0x4d2a\n#define mmDIG4_AFMT_GENERIC_5                                                   0x4e2a\n#define mmDIG5_AFMT_GENERIC_5                                                   0x4f2a\n#define mmDIG6_AFMT_GENERIC_5                                                   0x542a\n#define mmDIG7_AFMT_GENERIC_5                                                   0x562a\n#define mmDIG8_AFMT_GENERIC_5                                                   0x572a\n#define mmAFMT_GENERIC_6                                                        0x4a2b\n#define mmDIG0_AFMT_GENERIC_6                                                   0x4a2b\n#define mmDIG1_AFMT_GENERIC_6                                                   0x4b2b\n#define mmDIG2_AFMT_GENERIC_6                                                   0x4c2b\n#define mmDIG3_AFMT_GENERIC_6                                                   0x4d2b\n#define mmDIG4_AFMT_GENERIC_6                                                   0x4e2b\n#define mmDIG5_AFMT_GENERIC_6                                                   0x4f2b\n#define mmDIG6_AFMT_GENERIC_6                                                   0x542b\n#define mmDIG7_AFMT_GENERIC_6                                                   0x562b\n#define mmDIG8_AFMT_GENERIC_6                                                   0x572b\n#define mmAFMT_GENERIC_7                                                        0x4a2c\n#define mmDIG0_AFMT_GENERIC_7                                                   0x4a2c\n#define mmDIG1_AFMT_GENERIC_7                                                   0x4b2c\n#define mmDIG2_AFMT_GENERIC_7                                                   0x4c2c\n#define mmDIG3_AFMT_GENERIC_7                                                   0x4d2c\n#define mmDIG4_AFMT_GENERIC_7                                                   0x4e2c\n#define mmDIG5_AFMT_GENERIC_7                                                   0x4f2c\n#define mmDIG6_AFMT_GENERIC_7                                                   0x542c\n#define mmDIG7_AFMT_GENERIC_7                                                   0x562c\n#define mmDIG8_AFMT_GENERIC_7                                                   0x572c\n#define mmHDMI_GENERIC_PACKET_CONTROL1                                          0x4a2d\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL1                                     0x4a2d\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL1                                     0x4b2d\n#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL1                                     0x4c2d\n#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL1                                     0x4d2d\n#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL1                                     0x4e2d\n#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL1                                     0x4f2d\n#define mmDIG6_HDMI_GENERIC_PACKET_CONTROL1                                     0x542d\n#define mmDIG7_HDMI_GENERIC_PACKET_CONTROL1                                     0x562d\n#define mmDIG8_HDMI_GENERIC_PACKET_CONTROL1                                     0x572d\n#define mmHDMI_ACR_32_0                                                         0x4a2e\n#define mmDIG0_HDMI_ACR_32_0                                                    0x4a2e\n#define mmDIG1_HDMI_ACR_32_0                                                    0x4b2e\n#define mmDIG2_HDMI_ACR_32_0                                                    0x4c2e\n#define mmDIG3_HDMI_ACR_32_0                                                    0x4d2e\n#define mmDIG4_HDMI_ACR_32_0                                                    0x4e2e\n#define mmDIG5_HDMI_ACR_32_0                                                    0x4f2e\n#define mmDIG6_HDMI_ACR_32_0                                                    0x542e\n#define mmDIG7_HDMI_ACR_32_0                                                    0x562e\n#define mmDIG8_HDMI_ACR_32_0                                                    0x572e\n#define mmHDMI_ACR_32_1                                                         0x4a2f\n#define mmDIG0_HDMI_ACR_32_1                                                    0x4a2f\n#define mmDIG1_HDMI_ACR_32_1                                                    0x4b2f\n#define mmDIG2_HDMI_ACR_32_1                                                    0x4c2f\n#define mmDIG3_HDMI_ACR_32_1                                                    0x4d2f\n#define mmDIG4_HDMI_ACR_32_1                                                    0x4e2f\n#define mmDIG5_HDMI_ACR_32_1                                                    0x4f2f\n#define mmDIG6_HDMI_ACR_32_1                                                    0x542f\n#define mmDIG7_HDMI_ACR_32_1                                                    0x562f\n#define mmDIG8_HDMI_ACR_32_1                                                    0x572f\n#define mmHDMI_ACR_44_0                                                         0x4a30\n#define mmDIG0_HDMI_ACR_44_0                                                    0x4a30\n#define mmDIG1_HDMI_ACR_44_0                                                    0x4b30\n#define mmDIG2_HDMI_ACR_44_0                                                    0x4c30\n#define mmDIG3_HDMI_ACR_44_0                                                    0x4d30\n#define mmDIG4_HDMI_ACR_44_0                                                    0x4e30\n#define mmDIG5_HDMI_ACR_44_0                                                    0x4f30\n#define mmDIG6_HDMI_ACR_44_0                                                    0x5430\n#define mmDIG7_HDMI_ACR_44_0                                                    0x5630\n#define mmDIG8_HDMI_ACR_44_0                                                    0x5730\n#define mmHDMI_ACR_44_1                                                         0x4a31\n#define mmDIG0_HDMI_ACR_44_1                                                    0x4a31\n#define mmDIG1_HDMI_ACR_44_1                                                    0x4b31\n#define mmDIG2_HDMI_ACR_44_1                                                    0x4c31\n#define mmDIG3_HDMI_ACR_44_1                                                    0x4d31\n#define mmDIG4_HDMI_ACR_44_1                                                    0x4e31\n#define mmDIG5_HDMI_ACR_44_1                                                    0x4f31\n#define mmDIG6_HDMI_ACR_44_1                                                    0x5431\n#define mmDIG7_HDMI_ACR_44_1                                                    0x5631\n#define mmDIG8_HDMI_ACR_44_1                                                    0x5731\n#define mmHDMI_ACR_48_0                                                         0x4a32\n#define mmDIG0_HDMI_ACR_48_0                                                    0x4a32\n#define mmDIG1_HDMI_ACR_48_0                                                    0x4b32\n#define mmDIG2_HDMI_ACR_48_0                                                    0x4c32\n#define mmDIG3_HDMI_ACR_48_0                                                    0x4d32\n#define mmDIG4_HDMI_ACR_48_0                                                    0x4e32\n#define mmDIG5_HDMI_ACR_48_0                                                    0x4f32\n#define mmDIG6_HDMI_ACR_48_0                                                    0x5432\n#define mmDIG7_HDMI_ACR_48_0                                                    0x5632\n#define mmDIG8_HDMI_ACR_48_0                                                    0x5732\n#define mmHDMI_ACR_48_1                                                         0x4a33\n#define mmDIG0_HDMI_ACR_48_1                                                    0x4a33\n#define mmDIG1_HDMI_ACR_48_1                                                    0x4b33\n#define mmDIG2_HDMI_ACR_48_1                                                    0x4c33\n#define mmDIG3_HDMI_ACR_48_1                                                    0x4d33\n#define mmDIG4_HDMI_ACR_48_1                                                    0x4e33\n#define mmDIG5_HDMI_ACR_48_1                                                    0x4f33\n#define mmDIG6_HDMI_ACR_48_1                                                    0x5433\n#define mmDIG7_HDMI_ACR_48_1                                                    0x5633\n#define mmDIG8_HDMI_ACR_48_1                                                    0x5733\n#define mmHDMI_ACR_STATUS_0                                                     0x4a34\n#define mmDIG0_HDMI_ACR_STATUS_0                                                0x4a34\n#define mmDIG1_HDMI_ACR_STATUS_0                                                0x4b34\n#define mmDIG2_HDMI_ACR_STATUS_0                                                0x4c34\n#define mmDIG3_HDMI_ACR_STATUS_0                                                0x4d34\n#define mmDIG4_HDMI_ACR_STATUS_0                                                0x4e34\n#define mmDIG5_HDMI_ACR_STATUS_0                                                0x4f34\n#define mmDIG6_HDMI_ACR_STATUS_0                                                0x5434\n#define mmDIG7_HDMI_ACR_STATUS_0                                                0x5634\n#define mmDIG8_HDMI_ACR_STATUS_0                                                0x5734\n#define mmHDMI_ACR_STATUS_1                                                     0x4a35\n#define mmDIG0_HDMI_ACR_STATUS_1                                                0x4a35\n#define mmDIG1_HDMI_ACR_STATUS_1                                                0x4b35\n#define mmDIG2_HDMI_ACR_STATUS_1                                                0x4c35\n#define mmDIG3_HDMI_ACR_STATUS_1                                                0x4d35\n#define mmDIG4_HDMI_ACR_STATUS_1                                                0x4e35\n#define mmDIG5_HDMI_ACR_STATUS_1                                                0x4f35\n#define mmDIG6_HDMI_ACR_STATUS_1                                                0x5435\n#define mmDIG7_HDMI_ACR_STATUS_1                                                0x5635\n#define mmDIG8_HDMI_ACR_STATUS_1                                                0x5735\n#define mmAFMT_AUDIO_INFO0                                                      0x4a36\n#define mmDIG0_AFMT_AUDIO_INFO0                                                 0x4a36\n#define mmDIG1_AFMT_AUDIO_INFO0                                                 0x4b36\n#define mmDIG2_AFMT_AUDIO_INFO0                                                 0x4c36\n#define mmDIG3_AFMT_AUDIO_INFO0                                                 0x4d36\n#define mmDIG4_AFMT_AUDIO_INFO0                                                 0x4e36\n#define mmDIG5_AFMT_AUDIO_INFO0                                                 0x4f36\n#define mmDIG6_AFMT_AUDIO_INFO0                                                 0x5436\n#define mmDIG7_AFMT_AUDIO_INFO0                                                 0x5636\n#define mmDIG8_AFMT_AUDIO_INFO0                                                 0x5736\n#define mmAFMT_AUDIO_INFO1                                                      0x4a37\n#define mmDIG0_AFMT_AUDIO_INFO1                                                 0x4a37\n#define mmDIG1_AFMT_AUDIO_INFO1                                                 0x4b37\n#define mmDIG2_AFMT_AUDIO_INFO1                                                 0x4c37\n#define mmDIG3_AFMT_AUDIO_INFO1                                                 0x4d37\n#define mmDIG4_AFMT_AUDIO_INFO1                                                 0x4e37\n#define mmDIG5_AFMT_AUDIO_INFO1                                                 0x4f37\n#define mmDIG6_AFMT_AUDIO_INFO1                                                 0x5437\n#define mmDIG7_AFMT_AUDIO_INFO1                                                 0x5637\n#define mmDIG8_AFMT_AUDIO_INFO1                                                 0x5737\n#define mmAFMT_60958_0                                                          0x4a38\n#define mmDIG0_AFMT_60958_0                                                     0x4a38\n#define mmDIG1_AFMT_60958_0                                                     0x4b38\n#define mmDIG2_AFMT_60958_0                                                     0x4c38\n#define mmDIG3_AFMT_60958_0                                                     0x4d38\n#define mmDIG4_AFMT_60958_0                                                     0x4e38\n#define mmDIG5_AFMT_60958_0                                                     0x4f38\n#define mmDIG6_AFMT_60958_0                                                     0x5438\n#define mmDIG7_AFMT_60958_0                                                     0x5638\n#define mmDIG8_AFMT_60958_0                                                     0x5738\n#define mmAFMT_60958_1                                                          0x4a39\n#define mmDIG0_AFMT_60958_1                                                     0x4a39\n#define mmDIG1_AFMT_60958_1                                                     0x4b39\n#define mmDIG2_AFMT_60958_1                                                     0x4c39\n#define mmDIG3_AFMT_60958_1                                                     0x4d39\n#define mmDIG4_AFMT_60958_1                                                     0x4e39\n#define mmDIG5_AFMT_60958_1                                                     0x4f39\n#define mmDIG6_AFMT_60958_1                                                     0x5439\n#define mmDIG7_AFMT_60958_1                                                     0x5639\n#define mmDIG8_AFMT_60958_1                                                     0x5739\n#define mmAFMT_AUDIO_CRC_CONTROL                                                0x4a3a\n#define mmDIG0_AFMT_AUDIO_CRC_CONTROL                                           0x4a3a\n#define mmDIG1_AFMT_AUDIO_CRC_CONTROL                                           0x4b3a\n#define mmDIG2_AFMT_AUDIO_CRC_CONTROL                                           0x4c3a\n#define mmDIG3_AFMT_AUDIO_CRC_CONTROL                                           0x4d3a\n#define mmDIG4_AFMT_AUDIO_CRC_CONTROL                                           0x4e3a\n#define mmDIG5_AFMT_AUDIO_CRC_CONTROL                                           0x4f3a\n#define mmDIG6_AFMT_AUDIO_CRC_CONTROL                                           0x543a\n#define mmDIG7_AFMT_AUDIO_CRC_CONTROL                                           0x563a\n#define mmDIG8_AFMT_AUDIO_CRC_CONTROL                                           0x573a\n#define mmAFMT_RAMP_CONTROL0                                                    0x4a3b\n#define mmDIG0_AFMT_RAMP_CONTROL0                                               0x4a3b\n#define mmDIG1_AFMT_RAMP_CONTROL0                                               0x4b3b\n#define mmDIG2_AFMT_RAMP_CONTROL0                                               0x4c3b\n#define mmDIG3_AFMT_RAMP_CONTROL0                                               0x4d3b\n#define mmDIG4_AFMT_RAMP_CONTROL0                                               0x4e3b\n#define mmDIG5_AFMT_RAMP_CONTROL0                                               0x4f3b\n#define mmDIG6_AFMT_RAMP_CONTROL0                                               0x543b\n#define mmDIG7_AFMT_RAMP_CONTROL0                                               0x563b\n#define mmDIG8_AFMT_RAMP_CONTROL0                                               0x573b\n#define mmAFMT_RAMP_CONTROL1                                                    0x4a3c\n#define mmDIG0_AFMT_RAMP_CONTROL1                                               0x4a3c\n#define mmDIG1_AFMT_RAMP_CONTROL1                                               0x4b3c\n#define mmDIG2_AFMT_RAMP_CONTROL1                                               0x4c3c\n#define mmDIG3_AFMT_RAMP_CONTROL1                                               0x4d3c\n#define mmDIG4_AFMT_RAMP_CONTROL1                                               0x4e3c\n#define mmDIG5_AFMT_RAMP_CONTROL1                                               0x4f3c\n#define mmDIG6_AFMT_RAMP_CONTROL1                                               0x543c\n#define mmDIG7_AFMT_RAMP_CONTROL1                                               0x563c\n#define mmDIG8_AFMT_RAMP_CONTROL1                                               0x573c\n#define mmAFMT_RAMP_CONTROL2                                                    0x4a3d\n#define mmDIG0_AFMT_RAMP_CONTROL2                                               0x4a3d\n#define mmDIG1_AFMT_RAMP_CONTROL2                                               0x4b3d\n#define mmDIG2_AFMT_RAMP_CONTROL2                                               0x4c3d\n#define mmDIG3_AFMT_RAMP_CONTROL2                                               0x4d3d\n#define mmDIG4_AFMT_RAMP_CONTROL2                                               0x4e3d\n#define mmDIG5_AFMT_RAMP_CONTROL2                                               0x4f3d\n#define mmDIG6_AFMT_RAMP_CONTROL2                                               0x543d\n#define mmDIG7_AFMT_RAMP_CONTROL2                                               0x563d\n#define mmDIG8_AFMT_RAMP_CONTROL2                                               0x573d\n#define mmAFMT_RAMP_CONTROL3                                                    0x4a3e\n#define mmDIG0_AFMT_RAMP_CONTROL3                                               0x4a3e\n#define mmDIG1_AFMT_RAMP_CONTROL3                                               0x4b3e\n#define mmDIG2_AFMT_RAMP_CONTROL3                                               0x4c3e\n#define mmDIG3_AFMT_RAMP_CONTROL3                                               0x4d3e\n#define mmDIG4_AFMT_RAMP_CONTROL3                                               0x4e3e\n#define mmDIG5_AFMT_RAMP_CONTROL3                                               0x4f3e\n#define mmDIG6_AFMT_RAMP_CONTROL3                                               0x543e\n#define mmDIG7_AFMT_RAMP_CONTROL3                                               0x563e\n#define mmDIG8_AFMT_RAMP_CONTROL3                                               0x573e\n#define mmAFMT_60958_2                                                          0x4a3f\n#define mmDIG0_AFMT_60958_2                                                     0x4a3f\n#define mmDIG1_AFMT_60958_2                                                     0x4b3f\n#define mmDIG2_AFMT_60958_2                                                     0x4c3f\n#define mmDIG3_AFMT_60958_2                                                     0x4d3f\n#define mmDIG4_AFMT_60958_2                                                     0x4e3f\n#define mmDIG5_AFMT_60958_2                                                     0x4f3f\n#define mmDIG6_AFMT_60958_2                                                     0x543f\n#define mmDIG7_AFMT_60958_2                                                     0x563f\n#define mmDIG8_AFMT_60958_2                                                     0x573f\n#define mmAFMT_AUDIO_CRC_RESULT                                                 0x4a40\n#define mmDIG0_AFMT_AUDIO_CRC_RESULT                                            0x4a40\n#define mmDIG1_AFMT_AUDIO_CRC_RESULT                                            0x4b40\n#define mmDIG2_AFMT_AUDIO_CRC_RESULT                                            0x4c40\n#define mmDIG3_AFMT_AUDIO_CRC_RESULT                                            0x4d40\n#define mmDIG4_AFMT_AUDIO_CRC_RESULT                                            0x4e40\n#define mmDIG5_AFMT_AUDIO_CRC_RESULT                                            0x4f40\n#define mmDIG6_AFMT_AUDIO_CRC_RESULT                                            0x5440\n#define mmDIG7_AFMT_AUDIO_CRC_RESULT                                            0x5640\n#define mmDIG8_AFMT_AUDIO_CRC_RESULT                                            0x5740\n#define mmAFMT_STATUS                                                           0x4a41\n#define mmDIG0_AFMT_STATUS                                                      0x4a41\n#define mmDIG1_AFMT_STATUS                                                      0x4b41\n#define mmDIG2_AFMT_STATUS                                                      0x4c41\n#define mmDIG3_AFMT_STATUS                                                      0x4d41\n#define mmDIG4_AFMT_STATUS                                                      0x4e41\n#define mmDIG5_AFMT_STATUS                                                      0x4f41\n#define mmDIG6_AFMT_STATUS                                                      0x5441\n#define mmDIG7_AFMT_STATUS                                                      0x5641\n#define mmDIG8_AFMT_STATUS                                                      0x5741\n#define mmAFMT_AUDIO_PACKET_CONTROL                                             0x4a42\n#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL                                        0x4a42\n#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL                                        0x4b42\n#define mmDIG2_AFMT_AUDIO_PACKET_CONTROL                                        0x4c42\n#define mmDIG3_AFMT_AUDIO_PACKET_CONTROL                                        0x4d42\n#define mmDIG4_AFMT_AUDIO_PACKET_CONTROL                                        0x4e42\n#define mmDIG5_AFMT_AUDIO_PACKET_CONTROL                                        0x4f42\n#define mmDIG6_AFMT_AUDIO_PACKET_CONTROL                                        0x5442\n#define mmDIG7_AFMT_AUDIO_PACKET_CONTROL                                        0x5642\n#define mmDIG8_AFMT_AUDIO_PACKET_CONTROL                                        0x5742\n#define mmAFMT_VBI_PACKET_CONTROL                                               0x4a43\n#define mmDIG0_AFMT_VBI_PACKET_CONTROL                                          0x4a43\n#define mmDIG1_AFMT_VBI_PACKET_CONTROL                                          0x4b43\n#define mmDIG2_AFMT_VBI_PACKET_CONTROL                                          0x4c43\n#define mmDIG3_AFMT_VBI_PACKET_CONTROL                                          0x4d43\n#define mmDIG4_AFMT_VBI_PACKET_CONTROL                                          0x4e43\n#define mmDIG5_AFMT_VBI_PACKET_CONTROL                                          0x4f43\n#define mmDIG6_AFMT_VBI_PACKET_CONTROL                                          0x5443\n#define mmDIG7_AFMT_VBI_PACKET_CONTROL                                          0x5643\n#define mmDIG8_AFMT_VBI_PACKET_CONTROL                                          0x5743\n#define mmAFMT_INFOFRAME_CONTROL0                                               0x4a44\n#define mmDIG0_AFMT_INFOFRAME_CONTROL0                                          0x4a44\n#define mmDIG1_AFMT_INFOFRAME_CONTROL0                                          0x4b44\n#define mmDIG2_AFMT_INFOFRAME_CONTROL0                                          0x4c44\n#define mmDIG3_AFMT_INFOFRAME_CONTROL0                                          0x4d44\n#define mmDIG4_AFMT_INFOFRAME_CONTROL0                                          0x4e44\n#define mmDIG5_AFMT_INFOFRAME_CONTROL0                                          0x4f44\n#define mmDIG6_AFMT_INFOFRAME_CONTROL0                                          0x5444\n#define mmDIG7_AFMT_INFOFRAME_CONTROL0                                          0x5644\n#define mmDIG8_AFMT_INFOFRAME_CONTROL0                                          0x5744\n#define mmAFMT_AUDIO_SRC_CONTROL                                                0x4a45\n#define mmDIG0_AFMT_AUDIO_SRC_CONTROL                                           0x4a45\n#define mmDIG1_AFMT_AUDIO_SRC_CONTROL                                           0x4b45\n#define mmDIG2_AFMT_AUDIO_SRC_CONTROL                                           0x4c45\n#define mmDIG3_AFMT_AUDIO_SRC_CONTROL                                           0x4d45\n#define mmDIG4_AFMT_AUDIO_SRC_CONTROL                                           0x4e45\n#define mmDIG5_AFMT_AUDIO_SRC_CONTROL                                           0x4f45\n#define mmDIG6_AFMT_AUDIO_SRC_CONTROL                                           0x5445\n#define mmDIG7_AFMT_AUDIO_SRC_CONTROL                                           0x5645\n#define mmDIG8_AFMT_AUDIO_SRC_CONTROL                                           0x5745\n#define mmAFMT_AUDIO_DBG_DTO_CNTL                                               0x4a46\n#define mmDIG0_AFMT_AUDIO_DBG_DTO_CNTL                                          0x4a46\n#define mmDIG1_AFMT_AUDIO_DBG_DTO_CNTL                                          0x4b46\n#define mmDIG2_AFMT_AUDIO_DBG_DTO_CNTL                                          0x4c46\n#define mmDIG3_AFMT_AUDIO_DBG_DTO_CNTL                                          0x4d46\n#define mmDIG4_AFMT_AUDIO_DBG_DTO_CNTL                                          0x4e46\n#define mmDIG5_AFMT_AUDIO_DBG_DTO_CNTL                                          0x4f46\n#define mmDIG6_AFMT_AUDIO_DBG_DTO_CNTL                                          0x5446\n#define mmDIG7_AFMT_AUDIO_DBG_DTO_CNTL                                          0x5646\n#define mmDIG8_AFMT_AUDIO_DBG_DTO_CNTL                                          0x5746\n#define mmAFMT_CNTL                                                             0x4a7e\n#define mmDIG0_AFMT_CNTL                                                        0x4a7e\n#define mmDIG1_AFMT_CNTL                                                        0x4b7e\n#define mmDIG2_AFMT_CNTL                                                        0x4c7e\n#define mmDIG3_AFMT_CNTL                                                        0x4d7e\n#define mmDIG4_AFMT_CNTL                                                        0x4e7e\n#define mmDIG5_AFMT_CNTL                                                        0x4f7e\n#define mmDIG6_AFMT_CNTL                                                        0x547e\n#define mmDIG7_AFMT_CNTL                                                        0x567e\n#define mmDIG8_AFMT_CNTL                                                        0x577e\n#define mmDIG_BE_CNTL                                                           0x4a47\n#define mmDIG0_DIG_BE_CNTL                                                      0x4a47\n#define mmDIG1_DIG_BE_CNTL                                                      0x4b47\n#define mmDIG2_DIG_BE_CNTL                                                      0x4c47\n#define mmDIG3_DIG_BE_CNTL                                                      0x4d47\n#define mmDIG4_DIG_BE_CNTL                                                      0x4e47\n#define mmDIG5_DIG_BE_CNTL                                                      0x4f47\n#define mmDIG6_DIG_BE_CNTL                                                      0x5447\n#define mmDIG7_DIG_BE_CNTL                                                      0x5647\n#define mmDIG8_DIG_BE_CNTL                                                      0x5747\n#define mmDIG_BE_EN_CNTL                                                        0x4a48\n#define mmDIG0_DIG_BE_EN_CNTL                                                   0x4a48\n#define mmDIG1_DIG_BE_EN_CNTL                                                   0x4b48\n#define mmDIG2_DIG_BE_EN_CNTL                                                   0x4c48\n#define mmDIG3_DIG_BE_EN_CNTL                                                   0x4d48\n#define mmDIG4_DIG_BE_EN_CNTL                                                   0x4e48\n#define mmDIG5_DIG_BE_EN_CNTL                                                   0x4f48\n#define mmDIG6_DIG_BE_EN_CNTL                                                   0x5448\n#define mmDIG7_DIG_BE_EN_CNTL                                                   0x5648\n#define mmDIG8_DIG_BE_EN_CNTL                                                   0x5748\n#define mmTMDS_CNTL                                                             0x4a6b\n#define mmDIG0_TMDS_CNTL                                                        0x4a6b\n#define mmDIG1_TMDS_CNTL                                                        0x4b6b\n#define mmDIG2_TMDS_CNTL                                                        0x4c6b\n#define mmDIG3_TMDS_CNTL                                                        0x4d6b\n#define mmDIG4_TMDS_CNTL                                                        0x4e6b\n#define mmDIG5_TMDS_CNTL                                                        0x4f6b\n#define mmDIG6_TMDS_CNTL                                                        0x546b\n#define mmDIG7_TMDS_CNTL                                                        0x566b\n#define mmDIG8_TMDS_CNTL                                                        0x576b\n#define mmTMDS_CONTROL_CHAR                                                     0x4a6c\n#define mmDIG0_TMDS_CONTROL_CHAR                                                0x4a6c\n#define mmDIG1_TMDS_CONTROL_CHAR                                                0x4b6c\n#define mmDIG2_TMDS_CONTROL_CHAR                                                0x4c6c\n#define mmDIG3_TMDS_CONTROL_CHAR                                                0x4d6c\n#define mmDIG4_TMDS_CONTROL_CHAR                                                0x4e6c\n#define mmDIG5_TMDS_CONTROL_CHAR                                                0x4f6c\n#define mmDIG6_TMDS_CONTROL_CHAR                                                0x546c\n#define mmDIG7_TMDS_CONTROL_CHAR                                                0x566c\n#define mmDIG8_TMDS_CONTROL_CHAR                                                0x576c\n#define mmTMDS_CONTROL0_FEEDBACK                                                0x4a6d\n#define mmDIG0_TMDS_CONTROL0_FEEDBACK                                           0x4a6d\n#define mmDIG1_TMDS_CONTROL0_FEEDBACK                                           0x4b6d\n#define mmDIG2_TMDS_CONTROL0_FEEDBACK                                           0x4c6d\n#define mmDIG3_TMDS_CONTROL0_FEEDBACK                                           0x4d6d\n#define mmDIG4_TMDS_CONTROL0_FEEDBACK                                           0x4e6d\n#define mmDIG5_TMDS_CONTROL0_FEEDBACK                                           0x4f6d\n#define mmDIG6_TMDS_CONTROL0_FEEDBACK                                           0x546d\n#define mmDIG7_TMDS_CONTROL0_FEEDBACK                                           0x566d\n#define mmDIG8_TMDS_CONTROL0_FEEDBACK                                           0x576d\n#define mmTMDS_STEREOSYNC_CTL_SEL                                               0x4a6e\n#define mmDIG0_TMDS_STEREOSYNC_CTL_SEL                                          0x4a6e\n#define mmDIG1_TMDS_STEREOSYNC_CTL_SEL                                          0x4b6e\n#define mmDIG2_TMDS_STEREOSYNC_CTL_SEL                                          0x4c6e\n#define mmDIG3_TMDS_STEREOSYNC_CTL_SEL                                          0x4d6e\n#define mmDIG4_TMDS_STEREOSYNC_CTL_SEL                                          0x4e6e\n#define mmDIG5_TMDS_STEREOSYNC_CTL_SEL                                          0x4f6e\n#define mmDIG6_TMDS_STEREOSYNC_CTL_SEL                                          0x546e\n#define mmDIG7_TMDS_STEREOSYNC_CTL_SEL                                          0x566e\n#define mmDIG8_TMDS_STEREOSYNC_CTL_SEL                                          0x576e\n#define mmTMDS_SYNC_CHAR_PATTERN_0_1                                            0x4a6f\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1                                       0x4a6f\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1                                       0x4b6f\n#define mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1                                       0x4c6f\n#define mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1                                       0x4d6f\n#define mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1                                       0x4e6f\n#define mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1                                       0x4f6f\n#define mmDIG6_TMDS_SYNC_CHAR_PATTERN_0_1                                       0x546f\n#define mmDIG7_TMDS_SYNC_CHAR_PATTERN_0_1                                       0x566f\n#define mmDIG8_TMDS_SYNC_CHAR_PATTERN_0_1                                       0x576f\n#define mmTMDS_SYNC_CHAR_PATTERN_2_3                                            0x4a70\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3                                       0x4a70\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3                                       0x4b70\n#define mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3                                       0x4c70\n#define mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3                                       0x4d70\n#define mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3                                       0x4e70\n#define mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3                                       0x4f70\n#define mmDIG6_TMDS_SYNC_CHAR_PATTERN_2_3                                       0x5470\n#define mmDIG7_TMDS_SYNC_CHAR_PATTERN_2_3                                       0x5670\n#define mmDIG8_TMDS_SYNC_CHAR_PATTERN_2_3                                       0x5770\n#define mmTMDS_DEBUG                                                            0x4a71\n#define mmDIG0_TMDS_DEBUG                                                       0x4a71\n#define mmDIG1_TMDS_DEBUG                                                       0x4b71\n#define mmDIG2_TMDS_DEBUG                                                       0x4c71\n#define mmDIG3_TMDS_DEBUG                                                       0x4d71\n#define mmDIG4_TMDS_DEBUG                                                       0x4e71\n#define mmDIG5_TMDS_DEBUG                                                       0x4f71\n#define mmDIG6_TMDS_DEBUG                                                       0x5471\n#define mmDIG7_TMDS_DEBUG                                                       0x5671\n#define mmDIG8_TMDS_DEBUG                                                       0x5771\n#define mmTMDS_CTL_BITS                                                         0x4a72\n#define mmDIG0_TMDS_CTL_BITS                                                    0x4a72\n#define mmDIG1_TMDS_CTL_BITS                                                    0x4b72\n#define mmDIG2_TMDS_CTL_BITS                                                    0x4c72\n#define mmDIG3_TMDS_CTL_BITS                                                    0x4d72\n#define mmDIG4_TMDS_CTL_BITS                                                    0x4e72\n#define mmDIG5_TMDS_CTL_BITS                                                    0x4f72\n#define mmDIG6_TMDS_CTL_BITS                                                    0x5472\n#define mmDIG7_TMDS_CTL_BITS                                                    0x5672\n#define mmDIG8_TMDS_CTL_BITS                                                    0x5772\n#define mmTMDS_DCBALANCER_CONTROL                                               0x4a73\n#define mmDIG0_TMDS_DCBALANCER_CONTROL                                          0x4a73\n#define mmDIG1_TMDS_DCBALANCER_CONTROL                                          0x4b73\n#define mmDIG2_TMDS_DCBALANCER_CONTROL                                          0x4c73\n#define mmDIG3_TMDS_DCBALANCER_CONTROL                                          0x4d73\n#define mmDIG4_TMDS_DCBALANCER_CONTROL                                          0x4e73\n#define mmDIG5_TMDS_DCBALANCER_CONTROL                                          0x4f73\n#define mmDIG6_TMDS_DCBALANCER_CONTROL                                          0x5473\n#define mmDIG7_TMDS_DCBALANCER_CONTROL                                          0x5673\n#define mmDIG8_TMDS_DCBALANCER_CONTROL                                          0x5773\n#define mmTMDS_CTL0_1_GEN_CNTL                                                  0x4a75\n#define mmDIG0_TMDS_CTL0_1_GEN_CNTL                                             0x4a75\n#define mmDIG1_TMDS_CTL0_1_GEN_CNTL                                             0x4b75\n#define mmDIG2_TMDS_CTL0_1_GEN_CNTL                                             0x4c75\n#define mmDIG3_TMDS_CTL0_1_GEN_CNTL                                             0x4d75\n#define mmDIG4_TMDS_CTL0_1_GEN_CNTL                                             0x4e75\n#define mmDIG5_TMDS_CTL0_1_GEN_CNTL                                             0x4f75\n#define mmDIG6_TMDS_CTL0_1_GEN_CNTL                                             0x5475\n#define mmDIG7_TMDS_CTL0_1_GEN_CNTL                                             0x5675\n#define mmDIG8_TMDS_CTL0_1_GEN_CNTL                                             0x5775\n#define mmTMDS_CTL2_3_GEN_CNTL                                                  0x4a76\n#define mmDIG0_TMDS_CTL2_3_GEN_CNTL                                             0x4a76\n#define mmDIG1_TMDS_CTL2_3_GEN_CNTL                                             0x4b76\n#define mmDIG2_TMDS_CTL2_3_GEN_CNTL                                             0x4c76\n#define mmDIG3_TMDS_CTL2_3_GEN_CNTL                                             0x4d76\n#define mmDIG4_TMDS_CTL2_3_GEN_CNTL                                             0x4e76\n#define mmDIG5_TMDS_CTL2_3_GEN_CNTL                                             0x4f76\n#define mmDIG6_TMDS_CTL2_3_GEN_CNTL                                             0x5476\n#define mmDIG7_TMDS_CTL2_3_GEN_CNTL                                             0x5676\n#define mmDIG8_TMDS_CTL2_3_GEN_CNTL                                             0x5776\n#define mmDIG_VERSION                                                           0x4a78\n#define mmDIG0_DIG_VERSION                                                      0x4a78\n#define mmDIG1_DIG_VERSION                                                      0x4b78\n#define mmDIG2_DIG_VERSION                                                      0x4c78\n#define mmDIG3_DIG_VERSION                                                      0x4d78\n#define mmDIG4_DIG_VERSION                                                      0x4e78\n#define mmDIG5_DIG_VERSION                                                      0x4f78\n#define mmDIG6_DIG_VERSION                                                      0x5478\n#define mmDIG7_DIG_VERSION                                                      0x5678\n#define mmDIG8_DIG_VERSION                                                      0x5778\n#define mmDIG_LANE_ENABLE                                                       0x4a79\n#define mmDIG0_DIG_LANE_ENABLE                                                  0x4a79\n#define mmDIG1_DIG_LANE_ENABLE                                                  0x4b79\n#define mmDIG2_DIG_LANE_ENABLE                                                  0x4c79\n#define mmDIG3_DIG_LANE_ENABLE                                                  0x4d79\n#define mmDIG4_DIG_LANE_ENABLE                                                  0x4e79\n#define mmDIG5_DIG_LANE_ENABLE                                                  0x4f79\n#define mmDIG6_DIG_LANE_ENABLE                                                  0x5479\n#define mmDIG7_DIG_LANE_ENABLE                                                  0x5679\n#define mmDIG8_DIG_LANE_ENABLE                                                  0x5779\n#define mmDIG_TEST_DEBUG_INDEX                                                  0x4a7a\n#define mmDIG0_DIG_TEST_DEBUG_INDEX                                             0x4a7a\n#define mmDIG1_DIG_TEST_DEBUG_INDEX                                             0x4b7a\n#define mmDIG2_DIG_TEST_DEBUG_INDEX                                             0x4c7a\n#define mmDIG3_DIG_TEST_DEBUG_INDEX                                             0x4d7a\n#define mmDIG4_DIG_TEST_DEBUG_INDEX                                             0x4e7a\n#define mmDIG5_DIG_TEST_DEBUG_INDEX                                             0x4f7a\n#define mmDIG6_DIG_TEST_DEBUG_INDEX                                             0x547a\n#define mmDIG7_DIG_TEST_DEBUG_INDEX                                             0x567a\n#define mmDIG8_DIG_TEST_DEBUG_INDEX                                             0x577a\n#define mmDIG_TEST_DEBUG_DATA                                                   0x4a7b\n#define mmDIG0_DIG_TEST_DEBUG_DATA                                              0x4a7b\n#define mmDIG1_DIG_TEST_DEBUG_DATA                                              0x4b7b\n#define mmDIG2_DIG_TEST_DEBUG_DATA                                              0x4c7b\n#define mmDIG3_DIG_TEST_DEBUG_DATA                                              0x4d7b\n#define mmDIG4_DIG_TEST_DEBUG_DATA                                              0x4e7b\n#define mmDIG5_DIG_TEST_DEBUG_DATA                                              0x4f7b\n#define mmDIG6_DIG_TEST_DEBUG_DATA                                              0x547b\n#define mmDIG7_DIG_TEST_DEBUG_DATA                                              0x567b\n#define mmDIG8_DIG_TEST_DEBUG_DATA                                              0x577b\n#define mmDIG_FE_TEST_DEBUG_INDEX                                               0x4a7c\n#define mmDIG0_DIG_FE_TEST_DEBUG_INDEX                                          0x4a7c\n#define mmDIG1_DIG_FE_TEST_DEBUG_INDEX                                          0x4b7c\n#define mmDIG2_DIG_FE_TEST_DEBUG_INDEX                                          0x4c7c\n#define mmDIG3_DIG_FE_TEST_DEBUG_INDEX                                          0x4d7c\n#define mmDIG4_DIG_FE_TEST_DEBUG_INDEX                                          0x4e7c\n#define mmDIG5_DIG_FE_TEST_DEBUG_INDEX                                          0x4f7c\n#define mmDIG6_DIG_FE_TEST_DEBUG_INDEX                                          0x547c\n#define mmDIG7_DIG_FE_TEST_DEBUG_INDEX                                          0x567c\n#define mmDIG8_DIG_FE_TEST_DEBUG_INDEX                                          0x577c\n#define mmDIG_FE_TEST_DEBUG_DATA                                                0x4a7d\n#define mmDIG0_DIG_FE_TEST_DEBUG_DATA                                           0x4a7d\n#define mmDIG1_DIG_FE_TEST_DEBUG_DATA                                           0x4b7d\n#define mmDIG2_DIG_FE_TEST_DEBUG_DATA                                           0x4c7d\n#define mmDIG3_DIG_FE_TEST_DEBUG_DATA                                           0x4d7d\n#define mmDIG4_DIG_FE_TEST_DEBUG_DATA                                           0x4e7d\n#define mmDIG5_DIG_FE_TEST_DEBUG_DATA                                           0x4f7d\n#define mmDIG6_DIG_FE_TEST_DEBUG_DATA                                           0x547d\n#define mmDIG7_DIG_FE_TEST_DEBUG_DATA                                           0x567d\n#define mmDIG8_DIG_FE_TEST_DEBUG_DATA                                           0x577d\n#define mmDMCU_CTRL                                                             0x1600\n#define mmDMCU_STATUS                                                           0x1601\n#define mmDMCU_PC_START_ADDR                                                    0x1602\n#define mmDMCU_FW_START_ADDR                                                    0x1603\n#define mmDMCU_FW_END_ADDR                                                      0x1604\n#define mmDMCU_FW_ISR_START_ADDR                                                0x1605\n#define mmDMCU_FW_CS_HI                                                         0x1606\n#define mmDMCU_FW_CS_LO                                                         0x1607\n#define mmDMCU_RAM_ACCESS_CTRL                                                  0x1608\n#define mmDMCU_ERAM_WR_CTRL                                                     0x1609\n#define mmDMCU_ERAM_WR_DATA                                                     0x160a\n#define mmDMCU_ERAM_RD_CTRL                                                     0x160b\n#define mmDMCU_ERAM_RD_DATA                                                     0x160c\n#define mmDMCU_IRAM_WR_CTRL                                                     0x160d\n#define mmDMCU_IRAM_WR_DATA                                                     0x160e\n#define mmDMCU_IRAM_RD_CTRL                                                     0x160f\n#define mmDMCU_IRAM_RD_DATA                                                     0x1610\n#define mmDMCU_EVENT_TRIGGER                                                    0x1611\n#define mmDMCU_UC_INTERNAL_INT_STATUS                                           0x1612\n#define mmDMCU_SS_INTERRUPT_CNTL_STATUS                                         0x1613\n#define mmDMCU_INTERRUPT_STATUS                                                 0x1614\n#define mmDMCU_INTERRUPT_STATUS_1                                               0x1633\n#define mmDMCU_INTERRUPT_TO_HOST_EN_MASK                                        0x1615\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK                                          0x1616\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK_1                                        0x1631\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL                                     0x1617\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1                                   0x1632\n#define mmDC_DMCU_SCRATCH                                                       0x1618\n#define mmDMCU_INT_CNT                                                          0x1619\n#define mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS                                        0x161a\n#define mmDMCU_UC_CLK_GATING_CNTL                                               0x161b\n#define mmMASTER_COMM_DATA_REG1                                                 0x161c\n#define mmMASTER_COMM_DATA_REG2                                                 0x161d\n#define mmMASTER_COMM_DATA_REG3                                                 0x161e\n#define mmMASTER_COMM_CMD_REG                                                   0x161f\n#define mmMASTER_COMM_CNTL_REG                                                  0x1620\n#define mmSLAVE_COMM_DATA_REG1                                                  0x1621\n#define mmSLAVE_COMM_DATA_REG2                                                  0x1622\n#define mmSLAVE_COMM_DATA_REG3                                                  0x1623\n#define mmSLAVE_COMM_CMD_REG                                                    0x1624\n#define mmSLAVE_COMM_CNTL_REG                                                   0x1625\n#define mmDMCU_TEST_DEBUG_INDEX                                                 0x1626\n#define mmDMCU_TEST_DEBUG_DATA                                                  0x1627\n#define mmDMCU_PERFMON_INTERRUPT_STATUS1                                        0x1644\n#define mmDMCU_PERFMON_INTERRUPT_STATUS2                                        0x1645\n#define mmDMCU_PERFMON_INTERRUPT_STATUS3                                        0x1646\n#define mmDMCU_PERFMON_INTERRUPT_STATUS4                                        0x1647\n#define mmDMCU_PERFMON_INTERRUPT_STATUS5                                        0x1642\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1                                 0x1674\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2                                 0x1675\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3                                 0x1676\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4                                 0x1677\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5                                 0x1643\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1                            0x1678\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2                            0x1679\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3                            0x167a\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4                            0x167b\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5                            0x1673\n#define mmDMCU_DPRX_INTERRUPT_STATUS1                                           0x1634\n#define mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1                                    0x1635\n#define mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1                               0x1636\n#define mmDP_LINK_CNTL                                                          0x4aa0\n#define mmDP0_DP_LINK_CNTL                                                      0x4aa0\n#define mmDP1_DP_LINK_CNTL                                                      0x4ba0\n#define mmDP2_DP_LINK_CNTL                                                      0x4ca0\n#define mmDP3_DP_LINK_CNTL                                                      0x4da0\n#define mmDP4_DP_LINK_CNTL                                                      0x4ea0\n#define mmDP5_DP_LINK_CNTL                                                      0x4fa0\n#define mmDP6_DP_LINK_CNTL                                                      0x54a0\n#define mmDP7_DP_LINK_CNTL                                                      0x56a0\n#define mmDP8_DP_LINK_CNTL                                                      0x57a0\n#define mmDP_PIXEL_FORMAT                                                       0x4aa1\n#define mmDP0_DP_PIXEL_FORMAT                                                   0x4aa1\n#define mmDP1_DP_PIXEL_FORMAT                                                   0x4ba1\n#define mmDP2_DP_PIXEL_FORMAT                                                   0x4ca1\n#define mmDP3_DP_PIXEL_FORMAT                                                   0x4da1\n#define mmDP4_DP_PIXEL_FORMAT                                                   0x4ea1\n#define mmDP5_DP_PIXEL_FORMAT                                                   0x4fa1\n#define mmDP6_DP_PIXEL_FORMAT                                                   0x54a1\n#define mmDP7_DP_PIXEL_FORMAT                                                   0x56a1\n#define mmDP8_DP_PIXEL_FORMAT                                                   0x57a1\n#define mmDP_MSA_COLORIMETRY                                                    0x4aa2\n#define mmDP0_DP_MSA_COLORIMETRY                                                0x4aa2\n#define mmDP1_DP_MSA_COLORIMETRY                                                0x4ba2\n#define mmDP2_DP_MSA_COLORIMETRY                                                0x4ca2\n#define mmDP3_DP_MSA_COLORIMETRY                                                0x4da2\n#define mmDP4_DP_MSA_COLORIMETRY                                                0x4ea2\n#define mmDP5_DP_MSA_COLORIMETRY                                                0x4fa2\n#define mmDP6_DP_MSA_COLORIMETRY                                                0x54a2\n#define mmDP7_DP_MSA_COLORIMETRY                                                0x56a2\n#define mmDP8_DP_MSA_COLORIMETRY                                                0x57a2\n#define mmDP_CONFIG                                                             0x4aa3\n#define mmDP0_DP_CONFIG                                                         0x4aa3\n#define mmDP1_DP_CONFIG                                                         0x4ba3\n#define mmDP2_DP_CONFIG                                                         0x4ca3\n#define mmDP3_DP_CONFIG                                                         0x4da3\n#define mmDP4_DP_CONFIG                                                         0x4ea3\n#define mmDP5_DP_CONFIG                                                         0x4fa3\n#define mmDP6_DP_CONFIG                                                         0x54a3\n#define mmDP7_DP_CONFIG                                                         0x56a3\n#define mmDP8_DP_CONFIG                                                         0x57a3\n#define mmDP_VID_STREAM_CNTL                                                    0x4aa4\n#define mmDP0_DP_VID_STREAM_CNTL                                                0x4aa4\n#define mmDP1_DP_VID_STREAM_CNTL                                                0x4ba4\n#define mmDP2_DP_VID_STREAM_CNTL                                                0x4ca4\n#define mmDP3_DP_VID_STREAM_CNTL                                                0x4da4\n#define mmDP4_DP_VID_STREAM_CNTL                                                0x4ea4\n#define mmDP5_DP_VID_STREAM_CNTL                                                0x4fa4\n#define mmDP6_DP_VID_STREAM_CNTL                                                0x54a4\n#define mmDP7_DP_VID_STREAM_CNTL                                                0x56a4\n#define mmDP8_DP_VID_STREAM_CNTL                                                0x57a4\n#define mmDP_STEER_FIFO                                                         0x4aa5\n#define mmDP0_DP_STEER_FIFO                                                     0x4aa5\n#define mmDP1_DP_STEER_FIFO                                                     0x4ba5\n#define mmDP2_DP_STEER_FIFO                                                     0x4ca5\n#define mmDP3_DP_STEER_FIFO                                                     0x4da5\n#define mmDP4_DP_STEER_FIFO                                                     0x4ea5\n#define mmDP5_DP_STEER_FIFO                                                     0x4fa5\n#define mmDP6_DP_STEER_FIFO                                                     0x54a5\n#define mmDP7_DP_STEER_FIFO                                                     0x56a5\n#define mmDP8_DP_STEER_FIFO                                                     0x57a5\n#define mmDP_MSA_MISC                                                           0x4aa6\n#define mmDP0_DP_MSA_MISC                                                       0x4aa6\n#define mmDP1_DP_MSA_MISC                                                       0x4ba6\n#define mmDP2_DP_MSA_MISC                                                       0x4ca6\n#define mmDP3_DP_MSA_MISC                                                       0x4da6\n#define mmDP4_DP_MSA_MISC                                                       0x4ea6\n#define mmDP5_DP_MSA_MISC                                                       0x4fa6\n#define mmDP6_DP_MSA_MISC                                                       0x54a6\n#define mmDP7_DP_MSA_MISC                                                       0x56a6\n#define mmDP8_DP_MSA_MISC                                                       0x57a6\n#define mmDP_VID_TIMING                                                         0x4aa8\n#define mmDP0_DP_VID_TIMING                                                     0x4aa8\n#define mmDP1_DP_VID_TIMING                                                     0x4ba8\n#define mmDP2_DP_VID_TIMING                                                     0x4ca8\n#define mmDP3_DP_VID_TIMING                                                     0x4da8\n#define mmDP4_DP_VID_TIMING                                                     0x4ea8\n#define mmDP5_DP_VID_TIMING                                                     0x4fa8\n#define mmDP6_DP_VID_TIMING                                                     0x54a8\n#define mmDP7_DP_VID_TIMING                                                     0x56a8\n#define mmDP8_DP_VID_TIMING                                                     0x57a8\n#define mmDP_VID_N                                                              0x4aa9\n#define mmDP0_DP_VID_N                                                          0x4aa9\n#define mmDP1_DP_VID_N                                                          0x4ba9\n#define mmDP2_DP_VID_N                                                          0x4ca9\n#define mmDP3_DP_VID_N                                                          0x4da9\n#define mmDP4_DP_VID_N                                                          0x4ea9\n#define mmDP5_DP_VID_N                                                          0x4fa9\n#define mmDP6_DP_VID_N                                                          0x54a9\n#define mmDP7_DP_VID_N                                                          0x56a9\n#define mmDP8_DP_VID_N                                                          0x57a9\n#define mmDP_VID_M                                                              0x4aaa\n#define mmDP0_DP_VID_M                                                          0x4aaa\n#define mmDP1_DP_VID_M                                                          0x4baa\n#define mmDP2_DP_VID_M                                                          0x4caa\n#define mmDP3_DP_VID_M                                                          0x4daa\n#define mmDP4_DP_VID_M                                                          0x4eaa\n#define mmDP5_DP_VID_M                                                          0x4faa\n#define mmDP6_DP_VID_M                                                          0x54aa\n#define mmDP7_DP_VID_M                                                          0x56aa\n#define mmDP8_DP_VID_M                                                          0x57aa\n#define mmDP_LINK_FRAMING_CNTL                                                  0x4aab\n#define mmDP0_DP_LINK_FRAMING_CNTL                                              0x4aab\n#define mmDP1_DP_LINK_FRAMING_CNTL                                              0x4bab\n#define mmDP2_DP_LINK_FRAMING_CNTL                                              0x4cab\n#define mmDP3_DP_LINK_FRAMING_CNTL                                              0x4dab\n#define mmDP4_DP_LINK_FRAMING_CNTL                                              0x4eab\n#define mmDP5_DP_LINK_FRAMING_CNTL                                              0x4fab\n#define mmDP6_DP_LINK_FRAMING_CNTL                                              0x54ab\n#define mmDP7_DP_LINK_FRAMING_CNTL                                              0x56ab\n#define mmDP8_DP_LINK_FRAMING_CNTL                                              0x57ab\n#define mmDP_HBR2_EYE_PATTERN                                                   0x4aac\n#define mmDP0_DP_HBR2_EYE_PATTERN                                               0x4aac\n#define mmDP1_DP_HBR2_EYE_PATTERN                                               0x4bac\n#define mmDP2_DP_HBR2_EYE_PATTERN                                               0x4cac\n#define mmDP3_DP_HBR2_EYE_PATTERN                                               0x4dac\n#define mmDP4_DP_HBR2_EYE_PATTERN                                               0x4eac\n#define mmDP5_DP_HBR2_EYE_PATTERN                                               0x4fac\n#define mmDP6_DP_HBR2_EYE_PATTERN                                               0x54ac\n#define mmDP7_DP_HBR2_EYE_PATTERN                                               0x56ac\n#define mmDP8_DP_HBR2_EYE_PATTERN                                               0x57ac\n#define mmDP_VID_MSA_VBID                                                       0x4aad\n#define mmDP0_DP_VID_MSA_VBID                                                   0x4aad\n#define mmDP1_DP_VID_MSA_VBID                                                   0x4bad\n#define mmDP2_DP_VID_MSA_VBID                                                   0x4cad\n#define mmDP3_DP_VID_MSA_VBID                                                   0x4dad\n#define mmDP4_DP_VID_MSA_VBID                                                   0x4ead\n#define mmDP5_DP_VID_MSA_VBID                                                   0x4fad\n#define mmDP6_DP_VID_MSA_VBID                                                   0x54ad\n#define mmDP7_DP_VID_MSA_VBID                                                   0x56ad\n#define mmDP8_DP_VID_MSA_VBID                                                   0x57ad\n#define mmDP_VID_INTERRUPT_CNTL                                                 0x4aae\n#define mmDP0_DP_VID_INTERRUPT_CNTL                                             0x4aae\n#define mmDP1_DP_VID_INTERRUPT_CNTL                                             0x4bae\n#define mmDP2_DP_VID_INTERRUPT_CNTL                                             0x4cae\n#define mmDP3_DP_VID_INTERRUPT_CNTL                                             0x4dae\n#define mmDP4_DP_VID_INTERRUPT_CNTL                                             0x4eae\n#define mmDP5_DP_VID_INTERRUPT_CNTL                                             0x4fae\n#define mmDP6_DP_VID_INTERRUPT_CNTL                                             0x54ae\n#define mmDP7_DP_VID_INTERRUPT_CNTL                                             0x56ae\n#define mmDP8_DP_VID_INTERRUPT_CNTL                                             0x57ae\n#define mmDP_DPHY_CNTL                                                          0x4aaf\n#define mmDP0_DP_DPHY_CNTL                                                      0x4aaf\n#define mmDP1_DP_DPHY_CNTL                                                      0x4baf\n#define mmDP2_DP_DPHY_CNTL                                                      0x4caf\n#define mmDP3_DP_DPHY_CNTL                                                      0x4daf\n#define mmDP4_DP_DPHY_CNTL                                                      0x4eaf\n#define mmDP5_DP_DPHY_CNTL                                                      0x4faf\n#define mmDP6_DP_DPHY_CNTL                                                      0x54af\n#define mmDP7_DP_DPHY_CNTL                                                      0x56af\n#define mmDP8_DP_DPHY_CNTL                                                      0x57af\n#define mmDP_DPHY_TRAINING_PATTERN_SEL                                          0x4ab0\n#define mmDP0_DP_DPHY_TRAINING_PATTERN_SEL                                      0x4ab0\n#define mmDP1_DP_DPHY_TRAINING_PATTERN_SEL                                      0x4bb0\n#define mmDP2_DP_DPHY_TRAINING_PATTERN_SEL                                      0x4cb0\n#define mmDP3_DP_DPHY_TRAINING_PATTERN_SEL                                      0x4db0\n#define mmDP4_DP_DPHY_TRAINING_PATTERN_SEL                                      0x4eb0\n#define mmDP5_DP_DPHY_TRAINING_PATTERN_SEL                                      0x4fb0\n#define mmDP6_DP_DPHY_TRAINING_PATTERN_SEL                                      0x54b0\n#define mmDP7_DP_DPHY_TRAINING_PATTERN_SEL                                      0x56b0\n#define mmDP8_DP_DPHY_TRAINING_PATTERN_SEL                                      0x57b0\n#define mmDP_DPHY_SYM0                                                          0x4ab1\n#define mmDP0_DP_DPHY_SYM0                                                      0x4ab1\n#define mmDP1_DP_DPHY_SYM0                                                      0x4bb1\n#define mmDP2_DP_DPHY_SYM0                                                      0x4cb1\n#define mmDP3_DP_DPHY_SYM0                                                      0x4db1\n#define mmDP4_DP_DPHY_SYM0                                                      0x4eb1\n#define mmDP5_DP_DPHY_SYM0                                                      0x4fb1\n#define mmDP6_DP_DPHY_SYM0                                                      0x54b1\n#define mmDP7_DP_DPHY_SYM0                                                      0x56b1\n#define mmDP8_DP_DPHY_SYM0                                                      0x57b1\n#define mmDP_DPHY_SYM1                                                          0x4ab2\n#define mmDP0_DP_DPHY_SYM1                                                      0x4ab2\n#define mmDP1_DP_DPHY_SYM1                                                      0x4bb2\n#define mmDP2_DP_DPHY_SYM1                                                      0x4cb2\n#define mmDP3_DP_DPHY_SYM1                                                      0x4db2\n#define mmDP4_DP_DPHY_SYM1                                                      0x4eb2\n#define mmDP5_DP_DPHY_SYM1                                                      0x4fb2\n#define mmDP6_DP_DPHY_SYM1                                                      0x54b2\n#define mmDP7_DP_DPHY_SYM1                                                      0x56b2\n#define mmDP8_DP_DPHY_SYM1                                                      0x57b2\n#define mmDP_DPHY_SYM2                                                          0x4ab3\n#define mmDP0_DP_DPHY_SYM2                                                      0x4ab3\n#define mmDP1_DP_DPHY_SYM2                                                      0x4bb3\n#define mmDP2_DP_DPHY_SYM2                                                      0x4cb3\n#define mmDP3_DP_DPHY_SYM2                                                      0x4db3\n#define mmDP4_DP_DPHY_SYM2                                                      0x4eb3\n#define mmDP5_DP_DPHY_SYM2                                                      0x4fb3\n#define mmDP6_DP_DPHY_SYM2                                                      0x54b3\n#define mmDP7_DP_DPHY_SYM2                                                      0x56b3\n#define mmDP8_DP_DPHY_SYM2                                                      0x57b3\n#define mmDP_DPHY_8B10B_CNTL                                                    0x4ab4\n#define mmDP0_DP_DPHY_8B10B_CNTL                                                0x4ab4\n#define mmDP1_DP_DPHY_8B10B_CNTL                                                0x4bb4\n#define mmDP2_DP_DPHY_8B10B_CNTL                                                0x4cb4\n#define mmDP3_DP_DPHY_8B10B_CNTL                                                0x4db4\n#define mmDP4_DP_DPHY_8B10B_CNTL                                                0x4eb4\n#define mmDP5_DP_DPHY_8B10B_CNTL                                                0x4fb4\n#define mmDP6_DP_DPHY_8B10B_CNTL                                                0x54b4\n#define mmDP7_DP_DPHY_8B10B_CNTL                                                0x56b4\n#define mmDP8_DP_DPHY_8B10B_CNTL                                                0x57b4\n#define mmDP_DPHY_PRBS_CNTL                                                     0x4ab5\n#define mmDP0_DP_DPHY_PRBS_CNTL                                                 0x4ab5\n#define mmDP1_DP_DPHY_PRBS_CNTL                                                 0x4bb5\n#define mmDP2_DP_DPHY_PRBS_CNTL                                                 0x4cb5\n#define mmDP3_DP_DPHY_PRBS_CNTL                                                 0x4db5\n#define mmDP4_DP_DPHY_PRBS_CNTL                                                 0x4eb5\n#define mmDP5_DP_DPHY_PRBS_CNTL                                                 0x4fb5\n#define mmDP6_DP_DPHY_PRBS_CNTL                                                 0x54b5\n#define mmDP7_DP_DPHY_PRBS_CNTL                                                 0x56b5\n#define mmDP8_DP_DPHY_PRBS_CNTL                                                 0x57b5\n#define mmDP_DPHY_SCRAM_CNTL                                                    0x4ab6\n#define mmDP0_DP_DPHY_SCRAM_CNTL                                                0x4ab6\n#define mmDP1_DP_DPHY_SCRAM_CNTL                                                0x4bb6\n#define mmDP2_DP_DPHY_SCRAM_CNTL                                                0x4cb6\n#define mmDP3_DP_DPHY_SCRAM_CNTL                                                0x4db6\n#define mmDP4_DP_DPHY_SCRAM_CNTL                                                0x4eb6\n#define mmDP5_DP_DPHY_SCRAM_CNTL                                                0x4fb6\n#define mmDP6_DP_DPHY_SCRAM_CNTL                                                0x54b6\n#define mmDP8_DP_DPHY_SCRAM_CNTL                                                0x56b6\n#define mmDP_DPHY_BS_SR_SWAP_CNTL                                               0x4adc\n#define mmDP0_DP_DPHY_BS_SR_SWAP_CNTL                                           0x4adc\n#define mmDP1_DP_DPHY_BS_SR_SWAP_CNTL                                           0x4bdc\n#define mmDP2_DP_DPHY_BS_SR_SWAP_CNTL                                           0x4cdc\n#define mmDP3_DP_DPHY_BS_SR_SWAP_CNTL                                           0x4ddc\n#define mmDP4_DP_DPHY_BS_SR_SWAP_CNTL                                           0x4edc\n#define mmDP5_DP_DPHY_BS_SR_SWAP_CNTL                                           0x4fdc\n#define mmDP6_DP_DPHY_BS_SR_SWAP_CNTL                                           0x54dc\n#define mmDP7_DP_DPHY_BS_SR_SWAP_CNTL                                           0x56dc\n#define mmDP8_DP_DPHY_BS_SR_SWAP_CNTL                                           0x57dc\n#define mmDP_DPHY_CRC_EN                                                        0x4ab7\n#define mmDP0_DP_DPHY_CRC_EN                                                    0x4ab7\n#define mmDP1_DP_DPHY_CRC_EN                                                    0x4bb7\n#define mmDP2_DP_DPHY_CRC_EN                                                    0x4cb7\n#define mmDP3_DP_DPHY_CRC_EN                                                    0x4db7\n#define mmDP4_DP_DPHY_CRC_EN                                                    0x4eb7\n#define mmDP5_DP_DPHY_CRC_EN                                                    0x4fb7\n#define mmDP6_DP_DPHY_CRC_EN                                                    0x54b7\n#define mmDP7_DP_DPHY_CRC_EN                                                    0x56b7\n#define mmDP8_DP_DPHY_CRC_EN                                                    0x57b7\n#define mmDP_DPHY_CRC_CNTL                                                      0x4ab8\n#define mmDP0_DP_DPHY_CRC_CNTL                                                  0x4ab8\n#define mmDP1_DP_DPHY_CRC_CNTL                                                  0x4bb8\n#define mmDP2_DP_DPHY_CRC_CNTL                                                  0x4cb8\n#define mmDP3_DP_DPHY_CRC_CNTL                                                  0x4db8\n#define mmDP4_DP_DPHY_CRC_CNTL                                                  0x4eb8\n#define mmDP5_DP_DPHY_CRC_CNTL                                                  0x4fb8\n#define mmDP6_DP_DPHY_CRC_CNTL                                                  0x54b8\n#define mmDP7_DP_DPHY_CRC_CNTL                                                  0x56b8\n#define mmDP8_DP_DPHY_CRC_CNTL                                                  0x57b8\n#define mmDP_DPHY_CRC_RESULT                                                    0x4ab9\n#define mmDP0_DP_DPHY_CRC_RESULT                                                0x4ab9\n#define mmDP1_DP_DPHY_CRC_RESULT                                                0x4bb9\n#define mmDP2_DP_DPHY_CRC_RESULT                                                0x4cb9\n#define mmDP3_DP_DPHY_CRC_RESULT                                                0x4db9\n#define mmDP4_DP_DPHY_CRC_RESULT                                                0x4eb9\n#define mmDP5_DP_DPHY_CRC_RESULT                                                0x4fb9\n#define mmDP6_DP_DPHY_CRC_RESULT                                                0x54b9\n#define mmDP7_DP_DPHY_CRC_RESULT                                                0x56b9\n#define mmDP8_DP_DPHY_CRC_RESULT                                                0x57b9\n#define mmDP_DPHY_CRC_MST_CNTL                                                  0x4aba\n#define mmDP0_DP_DPHY_CRC_MST_CNTL                                              0x4aba\n#define mmDP1_DP_DPHY_CRC_MST_CNTL                                              0x4bba\n#define mmDP2_DP_DPHY_CRC_MST_CNTL                                              0x4cba\n#define mmDP3_DP_DPHY_CRC_MST_CNTL                                              0x4dba\n#define mmDP4_DP_DPHY_CRC_MST_CNTL                                              0x4eba\n#define mmDP5_DP_DPHY_CRC_MST_CNTL                                              0x4fba\n#define mmDP6_DP_DPHY_CRC_MST_CNTL                                              0x54ba\n#define mmDP7_DP_DPHY_CRC_MST_CNTL                                              0x56ba\n#define mmDP8_DP_DPHY_CRC_MST_CNTL                                              0x57ba\n#define mmDP_DPHY_CRC_MST_STATUS                                                0x4abb\n#define mmDP0_DP_DPHY_CRC_MST_STATUS                                            0x4abb\n#define mmDP1_DP_DPHY_CRC_MST_STATUS                                            0x4bbb\n#define mmDP2_DP_DPHY_CRC_MST_STATUS                                            0x4cbb\n#define mmDP3_DP_DPHY_CRC_MST_STATUS                                            0x4dbb\n#define mmDP4_DP_DPHY_CRC_MST_STATUS                                            0x4ebb\n#define mmDP5_DP_DPHY_CRC_MST_STATUS                                            0x4fbb\n#define mmDP6_DP_DPHY_CRC_MST_STATUS                                            0x54bb\n#define mmDP7_DP_DPHY_CRC_MST_STATUS                                            0x56bb\n#define mmDP8_DP_DPHY_CRC_MST_STATUS                                            0x57bb\n#define mmDP_DPHY_FAST_TRAINING                                                 0x4abc\n#define mmDP0_DP_DPHY_FAST_TRAINING                                             0x4abc\n#define mmDP1_DP_DPHY_FAST_TRAINING                                             0x4bbc\n#define mmDP2_DP_DPHY_FAST_TRAINING                                             0x4cbc\n#define mmDP3_DP_DPHY_FAST_TRAINING                                             0x4dbc\n#define mmDP4_DP_DPHY_FAST_TRAINING                                             0x4ebc\n#define mmDP5_DP_DPHY_FAST_TRAINING                                             0x4fbc\n#define mmDP6_DP_DPHY_FAST_TRAINING                                             0x54bc\n#define mmDP7_DP_DPHY_FAST_TRAINING                                             0x56bc\n#define mmDP8_DP_DPHY_FAST_TRAINING                                             0x57bc\n#define mmDP_DPHY_FAST_TRAINING_STATUS                                          0x4abd\n#define mmDP0_DP_DPHY_FAST_TRAINING_STATUS                                      0x4abd\n#define mmDP1_DP_DPHY_FAST_TRAINING_STATUS                                      0x4bbd\n#define mmDP2_DP_DPHY_FAST_TRAINING_STATUS                                      0x4cbd\n#define mmDP3_DP_DPHY_FAST_TRAINING_STATUS                                      0x4dbd\n#define mmDP4_DP_DPHY_FAST_TRAINING_STATUS                                      0x4ebd\n#define mmDP5_DP_DPHY_FAST_TRAINING_STATUS                                      0x4fbd\n#define mmDP6_DP_DPHY_FAST_TRAINING_STATUS                                      0x54bd\n#define mmDP7_DP_DPHY_FAST_TRAINING_STATUS                                      0x56bd\n#define mmDP8_DP_DPHY_FAST_TRAINING_STATUS                                      0x57bd\n#define mmDP_DPHY_HBR2_PATTERN_CONTROL                                          0x4add\n#define mmDP0_DP_DPHY_HBR2_PATTERN_CONTROL                                      0x4add\n#define mmDP1_DP_DPHY_HBR2_PATTERN_CONTROL                                      0x4bdd\n#define mmDP2_DP_DPHY_HBR2_PATTERN_CONTROL                                      0x4cdd\n#define mmDP3_DP_DPHY_HBR2_PATTERN_CONTROL                                      0x4ddd\n#define mmDP4_DP_DPHY_HBR2_PATTERN_CONTROL                                      0x4edd\n#define mmDP5_DP_DPHY_HBR2_PATTERN_CONTROL                                      0x4fdd\n#define mmDP6_DP_DPHY_HBR2_PATTERN_CONTROL                                      0x54dd\n#define mmDP7_DP_DPHY_HBR2_PATTERN_CONTROL                                      0x56dd\n#define mmDP8_DP_DPHY_HBR2_PATTERN_CONTROL                                      0x57dd\n#define mmDP_MSA_V_TIMING_OVERRIDE1                                             0x4abe\n#define mmDP0_DP_MSA_V_TIMING_OVERRIDE1                                         0x4abe\n#define mmDP1_DP_MSA_V_TIMING_OVERRIDE1                                         0x4bbe\n#define mmDP2_DP_MSA_V_TIMING_OVERRIDE1                                         0x4cbe\n#define mmDP3_DP_MSA_V_TIMING_OVERRIDE1                                         0x4dbe\n#define mmDP4_DP_MSA_V_TIMING_OVERRIDE1                                         0x4ebe\n#define mmDP5_DP_MSA_V_TIMING_OVERRIDE1                                         0x4fbe\n#define mmDP6_DP_MSA_V_TIMING_OVERRIDE1                                         0x54be\n#define mmDP7_DP_MSA_V_TIMING_OVERRIDE1                                         0x56be\n#define mmDP8_DP_MSA_V_TIMING_OVERRIDE1                                         0x57be\n#define mmDP_MSA_V_TIMING_OVERRIDE2                                             0x4abf\n#define mmDP0_DP_MSA_V_TIMING_OVERRIDE2                                         0x4abf\n#define mmDP1_DP_MSA_V_TIMING_OVERRIDE2                                         0x4bbf\n#define mmDP2_DP_MSA_V_TIMING_OVERRIDE2                                         0x4cbf\n#define mmDP3_DP_MSA_V_TIMING_OVERRIDE2                                         0x4dbf\n#define mmDP4_DP_MSA_V_TIMING_OVERRIDE2                                         0x4ebf\n#define mmDP5_DP_MSA_V_TIMING_OVERRIDE2                                         0x4fbf\n#define mmDP6_DP_MSA_V_TIMING_OVERRIDE2                                         0x54bf\n#define mmDP7_DP_MSA_V_TIMING_OVERRIDE2                                         0x56bf\n#define mmDP8_DP_MSA_V_TIMING_OVERRIDE2                                         0x57bf\n#define mmDP_SEC_CNTL                                                           0x4ac3\n#define mmDP0_DP_SEC_CNTL                                                       0x4ac3\n#define mmDP1_DP_SEC_CNTL                                                       0x4bc3\n#define mmDP2_DP_SEC_CNTL                                                       0x4cc3\n#define mmDP3_DP_SEC_CNTL                                                       0x4dc3\n#define mmDP4_DP_SEC_CNTL                                                       0x4ec3\n#define mmDP5_DP_SEC_CNTL                                                       0x4fc3\n#define mmDP6_DP_SEC_CNTL                                                       0x54c3\n#define mmDP7_DP_SEC_CNTL                                                       0x56c3\n#define mmDP8_DP_SEC_CNTL                                                       0x57c3\n#define mmDP_SEC_CNTL1                                                          0x4ac4\n#define mmDP0_DP_SEC_CNTL1                                                      0x4ac4\n#define mmDP1_DP_SEC_CNTL1                                                      0x4bc4\n#define mmDP2_DP_SEC_CNTL1                                                      0x4cc4\n#define mmDP3_DP_SEC_CNTL1                                                      0x4dc4\n#define mmDP4_DP_SEC_CNTL1                                                      0x4ec4\n#define mmDP5_DP_SEC_CNTL1                                                      0x4fc4\n#define mmDP6_DP_SEC_CNTL1                                                      0x54c4\n#define mmDP7_DP_SEC_CNTL1                                                      0x56c4\n#define mmDP8_DP_SEC_CNTL1                                                      0x57c4\n#define mmDP_SEC_FRAMING1                                                       0x4ac5\n#define mmDP0_DP_SEC_FRAMING1                                                   0x4ac5\n#define mmDP1_DP_SEC_FRAMING1                                                   0x4bc5\n#define mmDP2_DP_SEC_FRAMING1                                                   0x4cc5\n#define mmDP3_DP_SEC_FRAMING1                                                   0x4dc5\n#define mmDP4_DP_SEC_FRAMING1                                                   0x4ec5\n#define mmDP5_DP_SEC_FRAMING1                                                   0x4fc5\n#define mmDP6_DP_SEC_FRAMING1                                                   0x54c5\n#define mmDP7_DP_SEC_FRAMING1                                                   0x56c5\n#define mmDP8_DP_SEC_FRAMING1                                                   0x57c5\n#define mmDP_SEC_FRAMING2                                                       0x4ac6\n#define mmDP0_DP_SEC_FRAMING2                                                   0x4ac6\n#define mmDP1_DP_SEC_FRAMING2                                                   0x4bc6\n#define mmDP2_DP_SEC_FRAMING2                                                   0x4cc6\n#define mmDP3_DP_SEC_FRAMING2                                                   0x4dc6\n#define mmDP4_DP_SEC_FRAMING2                                                   0x4ec6\n#define mmDP5_DP_SEC_FRAMING2                                                   0x4fc6\n#define mmDP6_DP_SEC_FRAMING2                                                   0x54c6\n#define mmDP7_DP_SEC_FRAMING2                                                   0x56c6\n#define mmDP8_DP_SEC_FRAMING2                                                   0x57c6\n#define mmDP_SEC_FRAMING3                                                       0x4ac7\n#define mmDP0_DP_SEC_FRAMING3                                                   0x4ac7\n#define mmDP1_DP_SEC_FRAMING3                                                   0x4bc7\n#define mmDP2_DP_SEC_FRAMING3                                                   0x4cc7\n#define mmDP3_DP_SEC_FRAMING3                                                   0x4dc7\n#define mmDP4_DP_SEC_FRAMING3                                                   0x4ec7\n#define mmDP5_DP_SEC_FRAMING3                                                   0x4fc7\n#define mmDP6_DP_SEC_FRAMING3                                                   0x54c7\n#define mmDP7_DP_SEC_FRAMING3                                                   0x56c7\n#define mmDP8_DP_SEC_FRAMING3                                                   0x57c7\n#define mmDP_SEC_FRAMING4                                                       0x4ac8\n#define mmDP0_DP_SEC_FRAMING4                                                   0x4ac8\n#define mmDP1_DP_SEC_FRAMING4                                                   0x4bc8\n#define mmDP2_DP_SEC_FRAMING4                                                   0x4cc8\n#define mmDP3_DP_SEC_FRAMING4                                                   0x4dc8\n#define mmDP4_DP_SEC_FRAMING4                                                   0x4ec8\n#define mmDP5_DP_SEC_FRAMING4                                                   0x4fc8\n#define mmDP6_DP_SEC_FRAMING4                                                   0x54c8\n#define mmDP7_DP_SEC_FRAMING4                                                   0x56c8\n#define mmDP8_DP_SEC_FRAMING4                                                   0x57c8\n#define mmDP_SEC_AUD_N                                                          0x4ac9\n#define mmDP0_DP_SEC_AUD_N                                                      0x4ac9\n#define mmDP1_DP_SEC_AUD_N                                                      0x4bc9\n#define mmDP2_DP_SEC_AUD_N                                                      0x4cc9\n#define mmDP3_DP_SEC_AUD_N                                                      0x4dc9\n#define mmDP4_DP_SEC_AUD_N                                                      0x4ec9\n#define mmDP5_DP_SEC_AUD_N                                                      0x4fc9\n#define mmDP6_DP_SEC_AUD_N                                                      0x54c9\n#define mmDP7_DP_SEC_AUD_N                                                      0x56c9\n#define mmDP8_DP_SEC_AUD_N                                                      0x57c9\n#define mmDP_SEC_AUD_N_READBACK                                                 0x4aca\n#define mmDP0_DP_SEC_AUD_N_READBACK                                             0x4aca\n#define mmDP1_DP_SEC_AUD_N_READBACK                                             0x4bca\n#define mmDP2_DP_SEC_AUD_N_READBACK                                             0x4cca\n#define mmDP3_DP_SEC_AUD_N_READBACK                                             0x4dca\n#define mmDP4_DP_SEC_AUD_N_READBACK                                             0x4eca\n#define mmDP5_DP_SEC_AUD_N_READBACK                                             0x4fca\n#define mmDP6_DP_SEC_AUD_N_READBACK                                             0x54ca\n#define mmDP7_DP_SEC_AUD_N_READBACK                                             0x56ca\n#define mmDP8_DP_SEC_AUD_N_READBACK                                             0x57ca\n#define mmDP_SEC_AUD_M                                                          0x4acb\n#define mmDP0_DP_SEC_AUD_M                                                      0x4acb\n#define mmDP1_DP_SEC_AUD_M                                                      0x4bcb\n#define mmDP2_DP_SEC_AUD_M                                                      0x4ccb\n#define mmDP3_DP_SEC_AUD_M                                                      0x4dcb\n#define mmDP4_DP_SEC_AUD_M                                                      0x4ecb\n#define mmDP5_DP_SEC_AUD_M                                                      0x4fcb\n#define mmDP6_DP_SEC_AUD_M                                                      0x54cb\n#define mmDP7_DP_SEC_AUD_M                                                      0x56cb\n#define mmDP8_DP_SEC_AUD_M                                                      0x57cb\n#define mmDP_SEC_AUD_M_READBACK                                                 0x4acc\n#define mmDP0_DP_SEC_AUD_M_READBACK                                             0x4acc\n#define mmDP1_DP_SEC_AUD_M_READBACK                                             0x4bcc\n#define mmDP2_DP_SEC_AUD_M_READBACK                                             0x4ccc\n#define mmDP3_DP_SEC_AUD_M_READBACK                                             0x4dcc\n#define mmDP4_DP_SEC_AUD_M_READBACK                                             0x4ecc\n#define mmDP5_DP_SEC_AUD_M_READBACK                                             0x4fcc\n#define mmDP6_DP_SEC_AUD_M_READBACK                                             0x54cc\n#define mmDP7_DP_SEC_AUD_M_READBACK                                             0x56cc\n#define mmDP8_DP_SEC_AUD_M_READBACK                                             0x57cc\n#define mmDP_SEC_TIMESTAMP                                                      0x4acd\n#define mmDP0_DP_SEC_TIMESTAMP                                                  0x4acd\n#define mmDP1_DP_SEC_TIMESTAMP                                                  0x4bcd\n#define mmDP2_DP_SEC_TIMESTAMP                                                  0x4ccd\n#define mmDP3_DP_SEC_TIMESTAMP                                                  0x4dcd\n#define mmDP4_DP_SEC_TIMESTAMP                                                  0x4ecd\n#define mmDP5_DP_SEC_TIMESTAMP                                                  0x4fcd\n#define mmDP6_DP_SEC_TIMESTAMP                                                  0x54cd\n#define mmDP7_DP_SEC_TIMESTAMP                                                  0x56cd\n#define mmDP8_DP_SEC_TIMESTAMP                                                  0x57cd\n#define mmDP_SEC_PACKET_CNTL                                                    0x4ace\n#define mmDP0_DP_SEC_PACKET_CNTL                                                0x4ace\n#define mmDP1_DP_SEC_PACKET_CNTL                                                0x4bce\n#define mmDP2_DP_SEC_PACKET_CNTL                                                0x4cce\n#define mmDP3_DP_SEC_PACKET_CNTL                                                0x4dce\n#define mmDP4_DP_SEC_PACKET_CNTL                                                0x4ece\n#define mmDP5_DP_SEC_PACKET_CNTL                                                0x4fce\n#define mmDP6_DP_SEC_PACKET_CNTL                                                0x54ce\n#define mmDP7_DP_SEC_PACKET_CNTL                                                0x56ce\n#define mmDP8_DP_SEC_PACKET_CNTL                                                0x57ce\n#define mmDP_MSE_RATE_CNTL                                                      0x4acf\n#define mmDP0_DP_MSE_RATE_CNTL                                                  0x4acf\n#define mmDP1_DP_MSE_RATE_CNTL                                                  0x4bcf\n#define mmDP2_DP_MSE_RATE_CNTL                                                  0x4ccf\n#define mmDP3_DP_MSE_RATE_CNTL                                                  0x4dcf\n#define mmDP4_DP_MSE_RATE_CNTL                                                  0x4ecf\n#define mmDP5_DP_MSE_RATE_CNTL                                                  0x4fcf\n#define mmDP6_DP_MSE_RATE_CNTL                                                  0x54cf\n#define mmDP7_DP_MSE_RATE_CNTL                                                  0x56cf\n#define mmDP8_DP_MSE_RATE_CNTL                                                  0x57cf\n#define mmDP_MSE_RATE_UPDATE                                                    0x4ad1\n#define mmDP0_DP_MSE_RATE_UPDATE                                                0x4ad1\n#define mmDP1_DP_MSE_RATE_UPDATE                                                0x4bd1\n#define mmDP2_DP_MSE_RATE_UPDATE                                                0x4cd1\n#define mmDP3_DP_MSE_RATE_UPDATE                                                0x4dd1\n#define mmDP4_DP_MSE_RATE_UPDATE                                                0x4ed1\n#define mmDP5_DP_MSE_RATE_UPDATE                                                0x4fd1\n#define mmDP6_DP_MSE_RATE_UPDATE                                                0x54d1\n#define mmDP7_DP_MSE_RATE_UPDATE                                                0x56d1\n#define mmDP8_DP_MSE_RATE_UPDATE                                                0x57d1\n#define mmDP_MSE_SAT0                                                           0x4ad2\n#define mmDP0_DP_MSE_SAT0                                                       0x4ad2\n#define mmDP1_DP_MSE_SAT0                                                       0x4bd2\n#define mmDP2_DP_MSE_SAT0                                                       0x4cd2\n#define mmDP3_DP_MSE_SAT0                                                       0x4dd2\n#define mmDP4_DP_MSE_SAT0                                                       0x4ed2\n#define mmDP5_DP_MSE_SAT0                                                       0x4fd2\n#define mmDP6_DP_MSE_SAT0                                                       0x54d2\n#define mmDP7_DP_MSE_SAT0                                                       0x56d2\n#define mmDP8_DP_MSE_SAT0                                                       0x57d2\n#define mmDP_MSE_SAT1                                                           0x4ad3\n#define mmDP0_DP_MSE_SAT1                                                       0x4ad3\n#define mmDP1_DP_MSE_SAT1                                                       0x4bd3\n#define mmDP2_DP_MSE_SAT1                                                       0x4cd3\n#define mmDP3_DP_MSE_SAT1                                                       0x4dd3\n#define mmDP4_DP_MSE_SAT1                                                       0x4ed3\n#define mmDP5_DP_MSE_SAT1                                                       0x4fd3\n#define mmDP6_DP_MSE_SAT1                                                       0x54d3\n#define mmDP7_DP_MSE_SAT1                                                       0x56d3\n#define mmDP8_DP_MSE_SAT1                                                       0x57d3\n#define mmDP_MSE_SAT2                                                           0x4ad4\n#define mmDP0_DP_MSE_SAT2                                                       0x4ad4\n#define mmDP1_DP_MSE_SAT2                                                       0x4bd4\n#define mmDP2_DP_MSE_SAT2                                                       0x4cd4\n#define mmDP3_DP_MSE_SAT2                                                       0x4dd4\n#define mmDP4_DP_MSE_SAT2                                                       0x4ed4\n#define mmDP5_DP_MSE_SAT2                                                       0x4fd4\n#define mmDP6_DP_MSE_SAT2                                                       0x54d4\n#define mmDP7_DP_MSE_SAT2                                                       0x56d4\n#define mmDP8_DP_MSE_SAT2                                                       0x57d4\n#define mmDP_MSE_SAT_UPDATE                                                     0x4ad5\n#define mmDP0_DP_MSE_SAT_UPDATE                                                 0x4ad5\n#define mmDP1_DP_MSE_SAT_UPDATE                                                 0x4bd5\n#define mmDP2_DP_MSE_SAT_UPDATE                                                 0x4cd5\n#define mmDP3_DP_MSE_SAT_UPDATE                                                 0x4dd5\n#define mmDP4_DP_MSE_SAT_UPDATE                                                 0x4ed5\n#define mmDP5_DP_MSE_SAT_UPDATE                                                 0x4fd5\n#define mmDP6_DP_MSE_SAT_UPDATE                                                 0x54d5\n#define mmDP7_DP_MSE_SAT_UPDATE                                                 0x56d5\n#define mmDP8_DP_MSE_SAT_UPDATE                                                 0x57d5\n#define mmDP_MSE_LINK_TIMING                                                    0x4ad6\n#define mmDP0_DP_MSE_LINK_TIMING                                                0x4ad6\n#define mmDP1_DP_MSE_LINK_TIMING                                                0x4bd6\n#define mmDP2_DP_MSE_LINK_TIMING                                                0x4cd6\n#define mmDP3_DP_MSE_LINK_TIMING                                                0x4dd6\n#define mmDP4_DP_MSE_LINK_TIMING                                                0x4ed6\n#define mmDP5_DP_MSE_LINK_TIMING                                                0x4fd6\n#define mmDP6_DP_MSE_LINK_TIMING                                                0x54d6\n#define mmDP7_DP_MSE_LINK_TIMING                                                0x56d6\n#define mmDP8_DP_MSE_LINK_TIMING                                                0x57d6\n#define mmDP_MSE_MISC_CNTL                                                      0x4ad7\n#define mmDP0_DP_MSE_MISC_CNTL                                                  0x4ad7\n#define mmDP1_DP_MSE_MISC_CNTL                                                  0x4bd7\n#define mmDP2_DP_MSE_MISC_CNTL                                                  0x4cd7\n#define mmDP3_DP_MSE_MISC_CNTL                                                  0x4dd7\n#define mmDP4_DP_MSE_MISC_CNTL                                                  0x4ed7\n#define mmDP5_DP_MSE_MISC_CNTL                                                  0x4fd7\n#define mmDP6_DP_MSE_MISC_CNTL                                                  0x54d7\n#define mmDP7_DP_MSE_MISC_CNTL                                                  0x56d7\n#define mmDP8_DP_MSE_MISC_CNTL                                                  0x57d7\n#define mmDP_MSE_SAT0_STATUS                                                    0x4adf\n#define mmDP0_DP_MSE_SAT0_STATUS                                                0x4adf\n#define mmDP1_DP_MSE_SAT0_STATUS                                                0x4bdf\n#define mmDP2_DP_MSE_SAT0_STATUS                                                0x4cdf\n#define mmDP3_DP_MSE_SAT0_STATUS                                                0x4ddf\n#define mmDP4_DP_MSE_SAT0_STATUS                                                0x4edf\n#define mmDP5_DP_MSE_SAT0_STATUS                                                0x4fdf\n#define mmDP6_DP_MSE_SAT0_STATUS                                                0x54df\n#define mmDP7_DP_MSE_SAT0_STATUS                                                0x56df\n#define mmDP8_DP_MSE_SAT0_STATUS                                                0x57df\n#define mmDP_MSE_SAT1_STATUS                                                    0x4ae0\n#define mmDP0_DP_MSE_SAT1_STATUS                                                0x4ae0\n#define mmDP1_DP_MSE_SAT1_STATUS                                                0x4be0\n#define mmDP2_DP_MSE_SAT1_STATUS                                                0x4ce0\n#define mmDP3_DP_MSE_SAT1_STATUS                                                0x4de0\n#define mmDP4_DP_MSE_SAT1_STATUS                                                0x4ee0\n#define mmDP5_DP_MSE_SAT1_STATUS                                                0x4fe0\n#define mmDP6_DP_MSE_SAT1_STATUS                                                0x54e0\n#define mmDP7_DP_MSE_SAT1_STATUS                                                0x56e0\n#define mmDP8_DP_MSE_SAT1_STATUS                                                0x57e0\n#define mmDP_MSE_SAT2_STATUS                                                    0x4ae1\n#define mmDP0_DP_MSE_SAT2_STATUS                                                0x4ae1\n#define mmDP1_DP_MSE_SAT2_STATUS                                                0x4be1\n#define mmDP2_DP_MSE_SAT2_STATUS                                                0x4ce1\n#define mmDP3_DP_MSE_SAT2_STATUS                                                0x4de1\n#define mmDP4_DP_MSE_SAT2_STATUS                                                0x4ee1\n#define mmDP5_DP_MSE_SAT2_STATUS                                                0x4fe1\n#define mmDP6_DP_MSE_SAT2_STATUS                                                0x54e1\n#define mmDP7_DP_MSE_SAT2_STATUS                                                0x56e1\n#define mmDP8_DP_MSE_SAT2_STATUS                                                0x57e1\n#define mmDP_TEST_DEBUG_INDEX                                                   0x4ad8\n#define mmDP0_DP_TEST_DEBUG_INDEX                                               0x4ad8\n#define mmDP1_DP_TEST_DEBUG_INDEX                                               0x4bd8\n#define mmDP2_DP_TEST_DEBUG_INDEX                                               0x4cd8\n#define mmDP3_DP_TEST_DEBUG_INDEX                                               0x4dd8\n#define mmDP4_DP_TEST_DEBUG_INDEX                                               0x4ed8\n#define mmDP5_DP_TEST_DEBUG_INDEX                                               0x4fd8\n#define mmDP6_DP_TEST_DEBUG_INDEX                                               0x54d8\n#define mmDP7_DP_TEST_DEBUG_INDEX                                               0x56d8\n#define mmDP8_DP_TEST_DEBUG_INDEX                                               0x57d8\n#define mmDP_TEST_DEBUG_DATA                                                    0x4ad9\n#define mmDP0_DP_TEST_DEBUG_DATA                                                0x4ad9\n#define mmDP1_DP_TEST_DEBUG_DATA                                                0x4bd9\n#define mmDP2_DP_TEST_DEBUG_DATA                                                0x4cd9\n#define mmDP3_DP_TEST_DEBUG_DATA                                                0x4dd9\n#define mmDP4_DP_TEST_DEBUG_DATA                                                0x4ed9\n#define mmDP5_DP_TEST_DEBUG_DATA                                                0x4fd9\n#define mmDP6_DP_TEST_DEBUG_DATA                                                0x54d9\n#define mmDP7_DP_TEST_DEBUG_DATA                                                0x56d9\n#define mmDP8_DP_TEST_DEBUG_DATA                                                0x57d9\n#define mmDP_FE_TEST_DEBUG_INDEX                                                0x4ada\n#define mmDP0_DP_FE_TEST_DEBUG_INDEX                                            0x4ada\n#define mmDP1_DP_FE_TEST_DEBUG_INDEX                                            0x4bda\n#define mmDP2_DP_FE_TEST_DEBUG_INDEX                                            0x4cda\n#define mmDP3_DP_FE_TEST_DEBUG_INDEX                                            0x4dda\n#define mmDP4_DP_FE_TEST_DEBUG_INDEX                                            0x4eda\n#define mmDP5_DP_FE_TEST_DEBUG_INDEX                                            0x4fda\n#define mmDP6_DP_FE_TEST_DEBUG_INDEX                                            0x54da\n#define mmDP7_DP_FE_TEST_DEBUG_INDEX                                            0x56da\n#define mmDP8_DP_FE_TEST_DEBUG_INDEX                                            0x57da\n#define mmDP_FE_TEST_DEBUG_DATA                                                 0x4adb\n#define mmDP0_DP_FE_TEST_DEBUG_DATA                                             0x4adb\n#define mmDP1_DP_FE_TEST_DEBUG_DATA                                             0x4bdb\n#define mmDP2_DP_FE_TEST_DEBUG_DATA                                             0x4cdb\n#define mmDP3_DP_FE_TEST_DEBUG_DATA                                             0x4ddb\n#define mmDP4_DP_FE_TEST_DEBUG_DATA                                             0x4edb\n#define mmDP5_DP_FE_TEST_DEBUG_DATA                                             0x4fdb\n#define mmDP6_DP_FE_TEST_DEBUG_DATA                                             0x54db\n#define mmDP7_DP_FE_TEST_DEBUG_DATA                                             0x56db\n#define mmDP8_DP_FE_TEST_DEBUG_DATA                                             0x57db\n#define mmAUX_CONTROL                                                           0x5c00\n#define mmDP_AUX0_AUX_CONTROL                                                   0x5c00\n#define mmDP_AUX1_AUX_CONTROL                                                   0x5c1c\n#define mmDP_AUX2_AUX_CONTROL                                                   0x5c38\n#define mmDP_AUX3_AUX_CONTROL                                                   0x5c54\n#define mmDP_AUX4_AUX_CONTROL                                                   0x5c70\n#define mmDP_AUX5_AUX_CONTROL                                                   0x5c8c\n#define mmAUX_SW_CONTROL                                                        0x5c01\n#define mmDP_AUX0_AUX_SW_CONTROL                                                0x5c01\n#define mmDP_AUX1_AUX_SW_CONTROL                                                0x5c1d\n#define mmDP_AUX2_AUX_SW_CONTROL                                                0x5c39\n#define mmDP_AUX3_AUX_SW_CONTROL                                                0x5c55\n#define mmDP_AUX4_AUX_SW_CONTROL                                                0x5c71\n#define mmDP_AUX5_AUX_SW_CONTROL                                                0x5c8d\n#define mmAUX_ARB_CONTROL                                                       0x5c02\n#define mmDP_AUX0_AUX_ARB_CONTROL                                               0x5c02\n#define mmDP_AUX1_AUX_ARB_CONTROL                                               0x5c1e\n#define mmDP_AUX2_AUX_ARB_CONTROL                                               0x5c3a\n#define mmDP_AUX3_AUX_ARB_CONTROL                                               0x5c56\n#define mmDP_AUX4_AUX_ARB_CONTROL                                               0x5c72\n#define mmDP_AUX5_AUX_ARB_CONTROL                                               0x5c8e\n#define mmAUX_INTERRUPT_CONTROL                                                 0x5c03\n#define mmDP_AUX0_AUX_INTERRUPT_CONTROL                                         0x5c03\n#define mmDP_AUX1_AUX_INTERRUPT_CONTROL                                         0x5c1f\n#define mmDP_AUX2_AUX_INTERRUPT_CONTROL                                         0x5c3b\n#define mmDP_AUX3_AUX_INTERRUPT_CONTROL                                         0x5c57\n#define mmDP_AUX4_AUX_INTERRUPT_CONTROL                                         0x5c73\n#define mmDP_AUX5_AUX_INTERRUPT_CONTROL                                         0x5c8f\n#define mmAUX_SW_STATUS                                                         0x5c04\n#define mmDP_AUX0_AUX_SW_STATUS                                                 0x5c04\n#define mmDP_AUX1_AUX_SW_STATUS                                                 0x5c20\n#define mmDP_AUX2_AUX_SW_STATUS                                                 0x5c3c\n#define mmDP_AUX3_AUX_SW_STATUS                                                 0x5c58\n#define mmDP_AUX4_AUX_SW_STATUS                                                 0x5c74\n#define mmDP_AUX5_AUX_SW_STATUS                                                 0x5c90\n#define mmAUX_LS_STATUS                                                         0x5c05\n#define mmDP_AUX0_AUX_LS_STATUS                                                 0x5c05\n#define mmDP_AUX1_AUX_LS_STATUS                                                 0x5c21\n#define mmDP_AUX2_AUX_LS_STATUS                                                 0x5c3d\n#define mmDP_AUX3_AUX_LS_STATUS                                                 0x5c59\n#define mmDP_AUX4_AUX_LS_STATUS                                                 0x5c75\n#define mmDP_AUX5_AUX_LS_STATUS                                                 0x5c91\n#define mmAUX_SW_DATA                                                           0x5c06\n#define mmDP_AUX0_AUX_SW_DATA                                                   0x5c06\n#define mmDP_AUX1_AUX_SW_DATA                                                   0x5c22\n#define mmDP_AUX2_AUX_SW_DATA                                                   0x5c3e\n#define mmDP_AUX3_AUX_SW_DATA                                                   0x5c5a\n#define mmDP_AUX4_AUX_SW_DATA                                                   0x5c76\n#define mmDP_AUX5_AUX_SW_DATA                                                   0x5c92\n#define mmAUX_LS_DATA                                                           0x5c07\n#define mmDP_AUX0_AUX_LS_DATA                                                   0x5c07\n#define mmDP_AUX1_AUX_LS_DATA                                                   0x5c23\n#define mmDP_AUX2_AUX_LS_DATA                                                   0x5c3f\n#define mmDP_AUX3_AUX_LS_DATA                                                   0x5c5b\n#define mmDP_AUX4_AUX_LS_DATA                                                   0x5c77\n#define mmDP_AUX5_AUX_LS_DATA                                                   0x5c93\n#define mmAUX_DPHY_TX_REF_CONTROL                                               0x5c08\n#define mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL                                       0x5c08\n#define mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL                                       0x5c24\n#define mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL                                       0x5c40\n#define mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL                                       0x5c5c\n#define mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL                                       0x5c78\n#define mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL                                       0x5c94\n#define mmAUX_DPHY_TX_CONTROL                                                   0x5c09\n#define mmDP_AUX0_AUX_DPHY_TX_CONTROL                                           0x5c09\n#define mmDP_AUX1_AUX_DPHY_TX_CONTROL                                           0x5c25\n#define mmDP_AUX2_AUX_DPHY_TX_CONTROL                                           0x5c41\n#define mmDP_AUX3_AUX_DPHY_TX_CONTROL                                           0x5c5d\n#define mmDP_AUX4_AUX_DPHY_TX_CONTROL                                           0x5c79\n#define mmDP_AUX5_AUX_DPHY_TX_CONTROL                                           0x5c95\n#define mmAUX_DPHY_RX_CONTROL0                                                  0x5c0a\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL0                                          0x5c0a\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL0                                          0x5c26\n#define mmDP_AUX2_AUX_DPHY_RX_CONTROL0                                          0x5c42\n#define mmDP_AUX3_AUX_DPHY_RX_CONTROL0                                          0x5c5e\n#define mmDP_AUX4_AUX_DPHY_RX_CONTROL0                                          0x5c7a\n#define mmDP_AUX5_AUX_DPHY_RX_CONTROL0                                          0x5c96\n#define mmAUX_DPHY_RX_CONTROL1                                                  0x5c0b\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL1                                          0x5c0b\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL1                                          0x5c27\n#define mmDP_AUX2_AUX_DPHY_RX_CONTROL1                                          0x5c43\n#define mmDP_AUX3_AUX_DPHY_RX_CONTROL1                                          0x5c5f\n#define mmDP_AUX4_AUX_DPHY_RX_CONTROL1                                          0x5c7b\n#define mmDP_AUX5_AUX_DPHY_RX_CONTROL1                                          0x5c97\n#define mmAUX_DPHY_TX_STATUS                                                    0x5c0c\n#define mmDP_AUX0_AUX_DPHY_TX_STATUS                                            0x5c0c\n#define mmDP_AUX1_AUX_DPHY_TX_STATUS                                            0x5c28\n#define mmDP_AUX2_AUX_DPHY_TX_STATUS                                            0x5c44\n#define mmDP_AUX3_AUX_DPHY_TX_STATUS                                            0x5c60\n#define mmDP_AUX4_AUX_DPHY_TX_STATUS                                            0x5c7c\n#define mmDP_AUX5_AUX_DPHY_TX_STATUS                                            0x5c98\n#define mmAUX_DPHY_RX_STATUS                                                    0x5c0d\n#define mmDP_AUX0_AUX_DPHY_RX_STATUS                                            0x5c0d\n#define mmDP_AUX1_AUX_DPHY_RX_STATUS                                            0x5c29\n#define mmDP_AUX2_AUX_DPHY_RX_STATUS                                            0x5c45\n#define mmDP_AUX3_AUX_DPHY_RX_STATUS                                            0x5c61\n#define mmDP_AUX4_AUX_DPHY_RX_STATUS                                            0x5c7d\n#define mmDP_AUX5_AUX_DPHY_RX_STATUS                                            0x5c99\n#define mmAUX_GTC_SYNC_ERROR_CONTROL                                            0x5c0f\n#define mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL                                    0x5c0f\n#define mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL                                    0x5c2b\n#define mmDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL                                    0x5c47\n#define mmDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL                                    0x5c63\n#define mmDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL                                    0x5c7f\n#define mmDP_AUX5_AUX_GTC_SYNC_ERROR_CONTROL                                    0x5c9b\n#define mmAUX_GTC_SYNC_CONTROLLER_STATUS                                        0x5c10\n#define mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS                                0x5c10\n#define mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS                                0x5c2c\n#define mmDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS                                0x5c48\n#define mmDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS                                0x5c64\n#define mmDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS                                0x5c80\n#define mmDP_AUX5_AUX_GTC_SYNC_CONTROLLER_STATUS                                0x5c9c\n#define mmAUX_GTC_SYNC_STATUS                                                   0x5c11\n#define mmDP_AUX0_AUX_GTC_SYNC_STATUS                                           0x5c11\n#define mmDP_AUX1_AUX_GTC_SYNC_STATUS                                           0x5c2d\n#define mmDP_AUX2_AUX_GTC_SYNC_STATUS                                           0x5c49\n#define mmDP_AUX3_AUX_GTC_SYNC_STATUS                                           0x5c65\n#define mmDP_AUX4_AUX_GTC_SYNC_STATUS                                           0x5c81\n#define mmDP_AUX5_AUX_GTC_SYNC_STATUS                                           0x5c9d\n#define mmAUX_TEST_DEBUG_INDEX                                                  0x5c14\n#define mmDP_AUX0_AUX_TEST_DEBUG_INDEX                                          0x5c14\n#define mmDP_AUX1_AUX_TEST_DEBUG_INDEX                                          0x5c30\n#define mmDP_AUX2_AUX_TEST_DEBUG_INDEX                                          0x5c4c\n#define mmDP_AUX3_AUX_TEST_DEBUG_INDEX                                          0x5c68\n#define mmDP_AUX4_AUX_TEST_DEBUG_INDEX                                          0x5c84\n#define mmDP_AUX5_AUX_TEST_DEBUG_INDEX                                          0x5ca0\n#define mmAUX_TEST_DEBUG_DATA                                                   0x5c15\n#define mmDP_AUX0_AUX_TEST_DEBUG_DATA                                           0x5c15\n#define mmDP_AUX1_AUX_TEST_DEBUG_DATA                                           0x5c31\n#define mmDP_AUX2_AUX_TEST_DEBUG_DATA                                           0x5c4d\n#define mmDP_AUX3_AUX_TEST_DEBUG_DATA                                           0x5c69\n#define mmDP_AUX4_AUX_TEST_DEBUG_DATA                                           0x5c85\n#define mmDP_AUX5_AUX_TEST_DEBUG_DATA                                           0x5ca1\n#define ixDP_AUX_DEBUG_A                                                        0x10\n#define ixDP_AUX_DEBUG_B                                                        0x11\n#define ixDP_AUX_DEBUG_C                                                        0x12\n#define ixDP_AUX_DEBUG_D                                                        0x13\n#define ixDP_AUX_DEBUG_E                                                        0x14\n#define ixDP_AUX_DEBUG_F                                                        0x15\n#define ixDP_AUX_DEBUG_G                                                        0x16\n#define ixDP_AUX_DEBUG_H                                                        0x17\n#define ixDP_AUX_DEBUG_I                                                        0x18\n#define ixDP_AUX_DEBUG_J                                                        0x19\n#define ixDP_AUX_DEBUG_K                                                        0x1a\n#define ixDP_AUX_DEBUG_L                                                        0x1b\n#define ixDP_AUX_DEBUG_M                                                        0x1c\n#define ixDP_AUX_DEBUG_N                                                        0x1d\n#define ixDP_AUX_DEBUG_O                                                        0x1e\n#define ixDP_AUX_DEBUG_P                                                        0x1f\n#define ixDP_AUX_DEBUG_Q                                                        0x20\n#define mmDVO_ENABLE                                                            0x16a0\n#define mmDVO_SOURCE_SELECT                                                     0x16a1\n#define mmDVO_OUTPUT                                                            0x16a2\n#define mmDVO_CONTROL                                                           0x16a3\n#define mmDVO_CRC_EN                                                            0x16a4\n#define mmDVO_CRC2_SIG_MASK                                                     0x16a5\n#define mmDVO_CRC2_SIG_RESULT                                                   0x16a6\n#define mmDVO_FIFO_ERROR_STATUS                                                 0x16a7\n#define mmDVO_TEST_DEBUG_INDEX                                                  0x16a8\n#define mmDVO_TEST_DEBUG_DATA                                                   0x16a9\n#define mmFBC_CNTL                                                              0x280\n#define mmFBC_IDLE_FORCE_CLEAR_MASK                                             0x282\n#define mmFBC_START_STOP_DELAY                                                  0x283\n#define mmFBC_COMP_CNTL                                                         0x284\n#define mmFBC_COMP_MODE                                                         0x285\n#define mmFBC_DEBUG0                                                            0x286\n#define mmFBC_DEBUG1                                                            0x287\n#define mmFBC_DEBUG2                                                            0x288\n#define mmFBC_IND_LUT0                                                          0x289\n#define mmFBC_IND_LUT1                                                          0x28a\n#define mmFBC_IND_LUT2                                                          0x28b\n#define mmFBC_IND_LUT3                                                          0x28c\n#define mmFBC_IND_LUT4                                                          0x28d\n#define mmFBC_IND_LUT5                                                          0x28e\n#define mmFBC_IND_LUT6                                                          0x28f\n#define mmFBC_IND_LUT7                                                          0x290\n#define mmFBC_IND_LUT8                                                          0x291\n#define mmFBC_IND_LUT9                                                          0x292\n#define mmFBC_IND_LUT10                                                         0x293\n#define mmFBC_IND_LUT11                                                         0x294\n#define mmFBC_IND_LUT12                                                         0x295\n#define mmFBC_IND_LUT13                                                         0x296\n#define mmFBC_IND_LUT14                                                         0x297\n#define mmFBC_IND_LUT15                                                         0x298\n#define mmFBC_CSM_REGION_OFFSET_01                                              0x299\n#define mmFBC_CSM_REGION_OFFSET_23                                              0x29a\n#define mmFBC_CLIENT_REGION_MASK                                                0x29b\n#define mmFBC_DEBUG_COMP                                                        0x29c\n#define mmFBC_DEBUG_CSR                                                         0x29d\n#define mmFBC_DEBUG_CSR_RDATA                                                   0x29e\n#define mmFBC_DEBUG_CSR_WDATA                                                   0x29f\n#define mmFBC_DEBUG_CSR_RDATA_HI                                                0x2a0\n#define mmFBC_DEBUG_CSR_WDATA_HI                                                0x2a1\n#define mmFBC_MISC                                                              0x2a2\n#define mmFBC_STATUS                                                            0x2a3\n#define mmFBC_ALPHA_CNTL                                                        0x2a6\n#define mmFBC_ALPHA_RGB_OVERRIDE                                                0x2a7\n#define mmFBC_TEST_DEBUG_INDEX                                                  0x2a4\n#define mmFBC_TEST_DEBUG_DATA                                                   0x2a5\n#define mmFMT_CLAMP_COMPONENT_R                                                 0x1be8\n#define mmFMT0_FMT_CLAMP_COMPONENT_R                                            0x1be8\n#define mmFMT1_FMT_CLAMP_COMPONENT_R                                            0x1de8\n#define mmFMT2_FMT_CLAMP_COMPONENT_R                                            0x1fe8\n#define mmFMT3_FMT_CLAMP_COMPONENT_R                                            0x41e8\n#define mmFMT4_FMT_CLAMP_COMPONENT_R                                            0x43e8\n#define mmFMT5_FMT_CLAMP_COMPONENT_R                                            0x45e8\n#define mmFMT_CLAMP_COMPONENT_G                                                 0x1be9\n#define mmFMT0_FMT_CLAMP_COMPONENT_G                                            0x1be9\n#define mmFMT1_FMT_CLAMP_COMPONENT_G                                            0x1de9\n#define mmFMT2_FMT_CLAMP_COMPONENT_G                                            0x1fe9\n#define mmFMT3_FMT_CLAMP_COMPONENT_G                                            0x41e9\n#define mmFMT4_FMT_CLAMP_COMPONENT_G                                            0x43e9\n#define mmFMT5_FMT_CLAMP_COMPONENT_G                                            0x45e9\n#define mmFMT_CLAMP_COMPONENT_B                                                 0x1bea\n#define mmFMT0_FMT_CLAMP_COMPONENT_B                                            0x1bea\n#define mmFMT1_FMT_CLAMP_COMPONENT_B                                            0x1dea\n#define mmFMT2_FMT_CLAMP_COMPONENT_B                                            0x1fea\n#define mmFMT3_FMT_CLAMP_COMPONENT_B                                            0x41ea\n#define mmFMT4_FMT_CLAMP_COMPONENT_B                                            0x43ea\n#define mmFMT5_FMT_CLAMP_COMPONENT_B                                            0x45ea\n#define mmFMT_DYNAMIC_EXP_CNTL                                                  0x1bed\n#define mmFMT0_FMT_DYNAMIC_EXP_CNTL                                             0x1bed\n#define mmFMT1_FMT_DYNAMIC_EXP_CNTL                                             0x1ded\n#define mmFMT2_FMT_DYNAMIC_EXP_CNTL                                             0x1fed\n#define mmFMT3_FMT_DYNAMIC_EXP_CNTL                                             0x41ed\n#define mmFMT4_FMT_DYNAMIC_EXP_CNTL                                             0x43ed\n#define mmFMT5_FMT_DYNAMIC_EXP_CNTL                                             0x45ed\n#define mmFMT_CONTROL                                                           0x1bee\n#define mmFMT0_FMT_CONTROL                                                      0x1bee\n#define mmFMT1_FMT_CONTROL                                                      0x1dee\n#define mmFMT2_FMT_CONTROL                                                      0x1fee\n#define mmFMT3_FMT_CONTROL                                                      0x41ee\n#define mmFMT4_FMT_CONTROL                                                      0x43ee\n#define mmFMT5_FMT_CONTROL                                                      0x45ee\n#define mmFMT_BIT_DEPTH_CONTROL                                                 0x1bf2\n#define mmFMT0_FMT_BIT_DEPTH_CONTROL                                            0x1bf2\n#define mmFMT1_FMT_BIT_DEPTH_CONTROL                                            0x1df2\n#define mmFMT2_FMT_BIT_DEPTH_CONTROL                                            0x1ff2\n#define mmFMT3_FMT_BIT_DEPTH_CONTROL                                            0x41f2\n#define mmFMT4_FMT_BIT_DEPTH_CONTROL                                            0x43f2\n#define mmFMT5_FMT_BIT_DEPTH_CONTROL                                            0x45f2\n#define mmFMT_DITHER_RAND_R_SEED                                                0x1bf3\n#define mmFMT0_FMT_DITHER_RAND_R_SEED                                           0x1bf3\n#define mmFMT1_FMT_DITHER_RAND_R_SEED                                           0x1df3\n#define mmFMT2_FMT_DITHER_RAND_R_SEED                                           0x1ff3\n#define mmFMT3_FMT_DITHER_RAND_R_SEED                                           0x41f3\n#define mmFMT4_FMT_DITHER_RAND_R_SEED                                           0x43f3\n#define mmFMT5_FMT_DITHER_RAND_R_SEED                                           0x45f3\n#define mmFMT_DITHER_RAND_G_SEED                                                0x1bf4\n#define mmFMT0_FMT_DITHER_RAND_G_SEED                                           0x1bf4\n#define mmFMT1_FMT_DITHER_RAND_G_SEED                                           0x1df4\n#define mmFMT2_FMT_DITHER_RAND_G_SEED                                           0x1ff4\n#define mmFMT3_FMT_DITHER_RAND_G_SEED                                           0x41f4\n#define mmFMT4_FMT_DITHER_RAND_G_SEED                                           0x43f4\n#define mmFMT5_FMT_DITHER_RAND_G_SEED                                           0x45f4\n#define mmFMT_DITHER_RAND_B_SEED                                                0x1bf5\n#define mmFMT0_FMT_DITHER_RAND_B_SEED                                           0x1bf5\n#define mmFMT1_FMT_DITHER_RAND_B_SEED                                           0x1df5\n#define mmFMT2_FMT_DITHER_RAND_B_SEED                                           0x1ff5\n#define mmFMT3_FMT_DITHER_RAND_B_SEED                                           0x41f5\n#define mmFMT4_FMT_DITHER_RAND_B_SEED                                           0x43f5\n#define mmFMT5_FMT_DITHER_RAND_B_SEED                                           0x45f5\n#define mmFMT_TEMPORAL_DITHER_PATTERN_CONTROL                                   0x1bf6\n#define mmFMT0_FMT_TEMPORAL_DITHER_PATTERN_CONTROL                              0x1bf6\n#define mmFMT1_FMT_TEMPORAL_DITHER_PATTERN_CONTROL                              0x1df6\n#define mmFMT2_FMT_TEMPORAL_DITHER_PATTERN_CONTROL                              0x1ff6\n#define mmFMT3_FMT_TEMPORAL_DITHER_PATTERN_CONTROL                              0x41f6\n#define mmFMT4_FMT_TEMPORAL_DITHER_PATTERN_CONTROL                              0x43f6\n#define mmFMT5_FMT_TEMPORAL_DITHER_PATTERN_CONTROL                              0x45f6\n#define mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX                     0x1bf7\n#define mmFMT0_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX                0x1bf7\n#define mmFMT1_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX                0x1df7\n#define mmFMT2_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX                0x1ff7\n#define mmFMT3_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX                0x41f7\n#define mmFMT4_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX                0x43f7\n#define mmFMT5_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX                0x45f7\n#define mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX                     0x1bf8\n#define mmFMT0_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX                0x1bf8\n#define mmFMT1_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX                0x1df8\n#define mmFMT2_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX                0x1ff8\n#define mmFMT3_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX                0x41f8\n#define mmFMT4_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX                0x43f8\n#define mmFMT5_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX                0x45f8\n#define mmFMT_CLAMP_CNTL                                                        0x1bf9\n#define mmFMT0_FMT_CLAMP_CNTL                                                   0x1bf9\n#define mmFMT1_FMT_CLAMP_CNTL                                                   0x1df9\n#define mmFMT2_FMT_CLAMP_CNTL                                                   0x1ff9\n#define mmFMT3_FMT_CLAMP_CNTL                                                   0x41f9\n#define mmFMT4_FMT_CLAMP_CNTL                                                   0x43f9\n#define mmFMT5_FMT_CLAMP_CNTL                                                   0x45f9\n#define mmFMT_CRC_CNTL                                                          0x1bfa\n#define mmFMT0_FMT_CRC_CNTL                                                     0x1bfa\n#define mmFMT1_FMT_CRC_CNTL                                                     0x1dfa\n#define mmFMT2_FMT_CRC_CNTL                                                     0x1ffa\n#define mmFMT3_FMT_CRC_CNTL                                                     0x41fa\n#define mmFMT4_FMT_CRC_CNTL                                                     0x43fa\n#define mmFMT5_FMT_CRC_CNTL                                                     0x45fa\n#define mmFMT_CRC_SIG_RED_GREEN_MASK                                            0x1bfb\n#define mmFMT0_FMT_CRC_SIG_RED_GREEN_MASK                                       0x1bfb\n#define mmFMT1_FMT_CRC_SIG_RED_GREEN_MASK                                       0x1dfb\n#define mmFMT2_FMT_CRC_SIG_RED_GREEN_MASK                                       0x1ffb\n#define mmFMT3_FMT_CRC_SIG_RED_GREEN_MASK                                       0x41fb\n#define mmFMT4_FMT_CRC_SIG_RED_GREEN_MASK                                       0x43fb\n#define mmFMT5_FMT_CRC_SIG_RED_GREEN_MASK                                       0x45fb\n#define mmFMT_CRC_SIG_BLUE_CONTROL_MASK                                         0x1bfc\n#define mmFMT0_FMT_CRC_SIG_BLUE_CONTROL_MASK                                    0x1bfc\n#define mmFMT1_FMT_CRC_SIG_BLUE_CONTROL_MASK                                    0x1dfc\n#define mmFMT2_FMT_CRC_SIG_BLUE_CONTROL_MASK                                    0x1ffc\n#define mmFMT3_FMT_CRC_SIG_BLUE_CONTROL_MASK                                    0x41fc\n#define mmFMT4_FMT_CRC_SIG_BLUE_CONTROL_MASK                                    0x43fc\n#define mmFMT5_FMT_CRC_SIG_BLUE_CONTROL_MASK                                    0x45fc\n#define mmFMT_CRC_SIG_RED_GREEN                                                 0x1bfd\n#define mmFMT0_FMT_CRC_SIG_RED_GREEN                                            0x1bfd\n#define mmFMT1_FMT_CRC_SIG_RED_GREEN                                            0x1dfd\n#define mmFMT2_FMT_CRC_SIG_RED_GREEN                                            0x1ffd\n#define mmFMT3_FMT_CRC_SIG_RED_GREEN                                            0x41fd\n#define mmFMT4_FMT_CRC_SIG_RED_GREEN                                            0x43fd\n#define mmFMT5_FMT_CRC_SIG_RED_GREEN                                            0x45fd\n#define mmFMT_CRC_SIG_BLUE_CONTROL                                              0x1bfe\n#define mmFMT0_FMT_CRC_SIG_BLUE_CONTROL                                         0x1bfe\n#define mmFMT1_FMT_CRC_SIG_BLUE_CONTROL                                         0x1dfe\n#define mmFMT2_FMT_CRC_SIG_BLUE_CONTROL                                         0x1ffe\n#define mmFMT3_FMT_CRC_SIG_BLUE_CONTROL                                         0x41fe\n#define mmFMT4_FMT_CRC_SIG_BLUE_CONTROL                                         0x43fe\n#define mmFMT5_FMT_CRC_SIG_BLUE_CONTROL                                         0x45fe\n#define mmFMT_DEBUG_CNTL                                                        0x1bff\n#define mmFMT0_FMT_DEBUG_CNTL                                                   0x1bff\n#define mmFMT1_FMT_DEBUG_CNTL                                                   0x1dff\n#define mmFMT2_FMT_DEBUG_CNTL                                                   0x1fff\n#define mmFMT3_FMT_DEBUG_CNTL                                                   0x41ff\n#define mmFMT4_FMT_DEBUG_CNTL                                                   0x43ff\n#define mmFMT5_FMT_DEBUG_CNTL                                                   0x45ff\n#define mmFMT_SIDE_BY_SIDE_STEREO_CONTROL                                       0x1bf0\n#define mmFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                  0x1bf0\n#define mmFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                  0x1df0\n#define mmFMT2_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                  0x1ff0\n#define mmFMT3_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                  0x41f0\n#define mmFMT4_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                  0x43f0\n#define mmFMT5_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                  0x45f0\n#define mmFMT_420_HBLANK_EARLY_START                                            0x1bf1\n#define mmFMT0_FMT_420_HBLANK_EARLY_START                                       0x1bf1\n#define mmFMT1_FMT_420_HBLANK_EARLY_START                                       0x1df1\n#define mmFMT2_FMT_420_HBLANK_EARLY_START                                       0x1ff1\n#define mmFMT3_FMT_420_HBLANK_EARLY_START                                       0x41f1\n#define mmFMT4_FMT_420_HBLANK_EARLY_START                                       0x43f1\n#define mmFMT5_FMT_420_HBLANK_EARLY_START                                       0x45f1\n#define mmFMT_TEST_DEBUG_INDEX                                                  0x1beb\n#define mmFMT0_FMT_TEST_DEBUG_INDEX                                             0x1beb\n#define mmFMT1_FMT_TEST_DEBUG_INDEX                                             0x1deb\n#define mmFMT2_FMT_TEST_DEBUG_INDEX                                             0x1feb\n#define mmFMT3_FMT_TEST_DEBUG_INDEX                                             0x41eb\n#define mmFMT4_FMT_TEST_DEBUG_INDEX                                             0x43eb\n#define mmFMT5_FMT_TEST_DEBUG_INDEX                                             0x45eb\n#define mmFMT_TEST_DEBUG_DATA                                                   0x1bec\n#define mmFMT0_FMT_TEST_DEBUG_DATA                                              0x1bec\n#define mmFMT1_FMT_TEST_DEBUG_DATA                                              0x1dec\n#define mmFMT2_FMT_TEST_DEBUG_DATA                                              0x1fec\n#define mmFMT3_FMT_TEST_DEBUG_DATA                                              0x41ec\n#define mmFMT4_FMT_TEST_DEBUG_DATA                                              0x43ec\n#define mmFMT5_FMT_TEST_DEBUG_DATA                                              0x45ec\n#define ixFMT_DEBUG0                                                            0x1\n#define ixFMT_DEBUG1                                                            0x2\n#define ixFMT_DEBUG2                                                            0x3\n#define ixFMT_DEBUG3                                                            0x4\n#define ixFMT_DEBUG_ID                                                          0x0\n#define mmLB_DATA_FORMAT                                                        0x1ac0\n#define mmLB0_LB_DATA_FORMAT                                                    0x1ac0\n#define mmLB1_LB_DATA_FORMAT                                                    0x1cc0\n#define mmLB2_LB_DATA_FORMAT                                                    0x1ec0\n#define mmLB3_LB_DATA_FORMAT                                                    0x40c0\n#define mmLB4_LB_DATA_FORMAT                                                    0x42c0\n#define mmLB5_LB_DATA_FORMAT                                                    0x44c0\n#define mmLB_MEMORY_CTRL                                                        0x1ac1\n#define mmLB0_LB_MEMORY_CTRL                                                    0x1ac1\n#define mmLB1_LB_MEMORY_CTRL                                                    0x1cc1\n#define mmLB2_LB_MEMORY_CTRL                                                    0x1ec1\n#define mmLB3_LB_MEMORY_CTRL                                                    0x40c1\n#define mmLB4_LB_MEMORY_CTRL                                                    0x42c1\n#define mmLB5_LB_MEMORY_CTRL                                                    0x44c1\n#define mmLB_MEMORY_SIZE_STATUS                                                 0x1ac2\n#define mmLB0_LB_MEMORY_SIZE_STATUS                                             0x1ac2\n#define mmLB1_LB_MEMORY_SIZE_STATUS                                             0x1cc2\n#define mmLB2_LB_MEMORY_SIZE_STATUS                                             0x1ec2\n#define mmLB3_LB_MEMORY_SIZE_STATUS                                             0x40c2\n#define mmLB4_LB_MEMORY_SIZE_STATUS                                             0x42c2\n#define mmLB5_LB_MEMORY_SIZE_STATUS                                             0x44c2\n#define mmLB_DESKTOP_HEIGHT                                                     0x1ac3\n#define mmLB0_LB_DESKTOP_HEIGHT                                                 0x1ac3\n#define mmLB1_LB_DESKTOP_HEIGHT                                                 0x1cc3\n#define mmLB2_LB_DESKTOP_HEIGHT                                                 0x1ec3\n#define mmLB3_LB_DESKTOP_HEIGHT                                                 0x40c3\n#define mmLB4_LB_DESKTOP_HEIGHT                                                 0x42c3\n#define mmLB5_LB_DESKTOP_HEIGHT                                                 0x44c3\n#define mmLB_VLINE_START_END                                                    0x1ac4\n#define mmLB0_LB_VLINE_START_END                                                0x1ac4\n#define mmLB1_LB_VLINE_START_END                                                0x1cc4\n#define mmLB2_LB_VLINE_START_END                                                0x1ec4\n#define mmLB3_LB_VLINE_START_END                                                0x40c4\n#define mmLB4_LB_VLINE_START_END                                                0x42c4\n#define mmLB5_LB_VLINE_START_END                                                0x44c4\n#define mmLB_VLINE2_START_END                                                   0x1ac5\n#define mmLB0_LB_VLINE2_START_END                                               0x1ac5\n#define mmLB1_LB_VLINE2_START_END                                               0x1cc5\n#define mmLB2_LB_VLINE2_START_END                                               0x1ec5\n#define mmLB3_LB_VLINE2_START_END                                               0x40c5\n#define mmLB4_LB_VLINE2_START_END                                               0x42c5\n#define mmLB5_LB_VLINE2_START_END                                               0x44c5\n#define mmLB_V_COUNTER                                                          0x1ac6\n#define mmLB0_LB_V_COUNTER                                                      0x1ac6\n#define mmLB1_LB_V_COUNTER                                                      0x1cc6\n#define mmLB2_LB_V_COUNTER                                                      0x1ec6\n#define mmLB3_LB_V_COUNTER                                                      0x40c6\n#define mmLB4_LB_V_COUNTER                                                      0x42c6\n#define mmLB5_LB_V_COUNTER                                                      0x44c6\n#define mmLB_SNAPSHOT_V_COUNTER                                                 0x1ac7\n#define mmLB0_LB_SNAPSHOT_V_COUNTER                                             0x1ac7\n#define mmLB1_LB_SNAPSHOT_V_COUNTER                                             0x1cc7\n#define mmLB2_LB_SNAPSHOT_V_COUNTER                                             0x1ec7\n#define mmLB3_LB_SNAPSHOT_V_COUNTER                                             0x40c7\n#define mmLB4_LB_SNAPSHOT_V_COUNTER                                             0x42c7\n#define mmLB5_LB_SNAPSHOT_V_COUNTER                                             0x44c7\n#define mmLB_INTERRUPT_MASK                                                     0x1ac8\n#define mmLB0_LB_INTERRUPT_MASK                                                 0x1ac8\n#define mmLB1_LB_INTERRUPT_MASK                                                 0x1cc8\n#define mmLB2_LB_INTERRUPT_MASK                                                 0x1ec8\n#define mmLB3_LB_INTERRUPT_MASK                                                 0x40c8\n#define mmLB4_LB_INTERRUPT_MASK                                                 0x42c8\n#define mmLB5_LB_INTERRUPT_MASK                                                 0x44c8\n#define mmLB_VLINE_STATUS                                                       0x1ac9\n#define mmLB0_LB_VLINE_STATUS                                                   0x1ac9\n#define mmLB1_LB_VLINE_STATUS                                                   0x1cc9\n#define mmLB2_LB_VLINE_STATUS                                                   0x1ec9\n#define mmLB3_LB_VLINE_STATUS                                                   0x40c9\n#define mmLB4_LB_VLINE_STATUS                                                   0x42c9\n#define mmLB5_LB_VLINE_STATUS                                                   0x44c9\n#define mmLB_VLINE2_STATUS                                                      0x1aca\n#define mmLB0_LB_VLINE2_STATUS                                                  0x1aca\n#define mmLB1_LB_VLINE2_STATUS                                                  0x1cca\n#define mmLB2_LB_VLINE2_STATUS                                                  0x1eca\n#define mmLB3_LB_VLINE2_STATUS                                                  0x40ca\n#define mmLB4_LB_VLINE2_STATUS                                                  0x42ca\n#define mmLB5_LB_VLINE2_STATUS                                                  0x44ca\n#define mmLB_VBLANK_STATUS                                                      0x1acb\n#define mmLB0_LB_VBLANK_STATUS                                                  0x1acb\n#define mmLB1_LB_VBLANK_STATUS                                                  0x1ccb\n#define mmLB2_LB_VBLANK_STATUS                                                  0x1ecb\n#define mmLB3_LB_VBLANK_STATUS                                                  0x40cb\n#define mmLB4_LB_VBLANK_STATUS                                                  0x42cb\n#define mmLB5_LB_VBLANK_STATUS                                                  0x44cb\n#define mmLB_SYNC_RESET_SEL                                                     0x1acc\n#define mmLB0_LB_SYNC_RESET_SEL                                                 0x1acc\n#define mmLB1_LB_SYNC_RESET_SEL                                                 0x1ccc\n#define mmLB2_LB_SYNC_RESET_SEL                                                 0x1ecc\n#define mmLB3_LB_SYNC_RESET_SEL                                                 0x40cc\n#define mmLB4_LB_SYNC_RESET_SEL                                                 0x42cc\n#define mmLB5_LB_SYNC_RESET_SEL                                                 0x44cc\n#define mmLB_BLACK_KEYER_R_CR                                                   0x1acd\n#define mmLB0_LB_BLACK_KEYER_R_CR                                               0x1acd\n#define mmLB1_LB_BLACK_KEYER_R_CR                                               0x1ccd\n#define mmLB2_LB_BLACK_KEYER_R_CR                                               0x1ecd\n#define mmLB3_LB_BLACK_KEYER_R_CR                                               0x40cd\n#define mmLB4_LB_BLACK_KEYER_R_CR                                               0x42cd\n#define mmLB5_LB_BLACK_KEYER_R_CR                                               0x44cd\n#define mmLB_BLACK_KEYER_G_Y                                                    0x1ace\n#define mmLB0_LB_BLACK_KEYER_G_Y                                                0x1ace\n#define mmLB1_LB_BLACK_KEYER_G_Y                                                0x1cce\n#define mmLB2_LB_BLACK_KEYER_G_Y                                                0x1ece\n#define mmLB3_LB_BLACK_KEYER_G_Y                                                0x40ce\n#define mmLB4_LB_BLACK_KEYER_G_Y                                                0x42ce\n#define mmLB5_LB_BLACK_KEYER_G_Y                                                0x44ce\n#define mmLB_BLACK_KEYER_B_CB                                                   0x1acf\n#define mmLB0_LB_BLACK_KEYER_B_CB                                               0x1acf\n#define mmLB1_LB_BLACK_KEYER_B_CB                                               0x1ccf\n#define mmLB2_LB_BLACK_KEYER_B_CB                                               0x1ecf\n#define mmLB3_LB_BLACK_KEYER_B_CB                                               0x40cf\n#define mmLB4_LB_BLACK_KEYER_B_CB                                               0x42cf\n#define mmLB5_LB_BLACK_KEYER_B_CB                                               0x44cf\n#define mmLB_KEYER_COLOR_CTRL                                                   0x1ad0\n#define mmLB0_LB_KEYER_COLOR_CTRL                                               0x1ad0\n#define mmLB1_LB_KEYER_COLOR_CTRL                                               0x1cd0\n#define mmLB2_LB_KEYER_COLOR_CTRL                                               0x1ed0\n#define mmLB3_LB_KEYER_COLOR_CTRL                                               0x40d0\n#define mmLB4_LB_KEYER_COLOR_CTRL                                               0x42d0\n#define mmLB5_LB_KEYER_COLOR_CTRL                                               0x44d0\n#define mmLB_KEYER_COLOR_R_CR                                                   0x1ad1\n#define mmLB0_LB_KEYER_COLOR_R_CR                                               0x1ad1\n#define mmLB1_LB_KEYER_COLOR_R_CR                                               0x1cd1\n#define mmLB2_LB_KEYER_COLOR_R_CR                                               0x1ed1\n#define mmLB3_LB_KEYER_COLOR_R_CR                                               0x40d1\n#define mmLB4_LB_KEYER_COLOR_R_CR                                               0x42d1\n#define mmLB5_LB_KEYER_COLOR_R_CR                                               0x44d1\n#define mmLB_KEYER_COLOR_G_Y                                                    0x1ad2\n#define mmLB0_LB_KEYER_COLOR_G_Y                                                0x1ad2\n#define mmLB1_LB_KEYER_COLOR_G_Y                                                0x1cd2\n#define mmLB2_LB_KEYER_COLOR_G_Y                                                0x1ed2\n#define mmLB3_LB_KEYER_COLOR_G_Y                                                0x40d2\n#define mmLB4_LB_KEYER_COLOR_G_Y                                                0x42d2\n#define mmLB5_LB_KEYER_COLOR_G_Y                                                0x44d2\n#define mmLB_KEYER_COLOR_B_CB                                                   0x1ad3\n#define mmLB0_LB_KEYER_COLOR_B_CB                                               0x1ad3\n#define mmLB1_LB_KEYER_COLOR_B_CB                                               0x1cd3\n#define mmLB2_LB_KEYER_COLOR_B_CB                                               0x1ed3\n#define mmLB3_LB_KEYER_COLOR_B_CB                                               0x40d3\n#define mmLB4_LB_KEYER_COLOR_B_CB                                               0x42d3\n#define mmLB5_LB_KEYER_COLOR_B_CB                                               0x44d3\n#define mmLB_KEYER_COLOR_REP_R_CR                                               0x1ad4\n#define mmLB0_LB_KEYER_COLOR_REP_R_CR                                           0x1ad4\n#define mmLB1_LB_KEYER_COLOR_REP_R_CR                                           0x1cd4\n#define mmLB2_LB_KEYER_COLOR_REP_R_CR                                           0x1ed4\n#define mmLB3_LB_KEYER_COLOR_REP_R_CR                                           0x40d4\n#define mmLB4_LB_KEYER_COLOR_REP_R_CR                                           0x42d4\n#define mmLB5_LB_KEYER_COLOR_REP_R_CR                                           0x44d4\n#define mmLB_KEYER_COLOR_REP_G_Y                                                0x1ad5\n#define mmLB0_LB_KEYER_COLOR_REP_G_Y                                            0x1ad5\n#define mmLB1_LB_KEYER_COLOR_REP_G_Y                                            0x1cd5\n#define mmLB2_LB_KEYER_COLOR_REP_G_Y                                            0x1ed5\n#define mmLB3_LB_KEYER_COLOR_REP_G_Y                                            0x40d5\n#define mmLB4_LB_KEYER_COLOR_REP_G_Y                                            0x42d5\n#define mmLB5_LB_KEYER_COLOR_REP_G_Y                                            0x44d5\n#define mmLB_KEYER_COLOR_REP_B_CB                                               0x1ad6\n#define mmLB0_LB_KEYER_COLOR_REP_B_CB                                           0x1ad6\n#define mmLB1_LB_KEYER_COLOR_REP_B_CB                                           0x1cd6\n#define mmLB2_LB_KEYER_COLOR_REP_B_CB                                           0x1ed6\n#define mmLB3_LB_KEYER_COLOR_REP_B_CB                                           0x40d6\n#define mmLB4_LB_KEYER_COLOR_REP_B_CB                                           0x42d6\n#define mmLB5_LB_KEYER_COLOR_REP_B_CB                                           0x44d6\n#define mmLB_BUFFER_LEVEL_STATUS                                                0x1ad7\n#define mmLB0_LB_BUFFER_LEVEL_STATUS                                            0x1ad7\n#define mmLB1_LB_BUFFER_LEVEL_STATUS                                            0x1cd7\n#define mmLB2_LB_BUFFER_LEVEL_STATUS                                            0x1ed7\n#define mmLB3_LB_BUFFER_LEVEL_STATUS                                            0x40d7\n#define mmLB4_LB_BUFFER_LEVEL_STATUS                                            0x42d7\n#define mmLB5_LB_BUFFER_LEVEL_STATUS                                            0x44d7\n#define mmLB_BUFFER_URGENCY_CTRL                                                0x1ad8\n#define mmLB0_LB_BUFFER_URGENCY_CTRL                                            0x1ad8\n#define mmLB1_LB_BUFFER_URGENCY_CTRL                                            0x1cd8\n#define mmLB2_LB_BUFFER_URGENCY_CTRL                                            0x1ed8\n#define mmLB3_LB_BUFFER_URGENCY_CTRL                                            0x40d8\n#define mmLB4_LB_BUFFER_URGENCY_CTRL                                            0x42d8\n#define mmLB5_LB_BUFFER_URGENCY_CTRL                                            0x44d8\n#define mmLB_BUFFER_URGENCY_STATUS                                              0x1ad9\n#define mmLB0_LB_BUFFER_URGENCY_STATUS                                          0x1ad9\n#define mmLB1_LB_BUFFER_URGENCY_STATUS                                          0x1cd9\n#define mmLB2_LB_BUFFER_URGENCY_STATUS                                          0x1ed9\n#define mmLB3_LB_BUFFER_URGENCY_STATUS                                          0x40d9\n#define mmLB4_LB_BUFFER_URGENCY_STATUS                                          0x42d9\n#define mmLB5_LB_BUFFER_URGENCY_STATUS                                          0x44d9\n#define mmLB_BUFFER_STATUS                                                      0x1ada\n#define mmLB0_LB_BUFFER_STATUS                                                  0x1ada\n#define mmLB1_LB_BUFFER_STATUS                                                  0x1cda\n#define mmLB2_LB_BUFFER_STATUS                                                  0x1eda\n#define mmLB3_LB_BUFFER_STATUS                                                  0x40da\n#define mmLB4_LB_BUFFER_STATUS                                                  0x42da\n#define mmLB5_LB_BUFFER_STATUS                                                  0x44da\n#define mmLB_NO_OUTSTANDING_REQ_STATUS                                          0x1adc\n#define mmLB0_LB_NO_OUTSTANDING_REQ_STATUS                                      0x1adc\n#define mmLB1_LB_NO_OUTSTANDING_REQ_STATUS                                      0x1cdc\n#define mmLB2_LB_NO_OUTSTANDING_REQ_STATUS                                      0x1edc\n#define mmLB3_LB_NO_OUTSTANDING_REQ_STATUS                                      0x40dc\n#define mmLB4_LB_NO_OUTSTANDING_REQ_STATUS                                      0x42dc\n#define mmLB5_LB_NO_OUTSTANDING_REQ_STATUS                                      0x44dc\n#define mmMVP_AFR_FLIP_MODE                                                     0x1ae0\n#define mmLB0_MVP_AFR_FLIP_MODE                                                 0x1ae0\n#define mmLB1_MVP_AFR_FLIP_MODE                                                 0x1ce0\n#define mmLB2_MVP_AFR_FLIP_MODE                                                 0x1ee0\n#define mmLB3_MVP_AFR_FLIP_MODE                                                 0x40e0\n#define mmLB4_MVP_AFR_FLIP_MODE                                                 0x42e0\n#define mmLB5_MVP_AFR_FLIP_MODE                                                 0x44e0\n#define mmMVP_AFR_FLIP_FIFO_CNTL                                                0x1ae1\n#define mmLB0_MVP_AFR_FLIP_FIFO_CNTL                                            0x1ae1\n#define mmLB1_MVP_AFR_FLIP_FIFO_CNTL                                            0x1ce1\n#define mmLB2_MVP_AFR_FLIP_FIFO_CNTL                                            0x1ee1\n#define mmLB3_MVP_AFR_FLIP_FIFO_CNTL                                            0x40e1\n#define mmLB4_MVP_AFR_FLIP_FIFO_CNTL                                            0x42e1\n#define mmLB5_MVP_AFR_FLIP_FIFO_CNTL                                            0x44e1\n#define mmMVP_FLIP_LINE_NUM_INSERT                                              0x1ae2\n#define mmLB0_MVP_FLIP_LINE_NUM_INSERT                                          0x1ae2\n#define mmLB1_MVP_FLIP_LINE_NUM_INSERT                                          0x1ce2\n#define mmLB2_MVP_FLIP_LINE_NUM_INSERT                                          0x1ee2\n#define mmLB3_MVP_FLIP_LINE_NUM_INSERT                                          0x40e2\n#define mmLB4_MVP_FLIP_LINE_NUM_INSERT                                          0x42e2\n#define mmLB5_MVP_FLIP_LINE_NUM_INSERT                                          0x44e2\n#define mmDC_MVP_LB_CONTROL                                                     0x1ae3\n#define mmLB0_DC_MVP_LB_CONTROL                                                 0x1ae3\n#define mmLB1_DC_MVP_LB_CONTROL                                                 0x1ce3\n#define mmLB2_DC_MVP_LB_CONTROL                                                 0x1ee3\n#define mmLB3_DC_MVP_LB_CONTROL                                                 0x40e3\n#define mmLB4_DC_MVP_LB_CONTROL                                                 0x42e3\n#define mmLB5_DC_MVP_LB_CONTROL                                                 0x44e3\n#define mmLB_DEBUG                                                              0x1ae4\n#define mmLB0_LB_DEBUG                                                          0x1ae4\n#define mmLB1_LB_DEBUG                                                          0x1ce4\n#define mmLB2_LB_DEBUG                                                          0x1ee4\n#define mmLB3_LB_DEBUG                                                          0x40e4\n#define mmLB4_LB_DEBUG                                                          0x42e4\n#define mmLB5_LB_DEBUG                                                          0x44e4\n#define mmLB_DEBUG2                                                             0x1ae5\n#define mmLB0_LB_DEBUG2                                                         0x1ae5\n#define mmLB1_LB_DEBUG2                                                         0x1ce5\n#define mmLB2_LB_DEBUG2                                                         0x1ee5\n#define mmLB3_LB_DEBUG2                                                         0x40e5\n#define mmLB4_LB_DEBUG2                                                         0x42e5\n#define mmLB5_LB_DEBUG2                                                         0x44e5\n#define mmLB_DEBUG3                                                             0x1ae6\n#define mmLB0_LB_DEBUG3                                                         0x1ae6\n#define mmLB1_LB_DEBUG3                                                         0x1ce6\n#define mmLB2_LB_DEBUG3                                                         0x1ee6\n#define mmLB3_LB_DEBUG3                                                         0x40e6\n#define mmLB4_LB_DEBUG3                                                         0x42e6\n#define mmLB5_LB_DEBUG3                                                         0x44e6\n#define mmLB_TEST_DEBUG_INDEX                                                   0x1afe\n#define mmLB0_LB_TEST_DEBUG_INDEX                                               0x1afe\n#define mmLB1_LB_TEST_DEBUG_INDEX                                               0x1cfe\n#define mmLB2_LB_TEST_DEBUG_INDEX                                               0x1efe\n#define mmLB3_LB_TEST_DEBUG_INDEX                                               0x40fe\n#define mmLB4_LB_TEST_DEBUG_INDEX                                               0x42fe\n#define mmLB5_LB_TEST_DEBUG_INDEX                                               0x44fe\n#define mmLB_TEST_DEBUG_DATA                                                    0x1aff\n#define mmLB0_LB_TEST_DEBUG_DATA                                                0x1aff\n#define mmLB1_LB_TEST_DEBUG_DATA                                                0x1cff\n#define mmLB2_LB_TEST_DEBUG_DATA                                                0x1eff\n#define mmLB3_LB_TEST_DEBUG_DATA                                                0x40ff\n#define mmLB4_LB_TEST_DEBUG_DATA                                                0x42ff\n#define mmLB5_LB_TEST_DEBUG_DATA                                                0x44ff\n#define mmLBV_DATA_FORMAT                                                       0x463c\n#define mmLBV0_LBV_DATA_FORMAT                                                  0x463c\n#define mmLBV1_LBV_DATA_FORMAT                                                  0x983c\n#define mmLBV_MEMORY_CTRL                                                       0x463d\n#define mmLBV0_LBV_MEMORY_CTRL                                                  0x463d\n#define mmLBV1_LBV_MEMORY_CTRL                                                  0x983d\n#define mmLBV_MEMORY_SIZE_STATUS                                                0x463e\n#define mmLBV0_LBV_MEMORY_SIZE_STATUS                                           0x463e\n#define mmLBV1_LBV_MEMORY_SIZE_STATUS                                           0x983e\n#define mmLBV_DESKTOP_HEIGHT                                                    0x463f\n#define mmLBV0_LBV_DESKTOP_HEIGHT                                               0x463f\n#define mmLBV1_LBV_DESKTOP_HEIGHT                                               0x983f\n#define mmLBV_VLINE_START_END                                                   0x4640\n#define mmLBV0_LBV_VLINE_START_END                                              0x4640\n#define mmLBV1_LBV_VLINE_START_END                                              0x9840\n#define mmLBV_VLINE2_START_END                                                  0x4641\n#define mmLBV0_LBV_VLINE2_START_END                                             0x4641\n#define mmLBV1_LBV_VLINE2_START_END                                             0x9841\n#define mmLBV_V_COUNTER                                                         0x4642\n#define mmLBV0_LBV_V_COUNTER                                                    0x4642\n#define mmLBV1_LBV_V_COUNTER                                                    0x9842\n#define mmLBV_SNAPSHOT_V_COUNTER                                                0x4643\n#define mmLBV0_LBV_SNAPSHOT_V_COUNTER                                           0x4643\n#define mmLBV1_LBV_SNAPSHOT_V_COUNTER                                           0x9843\n#define mmLBV_V_COUNTER_CHROMA                                                  0x4644\n#define mmLBV0_LBV_V_COUNTER_CHROMA                                             0x4644\n#define mmLBV1_LBV_V_COUNTER_CHROMA                                             0x9844\n#define mmLBV_SNAPSHOT_V_COUNTER_CHROMA                                         0x4645\n#define mmLBV0_LBV_SNAPSHOT_V_COUNTER_CHROMA                                    0x4645\n#define mmLBV1_LBV_SNAPSHOT_V_COUNTER_CHROMA                                    0x9845\n#define mmLBV_INTERRUPT_MASK                                                    0x4646\n#define mmLBV0_LBV_INTERRUPT_MASK                                               0x4646\n#define mmLBV1_LBV_INTERRUPT_MASK                                               0x9846\n#define mmLBV_VLINE_STATUS                                                      0x4647\n#define mmLBV0_LBV_VLINE_STATUS                                                 0x4647\n#define mmLBV1_LBV_VLINE_STATUS                                                 0x9847\n#define mmLBV_VLINE2_STATUS                                                     0x4648\n#define mmLBV0_LBV_VLINE2_STATUS                                                0x4648\n#define mmLBV1_LBV_VLINE2_STATUS                                                0x9848\n#define mmLBV_VBLANK_STATUS                                                     0x4649\n#define mmLBV0_LBV_VBLANK_STATUS                                                0x4649\n#define mmLBV1_LBV_VBLANK_STATUS                                                0x9849\n#define mmLBV_SYNC_RESET_SEL                                                    0x464a\n#define mmLBV0_LBV_SYNC_RESET_SEL                                               0x464a\n#define mmLBV1_LBV_SYNC_RESET_SEL                                               0x984a\n#define mmLBV_BLACK_KEYER_R_CR                                                  0x464b\n#define mmLBV0_LBV_BLACK_KEYER_R_CR                                             0x464b\n#define mmLBV1_LBV_BLACK_KEYER_R_CR                                             0x984b\n#define mmLBV_BLACK_KEYER_G_Y                                                   0x464c\n#define mmLBV0_LBV_BLACK_KEYER_G_Y                                              0x464c\n#define mmLBV1_LBV_BLACK_KEYER_G_Y                                              0x984c\n#define mmLBV_BLACK_KEYER_B_CB                                                  0x464d\n#define mmLBV0_LBV_BLACK_KEYER_B_CB                                             0x464d\n#define mmLBV1_LBV_BLACK_KEYER_B_CB                                             0x984d\n#define mmLBV_KEYER_COLOR_CTRL                                                  0x464e\n#define mmLBV0_LBV_KEYER_COLOR_CTRL                                             0x464e\n#define mmLBV1_LBV_KEYER_COLOR_CTRL                                             0x984e\n#define mmLBV_KEYER_COLOR_R_CR                                                  0x464f\n#define mmLBV0_LBV_KEYER_COLOR_R_CR                                             0x464f\n#define mmLBV1_LBV_KEYER_COLOR_R_CR                                             0x984f\n#define mmLBV_KEYER_COLOR_G_Y                                                   0x4650\n#define mmLBV0_LBV_KEYER_COLOR_G_Y                                              0x4650\n#define mmLBV1_LBV_KEYER_COLOR_G_Y                                              0x9850\n#define mmLBV_KEYER_COLOR_B_CB                                                  0x4651\n#define mmLBV0_LBV_KEYER_COLOR_B_CB                                             0x4651\n#define mmLBV1_LBV_KEYER_COLOR_B_CB                                             0x9851\n#define mmLBV_KEYER_COLOR_REP_R_CR                                              0x4652\n#define mmLBV0_LBV_KEYER_COLOR_REP_R_CR                                         0x4652\n#define mmLBV1_LBV_KEYER_COLOR_REP_R_CR                                         0x9852\n#define mmLBV_KEYER_COLOR_REP_G_Y                                               0x4653\n#define mmLBV0_LBV_KEYER_COLOR_REP_G_Y                                          0x4653\n#define mmLBV1_LBV_KEYER_COLOR_REP_G_Y                                          0x9853\n#define mmLBV_KEYER_COLOR_REP_B_CB                                              0x4654\n#define mmLBV0_LBV_KEYER_COLOR_REP_B_CB                                         0x4654\n#define mmLBV1_LBV_KEYER_COLOR_REP_B_CB                                         0x9854\n#define mmLBV_BUFFER_LEVEL_STATUS                                               0x4655\n#define mmLBV0_LBV_BUFFER_LEVEL_STATUS                                          0x4655\n#define mmLBV1_LBV_BUFFER_LEVEL_STATUS                                          0x9855\n#define mmLBV_BUFFER_URGENCY_CTRL                                               0x4656\n#define mmLBV0_LBV_BUFFER_URGENCY_CTRL                                          0x4656\n#define mmLBV1_LBV_BUFFER_URGENCY_CTRL                                          0x9856\n#define mmLBV_BUFFER_URGENCY_STATUS                                             0x4657\n#define mmLBV0_LBV_BUFFER_URGENCY_STATUS                                        0x4657\n#define mmLBV1_LBV_BUFFER_URGENCY_STATUS                                        0x9857\n#define mmLBV_BUFFER_STATUS                                                     0x4658\n#define mmLBV0_LBV_BUFFER_STATUS                                                0x4658\n#define mmLBV1_LBV_BUFFER_STATUS                                                0x9858\n#define mmLBV_NO_OUTSTANDING_REQ_STATUS                                         0x4659\n#define mmLBV0_LBV_NO_OUTSTANDING_REQ_STATUS                                    0x4659\n#define mmLBV1_LBV_NO_OUTSTANDING_REQ_STATUS                                    0x9859\n#define mmLBV_DEBUG                                                             0x465a\n#define mmLBV0_LBV_DEBUG                                                        0x465a\n#define mmLBV1_LBV_DEBUG                                                        0x985a\n#define mmLBV_DEBUG2                                                            0x465b\n#define mmLBV0_LBV_DEBUG2                                                       0x465b\n#define mmLBV1_LBV_DEBUG2                                                       0x985b\n#define mmLBV_DEBUG3                                                            0x465c\n#define mmLBV0_LBV_DEBUG3                                                       0x465c\n#define mmLBV1_LBV_DEBUG3                                                       0x985c\n#define mmLBV_TEST_DEBUG_INDEX                                                  0x4666\n#define mmLBV0_LBV_TEST_DEBUG_INDEX                                             0x4666\n#define mmLBV1_LBV_TEST_DEBUG_INDEX                                             0x9866\n#define mmLBV_TEST_DEBUG_DATA                                                   0x4667\n#define mmLBV0_LBV_TEST_DEBUG_DATA                                              0x4667\n#define mmLBV1_LBV_TEST_DEBUG_DATA                                              0x9867\n#define mmMVP_CONTROL1                                                          0x2ac\n#define mmMVP_CONTROL2                                                          0x2ad\n#define mmMVP_FIFO_CONTROL                                                      0x2ae\n#define mmMVP_FIFO_STATUS                                                       0x2af\n#define mmMVP_SLAVE_STATUS                                                      0x2b0\n#define mmMVP_INBAND_CNTL_CAP                                                   0x2b1\n#define mmMVP_BLACK_KEYER                                                       0x2b2\n#define mmMVP_CRC_CNTL                                                          0x2b3\n#define mmMVP_CRC_RESULT_BLUE_GREEN                                             0x2b4\n#define mmMVP_CRC_RESULT_RED                                                    0x2b5\n#define mmMVP_CONTROL3                                                          0x2b6\n#define mmMVP_RECEIVE_CNT_CNTL1                                                 0x2b7\n#define mmMVP_RECEIVE_CNT_CNTL2                                                 0x2b8\n#define mmMVP_DEBUG                                                             0x2bb\n#define mmMVP_TEST_DEBUG_INDEX                                                  0x2b9\n#define mmMVP_TEST_DEBUG_DATA                                                   0x2ba\n#define ixMVP_DEBUG_12                                                          0xc\n#define ixMVP_DEBUG_13                                                          0xd\n#define ixMVP_DEBUG_14                                                          0xe\n#define ixMVP_DEBUG_15                                                          0xf\n#define ixMVP_DEBUG_16                                                          0x10\n#define ixMVP_DEBUG_17                                                          0x11\n#define mmSCL_COEF_RAM_SELECT                                                   0x1b40\n#define mmSCL0_SCL_COEF_RAM_SELECT                                              0x1b40\n#define mmSCL1_SCL_COEF_RAM_SELECT                                              0x1d40\n#define mmSCL2_SCL_COEF_RAM_SELECT                                              0x1f40\n#define mmSCL3_SCL_COEF_RAM_SELECT                                              0x4140\n#define mmSCL4_SCL_COEF_RAM_SELECT                                              0x4340\n#define mmSCL5_SCL_COEF_RAM_SELECT                                              0x4540\n#define mmSCL_COEF_RAM_TAP_DATA                                                 0x1b41\n#define mmSCL0_SCL_COEF_RAM_TAP_DATA                                            0x1b41\n#define mmSCL1_SCL_COEF_RAM_TAP_DATA                                            0x1d41\n#define mmSCL2_SCL_COEF_RAM_TAP_DATA                                            0x1f41\n#define mmSCL3_SCL_COEF_RAM_TAP_DATA                                            0x4141\n#define mmSCL4_SCL_COEF_RAM_TAP_DATA                                            0x4341\n#define mmSCL5_SCL_COEF_RAM_TAP_DATA                                            0x4541\n#define mmSCL_MODE                                                              0x1b42\n#define mmSCL0_SCL_MODE                                                         0x1b42\n#define mmSCL1_SCL_MODE                                                         0x1d42\n#define mmSCL2_SCL_MODE                                                         0x1f42\n#define mmSCL3_SCL_MODE                                                         0x4142\n#define mmSCL4_SCL_MODE                                                         0x4342\n#define mmSCL5_SCL_MODE                                                         0x4542\n#define mmSCL_TAP_CONTROL                                                       0x1b43\n#define mmSCL0_SCL_TAP_CONTROL                                                  0x1b43\n#define mmSCL1_SCL_TAP_CONTROL                                                  0x1d43\n#define mmSCL2_SCL_TAP_CONTROL                                                  0x1f43\n#define mmSCL3_SCL_TAP_CONTROL                                                  0x4143\n#define mmSCL4_SCL_TAP_CONTROL                                                  0x4343\n#define mmSCL5_SCL_TAP_CONTROL                                                  0x4543\n#define mmSCL_CONTROL                                                           0x1b44\n#define mmSCL0_SCL_CONTROL                                                      0x1b44\n#define mmSCL1_SCL_CONTROL                                                      0x1d44\n#define mmSCL2_SCL_CONTROL                                                      0x1f44\n#define mmSCL3_SCL_CONTROL                                                      0x4144\n#define mmSCL4_SCL_CONTROL                                                      0x4344\n#define mmSCL5_SCL_CONTROL                                                      0x4544\n#define mmSCL_BYPASS_CONTROL                                                    0x1b45\n#define mmSCL0_SCL_BYPASS_CONTROL                                               0x1b45\n#define mmSCL1_SCL_BYPASS_CONTROL                                               0x1d45\n#define mmSCL2_SCL_BYPASS_CONTROL                                               0x1f45\n#define mmSCL3_SCL_BYPASS_CONTROL                                               0x4145\n#define mmSCL4_SCL_BYPASS_CONTROL                                               0x4345\n#define mmSCL5_SCL_BYPASS_CONTROL                                               0x4545\n#define mmSCL_MANUAL_REPLICATE_CONTROL                                          0x1b46\n#define mmSCL0_SCL_MANUAL_REPLICATE_CONTROL                                     0x1b46\n#define mmSCL1_SCL_MANUAL_REPLICATE_CONTROL                                     0x1d46\n#define mmSCL2_SCL_MANUAL_REPLICATE_CONTROL                                     0x1f46\n#define mmSCL3_SCL_MANUAL_REPLICATE_CONTROL                                     0x4146\n#define mmSCL4_SCL_MANUAL_REPLICATE_CONTROL                                     0x4346\n#define mmSCL5_SCL_MANUAL_REPLICATE_CONTROL                                     0x4546\n#define mmSCL_AUTOMATIC_MODE_CONTROL                                            0x1b47\n#define mmSCL0_SCL_AUTOMATIC_MODE_CONTROL                                       0x1b47\n#define mmSCL1_SCL_AUTOMATIC_MODE_CONTROL                                       0x1d47\n#define mmSCL2_SCL_AUTOMATIC_MODE_CONTROL                                       0x1f47\n#define mmSCL3_SCL_AUTOMATIC_MODE_CONTROL                                       0x4147\n#define mmSCL4_SCL_AUTOMATIC_MODE_CONTROL                                       0x4347\n#define mmSCL5_SCL_AUTOMATIC_MODE_CONTROL                                       0x4547\n#define mmSCL_HORZ_FILTER_CONTROL                                               0x1b48\n#define mmSCL0_SCL_HORZ_FILTER_CONTROL                                          0x1b48\n#define mmSCL1_SCL_HORZ_FILTER_CONTROL                                          0x1d48\n#define mmSCL2_SCL_HORZ_FILTER_CONTROL                                          0x1f48\n#define mmSCL3_SCL_HORZ_FILTER_CONTROL                                          0x4148\n#define mmSCL4_SCL_HORZ_FILTER_CONTROL                                          0x4348\n#define mmSCL5_SCL_HORZ_FILTER_CONTROL                                          0x4548\n#define mmSCL_HORZ_FILTER_SCALE_RATIO                                           0x1b49\n#define mmSCL0_SCL_HORZ_FILTER_SCALE_RATIO                                      0x1b49\n#define mmSCL1_SCL_HORZ_FILTER_SCALE_RATIO                                      0x1d49\n#define mmSCL2_SCL_HORZ_FILTER_SCALE_RATIO                                      0x1f49\n#define mmSCL3_SCL_HORZ_FILTER_SCALE_RATIO                                      0x4149\n#define mmSCL4_SCL_HORZ_FILTER_SCALE_RATIO                                      0x4349\n#define mmSCL5_SCL_HORZ_FILTER_SCALE_RATIO                                      0x4549\n#define mmSCL_HORZ_FILTER_INIT                                                  0x1b4a\n#define mmSCL0_SCL_HORZ_FILTER_INIT                                             0x1b4a\n#define mmSCL1_SCL_HORZ_FILTER_INIT                                             0x1d4a\n#define mmSCL2_SCL_HORZ_FILTER_INIT                                             0x1f4a\n#define mmSCL3_SCL_HORZ_FILTER_INIT                                             0x414a\n#define mmSCL4_SCL_HORZ_FILTER_INIT                                             0x434a\n#define mmSCL5_SCL_HORZ_FILTER_INIT                                             0x454a\n#define mmSCL_VERT_FILTER_CONTROL                                               0x1b4b\n#define mmSCL0_SCL_VERT_FILTER_CONTROL                                          0x1b4b\n#define mmSCL1_SCL_VERT_FILTER_CONTROL                                          0x1d4b\n#define mmSCL2_SCL_VERT_FILTER_CONTROL                                          0x1f4b\n#define mmSCL3_SCL_VERT_FILTER_CONTROL                                          0x414b\n#define mmSCL4_SCL_VERT_FILTER_CONTROL                                          0x434b\n#define mmSCL5_SCL_VERT_FILTER_CONTROL                                          0x454b\n#define mmSCL_VERT_FILTER_SCALE_RATIO                                           0x1b4c\n#define mmSCL0_SCL_VERT_FILTER_SCALE_RATIO                                      0x1b4c\n#define mmSCL1_SCL_VERT_FILTER_SCALE_RATIO                                      0x1d4c\n#define mmSCL2_SCL_VERT_FILTER_SCALE_RATIO                                      0x1f4c\n#define mmSCL3_SCL_VERT_FILTER_SCALE_RATIO                                      0x414c\n#define mmSCL4_SCL_VERT_FILTER_SCALE_RATIO                                      0x434c\n#define mmSCL5_SCL_VERT_FILTER_SCALE_RATIO                                      0x454c\n#define mmSCL_VERT_FILTER_INIT                                                  0x1b4d\n#define mmSCL0_SCL_VERT_FILTER_INIT                                             0x1b4d\n#define mmSCL1_SCL_VERT_FILTER_INIT                                             0x1d4d\n#define mmSCL2_SCL_VERT_FILTER_INIT                                             0x1f4d\n#define mmSCL3_SCL_VERT_FILTER_INIT                                             0x414d\n#define mmSCL4_SCL_VERT_FILTER_INIT                                             0x434d\n#define mmSCL5_SCL_VERT_FILTER_INIT                                             0x454d\n#define mmSCL_VERT_FILTER_INIT_BOT                                              0x1b4e\n#define mmSCL0_SCL_VERT_FILTER_INIT_BOT                                         0x1b4e\n#define mmSCL1_SCL_VERT_FILTER_INIT_BOT                                         0x1d4e\n#define mmSCL2_SCL_VERT_FILTER_INIT_BOT                                         0x1f4e\n#define mmSCL3_SCL_VERT_FILTER_INIT_BOT                                         0x414e\n#define mmSCL4_SCL_VERT_FILTER_INIT_BOT                                         0x434e\n#define mmSCL5_SCL_VERT_FILTER_INIT_BOT                                         0x454e\n#define mmSCL_ROUND_OFFSET                                                      0x1b4f\n#define mmSCL0_SCL_ROUND_OFFSET                                                 0x1b4f\n#define mmSCL1_SCL_ROUND_OFFSET                                                 0x1d4f\n#define mmSCL2_SCL_ROUND_OFFSET                                                 0x1f4f\n#define mmSCL3_SCL_ROUND_OFFSET                                                 0x414f\n#define mmSCL4_SCL_ROUND_OFFSET                                                 0x434f\n#define mmSCL5_SCL_ROUND_OFFSET                                                 0x454f\n#define mmSCL_UPDATE                                                            0x1b51\n#define mmSCL0_SCL_UPDATE                                                       0x1b51\n#define mmSCL1_SCL_UPDATE                                                       0x1d51\n#define mmSCL2_SCL_UPDATE                                                       0x1f51\n#define mmSCL3_SCL_UPDATE                                                       0x4151\n#define mmSCL4_SCL_UPDATE                                                       0x4351\n#define mmSCL5_SCL_UPDATE                                                       0x4551\n#define mmSCL_F_SHARP_CONTROL                                                   0x1b53\n#define mmSCL0_SCL_F_SHARP_CONTROL                                              0x1b53\n#define mmSCL1_SCL_F_SHARP_CONTROL                                              0x1d53\n#define mmSCL2_SCL_F_SHARP_CONTROL                                              0x1f53\n#define mmSCL3_SCL_F_SHARP_CONTROL                                              0x4153\n#define mmSCL4_SCL_F_SHARP_CONTROL                                              0x4353\n#define mmSCL5_SCL_F_SHARP_CONTROL                                              0x4553\n#define mmSCL_ALU_CONTROL                                                       0x1b54\n#define mmSCL0_SCL_ALU_CONTROL                                                  0x1b54\n#define mmSCL1_SCL_ALU_CONTROL                                                  0x1d54\n#define mmSCL2_SCL_ALU_CONTROL                                                  0x1f54\n#define mmSCL3_SCL_ALU_CONTROL                                                  0x4154\n#define mmSCL4_SCL_ALU_CONTROL                                                  0x4354\n#define mmSCL5_SCL_ALU_CONTROL                                                  0x4554\n#define mmSCL_COEF_RAM_CONFLICT_STATUS                                          0x1b55\n#define mmSCL0_SCL_COEF_RAM_CONFLICT_STATUS                                     0x1b55\n#define mmSCL1_SCL_COEF_RAM_CONFLICT_STATUS                                     0x1d55\n#define mmSCL2_SCL_COEF_RAM_CONFLICT_STATUS                                     0x1f55\n#define mmSCL3_SCL_COEF_RAM_CONFLICT_STATUS                                     0x4155\n#define mmSCL4_SCL_COEF_RAM_CONFLICT_STATUS                                     0x4355\n#define mmSCL5_SCL_COEF_RAM_CONFLICT_STATUS                                     0x4555\n#define mmVIEWPORT_START_SECONDARY                                              0x1b5b\n#define mmSCL0_VIEWPORT_START_SECONDARY                                         0x1b5b\n#define mmSCL1_VIEWPORT_START_SECONDARY                                         0x1d5b\n#define mmSCL2_VIEWPORT_START_SECONDARY                                         0x1f5b\n#define mmSCL3_VIEWPORT_START_SECONDARY                                         0x415b\n#define mmSCL4_VIEWPORT_START_SECONDARY                                         0x435b\n#define mmSCL5_VIEWPORT_START_SECONDARY                                         0x455b\n#define mmVIEWPORT_START                                                        0x1b5c\n#define mmSCL0_VIEWPORT_START                                                   0x1b5c\n#define mmSCL1_VIEWPORT_START                                                   0x1d5c\n#define mmSCL2_VIEWPORT_START                                                   0x1f5c\n#define mmSCL3_VIEWPORT_START                                                   0x415c\n#define mmSCL4_VIEWPORT_START                                                   0x435c\n#define mmSCL5_VIEWPORT_START                                                   0x455c\n#define mmVIEWPORT_SIZE                                                         0x1b5d\n#define mmSCL0_VIEWPORT_SIZE                                                    0x1b5d\n#define mmSCL1_VIEWPORT_SIZE                                                    0x1d5d\n#define mmSCL2_VIEWPORT_SIZE                                                    0x1f5d\n#define mmSCL3_VIEWPORT_SIZE                                                    0x415d\n#define mmSCL4_VIEWPORT_SIZE                                                    0x435d\n#define mmSCL5_VIEWPORT_SIZE                                                    0x455d\n#define mmEXT_OVERSCAN_LEFT_RIGHT                                               0x1b5e\n#define mmSCL0_EXT_OVERSCAN_LEFT_RIGHT                                          0x1b5e\n#define mmSCL1_EXT_OVERSCAN_LEFT_RIGHT                                          0x1d5e\n#define mmSCL2_EXT_OVERSCAN_LEFT_RIGHT                                          0x1f5e\n#define mmSCL3_EXT_OVERSCAN_LEFT_RIGHT                                          0x415e\n#define mmSCL4_EXT_OVERSCAN_LEFT_RIGHT                                          0x435e\n#define mmSCL5_EXT_OVERSCAN_LEFT_RIGHT                                          0x455e\n#define mmEXT_OVERSCAN_TOP_BOTTOM                                               0x1b5f\n#define mmSCL0_EXT_OVERSCAN_TOP_BOTTOM                                          0x1b5f\n#define mmSCL1_EXT_OVERSCAN_TOP_BOTTOM                                          0x1d5f\n#define mmSCL2_EXT_OVERSCAN_TOP_BOTTOM                                          0x1f5f\n#define mmSCL3_EXT_OVERSCAN_TOP_BOTTOM                                          0x415f\n#define mmSCL4_EXT_OVERSCAN_TOP_BOTTOM                                          0x435f\n#define mmSCL5_EXT_OVERSCAN_TOP_BOTTOM                                          0x455f\n#define mmSCL_MODE_CHANGE_DET1                                                  0x1b60\n#define mmSCL0_SCL_MODE_CHANGE_DET1                                             0x1b60\n#define mmSCL1_SCL_MODE_CHANGE_DET1                                             0x1d60\n#define mmSCL2_SCL_MODE_CHANGE_DET1                                             0x1f60\n#define mmSCL3_SCL_MODE_CHANGE_DET1                                             0x4160\n#define mmSCL4_SCL_MODE_CHANGE_DET1                                             0x4360\n#define mmSCL5_SCL_MODE_CHANGE_DET1                                             0x4560\n#define mmSCL_MODE_CHANGE_DET2                                                  0x1b61\n#define mmSCL0_SCL_MODE_CHANGE_DET2                                             0x1b61\n#define mmSCL1_SCL_MODE_CHANGE_DET2                                             0x1d61\n#define mmSCL2_SCL_MODE_CHANGE_DET2                                             0x1f61\n#define mmSCL3_SCL_MODE_CHANGE_DET2                                             0x4161\n#define mmSCL4_SCL_MODE_CHANGE_DET2                                             0x4361\n#define mmSCL5_SCL_MODE_CHANGE_DET2                                             0x4561\n#define mmSCL_MODE_CHANGE_DET3                                                  0x1b62\n#define mmSCL0_SCL_MODE_CHANGE_DET3                                             0x1b62\n#define mmSCL1_SCL_MODE_CHANGE_DET3                                             0x1d62\n#define mmSCL2_SCL_MODE_CHANGE_DET3                                             0x1f62\n#define mmSCL3_SCL_MODE_CHANGE_DET3                                             0x4162\n#define mmSCL4_SCL_MODE_CHANGE_DET3                                             0x4362\n#define mmSCL5_SCL_MODE_CHANGE_DET3                                             0x4562\n#define mmSCL_MODE_CHANGE_MASK                                                  0x1b63\n#define mmSCL0_SCL_MODE_CHANGE_MASK                                             0x1b63\n#define mmSCL1_SCL_MODE_CHANGE_MASK                                             0x1d63\n#define mmSCL2_SCL_MODE_CHANGE_MASK                                             0x1f63\n#define mmSCL3_SCL_MODE_CHANGE_MASK                                             0x4163\n#define mmSCL4_SCL_MODE_CHANGE_MASK                                             0x4363\n#define mmSCL5_SCL_MODE_CHANGE_MASK                                             0x4563\n#define mmSCL_DEBUG2                                                            0x1b69\n#define mmSCL0_SCL_DEBUG2                                                       0x1b69\n#define mmSCL1_SCL_DEBUG2                                                       0x1d69\n#define mmSCL2_SCL_DEBUG2                                                       0x1f69\n#define mmSCL3_SCL_DEBUG2                                                       0x4169\n#define mmSCL4_SCL_DEBUG2                                                       0x4369\n#define mmSCL5_SCL_DEBUG2                                                       0x4569\n#define mmSCL_DEBUG                                                             0x1b6a\n#define mmSCL0_SCL_DEBUG                                                        0x1b6a\n#define mmSCL1_SCL_DEBUG                                                        0x1d6a\n#define mmSCL2_SCL_DEBUG                                                        0x1f6a\n#define mmSCL3_SCL_DEBUG                                                        0x416a\n#define mmSCL4_SCL_DEBUG                                                        0x436a\n#define mmSCL5_SCL_DEBUG                                                        0x456a\n#define mmSCL_TEST_DEBUG_INDEX                                                  0x1b6b\n#define mmSCL0_SCL_TEST_DEBUG_INDEX                                             0x1b6b\n#define mmSCL1_SCL_TEST_DEBUG_INDEX                                             0x1d6b\n#define mmSCL2_SCL_TEST_DEBUG_INDEX                                             0x1f6b\n#define mmSCL3_SCL_TEST_DEBUG_INDEX                                             0x416b\n#define mmSCL4_SCL_TEST_DEBUG_INDEX                                             0x436b\n#define mmSCL5_SCL_TEST_DEBUG_INDEX                                             0x456b\n#define mmSCL_TEST_DEBUG_DATA                                                   0x1b6c\n#define mmSCL0_SCL_TEST_DEBUG_DATA                                              0x1b6c\n#define mmSCL1_SCL_TEST_DEBUG_DATA                                              0x1d6c\n#define mmSCL2_SCL_TEST_DEBUG_DATA                                              0x1f6c\n#define mmSCL3_SCL_TEST_DEBUG_DATA                                              0x416c\n#define mmSCL4_SCL_TEST_DEBUG_DATA                                              0x436c\n#define mmSCL5_SCL_TEST_DEBUG_DATA                                              0x456c\n#define mmSCLV_COEF_RAM_SELECT                                                  0x4670\n#define mmSCLV0_SCLV_COEF_RAM_SELECT                                            0x4670\n#define mmSCLV1_SCLV_COEF_RAM_SELECT                                            0x9870\n#define mmSCLV_COEF_RAM_TAP_DATA                                                0x4671\n#define mmSCLV0_SCLV_COEF_RAM_TAP_DATA                                          0x4671\n#define mmSCLV1_SCLV_COEF_RAM_TAP_DATA                                          0x9871\n#define mmSCLV_MODE                                                             0x4672\n#define mmSCLV0_SCLV_MODE                                                       0x4672\n#define mmSCLV1_SCLV_MODE                                                       0x9872\n#define mmSCLV_TAP_CONTROL                                                      0x4673\n#define mmSCLV0_SCLV_TAP_CONTROL                                                0x4673\n#define mmSCLV1_SCLV_TAP_CONTROL                                                0x9873\n#define mmSCLV_CONTROL                                                          0x4674\n#define mmSCLV0_SCLV_CONTROL                                                    0x4674\n#define mmSCLV1_SCLV_CONTROL                                                    0x9874\n#define mmSCLV_MANUAL_REPLICATE_CONTROL                                         0x4675\n#define mmSCLV0_SCLV_MANUAL_REPLICATE_CONTROL                                   0x4675\n#define mmSCLV1_SCLV_MANUAL_REPLICATE_CONTROL                                   0x9875\n#define mmSCLV_AUTOMATIC_MODE_CONTROL                                           0x4676\n#define mmSCLV0_SCLV_AUTOMATIC_MODE_CONTROL                                     0x4676\n#define mmSCLV1_SCLV_AUTOMATIC_MODE_CONTROL                                     0x9876\n#define mmSCLV_HORZ_FILTER_CONTROL                                              0x4677\n#define mmSCLV0_SCLV_HORZ_FILTER_CONTROL                                        0x4677\n#define mmSCLV1_SCLV_HORZ_FILTER_CONTROL                                        0x9877\n#define mmSCLV_HORZ_FILTER_SCALE_RATIO                                          0x4678\n#define mmSCLV0_SCLV_HORZ_FILTER_SCALE_RATIO                                    0x4678\n#define mmSCLV1_SCLV_HORZ_FILTER_SCALE_RATIO                                    0x9878\n#define mmSCLV_HORZ_FILTER_INIT                                                 0x4679\n#define mmSCLV0_SCLV_HORZ_FILTER_INIT                                           0x4679\n#define mmSCLV1_SCLV_HORZ_FILTER_INIT                                           0x9879\n#define mmSCLV_HORZ_FILTER_SCALE_RATIO_C                                        0x467a\n#define mmSCLV0_SCLV_HORZ_FILTER_SCALE_RATIO_C                                  0x467a\n#define mmSCLV1_SCLV_HORZ_FILTER_SCALE_RATIO_C                                  0x987a\n#define mmSCLV_HORZ_FILTER_INIT_C                                               0x467b\n#define mmSCLV0_SCLV_HORZ_FILTER_INIT_C                                         0x467b\n#define mmSCLV1_SCLV_HORZ_FILTER_INIT_C                                         0x987b\n#define mmSCLV_VERT_FILTER_CONTROL                                              0x467c\n#define mmSCLV0_SCLV_VERT_FILTER_CONTROL                                        0x467c\n#define mmSCLV1_SCLV_VERT_FILTER_CONTROL                                        0x987c\n#define mmSCLV_VERT_FILTER_SCALE_RATIO                                          0x467d\n#define mmSCLV0_SCLV_VERT_FILTER_SCALE_RATIO                                    0x467d\n#define mmSCLV1_SCLV_VERT_FILTER_SCALE_RATIO                                    0x987d\n#define mmSCLV_VERT_FILTER_INIT                                                 0x467e\n#define mmSCLV0_SCLV_VERT_FILTER_INIT                                           0x467e\n#define mmSCLV1_SCLV_VERT_FILTER_INIT                                           0x987e\n#define mmSCLV_VERT_FILTER_INIT_BOT                                             0x467f\n#define mmSCLV0_SCLV_VERT_FILTER_INIT_BOT                                       0x467f\n#define mmSCLV1_SCLV_VERT_FILTER_INIT_BOT                                       0x987f\n#define mmSCLV_VERT_FILTER_SCALE_RATIO_C                                        0x4680\n#define mmSCLV0_SCLV_VERT_FILTER_SCALE_RATIO_C                                  0x4680\n#define mmSCLV1_SCLV_VERT_FILTER_SCALE_RATIO_C                                  0x9880\n#define mmSCLV_VERT_FILTER_INIT_C                                               0x4681\n#define mmSCLV0_SCLV_VERT_FILTER_INIT_C                                         0x4681\n#define mmSCLV1_SCLV_VERT_FILTER_INIT_C                                         0x9881\n#define mmSCLV_VERT_FILTER_INIT_BOT_C                                           0x4682\n#define mmSCLV0_SCLV_VERT_FILTER_INIT_BOT_C                                     0x4682\n#define mmSCLV1_SCLV_VERT_FILTER_INIT_BOT_C                                     0x9882\n#define mmSCLV_ROUND_OFFSET                                                     0x4683\n#define mmSCLV0_SCLV_ROUND_OFFSET                                               0x4683\n#define mmSCLV1_SCLV_ROUND_OFFSET                                               0x9883\n#define mmSCLV_UPDATE                                                           0x4684\n#define mmSCLV0_SCLV_UPDATE                                                     0x4684\n#define mmSCLV1_SCLV_UPDATE                                                     0x9884\n#define mmSCLV_ALU_CONTROL                                                      0x4685\n#define mmSCLV0_SCLV_ALU_CONTROL                                                0x4685\n#define mmSCLV1_SCLV_ALU_CONTROL                                                0x9885\n#define mmSCLV_VIEWPORT_START                                                   0x4686\n#define mmSCLV0_SCLV_VIEWPORT_START                                             0x4686\n#define mmSCLV1_SCLV_VIEWPORT_START                                             0x9886\n#define mmSCLV_VIEWPORT_START_SECONDARY                                         0x4687\n#define mmSCLV0_SCLV_VIEWPORT_START_SECONDARY                                   0x4687\n#define mmSCLV1_SCLV_VIEWPORT_START_SECONDARY                                   0x9887\n#define mmSCLV_VIEWPORT_SIZE                                                    0x4688\n#define mmSCLV0_SCLV_VIEWPORT_SIZE                                              0x4688\n#define mmSCLV1_SCLV_VIEWPORT_SIZE                                              0x9888\n#define mmSCLV_VIEWPORT_START_C                                                 0x4689\n#define mmSCLV0_SCLV_VIEWPORT_START_C                                           0x4689\n#define mmSCLV1_SCLV_VIEWPORT_START_C                                           0x9889\n#define mmSCLV_VIEWPORT_START_SECONDARY_C                                       0x468a\n#define mmSCLV0_SCLV_VIEWPORT_START_SECONDARY_C                                 0x468a\n#define mmSCLV1_SCLV_VIEWPORT_START_SECONDARY_C                                 0x988a\n#define mmSCLV_VIEWPORT_SIZE_C                                                  0x468b\n#define mmSCLV0_SCLV_VIEWPORT_SIZE_C                                            0x468b\n#define mmSCLV1_SCLV_VIEWPORT_SIZE_C                                            0x988b\n#define mmSCLV_EXT_OVERSCAN_LEFT_RIGHT                                          0x468c\n#define mmSCLV0_SCLV_EXT_OVERSCAN_LEFT_RIGHT                                    0x468c\n#define mmSCLV1_SCLV_EXT_OVERSCAN_LEFT_RIGHT                                    0x988c\n#define mmSCLV_EXT_OVERSCAN_TOP_BOTTOM                                          0x468d\n#define mmSCLV0_SCLV_EXT_OVERSCAN_TOP_BOTTOM                                    0x468d\n#define mmSCLV1_SCLV_EXT_OVERSCAN_TOP_BOTTOM                                    0x988d\n#define mmSCLV_MODE_CHANGE_DET1                                                 0x468e\n#define mmSCLV0_SCLV_MODE_CHANGE_DET1                                           0x468e\n#define mmSCLV1_SCLV_MODE_CHANGE_DET1                                           0x988e\n#define mmSCLV_MODE_CHANGE_DET2                                                 0x468f\n#define mmSCLV0_SCLV_MODE_CHANGE_DET2                                           0x468f\n#define mmSCLV1_SCLV_MODE_CHANGE_DET2                                           0x988f\n#define mmSCLV_MODE_CHANGE_DET3                                                 0x4690\n#define mmSCLV0_SCLV_MODE_CHANGE_DET3                                           0x4690\n#define mmSCLV1_SCLV_MODE_CHANGE_DET3                                           0x9890\n#define mmSCLV_MODE_CHANGE_MASK                                                 0x4691\n#define mmSCLV0_SCLV_MODE_CHANGE_MASK                                           0x4691\n#define mmSCLV1_SCLV_MODE_CHANGE_MASK                                           0x9891\n#define mmSCLV_HORZ_FILTER_INIT_BOT                                             0x4692\n#define mmSCLV0_SCLV_HORZ_FILTER_INIT_BOT                                       0x4692\n#define mmSCLV1_SCLV_HORZ_FILTER_INIT_BOT                                       0x9892\n#define mmSCLV_HORZ_FILTER_INIT_BOT_C                                           0x4693\n#define mmSCLV0_SCLV_HORZ_FILTER_INIT_BOT_C                                     0x4693\n#define mmSCLV1_SCLV_HORZ_FILTER_INIT_BOT_C                                     0x9893\n#define mmSCLV_DEBUG2                                                           0x4694\n#define mmSCLV0_SCLV_DEBUG2                                                     0x4694\n#define mmSCLV1_SCLV_DEBUG2                                                     0x9894\n#define mmSCLV_DEBUG                                                            0x4695\n#define mmSCLV0_SCLV_DEBUG                                                      0x4695\n#define mmSCLV1_SCLV_DEBUG                                                      0x9895\n#define mmSCLV_TEST_DEBUG_INDEX                                                 0x4696\n#define mmSCLV0_SCLV_TEST_DEBUG_INDEX                                           0x4696\n#define mmSCLV1_SCLV_TEST_DEBUG_INDEX                                           0x9896\n#define mmSCLV_TEST_DEBUG_DATA                                                  0x4697\n#define mmSCLV0_SCLV_TEST_DEBUG_DATA                                            0x4697\n#define mmSCLV1_SCLV_TEST_DEBUG_DATA                                            0x9897\n#define mmCOL_MAN_UPDATE                                                        0x46a4\n#define mmCOL_MAN0_COL_MAN_UPDATE                                               0x46a4\n#define mmCOL_MAN1_COL_MAN_UPDATE                                               0x98a4\n#define mmCOL_MAN_INPUT_CSC_CONTROL                                             0x46a5\n#define mmCOL_MAN0_COL_MAN_INPUT_CSC_CONTROL                                    0x46a5\n#define mmCOL_MAN1_COL_MAN_INPUT_CSC_CONTROL                                    0x98a5\n#define mmINPUT_CSC_C11_C12_A                                                   0x46a6\n#define mmCOL_MAN0_INPUT_CSC_C11_C12_A                                          0x46a6\n#define mmCOL_MAN1_INPUT_CSC_C11_C12_A                                          0x98a6\n#define mmINPUT_CSC_C13_C14_A                                                   0x46a7\n#define mmCOL_MAN0_INPUT_CSC_C13_C14_A                                          0x46a7\n#define mmCOL_MAN1_INPUT_CSC_C13_C14_A                                          0x98a7\n#define mmINPUT_CSC_C21_C22_A                                                   0x46a8\n#define mmCOL_MAN0_INPUT_CSC_C21_C22_A                                          0x46a8\n#define mmCOL_MAN1_INPUT_CSC_C21_C22_A                                          0x98a8\n#define mmINPUT_CSC_C23_C24_A                                                   0x46a9\n#define mmCOL_MAN0_INPUT_CSC_C23_C24_A                                          0x46a9\n#define mmCOL_MAN1_INPUT_CSC_C23_C24_A                                          0x98a9\n#define mmINPUT_CSC_C31_C32_A                                                   0x46aa\n#define mmCOL_MAN0_INPUT_CSC_C31_C32_A                                          0x46aa\n#define mmCOL_MAN1_INPUT_CSC_C31_C32_A                                          0x98aa\n#define mmINPUT_CSC_C33_C34_A                                                   0x46ab\n#define mmCOL_MAN0_INPUT_CSC_C33_C34_A                                          0x46ab\n#define mmCOL_MAN1_INPUT_CSC_C33_C34_A                                          0x98ab\n#define mmINPUT_CSC_C11_C12_B                                                   0x46ac\n#define mmCOL_MAN0_INPUT_CSC_C11_C12_B                                          0x46ac\n#define mmCOL_MAN1_INPUT_CSC_C11_C12_B                                          0x98ac\n#define mmINPUT_CSC_C13_C14_B                                                   0x46ad\n#define mmCOL_MAN0_INPUT_CSC_C13_C14_B                                          0x46ad\n#define mmCOL_MAN1_INPUT_CSC_C13_C14_B                                          0x98ad\n#define mmINPUT_CSC_C21_C22_B                                                   0x46ae\n#define mmCOL_MAN0_INPUT_CSC_C21_C22_B                                          0x46ae\n#define mmCOL_MAN1_INPUT_CSC_C21_C22_B                                          0x98ae\n#define mmINPUT_CSC_C23_C24_B                                                   0x46af\n#define mmCOL_MAN0_INPUT_CSC_C23_C24_B                                          0x46af\n#define mmCOL_MAN1_INPUT_CSC_C23_C24_B                                          0x98af\n#define mmINPUT_CSC_C31_C32_B                                                   0x46b0\n#define mmCOL_MAN0_INPUT_CSC_C31_C32_B                                          0x46b0\n#define mmCOL_MAN1_INPUT_CSC_C31_C32_B                                          0x98b0\n#define mmINPUT_CSC_C33_C34_B                                                   0x46b1\n#define mmCOL_MAN0_INPUT_CSC_C33_C34_B                                          0x46b1\n#define mmCOL_MAN1_INPUT_CSC_C33_C34_B                                          0x98b1\n#define mmPRESCALE_CONTROL                                                      0x46b2\n#define mmCOL_MAN0_PRESCALE_CONTROL                                             0x46b2\n#define mmCOL_MAN1_PRESCALE_CONTROL                                             0x98b2\n#define mmPRESCALE_VALUES_R                                                     0x46b3\n#define mmCOL_MAN0_PRESCALE_VALUES_R                                            0x46b3\n#define mmCOL_MAN1_PRESCALE_VALUES_R                                            0x98b3\n#define mmPRESCALE_VALUES_G                                                     0x46b4\n#define mmCOL_MAN0_PRESCALE_VALUES_G                                            0x46b4\n#define mmCOL_MAN1_PRESCALE_VALUES_G                                            0x98b4\n#define mmPRESCALE_VALUES_B                                                     0x46b5\n#define mmCOL_MAN0_PRESCALE_VALUES_B                                            0x46b5\n#define mmCOL_MAN1_PRESCALE_VALUES_B                                            0x98b5\n#define mmCOL_MAN_OUTPUT_CSC_CONTROL                                            0x46b6\n#define mmCOL_MAN0_COL_MAN_OUTPUT_CSC_CONTROL                                   0x46b6\n#define mmCOL_MAN1_COL_MAN_OUTPUT_CSC_CONTROL                                   0x98b6\n#define mmOUTPUT_CSC_C11_C12_A                                                  0x46b7\n#define mmCOL_MAN0_OUTPUT_CSC_C11_C12_A                                         0x46b7\n#define mmCOL_MAN1_OUTPUT_CSC_C11_C12_A                                         0x98b7\n#define mmOUTPUT_CSC_C13_C14_A                                                  0x46b8\n#define mmCOL_MAN0_OUTPUT_CSC_C13_C14_A                                         0x46b8\n#define mmCOL_MAN1_OUTPUT_CSC_C13_C14_A                                         0x98b8\n#define mmOUTPUT_CSC_C21_C22_A                                                  0x46b9\n#define mmCOL_MAN0_OUTPUT_CSC_C21_C22_A                                         0x46b9\n#define mmCOL_MAN1_OUTPUT_CSC_C21_C22_A                                         0x98b9\n#define mmOUTPUT_CSC_C23_C24_A                                                  0x46ba\n#define mmCOL_MAN0_OUTPUT_CSC_C23_C24_A                                         0x46ba\n#define mmCOL_MAN1_OUTPUT_CSC_C23_C24_A                                         0x98ba\n#define mmOUTPUT_CSC_C31_C32_A                                                  0x46bb\n#define mmCOL_MAN0_OUTPUT_CSC_C31_C32_A                                         0x46bb\n#define mmCOL_MAN1_OUTPUT_CSC_C31_C32_A                                         0x98bb\n#define mmOUTPUT_CSC_C33_C34_A                                                  0x46bc\n#define mmCOL_MAN0_OUTPUT_CSC_C33_C34_A                                         0x46bc\n#define mmCOL_MAN1_OUTPUT_CSC_C33_C34_A                                         0x98bc\n#define mmOUTPUT_CSC_C11_C12_B                                                  0x46bd\n#define mmCOL_MAN0_OUTPUT_CSC_C11_C12_B                                         0x46bd\n#define mmCOL_MAN1_OUTPUT_CSC_C11_C12_B                                         0x98bd\n#define mmOUTPUT_CSC_C13_C14_B                                                  0x46be\n#define mmCOL_MAN0_OUTPUT_CSC_C13_C14_B                                         0x46be\n#define mmCOL_MAN1_OUTPUT_CSC_C13_C14_B                                         0x98be\n#define mmOUTPUT_CSC_C21_C22_B                                                  0x46bf\n#define mmCOL_MAN0_OUTPUT_CSC_C21_C22_B                                         0x46bf\n#define mmCOL_MAN1_OUTPUT_CSC_C21_C22_B                                         0x98bf\n#define mmOUTPUT_CSC_C23_C24_B                                                  0x46c0\n#define mmCOL_MAN0_OUTPUT_CSC_C23_C24_B                                         0x46c0\n#define mmCOL_MAN1_OUTPUT_CSC_C23_C24_B                                         0x98c0\n#define mmOUTPUT_CSC_C31_C32_B                                                  0x46c1\n#define mmCOL_MAN0_OUTPUT_CSC_C31_C32_B                                         0x46c1\n#define mmCOL_MAN1_OUTPUT_CSC_C31_C32_B                                         0x98c1\n#define mmOUTPUT_CSC_C33_C34_B                                                  0x46c2\n#define mmCOL_MAN0_OUTPUT_CSC_C33_C34_B                                         0x46c2\n#define mmCOL_MAN1_OUTPUT_CSC_C33_C34_B                                         0x98c2\n#define mmDENORM_CLAMP_CONTROL                                                  0x46c3\n#define mmCOL_MAN0_DENORM_CLAMP_CONTROL                                         0x46c3\n#define mmCOL_MAN1_DENORM_CLAMP_CONTROL                                         0x98c3\n#define mmDENORM_CLAMP_RANGE_R_CR                                               0x46c4\n#define mmCOL_MAN0_DENORM_CLAMP_RANGE_R_CR                                      0x46c4\n#define mmCOL_MAN1_DENORM_CLAMP_RANGE_R_CR                                      0x98c4\n#define mmDENORM_CLAMP_RANGE_G_Y                                                0x46c5\n#define mmCOL_MAN0_DENORM_CLAMP_RANGE_G_Y                                       0x46c5\n#define mmCOL_MAN1_DENORM_CLAMP_RANGE_G_Y                                       0x98c5\n#define mmDENORM_CLAMP_RANGE_B_CB                                               0x46c6\n#define mmCOL_MAN0_DENORM_CLAMP_RANGE_B_CB                                      0x46c6\n#define mmCOL_MAN1_DENORM_CLAMP_RANGE_B_CB                                      0x98c6\n#define mmCOL_MAN_FP_CONVERTED_FIELD                                            0x46c7\n#define mmCOL_MAN0_COL_MAN_FP_CONVERTED_FIELD                                   0x46c7\n#define mmCOL_MAN1_COL_MAN_FP_CONVERTED_FIELD                                   0x98c7\n#define mmGAMMA_CORR_CONTROL                                                    0x46c8\n#define mmCOL_MAN0_GAMMA_CORR_CONTROL                                           0x46c8\n#define mmCOL_MAN1_GAMMA_CORR_CONTROL                                           0x98c8\n#define mmGAMMA_CORR_LUT_INDEX                                                  0x46c9\n#define mmCOL_MAN0_GAMMA_CORR_LUT_INDEX                                         0x46c9\n#define mmCOL_MAN1_GAMMA_CORR_LUT_INDEX                                         0x98c9\n#define mmGAMMA_CORR_LUT_DATA                                                   0x46ca\n#define mmCOL_MAN0_GAMMA_CORR_LUT_DATA                                          0x46ca\n#define mmCOL_MAN1_GAMMA_CORR_LUT_DATA                                          0x98ca\n#define mmGAMMA_CORR_LUT_WRITE_EN_MASK                                          0x46cb\n#define mmCOL_MAN0_GAMMA_CORR_LUT_WRITE_EN_MASK                                 0x46cb\n#define mmCOL_MAN1_GAMMA_CORR_LUT_WRITE_EN_MASK                                 0x98cb\n#define mmGAMMA_CORR_CNTLA_START_CNTL                                           0x46cc\n#define mmCOL_MAN0_GAMMA_CORR_CNTLA_START_CNTL                                  0x46cc\n#define mmCOL_MAN1_GAMMA_CORR_CNTLA_START_CNTL                                  0x98cc\n#define mmGAMMA_CORR_CNTLA_SLOPE_CNTL                                           0x46cd\n#define mmCOL_MAN0_GAMMA_CORR_CNTLA_SLOPE_CNTL                                  0x46cd\n#define mmCOL_MAN1_GAMMA_CORR_CNTLA_SLOPE_CNTL                                  0x98cd\n#define mmGAMMA_CORR_CNTLA_END_CNTL1                                            0x46ce\n#define mmCOL_MAN0_GAMMA_CORR_CNTLA_END_CNTL1                                   0x46ce\n#define mmCOL_MAN1_GAMMA_CORR_CNTLA_END_CNTL1                                   0x98ce\n#define mmGAMMA_CORR_CNTLA_END_CNTL2                                            0x46cf\n#define mmCOL_MAN0_GAMMA_CORR_CNTLA_END_CNTL2                                   0x46cf\n#define mmCOL_MAN1_GAMMA_CORR_CNTLA_END_CNTL2                                   0x98cf\n#define mmGAMMA_CORR_CNTLA_REGION_0_1                                           0x46d0\n#define mmCOL_MAN0_GAMMA_CORR_CNTLA_REGION_0_1                                  0x46d0\n#define mmCOL_MAN1_GAMMA_CORR_CNTLA_REGION_0_1                                  0x98d0\n#define mmGAMMA_CORR_CNTLA_REGION_2_3                                           0x46d1\n#define mmCOL_MAN0_GAMMA_CORR_CNTLA_REGION_2_3                                  0x46d1\n#define mmCOL_MAN1_GAMMA_CORR_CNTLA_REGION_2_3                                  0x98d1\n#define mmGAMMA_CORR_CNTLA_REGION_4_5                                           0x46d2\n#define mmCOL_MAN0_GAMMA_CORR_CNTLA_REGION_4_5                                  0x46d2\n#define mmCOL_MAN1_GAMMA_CORR_CNTLA_REGION_4_5                                  0x98d2\n#define mmGAMMA_CORR_CNTLA_REGION_6_7                                           0x46d3\n#define mmCOL_MAN0_GAMMA_CORR_CNTLA_REGION_6_7                                  0x46d3\n#define mmCOL_MAN1_GAMMA_CORR_CNTLA_REGION_6_7                                  0x98d3\n#define mmGAMMA_CORR_CNTLA_REGION_8_9                                           0x46d4\n#define mmCOL_MAN0_GAMMA_CORR_CNTLA_REGION_8_9                                  0x46d4\n#define mmCOL_MAN1_GAMMA_CORR_CNTLA_REGION_8_9                                  0x98d4\n#define mmGAMMA_CORR_CNTLA_REGION_10_11                                         0x46d5\n#define mmCOL_MAN0_GAMMA_CORR_CNTLA_REGION_10_11                                0x46d5\n#define mmCOL_MAN1_GAMMA_CORR_CNTLA_REGION_10_11                                0x98d5\n#define mmGAMMA_CORR_CNTLA_REGION_12_13                                         0x46d6\n#define mmCOL_MAN0_GAMMA_CORR_CNTLA_REGION_12_13                                0x46d6\n#define mmCOL_MAN1_GAMMA_CORR_CNTLA_REGION_12_13                                0x98d6\n#define mmGAMMA_CORR_CNTLA_REGION_14_15                                         0x46d7\n#define mmCOL_MAN0_GAMMA_CORR_CNTLA_REGION_14_15                                0x46d7\n#define mmCOL_MAN1_GAMMA_CORR_CNTLA_REGION_14_15                                0x98d7\n#define mmGAMMA_CORR_CNTLB_START_CNTL                                           0x46d8\n#define mmCOL_MAN0_GAMMA_CORR_CNTLB_START_CNTL                                  0x46d8\n#define mmCOL_MAN1_GAMMA_CORR_CNTLB_START_CNTL                                  0x98d8\n#define mmGAMMA_CORR_CNTLB_SLOPE_CNTL                                           0x46d9\n#define mmCOL_MAN0_GAMMA_CORR_CNTLB_SLOPE_CNTL                                  0x46d9\n#define mmCOL_MAN1_GAMMA_CORR_CNTLB_SLOPE_CNTL                                  0x98d9\n#define mmGAMMA_CORR_CNTLB_END_CNTL1                                            0x46da\n#define mmCOL_MAN0_GAMMA_CORR_CNTLB_END_CNTL1                                   0x46da\n#define mmCOL_MAN1_GAMMA_CORR_CNTLB_END_CNTL1                                   0x98da\n#define mmGAMMA_CORR_CNTLB_END_CNTL2                                            0x46db\n#define mmCOL_MAN0_GAMMA_CORR_CNTLB_END_CNTL2                                   0x46db\n#define mmCOL_MAN1_GAMMA_CORR_CNTLB_END_CNTL2                                   0x98db\n#define mmGAMMA_CORR_CNTLB_REGION_0_1                                           0x46dc\n#define mmCOL_MAN0_GAMMA_CORR_CNTLB_REGION_0_1                                  0x46dc\n#define mmCOL_MAN1_GAMMA_CORR_CNTLB_REGION_0_1                                  0x98dc\n#define mmGAMMA_CORR_CNTLB_REGION_2_3                                           0x46dd\n#define mmCOL_MAN0_GAMMA_CORR_CNTLB_REGION_2_3                                  0x46dd\n#define mmCOL_MAN1_GAMMA_CORR_CNTLB_REGION_2_3                                  0x98dd\n#define mmGAMMA_CORR_CNTLB_REGION_4_5                                           0x46de\n#define mmCOL_MAN0_GAMMA_CORR_CNTLB_REGION_4_5                                  0x46de\n#define mmCOL_MAN1_GAMMA_CORR_CNTLB_REGION_4_5                                  0x98de\n#define mmGAMMA_CORR_CNTLB_REGION_6_7                                           0x46df\n#define mmCOL_MAN0_GAMMA_CORR_CNTLB_REGION_6_7                                  0x46df\n#define mmCOL_MAN1_GAMMA_CORR_CNTLB_REGION_6_7                                  0x98df\n#define mmGAMMA_CORR_CNTLB_REGION_8_9                                           0x46e0\n#define mmCOL_MAN0_GAMMA_CORR_CNTLB_REGION_8_9                                  0x46e0\n#define mmCOL_MAN1_GAMMA_CORR_CNTLB_REGION_8_9                                  0x98e0\n#define mmGAMMA_CORR_CNTLB_REGION_10_11                                         0x46e1\n#define mmCOL_MAN0_GAMMA_CORR_CNTLB_REGION_10_11                                0x46e1\n#define mmCOL_MAN1_GAMMA_CORR_CNTLB_REGION_10_11                                0x98e1\n#define mmGAMMA_CORR_CNTLB_REGION_12_13                                         0x46e2\n#define mmCOL_MAN0_GAMMA_CORR_CNTLB_REGION_12_13                                0x46e2\n#define mmCOL_MAN1_GAMMA_CORR_CNTLB_REGION_12_13                                0x98e2\n#define mmGAMMA_CORR_CNTLB_REGION_14_15                                         0x46e3\n#define mmCOL_MAN0_GAMMA_CORR_CNTLB_REGION_14_15                                0x46e3\n#define mmCOL_MAN1_GAMMA_CORR_CNTLB_REGION_14_15                                0x98e3\n#define mmPACK_FIFO_ERROR                                                       0x46e4\n#define mmCOL_MAN0_PACK_FIFO_ERROR                                              0x46e4\n#define mmCOL_MAN1_PACK_FIFO_ERROR                                              0x98e4\n#define mmOUTPUT_FIFO_ERROR                                                     0x46e5\n#define mmCOL_MAN0_OUTPUT_FIFO_ERROR                                            0x46e5\n#define mmCOL_MAN1_OUTPUT_FIFO_ERROR                                            0x98e5\n#define mmINPUT_GAMMA_LUT_AUTOFILL                                              0x46e6\n#define mmCOL_MAN0_INPUT_GAMMA_LUT_AUTOFILL                                     0x46e6\n#define mmCOL_MAN1_INPUT_GAMMA_LUT_AUTOFILL                                     0x98e6\n#define mmINPUT_GAMMA_LUT_RW_INDEX                                              0x46e7\n#define mmCOL_MAN0_INPUT_GAMMA_LUT_RW_INDEX                                     0x46e7\n#define mmCOL_MAN1_INPUT_GAMMA_LUT_RW_INDEX                                     0x98e7\n#define mmINPUT_GAMMA_LUT_SEQ_COLOR                                             0x46e8\n#define mmCOL_MAN0_INPUT_GAMMA_LUT_SEQ_COLOR                                    0x46e8\n#define mmCOL_MAN1_INPUT_GAMMA_LUT_SEQ_COLOR                                    0x98e8\n#define mmINPUT_GAMMA_LUT_PWL_DATA                                              0x46e9\n#define mmCOL_MAN0_INPUT_GAMMA_LUT_PWL_DATA                                     0x46e9\n#define mmCOL_MAN1_INPUT_GAMMA_LUT_PWL_DATA                                     0x98e9\n#define mmINPUT_GAMMA_LUT_30_COLOR                                              0x46ea\n#define mmCOL_MAN0_INPUT_GAMMA_LUT_30_COLOR                                     0x46ea\n#define mmCOL_MAN1_INPUT_GAMMA_LUT_30_COLOR                                     0x98ea\n#define mmCOL_MAN_INPUT_GAMMA_CONTROL1                                          0x46eb\n#define mmCOL_MAN0_COL_MAN_INPUT_GAMMA_CONTROL1                                 0x46eb\n#define mmCOL_MAN1_COL_MAN_INPUT_GAMMA_CONTROL1                                 0x98eb\n#define mmCOL_MAN_INPUT_GAMMA_CONTROL2                                          0x46ec\n#define mmCOL_MAN0_COL_MAN_INPUT_GAMMA_CONTROL2                                 0x46ec\n#define mmCOL_MAN1_COL_MAN_INPUT_GAMMA_CONTROL2                                 0x98ec\n#define mmINPUT_GAMMA_BW_OFFSETS_B                                              0x46ed\n#define mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_B                                     0x46ed\n#define mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_B                                     0x98ed\n#define mmINPUT_GAMMA_BW_OFFSETS_G                                              0x46ee\n#define mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_G                                     0x46ee\n#define mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_G                                     0x98ee\n#define mmINPUT_GAMMA_BW_OFFSETS_R                                              0x46ef\n#define mmCOL_MAN0_INPUT_GAMMA_BW_OFFSETS_R                                     0x46ef\n#define mmCOL_MAN1_INPUT_GAMMA_BW_OFFSETS_R                                     0x98ef\n#define mmCOL_MAN_DEBUG_CONTROL                                                 0x46f0\n#define mmCOL_MAN0_COL_MAN_DEBUG_CONTROL                                        0x46f0\n#define mmCOL_MAN1_COL_MAN_DEBUG_CONTROL                                        0x98f0\n#define mmCOL_MAN_TEST_DEBUG_INDEX                                              0x46f1\n#define mmCOL_MAN0_COL_MAN_TEST_DEBUG_INDEX                                     0x46f1\n#define mmCOL_MAN1_COL_MAN_TEST_DEBUG_INDEX                                     0x98f1\n#define mmCOL_MAN_TEST_DEBUG_DATA                                               0x46f3\n#define mmCOL_MAN0_COL_MAN_TEST_DEBUG_DATA                                      0x46f3\n#define mmCOL_MAN1_COL_MAN_TEST_DEBUG_DATA                                      0x98f3\n#define mmUNP_GRPH_ENABLE                                                       0x4600\n#define mmUNP0_UNP_GRPH_ENABLE                                                  0x4600\n#define mmUNP1_UNP_GRPH_ENABLE                                                  0x9800\n#define mmUNP_GRPH_CONTROL                                                      0x4601\n#define mmUNP0_UNP_GRPH_CONTROL                                                 0x4601\n#define mmUNP1_UNP_GRPH_CONTROL                                                 0x9801\n#define mmUNP_GRPH_CONTROL_C                                                    0x4602\n#define mmUNP0_UNP_GRPH_CONTROL_C                                               0x4602\n#define mmUNP1_UNP_GRPH_CONTROL_C                                               0x9802\n#define mmUNP_GRPH_CONTROL_EXP                                                  0x4603\n#define mmUNP0_UNP_GRPH_CONTROL_EXP                                             0x4603\n#define mmUNP1_UNP_GRPH_CONTROL_EXP                                             0x9803\n#define mmUNP_GRPH_SWAP_CNTL                                                    0x4605\n#define mmUNP0_UNP_GRPH_SWAP_CNTL                                               0x4605\n#define mmUNP1_UNP_GRPH_SWAP_CNTL                                               0x9805\n#define mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_L                                    0x4606\n#define mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L                               0x4606\n#define mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L                               0x9806\n#define mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_C                                    0x4607\n#define mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C                               0x4607\n#define mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C                               0x9807\n#define mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L                               0x4608\n#define mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L                          0x4608\n#define mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L                          0x9808\n#define mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C                               0x4609\n#define mmUNP0_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C                          0x4609\n#define mmUNP1_UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C                          0x9809\n#define mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L                             0x460a\n#define mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L                        0x460a\n#define mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L                        0x980a\n#define mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C                             0x460b\n#define mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C                        0x460b\n#define mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C                        0x980b\n#define mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L                        0x460c\n#define mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L                   0x460c\n#define mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L                   0x980c\n#define mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C                        0x460d\n#define mmUNP0_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C                   0x460d\n#define mmUNP1_UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C                   0x980d\n#define mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_L                                  0x460e\n#define mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L                             0x460e\n#define mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L                             0x980e\n#define mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_C                                  0x460f\n#define mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C                             0x460f\n#define mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C                             0x980f\n#define mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L                             0x4610\n#define mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L                        0x4610\n#define mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L                        0x9810\n#define mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C                             0x4611\n#define mmUNP0_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C                        0x4611\n#define mmUNP1_UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C                        0x9811\n#define mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L                           0x4612\n#define mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L                      0x4612\n#define mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L                      0x9812\n#define mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C                           0x4613\n#define mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C                      0x4613\n#define mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C                      0x9813\n#define mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L                      0x4614\n#define mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L                 0x4614\n#define mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L                 0x9814\n#define mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C                      0x4615\n#define mmUNP0_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C                 0x4615\n#define mmUNP1_UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C                 0x9815\n#define mmUNP_GRPH_PITCH_L                                                      0x4616\n#define mmUNP0_UNP_GRPH_PITCH_L                                                 0x4616\n#define mmUNP1_UNP_GRPH_PITCH_L                                                 0x9816\n#define mmUNP_GRPH_PITCH_C                                                      0x4617\n#define mmUNP0_UNP_GRPH_PITCH_C                                                 0x4617\n#define mmUNP1_UNP_GRPH_PITCH_C                                                 0x9817\n#define mmUNP_GRPH_SURFACE_OFFSET_X_L                                           0x4618\n#define mmUNP0_UNP_GRPH_SURFACE_OFFSET_X_L                                      0x4618\n#define mmUNP1_UNP_GRPH_SURFACE_OFFSET_X_L                                      0x9818\n#define mmUNP_GRPH_SURFACE_OFFSET_X_C                                           0x4619\n#define mmUNP0_UNP_GRPH_SURFACE_OFFSET_X_C                                      0x4619\n#define mmUNP1_UNP_GRPH_SURFACE_OFFSET_X_C                                      0x9819\n#define mmUNP_GRPH_SURFACE_OFFSET_Y_L                                           0x461a\n#define mmUNP0_UNP_GRPH_SURFACE_OFFSET_Y_L                                      0x461a\n#define mmUNP1_UNP_GRPH_SURFACE_OFFSET_Y_L                                      0x981a\n#define mmUNP_GRPH_SURFACE_OFFSET_Y_C                                           0x461b\n#define mmUNP0_UNP_GRPH_SURFACE_OFFSET_Y_C                                      0x461b\n#define mmUNP1_UNP_GRPH_SURFACE_OFFSET_Y_C                                      0x981b\n#define mmUNP_GRPH_X_START_L                                                    0x461c\n#define mmUNP0_UNP_GRPH_X_START_L                                               0x461c\n#define mmUNP1_UNP_GRPH_X_START_L                                               0x981c\n#define mmUNP_GRPH_X_START_C                                                    0x461d\n#define mmUNP0_UNP_GRPH_X_START_C                                               0x461d\n#define mmUNP1_UNP_GRPH_X_START_C                                               0x981d\n#define mmUNP_GRPH_Y_START_L                                                    0x461e\n#define mmUNP0_UNP_GRPH_Y_START_L                                               0x461e\n#define mmUNP1_UNP_GRPH_Y_START_L                                               0x981e\n#define mmUNP_GRPH_Y_START_C                                                    0x461f\n#define mmUNP0_UNP_GRPH_Y_START_C                                               0x461f\n#define mmUNP1_UNP_GRPH_Y_START_C                                               0x981f\n#define mmUNP_GRPH_X_END_L                                                      0x4620\n#define mmUNP0_UNP_GRPH_X_END_L                                                 0x4620\n#define mmUNP1_UNP_GRPH_X_END_L                                                 0x9820\n#define mmUNP_GRPH_X_END_C                                                      0x4621\n#define mmUNP0_UNP_GRPH_X_END_C                                                 0x4621\n#define mmUNP1_UNP_GRPH_X_END_C                                                 0x9821\n#define mmUNP_GRPH_Y_END_L                                                      0x4622\n#define mmUNP0_UNP_GRPH_Y_END_L                                                 0x4622\n#define mmUNP1_UNP_GRPH_Y_END_L                                                 0x9822\n#define mmUNP_GRPH_Y_END_C                                                      0x4623\n#define mmUNP0_UNP_GRPH_Y_END_C                                                 0x4623\n#define mmUNP1_UNP_GRPH_Y_END_C                                                 0x9823\n#define mmUNP_GRPH_UPDATE                                                       0x4624\n#define mmUNP0_UNP_GRPH_UPDATE                                                  0x4624\n#define mmUNP1_UNP_GRPH_UPDATE                                                  0x9824\n#define mmUNP_PIPE_OUTSTANDING_REQUEST_LIMIT                                    0x463a\n#define mmUNP0_UNP_PIPE_OUTSTANDING_REQUEST_LIMIT                               0x463a\n#define mmUNP1_UNP_PIPE_OUTSTANDING_REQUEST_LIMIT                               0x983a\n#define mmUNP_GRPH_SURFACE_ADDRESS_INUSE_L                                      0x4625\n#define mmUNP0_UNP_GRPH_SURFACE_ADDRESS_INUSE_L                                 0x4625\n#define mmUNP1_UNP_GRPH_SURFACE_ADDRESS_INUSE_L                                 0x9825\n#define mmUNP_GRPH_SURFACE_ADDRESS_INUSE_C                                      0x4626\n#define mmUNP0_UNP_GRPH_SURFACE_ADDRESS_INUSE_C                                 0x4626\n#define mmUNP1_UNP_GRPH_SURFACE_ADDRESS_INUSE_C                                 0x9826\n#define mmUNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L                                 0x4627\n#define mmUNP0_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L                            0x4627\n#define mmUNP1_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L                            0x9827\n#define mmUNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C                                 0x4628\n#define mmUNP0_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C                            0x4628\n#define mmUNP1_UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C                            0x9828\n#define mmUNP_DVMM_PTE_CONTROL                                                  0x4629\n#define mmUNP_GRPH_INTERRUPT_STATUS                                             0x462b\n#define mmUNP0_UNP_GRPH_INTERRUPT_STATUS                                        0x462b\n#define mmUNP1_UNP_GRPH_INTERRUPT_STATUS                                        0x982b\n#define mmUNP_GRPH_INTERRUPT_CONTROL                                            0x462c\n#define mmUNP0_UNP_GRPH_INTERRUPT_CONTROL                                       0x462c\n#define mmUNP1_UNP_GRPH_INTERRUPT_CONTROL                                       0x982c\n#define mmUNP_GRPH_STEREOSYNC_FLIP                                              0x462e\n#define mmUNP0_UNP_GRPH_STEREOSYNC_FLIP                                         0x462e\n#define mmUNP1_UNP_GRPH_STEREOSYNC_FLIP                                         0x982e\n#define mmUNP_FLIP_CONTROL                                                      0x462f\n#define mmUNP0_UNP_FLIP_CONTROL                                                 0x462f\n#define mmUNP1_UNP_FLIP_CONTROL                                                 0x982f\n#define mmUNP_CRC_CONTROL                                                       0x4630\n#define mmUNP0_UNP_CRC_CONTROL                                                  0x4630\n#define mmUNP1_UNP_CRC_CONTROL                                                  0x9830\n#define mmUNP_CRC_MASK                                                          0x4631\n#define mmUNP0_UNP_CRC_MASK                                                     0x4631\n#define mmUNP1_UNP_CRC_MASK                                                     0x9831\n#define mmUNP_CRC_CURRENT                                                       0x4632\n#define mmUNP0_UNP_CRC_CURRENT                                                  0x4632\n#define mmUNP1_UNP_CRC_CURRENT                                                  0x9832\n#define mmUNP_CRC_LAST                                                          0x4633\n#define mmUNP0_UNP_CRC_LAST                                                     0x4633\n#define mmUNP1_UNP_CRC_LAST                                                     0x9833\n#define mmUNP_LB_DATA_GAP_BETWEEN_CHUNK                                         0x4634\n#define mmUNP0_UNP_LB_DATA_GAP_BETWEEN_CHUNK                                    0x4634\n#define mmUNP1_UNP_LB_DATA_GAP_BETWEEN_CHUNK                                    0x9834\n#define mmUNP_HW_ROTATION                                                       0x4635\n#define mmUNP0_UNP_HW_ROTATION                                                  0x4635\n#define mmUNP1_UNP_HW_ROTATION                                                  0x9835\n#define mmUNP_DEBUG                                                             0x4636\n#define mmUNP0_UNP_DEBUG                                                        0x4636\n#define mmUNP1_UNP_DEBUG                                                        0x9836\n#define mmUNP_DEBUG2                                                            0x4637\n#define mmUNP0_UNP_DEBUG2                                                       0x4637\n#define mmUNP1_UNP_DEBUG2                                                       0x9837\n#define mmUNP_DVMM_DEBUG                                                        0x463b\n#define mmUNP0_UNP_DVMM_DEBUG                                                   0x463b\n#define mmUNP1_UNP_DVMM_DEBUG                                                   0x983b\n#define mmUNP_TEST_DEBUG_INDEX                                                  0x4638\n#define mmUNP0_UNP_TEST_DEBUG_INDEX                                             0x4638\n#define mmUNP1_UNP_TEST_DEBUG_INDEX                                             0x9838\n#define mmUNP_TEST_DEBUG_DATA                                                   0x4639\n#define mmUNP0_UNP_TEST_DEBUG_DATA                                              0x4639\n#define mmUNP1_UNP_TEST_DEBUG_DATA                                              0x9839\n#define mmGENMO_WT                                                              0xf0\n#define mmGENMO_RD                                                              0xf3\n#define mmGENENB                                                                0xf0\n#define mmGENFC_WT                                                              0xee\n#define mmVGA0_GENFC_WT                                                         0xee\n#define mmVGA1_GENFC_WT                                                         0xf6\n#define mmGENFC_RD                                                              0xf2\n#define mmGENS0                                                                 0xf0\n#define mmGENS1                                                                 0xee\n#define mmVGA0_GENS1                                                            0xee\n#define mmVGA1_GENS1                                                            0xf6\n#define mmDAC_DATA                                                              0xf2\n#define mmDAC_MASK                                                              0xf1\n#define mmDAC_R_INDEX                                                           0xf1\n#define mmDAC_W_INDEX                                                           0xf2\n#define mmSEQ8_IDX                                                              0xf1\n#define mmSEQ8_DATA                                                             0xf1\n#define ixSEQ00                                                                 0x0\n#define ixSEQ01                                                                 0x1\n#define ixSEQ02                                                                 0x2\n#define ixSEQ03                                                                 0x3\n#define ixSEQ04                                                                 0x4\n#define mmCRTC8_IDX                                                             0xed\n#define mmVGA0_CRTC8_IDX                                                        0xed\n#define mmVGA1_CRTC8_IDX                                                        0xf5\n#define mmCRTC8_DATA                                                            0xed\n#define mmVGA0_CRTC8_DATA                                                       0xed\n#define mmVGA1_CRTC8_DATA                                                       0xf5\n#define ixCRT00                                                                 0x0\n#define ixCRT01                                                                 0x1\n#define ixCRT02                                                                 0x2\n#define ixCRT03                                                                 0x3\n#define ixCRT04                                                                 0x4\n#define ixCRT05                                                                 0x5\n#define ixCRT06                                                                 0x6\n#define ixCRT07                                                                 0x7\n#define ixCRT08                                                                 0x8\n#define ixCRT09                                                                 0x9\n#define ixCRT0A                                                                 0xa\n#define ixCRT0B                                                                 0xb\n#define ixCRT0C                                                                 0xc\n#define ixCRT0D                                                                 0xd\n#define ixCRT0E                                                                 0xe\n#define ixCRT0F                                                                 0xf\n#define ixCRT10                                                                 0x10\n#define ixCRT11                                                                 0x11\n#define ixCRT12                                                                 0x12\n#define ixCRT13                                                                 0x13\n#define ixCRT14                                                                 0x14\n#define ixCRT15                                                                 0x15\n#define ixCRT16                                                                 0x16\n#define ixCRT17                                                                 0x17\n#define ixCRT18                                                                 0x18\n#define ixCRT1E                                                                 0x1e\n#define ixCRT1F                                                                 0x1f\n#define ixCRT22                                                                 0x22\n#define mmGRPH8_IDX                                                             0xf3\n#define mmGRPH8_DATA                                                            0xf3\n#define ixGRA00                                                                 0x0\n#define ixGRA01                                                                 0x1\n#define ixGRA02                                                                 0x2\n#define ixGRA03                                                                 0x3\n#define ixGRA04                                                                 0x4\n#define ixGRA05                                                                 0x5\n#define ixGRA06                                                                 0x6\n#define ixGRA07                                                                 0x7\n#define ixGRA08                                                                 0x8\n#define mmATTRX                                                                 0xf0\n#define mmATTRDW                                                                0xf0\n#define mmATTRDR                                                                0xf0\n#define ixATTR00                                                                0x0\n#define ixATTR01                                                                0x1\n#define ixATTR02                                                                0x2\n#define ixATTR03                                                                0x3\n#define ixATTR04                                                                0x4\n#define ixATTR05                                                                0x5\n#define ixATTR06                                                                0x6\n#define ixATTR07                                                                0x7\n#define ixATTR08                                                                0x8\n#define ixATTR09                                                                0x9\n#define ixATTR0A                                                                0xa\n#define ixATTR0B                                                                0xb\n#define ixATTR0C                                                                0xc\n#define ixATTR0D                                                                0xd\n#define ixATTR0E                                                                0xe\n#define ixATTR0F                                                                0xf\n#define ixATTR10                                                                0x10\n#define ixATTR11                                                                0x11\n#define ixATTR12                                                                0x12\n#define ixATTR13                                                                0x13\n#define ixATTR14                                                                0x14\n#define mmVGA_RENDER_CONTROL                                                    0xc0\n#define mmVGA_SOURCE_SELECT                                                     0xfc\n#define mmVGA_SEQUENCER_RESET_CONTROL                                           0xc1\n#define mmVGA_MODE_CONTROL                                                      0xc2\n#define mmVGA_SURFACE_PITCH_SELECT                                              0xc3\n#define mmVGA_MEMORY_BASE_ADDRESS                                               0xc4\n#define mmVGA_MEMORY_BASE_ADDRESS_HIGH                                          0xc9\n#define mmVGA_DISPBUF1_SURFACE_ADDR                                             0xc6\n#define mmVGA_DISPBUF2_SURFACE_ADDR                                             0xc8\n#define mmVGA_HDP_CONTROL                                                       0xca\n#define mmVGA_CACHE_CONTROL                                                     0xcb\n#define mmD1VGA_CONTROL                                                         0xcc\n#define mmD2VGA_CONTROL                                                         0xce\n#define mmD3VGA_CONTROL                                                         0xf8\n#define mmD4VGA_CONTROL                                                         0xf9\n#define mmD5VGA_CONTROL                                                         0xfa\n#define mmD6VGA_CONTROL                                                         0xfb\n#define mmVGA_HW_DEBUG                                                          0xcf\n#define mmVGA_STATUS                                                            0xd0\n#define mmVGA_INTERRUPT_CONTROL                                                 0xd1\n#define mmVGA_STATUS_CLEAR                                                      0xd2\n#define mmVGA_INTERRUPT_STATUS                                                  0xd3\n#define mmVGA_MAIN_CONTROL                                                      0xd4\n#define mmVGA_TEST_CONTROL                                                      0xd5\n#define mmVGA_DEBUG_READBACK_INDEX                                              0xd6\n#define mmVGA_DEBUG_READBACK_DATA                                               0xd7\n#define mmVGA_MEM_WRITE_PAGE_ADDR                                               0x12\n#define mmVGA_MEM_READ_PAGE_ADDR                                                0x13\n#define mmVGA_TEST_DEBUG_INDEX                                                  0xc5\n#define mmVGA_TEST_DEBUG_DATA                                                   0xc7\n#define ixVGADCC_DBG_DCCIF_C                                                    0x7e\n#define mmBPHYC_DAC_MACRO_CNTL                                                  0x48b9\n#define mmBPHYC_DAC_AUTO_CALIB_CONTROL                                          0x48ba\n#define mmDPG_PIPE_ARBITRATION_CONTROL1                                         0x1b30\n#define mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL1                                0x1b30\n#define mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL1                                0x1d30\n#define mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL1                                0x1f30\n#define mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL1                                0x4130\n#define mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL1                                0x4330\n#define mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL1                                0x4530\n#define mmDPG_PIPE_ARBITRATION_CONTROL2                                         0x1b31\n#define mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL2                                0x1b31\n#define mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL2                                0x1d31\n#define mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL2                                0x1f31\n#define mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL2                                0x4131\n#define mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL2                                0x4331\n#define mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL2                                0x4531\n#define mmDPG_WATERMARK_MASK_CONTROL                                            0x1b32\n#define mmDMIF_PG0_DPG_WATERMARK_MASK_CONTROL                                   0x1b32\n#define mmDMIF_PG1_DPG_WATERMARK_MASK_CONTROL                                   0x1d32\n#define mmDMIF_PG2_DPG_WATERMARK_MASK_CONTROL                                   0x1f32\n#define mmDMIF_PG3_DPG_WATERMARK_MASK_CONTROL                                   0x4132\n#define mmDMIF_PG4_DPG_WATERMARK_MASK_CONTROL                                   0x4332\n#define mmDMIF_PG5_DPG_WATERMARK_MASK_CONTROL                                   0x4532\n#define mmDPG_PIPE_URGENCY_CONTROL                                              0x1b33\n#define mmDMIF_PG0_DPG_PIPE_URGENCY_CONTROL                                     0x1b33\n#define mmDMIF_PG1_DPG_PIPE_URGENCY_CONTROL                                     0x1d33\n#define mmDMIF_PG2_DPG_PIPE_URGENCY_CONTROL                                     0x1f33\n#define mmDMIF_PG3_DPG_PIPE_URGENCY_CONTROL                                     0x4133\n#define mmDMIF_PG4_DPG_PIPE_URGENCY_CONTROL                                     0x4333\n#define mmDMIF_PG5_DPG_PIPE_URGENCY_CONTROL                                     0x4533\n#define mmDPG_PIPE_DPM_CONTROL                                                  0x1b34\n#define mmDMIF_PG0_DPG_PIPE_DPM_CONTROL                                         0x1b34\n#define mmDMIF_PG1_DPG_PIPE_DPM_CONTROL                                         0x1d34\n#define mmDMIF_PG2_DPG_PIPE_DPM_CONTROL                                         0x1f34\n#define mmDMIF_PG3_DPG_PIPE_DPM_CONTROL                                         0x4134\n#define mmDMIF_PG4_DPG_PIPE_DPM_CONTROL                                         0x4334\n#define mmDMIF_PG5_DPG_PIPE_DPM_CONTROL                                         0x4534\n#define mmDPG_PIPE_STUTTER_CONTROL                                              0x1b35\n#define mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL                                     0x1b35\n#define mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL                                     0x1d35\n#define mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL                                     0x1f35\n#define mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL                                     0x4135\n#define mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL                                     0x4335\n#define mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL                                     0x4535\n#define mmDPG_PIPE_NB_PSTATE_CHANGE_CONTROL                                     0x1b36\n#define mmDMIF_PG0_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL                            0x1b36\n#define mmDMIF_PG1_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL                            0x1d36\n#define mmDMIF_PG2_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL                            0x1f36\n#define mmDMIF_PG3_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL                            0x4136\n#define mmDMIF_PG4_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL                            0x4336\n#define mmDMIF_PG5_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL                            0x4536\n#define mmDPG_PIPE_STUTTER_CONTROL_NONLPTCH                                     0x1b37\n#define mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL_NONLPTCH                            0x1b37\n#define mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL_NONLPTCH                            0x1d37\n#define mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL_NONLPTCH                            0x1f37\n#define mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL_NONLPTCH                            0x4137\n#define mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL_NONLPTCH                            0x4337\n#define mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL_NONLPTCH                            0x4537\n#define mmDPG_REPEATER_PROGRAM                                                  0x1b3a\n#define mmDMIF_PG0_DPG_REPEATER_PROGRAM                                         0x1b3a\n#define mmDMIF_PG1_DPG_REPEATER_PROGRAM                                         0x1d3a\n#define mmDMIF_PG2_DPG_REPEATER_PROGRAM                                         0x1f3a\n#define mmDMIF_PG3_DPG_REPEATER_PROGRAM                                         0x413a\n#define mmDMIF_PG4_DPG_REPEATER_PROGRAM                                         0x433a\n#define mmDMIF_PG5_DPG_REPEATER_PROGRAM                                         0x453a\n#define mmDPG_HW_DEBUG_A                                                        0x1b3b\n#define mmDMIF_PG0_DPG_HW_DEBUG_A                                               0x1b3b\n#define mmDMIF_PG1_DPG_HW_DEBUG_A                                               0x1d3b\n#define mmDMIF_PG2_DPG_HW_DEBUG_A                                               0x1f3b\n#define mmDMIF_PG3_DPG_HW_DEBUG_A                                               0x413b\n#define mmDMIF_PG4_DPG_HW_DEBUG_A                                               0x433b\n#define mmDMIF_PG5_DPG_HW_DEBUG_A                                               0x453b\n#define mmDPG_HW_DEBUG_B                                                        0x1b3c\n#define mmDMIF_PG0_DPG_HW_DEBUG_B                                               0x1b3c\n#define mmDMIF_PG1_DPG_HW_DEBUG_B                                               0x1d3c\n#define mmDMIF_PG2_DPG_HW_DEBUG_B                                               0x1f3c\n#define mmDMIF_PG3_DPG_HW_DEBUG_B                                               0x413c\n#define mmDMIF_PG4_DPG_HW_DEBUG_B                                               0x433c\n#define mmDMIF_PG5_DPG_HW_DEBUG_B                                               0x453c\n#define mmDPG_HW_DEBUG_11                                                       0x1b3d\n#define mmDMIF_PG0_DPG_HW_DEBUG_11                                              0x1b3d\n#define mmDMIF_PG1_DPG_HW_DEBUG_11                                              0x1d3d\n#define mmDMIF_PG2_DPG_HW_DEBUG_11                                              0x1f3d\n#define mmDMIF_PG3_DPG_HW_DEBUG_11                                              0x413d\n#define mmDMIF_PG4_DPG_HW_DEBUG_11                                              0x433d\n#define mmDMIF_PG5_DPG_HW_DEBUG_11                                              0x453d\n#define mmDPG_CHK_PRE_PROC_CNTL                                                 0x1b3e\n#define mmDMIF_PG0_DPG_CHK_PRE_PROC_CNTL                                        0x1b3e\n#define mmDMIF_PG1_DPG_CHK_PRE_PROC_CNTL                                        0x1d3e\n#define mmDMIF_PG2_DPG_CHK_PRE_PROC_CNTL                                        0x1f3e\n#define mmDMIF_PG3_DPG_CHK_PRE_PROC_CNTL                                        0x413e\n#define mmDMIF_PG4_DPG_CHK_PRE_PROC_CNTL                                        0x433e\n#define mmDMIF_PG5_DPG_CHK_PRE_PROC_CNTL                                        0x453e\n#define mmDPG_DVMM_STATUS                                                       0x1b3f\n#define mmDMIF_PG0_DPG_DVMM_STATUS                                              0x1b3f\n#define mmDMIF_PG1_DPG_DVMM_STATUS                                              0x1d3f\n#define mmDMIF_PG2_DPG_DVMM_STATUS                                              0x1f3f\n#define mmDMIF_PG3_DPG_DVMM_STATUS                                              0x413f\n#define mmDMIF_PG4_DPG_DVMM_STATUS                                              0x433f\n#define mmDMIF_PG5_DPG_DVMM_STATUS                                              0x453f\n#define mmDPG_TEST_DEBUG_INDEX                                                  0x1b38\n#define mmDMIF_PG0_DPG_TEST_DEBUG_INDEX                                         0x1b38\n#define mmDMIF_PG1_DPG_TEST_DEBUG_INDEX                                         0x1d38\n#define mmDMIF_PG2_DPG_TEST_DEBUG_INDEX                                         0x1f38\n#define mmDMIF_PG3_DPG_TEST_DEBUG_INDEX                                         0x4138\n#define mmDMIF_PG4_DPG_TEST_DEBUG_INDEX                                         0x4338\n#define mmDMIF_PG5_DPG_TEST_DEBUG_INDEX                                         0x4538\n#define mmDPG_TEST_DEBUG_DATA                                                   0x1b39\n#define mmDMIF_PG0_DPG_TEST_DEBUG_DATA                                          0x1b39\n#define mmDMIF_PG1_DPG_TEST_DEBUG_DATA                                          0x1d39\n#define mmDMIF_PG2_DPG_TEST_DEBUG_DATA                                          0x1f39\n#define mmDMIF_PG3_DPG_TEST_DEBUG_DATA                                          0x4139\n#define mmDMIF_PG4_DPG_TEST_DEBUG_DATA                                          0x4339\n#define mmDMIF_PG5_DPG_TEST_DEBUG_DATA                                          0x4539\n#define mmDPGV0_PIPE_ARBITRATION_CONTROL1                                       0x4730\n#define mmDMIFV_PG0_DPGV0_PIPE_ARBITRATION_CONTROL1                             0x4730\n#define mmDMIFV_PG1_DPGV0_PIPE_ARBITRATION_CONTROL1                             0x9930\n#define mmDPGV1_PIPE_ARBITRATION_CONTROL1                                       0x473d\n#define mmDMIFV_PG0_DPGV1_PIPE_ARBITRATION_CONTROL1                             0x473d\n#define mmDMIFV_PG1_DPGV1_PIPE_ARBITRATION_CONTROL1                             0x993d\n#define mmDPGV0_PIPE_ARBITRATION_CONTROL2                                       0x4731\n#define mmDMIFV_PG0_DPGV0_PIPE_ARBITRATION_CONTROL2                             0x4731\n#define mmDMIFV_PG1_DPGV0_PIPE_ARBITRATION_CONTROL2                             0x9931\n#define mmDPGV1_PIPE_ARBITRATION_CONTROL2                                       0x473e\n#define mmDMIFV_PG0_DPGV1_PIPE_ARBITRATION_CONTROL2                             0x473e\n#define mmDMIFV_PG1_DPGV1_PIPE_ARBITRATION_CONTROL2                             0x993e\n#define mmDPGV0_WATERMARK_MASK_CONTROL                                          0x4732\n#define mmDMIFV_PG0_DPGV0_WATERMARK_MASK_CONTROL                                0x4732\n#define mmDMIFV_PG1_DPGV0_WATERMARK_MASK_CONTROL                                0x9932\n#define mmDPGV1_WATERMARK_MASK_CONTROL                                          0x473f\n#define mmDMIFV_PG0_DPGV1_WATERMARK_MASK_CONTROL                                0x473f\n#define mmDMIFV_PG1_DPGV1_WATERMARK_MASK_CONTROL                                0x993f\n#define mmDPGV0_PIPE_URGENCY_CONTROL                                            0x4733\n#define mmDMIFV_PG0_DPGV0_PIPE_URGENCY_CONTROL                                  0x4733\n#define mmDMIFV_PG1_DPGV0_PIPE_URGENCY_CONTROL                                  0x9933\n#define mmDPGV1_PIPE_URGENCY_CONTROL                                            0x4740\n#define mmDMIFV_PG0_DPGV1_PIPE_URGENCY_CONTROL                                  0x4740\n#define mmDMIFV_PG1_DPGV1_PIPE_URGENCY_CONTROL                                  0x9940\n#define mmDPGV0_PIPE_DPM_CONTROL                                                0x4734\n#define mmDMIFV_PG0_DPGV0_PIPE_DPM_CONTROL                                      0x4734\n#define mmDMIFV_PG1_DPGV0_PIPE_DPM_CONTROL                                      0x9934\n#define mmDPGV1_PIPE_DPM_CONTROL                                                0x4741\n#define mmDMIFV_PG0_DPGV1_PIPE_DPM_CONTROL                                      0x4741\n#define mmDMIFV_PG1_DPGV1_PIPE_DPM_CONTROL                                      0x9941\n#define mmDPGV0_PIPE_STUTTER_CONTROL                                            0x4735\n#define mmDMIFV_PG0_DPGV0_PIPE_STUTTER_CONTROL                                  0x4735\n#define mmDMIFV_PG1_DPGV0_PIPE_STUTTER_CONTROL                                  0x9935\n#define mmDPGV1_PIPE_STUTTER_CONTROL                                            0x4742\n#define mmDMIFV_PG0_DPGV1_PIPE_STUTTER_CONTROL                                  0x4742\n#define mmDMIFV_PG1_DPGV1_PIPE_STUTTER_CONTROL                                  0x9942\n#define mmDPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL                                   0x4736\n#define mmDMIFV_PG0_DPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL                         0x4736\n#define mmDMIFV_PG1_DPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL                         0x9936\n#define mmDPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL                                   0x4743\n#define mmDMIFV_PG0_DPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL                         0x4743\n#define mmDMIFV_PG1_DPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL                         0x9943\n#define mmDPGV0_PIPE_STUTTER_CONTROL_NONLPTCH                                   0x4737\n#define mmDMIFV_PG0_DPGV0_PIPE_STUTTER_CONTROL_NONLPTCH                         0x4737\n#define mmDMIFV_PG1_DPGV0_PIPE_STUTTER_CONTROL_NONLPTCH                         0x9937\n#define mmDPGV1_PIPE_STUTTER_CONTROL_NONLPTCH                                   0x4744\n#define mmDMIFV_PG0_DPGV1_PIPE_STUTTER_CONTROL_NONLPTCH                         0x4744\n#define mmDMIFV_PG1_DPGV1_PIPE_STUTTER_CONTROL_NONLPTCH                         0x9944\n#define mmDPGV0_REPEATER_PROGRAM                                                0x4738\n#define mmDMIFV_PG0_DPGV0_REPEATER_PROGRAM                                      0x4738\n#define mmDMIFV_PG1_DPGV0_REPEATER_PROGRAM                                      0x9938\n#define mmDPGV1_REPEATER_PROGRAM                                                0x4745\n#define mmDMIFV_PG0_DPGV1_REPEATER_PROGRAM                                      0x4745\n#define mmDMIFV_PG1_DPGV1_REPEATER_PROGRAM                                      0x9945\n#define mmDPGV0_HW_DEBUG_A                                                      0x4739\n#define mmDMIFV_PG0_DPGV0_HW_DEBUG_A                                            0x4739\n#define mmDMIFV_PG1_DPGV0_HW_DEBUG_A                                            0x9939\n#define mmDPGV1_HW_DEBUG_A                                                      0x4746\n#define mmDMIFV_PG0_DPGV1_HW_DEBUG_A                                            0x4746\n#define mmDMIFV_PG1_DPGV1_HW_DEBUG_A                                            0x9946\n#define mmDPGV0_HW_DEBUG_B                                                      0x473a\n#define mmDMIFV_PG0_DPGV0_HW_DEBUG_B                                            0x473a\n#define mmDMIFV_PG1_DPGV0_HW_DEBUG_B                                            0x993a\n#define mmDPGV1_HW_DEBUG_B                                                      0x4747\n#define mmDMIFV_PG0_DPGV1_HW_DEBUG_B                                            0x4747\n#define mmDMIFV_PG1_DPGV1_HW_DEBUG_B                                            0x9947\n#define mmDPGV0_HW_DEBUG_11                                                     0x473b\n#define mmDMIFV_PG0_DPGV0_HW_DEBUG_11                                           0x473b\n#define mmDMIFV_PG1_DPGV0_HW_DEBUG_11                                           0x993b\n#define mmDPGV1_HW_DEBUG_11                                                     0x4748\n#define mmDMIFV_PG0_DPGV1_HW_DEBUG_11                                           0x4748\n#define mmDMIFV_PG1_DPGV1_HW_DEBUG_11                                           0x9948\n#define mmDPGV0_CHK_PRE_PROC_CNTL                                               0x473c\n#define mmDMIFV_PG0_DPGV0_CHK_PRE_PROC_CNTL                                     0x473c\n#define mmDMIFV_PG1_DPGV0_CHK_PRE_PROC_CNTL                                     0x993c\n#define mmDPGV1_CHK_PRE_PROC_CNTL                                               0x4749\n#define mmDMIFV_PG0_DPGV1_CHK_PRE_PROC_CNTL                                     0x4749\n#define mmDMIFV_PG1_DPGV1_CHK_PRE_PROC_CNTL                                     0x9949\n#define mmDPGV_TEST_DEBUG_INDEX                                                 0x474e\n#define mmDMIFV_PG0_DPGV_TEST_DEBUG_INDEX                                       0x474e\n#define mmDMIFV_PG1_DPGV_TEST_DEBUG_INDEX                                       0x994e\n#define mmDPGV_TEST_DEBUG_DATA                                                  0x474f\n#define mmDMIFV_PG0_DPGV_TEST_DEBUG_DATA                                        0x474f\n#define mmDMIFV_PG1_DPGV_TEST_DEBUG_DATA                                        0x994f\n#define mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX                       0x18\n#define mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA                        0x18\n#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID                   0xf00\n#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID                            0xf02\n#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT                 0xf04\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT             0x1f04\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE                         0x1f05\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES               0x1f0a\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS                     0x1f0b\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES                       0x1f0f\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE                          0x1705\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET                                0x17ff\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID                0x1720\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2              0x1721\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3              0x1722\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4              0x1723\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION            0x1770\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID                   0x1828\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID                            0x1829\n#define mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL                                 0x182a\n#define mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL                                   0x182b\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE                         0x182c\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES               0x182d\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS                     0x182e\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES                       0x182f\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE                          0x1830\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET                                0x1831\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID                0x1832\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION            0x1833\n#define mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY                                     0x1834\n#define mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY                               0x1835\n#define mmAZALIA_F0_CODEC_DEBUG                                                 0x1836\n#define mmAZALIA_F0_GTC_GROUP_OFFSET0                                           0x1837\n#define mmAZALIA_F0_GTC_GROUP_OFFSET1                                           0x1838\n#define mmAZALIA_F0_GTC_GROUP_OFFSET2                                           0x1839\n#define mmAZALIA_F0_GTC_GROUP_OFFSET3                                           0x183a\n#define mmAZALIA_F0_GTC_GROUP_OFFSET4                                           0x183b\n#define mmAZALIA_F0_GTC_GROUP_OFFSET5                                           0x183c\n#define mmAZALIA_F0_GTC_GROUP_OFFSET6                                           0x183d\n#define mmGLOBAL_CAPABILITIES                                                   0x0\n#define mmMINOR_VERSION                                                         0x0\n#define mmMAJOR_VERSION                                                         0x0\n#define mmOUTPUT_PAYLOAD_CAPABILITY                                             0x1\n#define mmINPUT_PAYLOAD_CAPABILITY                                              0x1\n#define mmGLOBAL_CONTROL                                                        0x2\n#define mmWAKE_ENABLE                                                           0x3\n#define mmSTATE_CHANGE_STATUS                                                   0x3\n#define mmGLOBAL_STATUS                                                         0x4\n#define mmOUTPUT_STREAM_PAYLOAD_CAPABILITY                                      0x6\n#define mmINPUT_STREAM_PAYLOAD_CAPABILITY                                       0x6\n#define mmINTERRUPT_CONTROL                                                     0x8\n#define mmINTERRUPT_STATUS                                                      0x9\n#define mmWALL_CLOCK_COUNTER                                                    0xc\n#define mmSTREAM_SYNCHRONIZATION                                                0xe\n#define mmCORB_LOWER_BASE_ADDRESS                                               0x10\n#define mmCORB_UPPER_BASE_ADDRESS                                               0x11\n#define mmCORB_WRITE_POINTER                                                    0x12\n#define mmCORB_READ_POINTER                                                     0x12\n#define mmCORB_CONTROL                                                          0x13\n#define mmCORB_STATUS                                                           0x13\n#define mmCORB_SIZE                                                             0x13\n#define mmRIRB_LOWER_BASE_ADDRESS                                               0x14\n#define mmRIRB_UPPER_BASE_ADDRESS                                               0x15\n#define mmRIRB_WRITE_POINTER                                                    0x16\n#define mmRESPONSE_INTERRUPT_COUNT                                              0x16\n#define mmRIRB_CONTROL                                                          0x17\n#define mmRIRB_STATUS                                                           0x17\n#define mmRIRB_SIZE                                                             0x17\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE                                    0x18\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX                              0x18\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA                               0x18\n#define mmIMMEDIATE_RESPONSE_INPUT_INTERFACE                                    0x19\n#define mmIMMEDIATE_COMMAND_STATUS                                              0x1a\n#define mmDMA_POSITION_LOWER_BASE_ADDRESS                                       0x1c\n#define mmDMA_POSITION_UPPER_BASE_ADDRESS                                       0x1d\n#define mmWALL_CLOCK_COUNTER_ALIAS                                              0x80c\n#define mmOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                           0x20\n#define mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER              0x21\n#define mmOUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                         0x22\n#define mmOUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                             0x23\n#define mmOUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                    0x24\n#define mmOUTPUT_STREAM_DESCRIPTOR_FORMAT                                       0x24\n#define mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS               0x26\n#define mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS               0x27\n#define mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS        0x821\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX                   0x18\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA                    0x18\n#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES         0x2f09\n#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES              0x2f0a\n#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                    0x2f0b\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                    0x2200\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                   0x2706\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                   0x270d\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2                 0x270e\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3                 0x273e\n#define ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL                              0x2724\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE                           0x2770\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                       0x2771\n#define ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES               0x3f09\n#define ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES                            0x3f0c\n#define ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH                  0x3f0e\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY            0x3702\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL                            0x3707\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                      0x3708\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                        0x3709\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT            0x371c\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2          0x371d\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3          0x371e\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4          0x371f\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION               0x3770\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION                        0x3771\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO                             0x3772\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR                          0x3776\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA                     0x3776\n#define ixAUDIO_DESCRIPTOR0                                                     0x1\n#define ixAUDIO_DESCRIPTOR1                                                     0x2\n#define ixAUDIO_DESCRIPTOR2                                                     0x3\n#define ixAUDIO_DESCRIPTOR3                                                     0x4\n#define ixAUDIO_DESCRIPTOR4                                                     0x5\n#define ixAUDIO_DESCRIPTOR5                                                     0x6\n#define ixAUDIO_DESCRIPTOR6                                                     0x7\n#define ixAUDIO_DESCRIPTOR7                                                     0x8\n#define ixAUDIO_DESCRIPTOR8                                                     0x9\n#define ixAUDIO_DESCRIPTOR9                                                     0xa\n#define ixAUDIO_DESCRIPTOR10                                                    0xb\n#define ixAUDIO_DESCRIPTOR11                                                    0xc\n#define ixAUDIO_DESCRIPTOR12                                                    0xd\n#define ixAUDIO_DESCRIPTOR13                                                    0xe\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE                     0x3777\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE                     0x3778\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE                     0x3779\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE                     0x377a\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC                                   0x377b\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_HBR                                       0x377c\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX                     0x3780\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA                      0x3781\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID                           0x0\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID                                0x1\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN                      0x2\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0                                   0x3\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1                                   0x4\n#define ixSINK_DESCRIPTION0                                                     0x5\n#define ixSINK_DESCRIPTION1                                                     0x6\n#define ixSINK_DESCRIPTION2                                                     0x7\n#define ixSINK_DESCRIPTION3                                                     0x8\n#define ixSINK_DESCRIPTION4                                                     0x9\n#define ixSINK_DESCRIPTION5                                                     0xa\n#define ixSINK_DESCRIPTION6                                                     0xb\n#define ixSINK_DESCRIPTION7                                                     0xc\n#define ixSINK_DESCRIPTION8                                                     0xd\n#define ixSINK_DESCRIPTION9                                                     0xe\n#define ixSINK_DESCRIPTION10                                                    0xf\n#define ixSINK_DESCRIPTION11                                                    0x10\n#define ixSINK_DESCRIPTION12                                                    0x11\n#define ixSINK_DESCRIPTION13                                                    0x12\n#define ixSINK_DESCRIPTION14                                                    0x13\n#define ixSINK_DESCRIPTION15                                                    0x14\n#define ixSINK_DESCRIPTION16                                                    0x15\n#define ixSINK_DESCRIPTION17                                                    0x16\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE                      0x3785\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE                      0x3786\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE                      0x3787\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE                      0x3788\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                         0x3789\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0                             0x378a\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1                             0x378b\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2                             0x378c\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3                             0x378d\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4                             0x378e\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5                             0x378f\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6                             0x3790\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7                             0x3791\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8                             0x3792\n#define ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO                                  0x3793\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                     0x3797\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                     0x3798\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB                                      0x3799\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                       0x379a\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_CODING_TYPE                               0x379b\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED                            0x379c\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION           0x379d\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                          0x379e\n#define mmAZALIA_CONTROLLER_CLOCK_GATING                                        0x17e4\n#define mmAZALIA_AUDIO_DTO                                                      0x17e5\n#define mmAZALIA_AUDIO_DTO_CONTROL                                              0x17e6\n#define mmAZALIA_SCLK_CONTROL                                                   0x17e7\n#define mmAZALIA_UNDERFLOW_FILLER_SAMPLE                                        0x17e8\n#define mmAZALIA_DATA_DMA_CONTROL                                               0x17e9\n#define mmAZALIA_BDL_DMA_CONTROL                                                0x17ea\n#define mmAZALIA_RIRB_AND_DP_CONTROL                                            0x17eb\n#define mmAZALIA_CORB_DMA_CONTROL                                               0x17ec\n#define mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER                          0x17f3\n#define mmAZALIA_CYCLIC_BUFFER_SYNC                                             0x17f4\n#define mmAZALIA_GLOBAL_CAPABILITIES                                            0x17f5\n#define mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY                                      0x17f6\n#define mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL                                  0x17f7\n#define mmAZALIA_INPUT_PAYLOAD_CAPABILITY                                       0x17f8\n#define mmAZALIA_CONTROLLER_DEBUG                                               0x17f9\n#define mmAZALIA_MEM_PWR_CTRL                                                   0x1810\n#define mmAZALIA_MEM_PWR_STATUS                                                 0x1811\n#define mmDCI_PG_DEBUG_CONFIG                                                   0x1812\n#define mmAZALIA_INPUT_CRC0_CONTROL0                                            0x17fb\n#define mmAZALIA_INPUT_CRC0_CONTROL1                                            0x17fc\n#define mmAZALIA_INPUT_CRC0_CONTROL2                                            0x17fd\n#define mmAZALIA_INPUT_CRC0_CONTROL3                                            0x17fe\n#define mmAZALIA_INPUT_CRC0_RESULT                                              0x17ff\n#define ixAZALIA_INPUT_CRC0_CHANNEL0                                            0x0\n#define ixAZALIA_INPUT_CRC0_CHANNEL1                                            0x1\n#define ixAZALIA_INPUT_CRC0_CHANNEL2                                            0x2\n#define ixAZALIA_INPUT_CRC0_CHANNEL3                                            0x3\n#define ixAZALIA_INPUT_CRC0_CHANNEL4                                            0x4\n#define ixAZALIA_INPUT_CRC0_CHANNEL5                                            0x5\n#define ixAZALIA_INPUT_CRC0_CHANNEL6                                            0x6\n#define ixAZALIA_INPUT_CRC0_CHANNEL7                                            0x7\n#define mmAZALIA_INPUT_CRC1_CONTROL0                                            0x1800\n#define mmAZALIA_INPUT_CRC1_CONTROL1                                            0x1801\n#define mmAZALIA_INPUT_CRC1_CONTROL2                                            0x1802\n#define mmAZALIA_INPUT_CRC1_CONTROL3                                            0x1803\n#define mmAZALIA_INPUT_CRC1_RESULT                                              0x1804\n#define ixAZALIA_INPUT_CRC1_CHANNEL0                                            0x0\n#define ixAZALIA_INPUT_CRC1_CHANNEL1                                            0x1\n#define ixAZALIA_INPUT_CRC1_CHANNEL2                                            0x2\n#define ixAZALIA_INPUT_CRC1_CHANNEL3                                            0x3\n#define ixAZALIA_INPUT_CRC1_CHANNEL4                                            0x4\n#define ixAZALIA_INPUT_CRC1_CHANNEL5                                            0x5\n#define ixAZALIA_INPUT_CRC1_CHANNEL6                                            0x6\n#define ixAZALIA_INPUT_CRC1_CHANNEL7                                            0x7\n#define mmAZALIA_CRC0_CONTROL0                                                  0x1805\n#define mmAZALIA_CRC0_CONTROL1                                                  0x1806\n#define mmAZALIA_CRC0_CONTROL2                                                  0x1807\n#define mmAZALIA_CRC0_CONTROL3                                                  0x1808\n#define mmAZALIA_CRC0_RESULT                                                    0x1809\n#define ixAZALIA_CRC0_CHANNEL0                                                  0x0\n#define ixAZALIA_CRC0_CHANNEL1                                                  0x1\n#define ixAZALIA_CRC0_CHANNEL2                                                  0x2\n#define ixAZALIA_CRC0_CHANNEL3                                                  0x3\n#define ixAZALIA_CRC0_CHANNEL4                                                  0x4\n#define ixAZALIA_CRC0_CHANNEL5                                                  0x5\n#define ixAZALIA_CRC0_CHANNEL6                                                  0x6\n#define ixAZALIA_CRC0_CHANNEL7                                                  0x7\n#define mmAZALIA_CRC1_CONTROL0                                                  0x180a\n#define mmAZALIA_CRC1_CONTROL1                                                  0x180b\n#define mmAZALIA_CRC1_CONTROL2                                                  0x180c\n#define mmAZALIA_CRC1_CONTROL3                                                  0x180d\n#define mmAZALIA_CRC1_RESULT                                                    0x180e\n#define ixAZALIA_CRC1_CHANNEL0                                                  0x0\n#define ixAZALIA_CRC1_CHANNEL1                                                  0x1\n#define ixAZALIA_CRC1_CHANNEL2                                                  0x2\n#define ixAZALIA_CRC1_CHANNEL3                                                  0x3\n#define ixAZALIA_CRC1_CHANNEL4                                                  0x4\n#define ixAZALIA_CRC1_CHANNEL5                                                  0x5\n#define ixAZALIA_CRC1_CHANNEL6                                                  0x6\n#define ixAZALIA_CRC1_CHANNEL7                                                  0x7\n#define mmAZ_TEST_DEBUG_INDEX                                                   0x181f\n#define mmAZ_TEST_DEBUG_DATA                                                    0x1820\n#define mmAZALIA_STREAM_INDEX                                                   0x1780\n#define mmAZF0STREAM0_AZALIA_STREAM_INDEX                                       0x1780\n#define mmAZF0STREAM1_AZALIA_STREAM_INDEX                                       0x1782\n#define mmAZF0STREAM2_AZALIA_STREAM_INDEX                                       0x1784\n#define mmAZF0STREAM3_AZALIA_STREAM_INDEX                                       0x1786\n#define mmAZF0STREAM4_AZALIA_STREAM_INDEX                                       0x1788\n#define mmAZF0STREAM5_AZALIA_STREAM_INDEX                                       0x178a\n#define mmAZF0STREAM6_AZALIA_STREAM_INDEX                                       0x178c\n#define mmAZF0STREAM7_AZALIA_STREAM_INDEX                                       0x178e\n#define mmAZF0STREAM8_AZALIA_STREAM_INDEX                                       0x59c0\n#define mmAZF0STREAM9_AZALIA_STREAM_INDEX                                       0x59c2\n#define mmAZF0STREAM10_AZALIA_STREAM_INDEX                                      0x59c4\n#define mmAZF0STREAM11_AZALIA_STREAM_INDEX                                      0x59c6\n#define mmAZF0STREAM12_AZALIA_STREAM_INDEX                                      0x59c8\n#define mmAZF0STREAM13_AZALIA_STREAM_INDEX                                      0x59ca\n#define mmAZF0STREAM14_AZALIA_STREAM_INDEX                                      0x59cc\n#define mmAZF0STREAM15_AZALIA_STREAM_INDEX                                      0x59ce\n#define mmAZALIA_STREAM_DATA                                                    0x1781\n#define mmAZF0STREAM0_AZALIA_STREAM_DATA                                        0x1781\n#define mmAZF0STREAM1_AZALIA_STREAM_DATA                                        0x1783\n#define mmAZF0STREAM2_AZALIA_STREAM_DATA                                        0x1785\n#define mmAZF0STREAM3_AZALIA_STREAM_DATA                                        0x1787\n#define mmAZF0STREAM4_AZALIA_STREAM_DATA                                        0x1789\n#define mmAZF0STREAM5_AZALIA_STREAM_DATA                                        0x178b\n#define mmAZF0STREAM6_AZALIA_STREAM_DATA                                        0x178d\n#define mmAZF0STREAM7_AZALIA_STREAM_DATA                                        0x178f\n#define mmAZF0STREAM8_AZALIA_STREAM_DATA                                        0x59c1\n#define mmAZF0STREAM9_AZALIA_STREAM_DATA                                        0x59c3\n#define mmAZF0STREAM10_AZALIA_STREAM_DATA                                       0x59c5\n#define mmAZF0STREAM11_AZALIA_STREAM_DATA                                       0x59c7\n#define mmAZF0STREAM12_AZALIA_STREAM_DATA                                       0x59c9\n#define mmAZF0STREAM13_AZALIA_STREAM_DATA                                       0x59cb\n#define mmAZF0STREAM14_AZALIA_STREAM_DATA                                       0x59cd\n#define mmAZF0STREAM15_AZALIA_STREAM_DATA                                       0x59cf\n#define ixAZALIA_FIFO_SIZE_CONTROL                                              0x0\n#define ixAZALIA_LATENCY_COUNTER_CONTROL                                        0x1\n#define ixAZALIA_WORSTCASE_LATENCY_COUNT                                        0x2\n#define ixAZALIA_CUMULATIVE_LATENCY_COUNT                                       0x3\n#define ixAZALIA_CUMULATIVE_REQUEST_COUNT                                       0x4\n#define ixAZALIA_STREAM_DEBUG                                                   0x5\n#define mmAZALIA_F0_CODEC_ENDPOINT_INDEX                                        0x17a8\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX                          0x17a8\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX                          0x17ac\n#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX                          0x17b0\n#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX                          0x17b4\n#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX                          0x17b8\n#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX                          0x17bc\n#define mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX                          0x17c0\n#define mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX                          0x17c4\n#define mmAZALIA_F0_CODEC_ENDPOINT_DATA                                         0x17a9\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA                           0x17a9\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA                           0x17ad\n#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA                           0x17b1\n#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA                           0x17b5\n#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA                           0x17b9\n#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA                           0x17bd\n#define mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA                           0x17c1\n#define mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA                           0x17c5\n#define ixAZALIA_F0_CODEC_CONVERTER_PIN_DEBUG                                   0x0\n#define ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES         0x1\n#define ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                    0x2\n#define ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                   0x3\n#define ixAZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                   0x4\n#define ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                    0x5\n#define ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES              0x6\n#define ixAZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                              0x7\n#define ixAZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                           0x8\n#define ixAZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                       0x9\n#define ixAZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_OFFSET_DEBUG                    0xa\n#define ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                           0xc\n#define ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                       0xd\n#define ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                       0xe\n#define ixAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES               0x20\n#define ixAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                            0x21\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                      0x22\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                        0x23\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                            0x24\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                           0x25\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                         0x28\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                         0x29\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                         0x2a\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                         0x2b\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                         0x2c\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                         0x2d\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                         0x2e\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                         0x2f\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                         0x30\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                         0x31\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                        0x32\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                        0x33\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                        0x34\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                        0x35\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                       0x36\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                      0x57\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                         0x58\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                          0x37\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                              0x38\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                0x3a\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                0x3b\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                0x3c\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                0x3d\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                0x3e\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                0x3f\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                0x40\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                0x41\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                0x42\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                          0x54\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                0x55\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT            0x56\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                             0x59\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                             0x5a\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                             0x5b\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                             0x5c\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                             0x5d\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                             0x5e\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                             0x5f\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                             0x60\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                             0x61\n#define ixAZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                  0x62\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                     0x63\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                     0x64\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_LPIB                                      0x65\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                       0x66\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                               0x67\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                            0x68\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION           0x69\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                          0x6a\n#define ixAZALIA_F0_AUDIO_ENABLE_STATUS                                         0x6b\n#define ixAZALIA_F0_AUDIO_ENABLED_INT_STATUS                                    0x6c\n#define ixAZALIA_F0_AUDIO_DISABLED_INT_STATUS                                   0x6d\n#define ixAZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                             0x6e\n#define mmAZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                  0x59d4\n#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX               0x59d4\n#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX               0x59d8\n#define mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX               0x59dc\n#define mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX               0x59e0\n#define mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX               0x59e4\n#define mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX               0x59e8\n#define mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX               0x59ec\n#define mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX               0x59f0\n#define mmAZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                   0x59d5\n#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                0x59d5\n#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                0x59d9\n#define mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                0x59dd\n#define mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                0x59e1\n#define mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                0x59e5\n#define mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                0x59e9\n#define mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                0x59ed\n#define mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                0x59f1\n#define ixAZALIA_F0_CODEC_INPUT_CONVERTER_PIN_DEBUG                             0x0\n#define ixAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES   0x1\n#define ixAZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT              0x2\n#define ixAZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID             0x3\n#define ixAZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER             0x4\n#define ixAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS              0x5\n#define ixAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES        0x6\n#define ixAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES         0x20\n#define ixAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                      0x21\n#define ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                0x22\n#define ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE            0x23\n#define ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                      0x24\n#define ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                 0x36\n#define ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                0x37\n#define ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                        0x38\n#define ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                  0x53\n#define ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                    0x54\n#define ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE          0x55\n#define ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT      0x56\n#define ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                0x67\n#define ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                           0x68\n#define ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL               0x64\n#define ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                0x65\n#define ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                 0x66\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX                    0x18\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA                     0x18\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES   0x6f09\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES        0x6f0a\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS              0x6f0b\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT              0x6200\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID             0x6706\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER             0x670d\n#define ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES         0x7f09\n#define ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                      0x7f0c\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                      0x7707\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                0x7708\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE                  0x7709\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT      0x771c\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2    0x771d\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3    0x771e\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4    0x771f\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE                0x7777\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE                0x7785\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE                0x7778\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE                0x7786\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR                                 0x777c\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE                0x7779\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE                0x7787\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE                0x777a\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE                0x7788\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                  0x7771\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                0x779b\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME                           0x779c\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_L                    0x779d\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_H                    0x779e\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL               0x7798\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB                                0x7799\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                 0x779a\n#define mmBLND_CONTROL                                                          0x1b6d\n#define mmBLND0_BLND_CONTROL                                                    0x1b6d\n#define mmBLND1_BLND_CONTROL                                                    0x1d6d\n#define mmBLND2_BLND_CONTROL                                                    0x1f6d\n#define mmBLND3_BLND_CONTROL                                                    0x416d\n#define mmBLND4_BLND_CONTROL                                                    0x436d\n#define mmBLND5_BLND_CONTROL                                                    0x456d\n#define mmBLND_SM_CONTROL2                                                      0x1b6e\n#define mmBLND0_BLND_SM_CONTROL2                                                0x1b6e\n#define mmBLND1_BLND_SM_CONTROL2                                                0x1d6e\n#define mmBLND2_BLND_SM_CONTROL2                                                0x1f6e\n#define mmBLND3_BLND_SM_CONTROL2                                                0x416e\n#define mmBLND4_BLND_SM_CONTROL2                                                0x436e\n#define mmBLND5_BLND_SM_CONTROL2                                                0x456e\n#define mmBLND_CONTROL2                                                         0x1b6f\n#define mmBLND0_BLND_CONTROL2                                                   0x1b6f\n#define mmBLND1_BLND_CONTROL2                                                   0x1d6f\n#define mmBLND2_BLND_CONTROL2                                                   0x1f6f\n#define mmBLND3_BLND_CONTROL2                                                   0x416f\n#define mmBLND4_BLND_CONTROL2                                                   0x436f\n#define mmBLND5_BLND_CONTROL2                                                   0x456f\n#define mmBLND_UPDATE                                                           0x1b70\n#define mmBLND0_BLND_UPDATE                                                     0x1b70\n#define mmBLND1_BLND_UPDATE                                                     0x1d70\n#define mmBLND2_BLND_UPDATE                                                     0x1f70\n#define mmBLND3_BLND_UPDATE                                                     0x4170\n#define mmBLND4_BLND_UPDATE                                                     0x4370\n#define mmBLND5_BLND_UPDATE                                                     0x4570\n#define mmBLND_UNDERFLOW_INTERRUPT                                              0x1b71\n#define mmBLND0_BLND_UNDERFLOW_INTERRUPT                                        0x1b71\n#define mmBLND1_BLND_UNDERFLOW_INTERRUPT                                        0x1d71\n#define mmBLND2_BLND_UNDERFLOW_INTERRUPT                                        0x1f71\n#define mmBLND3_BLND_UNDERFLOW_INTERRUPT                                        0x4171\n#define mmBLND4_BLND_UNDERFLOW_INTERRUPT                                        0x4371\n#define mmBLND5_BLND_UNDERFLOW_INTERRUPT                                        0x4571\n#define mmBLND_V_UPDATE_LOCK                                                    0x1b73\n#define mmBLND0_BLND_V_UPDATE_LOCK                                              0x1b73\n#define mmBLND1_BLND_V_UPDATE_LOCK                                              0x1d73\n#define mmBLND2_BLND_V_UPDATE_LOCK                                              0x1f73\n#define mmBLND3_BLND_V_UPDATE_LOCK                                              0x4173\n#define mmBLND4_BLND_V_UPDATE_LOCK                                              0x4373\n#define mmBLND5_BLND_V_UPDATE_LOCK                                              0x4573\n#define mmBLND_REG_UPDATE_STATUS                                                0x1b77\n#define mmBLND0_BLND_REG_UPDATE_STATUS                                          0x1b77\n#define mmBLND1_BLND_REG_UPDATE_STATUS                                          0x1d77\n#define mmBLND2_BLND_REG_UPDATE_STATUS                                          0x1f77\n#define mmBLND3_BLND_REG_UPDATE_STATUS                                          0x4177\n#define mmBLND4_BLND_REG_UPDATE_STATUS                                          0x4377\n#define mmBLND5_BLND_REG_UPDATE_STATUS                                          0x4577\n#define mmBLND_DEBUG                                                            0x1b74\n#define mmBLND0_BLND_DEBUG                                                      0x1b74\n#define mmBLND1_BLND_DEBUG                                                      0x1d74\n#define mmBLND2_BLND_DEBUG                                                      0x1f74\n#define mmBLND3_BLND_DEBUG                                                      0x4174\n#define mmBLND4_BLND_DEBUG                                                      0x4374\n#define mmBLND5_BLND_DEBUG                                                      0x4574\n#define mmBLND_TEST_DEBUG_INDEX                                                 0x1b75\n#define mmBLND0_BLND_TEST_DEBUG_INDEX                                           0x1b75\n#define mmBLND1_BLND_TEST_DEBUG_INDEX                                           0x1d75\n#define mmBLND2_BLND_TEST_DEBUG_INDEX                                           0x1f75\n#define mmBLND3_BLND_TEST_DEBUG_INDEX                                           0x4175\n#define mmBLND4_BLND_TEST_DEBUG_INDEX                                           0x4375\n#define mmBLND5_BLND_TEST_DEBUG_INDEX                                           0x4575\n#define mmBLND_TEST_DEBUG_DATA                                                  0x1b76\n#define mmBLND0_BLND_TEST_DEBUG_DATA                                            0x1b76\n#define mmBLND1_BLND_TEST_DEBUG_DATA                                            0x1d76\n#define mmBLND2_BLND_TEST_DEBUG_DATA                                            0x1f76\n#define mmBLND3_BLND_TEST_DEBUG_DATA                                            0x4176\n#define mmBLND4_BLND_TEST_DEBUG_DATA                                            0x4376\n#define mmBLND5_BLND_TEST_DEBUG_DATA                                            0x4576\n#define mmWB_ENABLE                                                             0x5e18\n#define mmWB_EC_CONFIG                                                          0x5e19\n#define mmCNV_MODE                                                              0x5e1a\n#define mmCNV_WINDOW_START                                                      0x5e1b\n#define mmCNV_WINDOW_SIZE                                                       0x5e1c\n#define mmCNV_UPDATE                                                            0x5e1d\n#define mmCNV_SOURCE_SIZE                                                       0x5e1e\n#define mmCNV_CSC_CONTROL                                                       0x5e1f\n#define mmCNV_CSC_C11_C12                                                       0x5e20\n#define mmCNV_CSC_C13_C14                                                       0x5e21\n#define mmCNV_CSC_C21_C22                                                       0x5e22\n#define mmCNV_CSC_C23_C24                                                       0x5e23\n#define mmCNV_CSC_C31_C32                                                       0x5e24\n#define mmCNV_CSC_C33_C34                                                       0x5e25\n#define mmCNV_CSC_ROUND_OFFSET_R                                                0x5e26\n#define mmCNV_CSC_ROUND_OFFSET_G                                                0x5e27\n#define mmCNV_CSC_ROUND_OFFSET_B                                                0x5e28\n#define mmCNV_CSC_CLAMP_R                                                       0x5e29\n#define mmCNV_CSC_CLAMP_G                                                       0x5e2a\n#define mmCNV_CSC_CLAMP_B                                                       0x5e2b\n#define mmCNV_TEST_CNTL                                                         0x5e2c\n#define mmCNV_TEST_CRC_RED                                                      0x5e2d\n#define mmCNV_TEST_CRC_GREEN                                                    0x5e2e\n#define mmCNV_TEST_CRC_BLUE                                                     0x5e2f\n#define mmWB_DEBUG_CTRL                                                         0x5e30\n#define mmWB_DBG_MODE                                                           0x5e31\n#define mmWB_HW_DEBUG                                                           0x5e32\n#define mmCNV_INPUT_SELECT                                                      0x5e33\n#define mmWB_SOFT_RESET                                                         0x5e36\n#define mmWB_WARM_UP_MODE_CTL1                                                  0x5e37\n#define mmWB_WARM_UP_MODE_CTL2                                                  0x5e38\n#define mmCNV_TEST_DEBUG_INDEX                                                  0x5e34\n#define mmCNV_TEST_DEBUG_DATA                                                   0x5e35\n#define mmDCFE_CLOCK_CONTROL                                                    0x1b00\n#define mmDCFE0_DCFE_CLOCK_CONTROL                                              0x1b00\n#define mmDCFE1_DCFE_CLOCK_CONTROL                                              0x1d00\n#define mmDCFE2_DCFE_CLOCK_CONTROL                                              0x1f00\n#define mmDCFE3_DCFE_CLOCK_CONTROL                                              0x4100\n#define mmDCFE4_DCFE_CLOCK_CONTROL                                              0x4300\n#define mmDCFE5_DCFE_CLOCK_CONTROL                                              0x4500\n#define mmDCFE_SOFT_RESET                                                       0x1b01\n#define mmDCFE0_DCFE_SOFT_RESET                                                 0x1b01\n#define mmDCFE1_DCFE_SOFT_RESET                                                 0x1d01\n#define mmDCFE2_DCFE_SOFT_RESET                                                 0x1f01\n#define mmDCFE3_DCFE_SOFT_RESET                                                 0x4101\n#define mmDCFE4_DCFE_SOFT_RESET                                                 0x4301\n#define mmDCFE5_DCFE_SOFT_RESET                                                 0x4501\n#define mmDCFE_DBG_CONFIG                                                       0x1b02\n#define mmDCFE0_DCFE_DBG_CONFIG                                                 0x1b02\n#define mmDCFE1_DCFE_DBG_CONFIG                                                 0x1d02\n#define mmDCFE2_DCFE_DBG_CONFIG                                                 0x1f02\n#define mmDCFE3_DCFE_DBG_CONFIG                                                 0x4102\n#define mmDCFE4_DCFE_DBG_CONFIG                                                 0x4302\n#define mmDCFE5_DCFE_DBG_CONFIG                                                 0x4502\n#define mmDCFE_MEM_PWR_CTRL                                                     0x1b03\n#define mmDCFE0_DCFE_MEM_PWR_CTRL                                               0x1b03\n#define mmDCFE1_DCFE_MEM_PWR_CTRL                                               0x1d03\n#define mmDCFE2_DCFE_MEM_PWR_CTRL                                               0x1f03\n#define mmDCFE3_DCFE_MEM_PWR_CTRL                                               0x4103\n#define mmDCFE4_DCFE_MEM_PWR_CTRL                                               0x4303\n#define mmDCFE5_DCFE_MEM_PWR_CTRL                                               0x4503\n#define mmDCFE_MEM_PWR_CTRL2                                                    0x1b04\n#define mmDCFE0_DCFE_MEM_PWR_CTRL2                                              0x1b04\n#define mmDCFE1_DCFE_MEM_PWR_CTRL2                                              0x1d04\n#define mmDCFE2_DCFE_MEM_PWR_CTRL2                                              0x1f04\n#define mmDCFE3_DCFE_MEM_PWR_CTRL2                                              0x4104\n#define mmDCFE4_DCFE_MEM_PWR_CTRL2                                              0x4304\n#define mmDCFE5_DCFE_MEM_PWR_CTRL2                                              0x4504\n#define mmDCFE_MEM_PWR_STATUS                                                   0x1b05\n#define mmDCFE0_DCFE_MEM_PWR_STATUS                                             0x1b05\n#define mmDCFE1_DCFE_MEM_PWR_STATUS                                             0x1d05\n#define mmDCFE2_DCFE_MEM_PWR_STATUS                                             0x1f05\n#define mmDCFE3_DCFE_MEM_PWR_STATUS                                             0x4105\n#define mmDCFE4_DCFE_MEM_PWR_STATUS                                             0x4305\n#define mmDCFE5_DCFE_MEM_PWR_STATUS                                             0x4505\n#define mmDCFE_MISC                                                             0x1b06\n#define mmDCFE0_DCFE_MISC                                                       0x1b06\n#define mmDCFE1_DCFE_MISC                                                       0x1d06\n#define mmDCFE2_DCFE_MISC                                                       0x1f06\n#define mmDCFE3_DCFE_MISC                                                       0x4106\n#define mmDCFE4_DCFE_MISC                                                       0x4306\n#define mmDCFE5_DCFE_MISC                                                       0x4506\n#define mmDCFE_FLUSH                                                            0x1b07\n#define mmDCFE0_DCFE_FLUSH                                                      0x1b07\n#define mmDCFE1_DCFE_FLUSH                                                      0x1d07\n#define mmDCFE2_DCFE_FLUSH                                                      0x1f07\n#define mmDCFE3_DCFE_FLUSH                                                      0x4107\n#define mmDCFE4_DCFE_FLUSH                                                      0x4307\n#define mmDCFE5_DCFE_FLUSH                                                      0x4507\n#define mmDCFEV_CLOCK_CONTROL                                                   0x46f4\n#define mmDCFEV0_DCFEV_CLOCK_CONTROL                                            0x46f4\n#define mmDCFEV1_DCFEV_CLOCK_CONTROL                                            0x98f4\n#define mmDCFEV_SOFT_RESET                                                      0x46f5\n#define mmDCFEV0_DCFEV_SOFT_RESET                                               0x46f5\n#define mmDCFEV1_DCFEV_SOFT_RESET                                               0x98f5\n#define mmDCFEV_DMIFV_CLOCK_CONTROL                                             0x46f6\n#define mmDCFEV0_DCFEV_DMIFV_CLOCK_CONTROL                                      0x46f6\n#define mmDCFEV1_DCFEV_DMIFV_CLOCK_CONTROL                                      0x98f6\n#define mmDCFEV_DBG_CONFIG                                                      0x46f7\n#define mmDCFEV0_DCFEV_DBG_CONFIG                                               0x46f7\n#define mmDCFEV1_DCFEV_DBG_CONFIG                                               0x98f7\n#define mmDCFEV_DMIFV_MEM_PWR_CTRL                                              0x46f8\n#define mmDCFEV0_DCFEV_DMIFV_MEM_PWR_CTRL                                       0x46f8\n#define mmDCFEV1_DCFEV_DMIFV_MEM_PWR_CTRL                                       0x98f8\n#define mmDCFEV_DMIFV_MEM_PWR_STATUS                                            0x46f9\n#define mmDCFEV0_DCFEV_DMIFV_MEM_PWR_STATUS                                     0x46f9\n#define mmDCFEV1_DCFEV_DMIFV_MEM_PWR_STATUS                                     0x98f9\n#define mmDCFEV_MEM_PWR_CTRL                                                    0x46fa\n#define mmDCFEV0_DCFEV_MEM_PWR_CTRL                                             0x46fa\n#define mmDCFEV1_DCFEV_MEM_PWR_CTRL                                             0x98fa\n#define mmDCFEV_MEM_PWR_CTRL2                                                   0x46fb\n#define mmDCFEV0_DCFEV_MEM_PWR_CTRL2                                            0x46fb\n#define mmDCFEV1_DCFEV_MEM_PWR_CTRL2                                            0x98fb\n#define mmDCFEV_MEM_PWR_STATUS                                                  0x46fc\n#define mmDCFEV0_DCFEV_MEM_PWR_STATUS                                           0x46fc\n#define mmDCFEV1_DCFEV_MEM_PWR_STATUS                                           0x98fc\n#define mmDCFEV_L_FLUSH                                                         0x46ff\n#define mmDCFEV0_DCFEV_L_FLUSH                                                  0x46ff\n#define mmDCFEV1_DCFEV_L_FLUSH                                                  0x98ff\n#define mmDCFEV_C_FLUSH                                                         0x4700\n#define mmDCFEV0_DCFEV_C_FLUSH                                                  0x4700\n#define mmDCFEV1_DCFEV_C_FLUSH                                                  0x9900\n#define mmDCFEV_DMIFV_DEBUG                                                     0x46fd\n#define mmDCFEV0_DCFEV_DMIFV_DEBUG                                              0x46fd\n#define mmDCFEV1_DCFEV_DMIFV_DEBUG                                              0x98fd\n#define mmDCFEV_MISC                                                            0x46fe\n#define mmDCFEV0_DCFEV_MISC                                                     0x46fe\n#define mmDCFEV1_DCFEV_MISC                                                     0x98fe\n#define mmDC_HPD_INT_STATUS                                                     0x1898\n#define mmHPD0_DC_HPD_INT_STATUS                                                0x1898\n#define mmHPD1_DC_HPD_INT_STATUS                                                0x18a0\n#define mmHPD2_DC_HPD_INT_STATUS                                                0x18a8\n#define mmHPD3_DC_HPD_INT_STATUS                                                0x18b0\n#define mmHPD4_DC_HPD_INT_STATUS                                                0x18b8\n#define mmHPD5_DC_HPD_INT_STATUS                                                0x18c0\n#define mmDC_HPD_INT_CONTROL                                                    0x1899\n#define mmHPD0_DC_HPD_INT_CONTROL                                               0x1899\n#define mmHPD1_DC_HPD_INT_CONTROL                                               0x18a1\n#define mmHPD2_DC_HPD_INT_CONTROL                                               0x18a9\n#define mmHPD3_DC_HPD_INT_CONTROL                                               0x18b1\n#define mmHPD4_DC_HPD_INT_CONTROL                                               0x18b9\n#define mmHPD5_DC_HPD_INT_CONTROL                                               0x18c1\n#define mmDC_HPD_CONTROL                                                        0x189a\n#define mmHPD0_DC_HPD_CONTROL                                                   0x189a\n#define mmHPD1_DC_HPD_CONTROL                                                   0x18a2\n#define mmHPD2_DC_HPD_CONTROL                                                   0x18aa\n#define mmHPD3_DC_HPD_CONTROL                                                   0x18b2\n#define mmHPD4_DC_HPD_CONTROL                                                   0x18ba\n#define mmHPD5_DC_HPD_CONTROL                                                   0x18c2\n#define mmDC_HPD_FAST_TRAIN_CNTL                                                0x189b\n#define mmHPD0_DC_HPD_FAST_TRAIN_CNTL                                           0x189b\n#define mmHPD1_DC_HPD_FAST_TRAIN_CNTL                                           0x18a3\n#define mmHPD2_DC_HPD_FAST_TRAIN_CNTL                                           0x18ab\n#define mmHPD3_DC_HPD_FAST_TRAIN_CNTL                                           0x18b3\n#define mmHPD4_DC_HPD_FAST_TRAIN_CNTL                                           0x18bb\n#define mmHPD5_DC_HPD_FAST_TRAIN_CNTL                                           0x18c3\n#define mmDC_HPD_TOGGLE_FILT_CNTL                                               0x189c\n#define mmHPD0_DC_HPD_TOGGLE_FILT_CNTL                                          0x189c\n#define mmHPD1_DC_HPD_TOGGLE_FILT_CNTL                                          0x18a4\n#define mmHPD2_DC_HPD_TOGGLE_FILT_CNTL                                          0x18ac\n#define mmHPD3_DC_HPD_TOGGLE_FILT_CNTL                                          0x18b4\n#define mmHPD4_DC_HPD_TOGGLE_FILT_CNTL                                          0x18bc\n#define mmHPD5_DC_HPD_TOGGLE_FILT_CNTL                                          0x18c4\n#define mmDCO_SCRATCH0                                                          0x184e\n#define mmDCO_SCRATCH1                                                          0x184f\n#define mmDCO_SCRATCH2                                                          0x1850\n#define mmDCO_SCRATCH3                                                          0x1851\n#define mmDCO_SCRATCH4                                                          0x1852\n#define mmDCO_SCRATCH5                                                          0x1853\n#define mmDCO_SCRATCH6                                                          0x1854\n#define mmDCO_SCRATCH7                                                          0x1855\n#define mmDCE_VCE_CONTROL                                                       0x1856\n#define mmDISP_INTERRUPT_STATUS                                                 0x1857\n#define mmDISP_INTERRUPT_STATUS_CONTINUE                                        0x1858\n#define mmDISP_INTERRUPT_STATUS_CONTINUE2                                       0x1859\n#define mmDISP_INTERRUPT_STATUS_CONTINUE3                                       0x185a\n#define mmDISP_INTERRUPT_STATUS_CONTINUE4                                       0x185b\n#define mmDISP_INTERRUPT_STATUS_CONTINUE5                                       0x185c\n#define mmDISP_INTERRUPT_STATUS_CONTINUE6                                       0x185d\n#define mmDISP_INTERRUPT_STATUS_CONTINUE7                                       0x185e\n#define mmDISP_INTERRUPT_STATUS_CONTINUE8                                       0x185f\n#define mmDISP_INTERRUPT_STATUS_CONTINUE9                                       0x1860\n#define mmDISP_INTERRUPT_STATUS_CONTINUE10                                      0x1875\n#define mmDCO_MEM_PWR_STATUS                                                    0x1861\n#define mmDCO_MEM_PWR_STATUS1                                                   0x1874\n#define mmDCO_MEM_PWR_CTRL                                                      0x1862\n#define mmDCO_MEM_PWR_CTRL2                                                     0x1863\n#define mmFMT_MEMORY0_CONTROL                                                   0x1888\n#define mmFMT_MEMORY1_CONTROL                                                   0x1889\n#define mmFMT_MEMORY2_CONTROL                                                   0x188a\n#define mmFMT_MEMORY3_CONTROL                                                   0x188b\n#define mmFMT_MEMORY4_CONTROL                                                   0x188c\n#define mmFMT_MEMORY5_CONTROL                                                   0x188d\n#define mmDCO_CLK_CNTL                                                          0x1864\n#define mmDCO_CLK_CNTL2                                                         0x1876\n#define mmDCO_CLK_CNTL3                                                         0x1877\n#define mmDPDBG_CNTL                                                            0x1866\n#define mmDPDBG_INTERRUPT                                                       0x1867\n#define mmDCO_POWER_MANAGEMENT_CNTL                                             0x1868\n#define mmDCO_SOFT_RESET                                                        0x1871\n#define mmDIG_SOFT_RESET                                                        0x1872\n#define mmDIG_SOFT_RESET_2                                                      0x186a\n#define mmDCO_STEREOSYNC_SEL                                                    0x186e\n#define mmDCO_HDMI_RXSTATUS_TIMER_CONTROL                                       0x1883\n#define mmDCO_PSP_INTERRUPT_STATUS                                              0x1884\n#define mmDCO_PSP_INTERRUPT_CLEAR                                               0x1885\n#define mmDCO_GENERIC_INTERRUPT_MESSAGE                                         0x1886\n#define mmDCO_GENERIC_INTERRUPT_CLEAR                                           0x1887\n#define mmDCO_TEST_DEBUG_INDEX                                                  0x186f\n#define mmDCO_TEST_DEBUG_DATA                                                   0x1870\n#define mmDC_I2C_CONTROL                                                        0x16d4\n#define mmDC_I2C_ARBITRATION                                                    0x16d5\n#define mmDC_I2C_INTERRUPT_CONTROL                                              0x16d6\n#define mmDC_I2C_SW_STATUS                                                      0x16d7\n#define mmDC_I2C_DDC1_HW_STATUS                                                 0x16d8\n#define mmDC_I2C_DDC2_HW_STATUS                                                 0x16d9\n#define mmDC_I2C_DDC3_HW_STATUS                                                 0x16da\n#define mmDC_I2C_DDC4_HW_STATUS                                                 0x16db\n#define mmDC_I2C_DDC5_HW_STATUS                                                 0x16dc\n#define mmDC_I2C_DDC6_HW_STATUS                                                 0x16dd\n#define mmDC_I2C_DDC1_SPEED                                                     0x16de\n#define mmDC_I2C_DDC1_SETUP                                                     0x16df\n#define mmDC_I2C_DDC2_SPEED                                                     0x16e0\n#define mmDC_I2C_DDC2_SETUP                                                     0x16e1\n#define mmDC_I2C_DDC3_SPEED                                                     0x16e2\n#define mmDC_I2C_DDC3_SETUP                                                     0x16e3\n#define mmDC_I2C_DDC4_SPEED                                                     0x16e4\n#define mmDC_I2C_DDC4_SETUP                                                     0x16e5\n#define mmDC_I2C_DDC5_SPEED                                                     0x16e6\n#define mmDC_I2C_DDC5_SETUP                                                     0x16e7\n#define mmDC_I2C_DDC6_SPEED                                                     0x16e8\n#define mmDC_I2C_DDC6_SETUP                                                     0x16e9\n#define mmDC_I2C_TRANSACTION0                                                   0x16ea\n#define mmDC_I2C_TRANSACTION1                                                   0x16eb\n#define mmDC_I2C_TRANSACTION2                                                   0x16ec\n#define mmDC_I2C_TRANSACTION3                                                   0x16ed\n#define mmDC_I2C_DATA                                                           0x16ee\n#define mmDC_I2C_DDCVGA_HW_STATUS                                               0x16ef\n#define mmDC_I2C_DDCVGA_SPEED                                                   0x16f0\n#define mmDC_I2C_DDCVGA_SETUP                                                   0x16f1\n#define mmDC_I2C_EDID_DETECT_CTRL                                               0x16f2\n#define mmDC_I2C_READ_REQUEST_INTERRUPT                                         0x16f3\n#define mmGENERIC_I2C_CONTROL                                                   0x16f4\n#define mmGENERIC_I2C_INTERRUPT_CONTROL                                         0x16f5\n#define mmGENERIC_I2C_STATUS                                                    0x16f6\n#define mmGENERIC_I2C_SPEED                                                     0x16f7\n#define mmGENERIC_I2C_SETUP                                                     0x16f8\n#define mmGENERIC_I2C_TRANSACTION                                               0x16f9\n#define mmGENERIC_I2C_DATA                                                      0x16fa\n#define mmGENERIC_I2C_PIN_SELECTION                                             0x16fb\n#define mmGENERIC_I2C_PIN_DEBUG                                                 0x16fc\n#define mmBLNDV_CONTROL                                                         0x476d\n#define mmBLNDV0_BLNDV_CONTROL                                                  0x476d\n#define mmBLNDV1_BLNDV_CONTROL                                                  0x996d\n#define mmBLNDV_SM_CONTROL2                                                     0x476e\n#define mmBLNDV0_BLNDV_SM_CONTROL2                                              0x476e\n#define mmBLNDV1_BLNDV_SM_CONTROL2                                              0x996e\n#define mmBLNDV_CONTROL2                                                        0x476f\n#define mmBLNDV0_BLNDV_CONTROL2                                                 0x476f\n#define mmBLNDV1_BLNDV_CONTROL2                                                 0x996f\n#define mmBLNDV_UPDATE                                                          0x4770\n#define mmBLNDV0_BLNDV_UPDATE                                                   0x4770\n#define mmBLNDV1_BLNDV_UPDATE                                                   0x9970\n#define mmBLNDV_UNDERFLOW_INTERRUPT                                             0x4771\n#define mmBLNDV0_BLNDV_UNDERFLOW_INTERRUPT                                      0x4771\n#define mmBLNDV1_BLNDV_UNDERFLOW_INTERRUPT                                      0x9971\n#define mmBLNDV_V_UPDATE_LOCK                                                   0x4773\n#define mmBLNDV0_BLNDV_V_UPDATE_LOCK                                            0x4773\n#define mmBLNDV1_BLNDV_V_UPDATE_LOCK                                            0x9973\n#define mmBLNDV_REG_UPDATE_STATUS                                               0x4777\n#define mmBLNDV0_BLNDV_REG_UPDATE_STATUS                                        0x4777\n#define mmBLNDV1_BLNDV_REG_UPDATE_STATUS                                        0x9977\n#define mmBLNDV_DEBUG                                                           0x4774\n#define mmBLNDV0_BLNDV_DEBUG                                                    0x4774\n#define mmBLNDV1_BLNDV_DEBUG                                                    0x9974\n#define mmBLNDV_TEST_DEBUG_INDEX                                                0x4775\n#define mmBLNDV0_BLNDV_TEST_DEBUG_INDEX                                         0x4775\n#define mmBLNDV1_BLNDV_TEST_DEBUG_INDEX                                         0x9975\n#define mmBLNDV_TEST_DEBUG_DATA                                                 0x4776\n#define mmBLNDV0_BLNDV_TEST_DEBUG_DATA                                          0x4776\n#define mmBLNDV1_BLNDV_TEST_DEBUG_DATA                                          0x9976\n#define mmCRTCV_H_TOTAL                                                         0x4780\n#define mmCRTCV0_CRTCV_H_TOTAL                                                  0x4780\n#define mmCRTCV1_CRTCV_H_TOTAL                                                  0x9980\n#define mmCRTCV_H_BLANK_START_END                                               0x4781\n#define mmCRTCV0_CRTCV_H_BLANK_START_END                                        0x4781\n#define mmCRTCV1_CRTCV_H_BLANK_START_END                                        0x9981\n#define mmCRTCV_H_SYNC_A                                                        0x4782\n#define mmCRTCV0_CRTCV_H_SYNC_A                                                 0x4782\n#define mmCRTCV1_CRTCV_H_SYNC_A                                                 0x9982\n#define mmCRTCV_V_TOTAL                                                         0x4787\n#define mmCRTCV0_CRTCV_V_TOTAL                                                  0x4787\n#define mmCRTCV1_CRTCV_V_TOTAL                                                  0x9987\n#define mmCRTCV_V_BLANK_START_END                                               0x478d\n#define mmCRTCV0_CRTCV_V_BLANK_START_END                                        0x478d\n#define mmCRTCV1_CRTCV_V_BLANK_START_END                                        0x998d\n#define mmCRTCV_V_SYNC_A                                                        0x478e\n#define mmCRTCV0_CRTCV_V_SYNC_A                                                 0x478e\n#define mmCRTCV1_CRTCV_V_SYNC_A                                                 0x998e\n#define mmCRTCV_CONTROL                                                         0x479c\n#define mmCRTCV0_CRTCV_CONTROL                                                  0x479c\n#define mmCRTCV1_CRTCV_CONTROL                                                  0x999c\n#define mmCRTCV_START_LINE_CONTROL                                              0x47b3\n#define mmCRTCV0_CRTCV_START_LINE_CONTROL                                       0x47b3\n#define mmCRTCV1_CRTCV_START_LINE_CONTROL                                       0x99b3\n#define mmCRTCV_OVERSCAN_COLOR                                                  0x47c8\n#define mmCRTCV0_CRTCV_OVERSCAN_COLOR                                           0x47c8\n#define mmCRTCV1_CRTCV_OVERSCAN_COLOR                                           0x99c8\n#define mmCRTCV_OVERSCAN_COLOR_EXT                                              0x47c9\n#define mmCRTCV0_CRTCV_OVERSCAN_COLOR_EXT                                       0x47c9\n#define mmCRTCV1_CRTCV_OVERSCAN_COLOR_EXT                                       0x99c9\n#define mmCRTCV_BLACK_COLOR                                                     0x47cc\n#define mmCRTCV0_CRTCV_BLACK_COLOR                                              0x47cc\n#define mmCRTCV1_CRTCV_BLACK_COLOR                                              0x99cc\n#define mmCRTCV_BLACK_COLOR_EXT                                                 0x47cd\n#define mmCRTCV0_CRTCV_BLACK_COLOR_EXT                                          0x47cd\n#define mmCRTCV1_CRTCV_BLACK_COLOR_EXT                                          0x99cd\n#define mmCRTCV_CRC_CNTL                                                        0x47d4\n#define mmCRTCV0_CRTCV_CRC_CNTL                                                 0x47d4\n#define mmCRTCV1_CRTCV_CRC_CNTL                                                 0x99d4\n#define mmCRTCV_CRC0_WINDOWA_X_CONTROL                                          0x47d5\n#define mmCRTCV0_CRTCV_CRC0_WINDOWA_X_CONTROL                                   0x47d5\n#define mmCRTCV1_CRTCV_CRC0_WINDOWA_X_CONTROL                                   0x99d5\n#define mmCRTCV_CRC0_WINDOWA_Y_CONTROL                                          0x47d6\n#define mmCRTCV0_CRTCV_CRC0_WINDOWA_Y_CONTROL                                   0x47d6\n#define mmCRTCV1_CRTCV_CRC0_WINDOWA_Y_CONTROL                                   0x99d6\n#define mmCRTCV_CRC0_WINDOWB_X_CONTROL                                          0x47d7\n#define mmCRTCV0_CRTCV_CRC0_WINDOWB_X_CONTROL                                   0x47d7\n#define mmCRTCV1_CRTCV_CRC0_WINDOWB_X_CONTROL                                   0x99d7\n#define mmCRTCV_CRC0_WINDOWB_Y_CONTROL                                          0x47d8\n#define mmCRTCV0_CRTCV_CRC0_WINDOWB_Y_CONTROL                                   0x47d8\n#define mmCRTCV1_CRTCV_CRC0_WINDOWB_Y_CONTROL                                   0x99d8\n#define mmCRTCV_CRC0_DATA_RG                                                    0x47d9\n#define mmCRTCV0_CRTCV_CRC0_DATA_RG                                             0x47d9\n#define mmCRTCV1_CRTCV_CRC0_DATA_RG                                             0x99d9\n#define mmCRTCV_CRC0_DATA_B                                                     0x47da\n#define mmCRTCV0_CRTCV_CRC0_DATA_B                                              0x47da\n#define mmCRTCV1_CRTCV_CRC0_DATA_B                                              0x99da\n#define mmCRTCV_CRC1_WINDOWA_X_CONTROL                                          0x47db\n#define mmCRTCV0_CRTCV_CRC1_WINDOWA_X_CONTROL                                   0x47db\n#define mmCRTCV1_CRTCV_CRC1_WINDOWA_X_CONTROL                                   0x99db\n#define mmCRTCV_CRC1_WINDOWA_Y_CONTROL                                          0x47dc\n#define mmCRTCV0_CRTCV_CRC1_WINDOWA_Y_CONTROL                                   0x47dc\n#define mmCRTCV1_CRTCV_CRC1_WINDOWA_Y_CONTROL                                   0x99dc\n#define mmCRTCV_CRC1_WINDOWB_X_CONTROL                                          0x47dd\n#define mmCRTCV0_CRTCV_CRC1_WINDOWB_X_CONTROL                                   0x47dd\n#define mmCRTCV1_CRTCV_CRC1_WINDOWB_X_CONTROL                                   0x99dd\n#define mmCRTCV_CRC1_WINDOWB_Y_CONTROL                                          0x47de\n#define mmCRTCV0_CRTCV_CRC1_WINDOWB_Y_CONTROL                                   0x47de\n#define mmCRTCV1_CRTCV_CRC1_WINDOWB_Y_CONTROL                                   0x99de\n#define mmCRTCV_CRC1_DATA_RG                                                    0x47df\n#define mmCRTCV0_CRTCV_CRC1_DATA_RG                                             0x47df\n#define mmCRTCV1_CRTCV_CRC1_DATA_RG                                             0x99df\n#define mmCRTCV_CRC1_DATA_B                                                     0x47e0\n#define mmCRTCV0_CRTCV_CRC1_DATA_B                                              0x47e0\n#define mmCRTCV1_CRTCV_CRC1_DATA_B                                              0x99e0\n#define mmCRTCV_TEST_DEBUG_INDEX                                                0x47c6\n#define mmCRTCV0_CRTCV_TEST_DEBUG_INDEX                                         0x47c6\n#define mmCRTCV1_CRTCV_TEST_DEBUG_INDEX                                         0x99c6\n#define mmCRTCV_TEST_DEBUG_DATA                                                 0x47c7\n#define mmCRTCV0_CRTCV_TEST_DEBUG_DATA                                          0x47c7\n#define mmCRTCV1_CRTCV_TEST_DEBUG_DATA                                          0x99c7\n#define mmXDMA_MC_PCIE_CLIENT_CONFIG                                            0x3e0\n#define mmXDMA_LOCAL_SURFACE_TILING1                                            0x3e1\n#define mmXDMA_LOCAL_SURFACE_TILING2                                            0x3e2\n#define mmXDMA_INTERRUPT                                                        0x3e3\n#define mmXDMA_CLOCK_GATING_CNTL                                                0x3e4\n#define mmXDMA_MEM_POWER_CNTL                                                   0x3e6\n#define mmXDMA_IF_BIF_STATUS                                                    0x3e7\n#define mmXDMA_PERF_MEAS_STATUS                                                 0x3e8\n#define mmXDMA_IF_STATUS                                                        0x3e9\n#define mmXDMA_TEST_DEBUG_INDEX                                                 0x3ea\n#define mmXDMA_TEST_DEBUG_DATA                                                  0x3eb\n#define mmXDMA_RBBMIF_RDWR_CNTL                                                 0x3f8\n#define mmXDMA_PG_CONTROL                                                       0x3f9\n#define mmXDMA_PG_WDATA                                                         0x3fa\n#define mmXDMA_PG_STATUS                                                        0x3fb\n#define mmXDMA_AON_TEST_DEBUG_INDEX                                             0x3fc\n#define mmXDMA_AON_TEST_DEBUG_DATA                                              0x3fd\n#define mmXDMA_MSTR_CNTL                                                        0x3ec\n#define mmXDMA_MSTR_STATUS                                                      0x3ed\n#define mmXDMA_MSTR_MEM_CLIENT_CONFIG                                           0x3ee\n#define mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR                                     0x3ef\n#define mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR_HIGH                                0x3f0\n#define mmXDMA_MSTR_LOCAL_SURFACE_PITCH                                         0x3f1\n#define mmXDMA_MSTR_CMD_URGENT_CNTL                                             0x3f2\n#define mmXDMA_MSTR_MEM_URGENT_CNTL                                             0x3f3\n#define mmXDMA_MSTR_PCIE_NACK_STATUS                                            0x3f5\n#define mmXDMA_MSTR_MEM_NACK_STATUS                                             0x3f6\n#define mmXDMA_MSTR_VSYNC_GSL_CHECK                                             0x3f7\n#define mmXDMA_MSTR_PIPE_CNTL                                                   0x400\n#define mmXDMA_MSTR_PIPE0_XDMA_MSTR_PIPE_CNTL                                   0x400\n#define mmXDMA_MSTR_PIPE1_XDMA_MSTR_PIPE_CNTL                                   0x410\n#define mmXDMA_MSTR_PIPE2_XDMA_MSTR_PIPE_CNTL                                   0x420\n#define mmXDMA_MSTR_PIPE3_XDMA_MSTR_PIPE_CNTL                                   0x430\n#define mmXDMA_MSTR_PIPE4_XDMA_MSTR_PIPE_CNTL                                   0x440\n#define mmXDMA_MSTR_PIPE5_XDMA_MSTR_PIPE_CNTL                                   0x450\n#define mmXDMA_MSTR_READ_COMMAND                                                0x401\n#define mmXDMA_MSTR_PIPE0_XDMA_MSTR_READ_COMMAND                                0x401\n#define mmXDMA_MSTR_PIPE1_XDMA_MSTR_READ_COMMAND                                0x411\n#define mmXDMA_MSTR_PIPE2_XDMA_MSTR_READ_COMMAND                                0x421\n#define mmXDMA_MSTR_PIPE3_XDMA_MSTR_READ_COMMAND                                0x431\n#define mmXDMA_MSTR_PIPE4_XDMA_MSTR_READ_COMMAND                                0x441\n#define mmXDMA_MSTR_PIPE5_XDMA_MSTR_READ_COMMAND                                0x451\n#define mmXDMA_MSTR_CHANNEL_DIM                                                 0x402\n#define mmXDMA_MSTR_PIPE0_XDMA_MSTR_CHANNEL_DIM                                 0x402\n#define mmXDMA_MSTR_PIPE1_XDMA_MSTR_CHANNEL_DIM                                 0x412\n#define mmXDMA_MSTR_PIPE2_XDMA_MSTR_CHANNEL_DIM                                 0x422\n#define mmXDMA_MSTR_PIPE3_XDMA_MSTR_CHANNEL_DIM                                 0x432\n#define mmXDMA_MSTR_PIPE4_XDMA_MSTR_CHANNEL_DIM                                 0x442\n#define mmXDMA_MSTR_PIPE5_XDMA_MSTR_CHANNEL_DIM                                 0x452\n#define mmXDMA_MSTR_HEIGHT                                                      0x403\n#define mmXDMA_MSTR_PIPE0_XDMA_MSTR_HEIGHT                                      0x403\n#define mmXDMA_MSTR_PIPE1_XDMA_MSTR_HEIGHT                                      0x413\n#define mmXDMA_MSTR_PIPE2_XDMA_MSTR_HEIGHT                                      0x423\n#define mmXDMA_MSTR_PIPE3_XDMA_MSTR_HEIGHT                                      0x433\n#define mmXDMA_MSTR_PIPE4_XDMA_MSTR_HEIGHT                                      0x443\n#define mmXDMA_MSTR_PIPE5_XDMA_MSTR_HEIGHT                                      0x453\n#define mmXDMA_MSTR_REMOTE_SURFACE_BASE                                         0x404\n#define mmXDMA_MSTR_PIPE0_XDMA_MSTR_REMOTE_SURFACE_BASE                         0x404\n#define mmXDMA_MSTR_PIPE1_XDMA_MSTR_REMOTE_SURFACE_BASE                         0x414\n#define mmXDMA_MSTR_PIPE2_XDMA_MSTR_REMOTE_SURFACE_BASE                         0x424\n#define mmXDMA_MSTR_PIPE3_XDMA_MSTR_REMOTE_SURFACE_BASE                         0x434\n#define mmXDMA_MSTR_PIPE4_XDMA_MSTR_REMOTE_SURFACE_BASE                         0x444\n#define mmXDMA_MSTR_PIPE5_XDMA_MSTR_REMOTE_SURFACE_BASE                         0x454\n#define mmXDMA_MSTR_REMOTE_SURFACE_BASE_HIGH                                    0x405\n#define mmXDMA_MSTR_PIPE0_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH                    0x405\n#define mmXDMA_MSTR_PIPE1_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH                    0x415\n#define mmXDMA_MSTR_PIPE2_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH                    0x425\n#define mmXDMA_MSTR_PIPE3_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH                    0x435\n#define mmXDMA_MSTR_PIPE4_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH                    0x445\n#define mmXDMA_MSTR_PIPE5_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH                    0x455\n#define mmXDMA_MSTR_REMOTE_GPU_ADDRESS                                          0x406\n#define mmXDMA_MSTR_PIPE0_XDMA_MSTR_REMOTE_GPU_ADDRESS                          0x406\n#define mmXDMA_MSTR_PIPE1_XDMA_MSTR_REMOTE_GPU_ADDRESS                          0x416\n#define mmXDMA_MSTR_PIPE2_XDMA_MSTR_REMOTE_GPU_ADDRESS                          0x426\n#define mmXDMA_MSTR_PIPE3_XDMA_MSTR_REMOTE_GPU_ADDRESS                          0x436\n#define mmXDMA_MSTR_PIPE4_XDMA_MSTR_REMOTE_GPU_ADDRESS                          0x446\n#define mmXDMA_MSTR_PIPE5_XDMA_MSTR_REMOTE_GPU_ADDRESS                          0x456\n#define mmXDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH                                     0x407\n#define mmXDMA_MSTR_PIPE0_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH                     0x407\n#define mmXDMA_MSTR_PIPE1_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH                     0x417\n#define mmXDMA_MSTR_PIPE2_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH                     0x427\n#define mmXDMA_MSTR_PIPE3_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH                     0x437\n#define mmXDMA_MSTR_PIPE4_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH                     0x447\n#define mmXDMA_MSTR_PIPE5_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH                     0x457\n#define mmXDMA_MSTR_CACHE_BASE_ADDR                                             0x408\n#define mmXDMA_MSTR_PIPE0_XDMA_MSTR_CACHE_BASE_ADDR                             0x408\n#define mmXDMA_MSTR_PIPE1_XDMA_MSTR_CACHE_BASE_ADDR                             0x418\n#define mmXDMA_MSTR_PIPE2_XDMA_MSTR_CACHE_BASE_ADDR                             0x428\n#define mmXDMA_MSTR_PIPE3_XDMA_MSTR_CACHE_BASE_ADDR                             0x438\n#define mmXDMA_MSTR_PIPE4_XDMA_MSTR_CACHE_BASE_ADDR                             0x448\n#define mmXDMA_MSTR_PIPE5_XDMA_MSTR_CACHE_BASE_ADDR                             0x458\n#define mmXDMA_MSTR_CACHE_BASE_ADDR_HIGH                                        0x409\n#define mmXDMA_MSTR_PIPE0_XDMA_MSTR_CACHE_BASE_ADDR_HIGH                        0x409\n#define mmXDMA_MSTR_PIPE1_XDMA_MSTR_CACHE_BASE_ADDR_HIGH                        0x419\n#define mmXDMA_MSTR_PIPE2_XDMA_MSTR_CACHE_BASE_ADDR_HIGH                        0x429\n#define mmXDMA_MSTR_PIPE3_XDMA_MSTR_CACHE_BASE_ADDR_HIGH                        0x439\n#define mmXDMA_MSTR_PIPE4_XDMA_MSTR_CACHE_BASE_ADDR_HIGH                        0x449\n#define mmXDMA_MSTR_PIPE5_XDMA_MSTR_CACHE_BASE_ADDR_HIGH                        0x459\n#define mmXDMA_MSTR_CACHE                                                       0x40a\n#define mmXDMA_MSTR_PIPE0_XDMA_MSTR_CACHE                                       0x40a\n#define mmXDMA_MSTR_PIPE1_XDMA_MSTR_CACHE                                       0x41a\n#define mmXDMA_MSTR_PIPE2_XDMA_MSTR_CACHE                                       0x42a\n#define mmXDMA_MSTR_PIPE3_XDMA_MSTR_CACHE                                       0x43a\n#define mmXDMA_MSTR_PIPE4_XDMA_MSTR_CACHE                                       0x44a\n#define mmXDMA_MSTR_PIPE5_XDMA_MSTR_CACHE                                       0x45a\n#define mmXDMA_MSTR_CHANNEL_START                                               0x40b\n#define mmXDMA_MSTR_PIPE0_XDMA_MSTR_CHANNEL_START                               0x40b\n#define mmXDMA_MSTR_PIPE1_XDMA_MSTR_CHANNEL_START                               0x41b\n#define mmXDMA_MSTR_PIPE2_XDMA_MSTR_CHANNEL_START                               0x42b\n#define mmXDMA_MSTR_PIPE3_XDMA_MSTR_CHANNEL_START                               0x43b\n#define mmXDMA_MSTR_PIPE4_XDMA_MSTR_CHANNEL_START                               0x44b\n#define mmXDMA_MSTR_PIPE5_XDMA_MSTR_CHANNEL_START                               0x45b\n#define mmXDMA_MSTR_PERFMEAS_STATUS                                             0x40e\n#define mmXDMA_MSTR_PIPE0_XDMA_MSTR_PERFMEAS_STATUS                             0x40e\n#define mmXDMA_MSTR_PIPE1_XDMA_MSTR_PERFMEAS_STATUS                             0x41e\n#define mmXDMA_MSTR_PIPE2_XDMA_MSTR_PERFMEAS_STATUS                             0x42e\n#define mmXDMA_MSTR_PIPE3_XDMA_MSTR_PERFMEAS_STATUS                             0x43e\n#define mmXDMA_MSTR_PIPE4_XDMA_MSTR_PERFMEAS_STATUS                             0x44e\n#define mmXDMA_MSTR_PIPE5_XDMA_MSTR_PERFMEAS_STATUS                             0x45e\n#define mmXDMA_MSTR_PERFMEAS_CNTL                                               0x40f\n#define mmXDMA_MSTR_PIPE0_XDMA_MSTR_PERFMEAS_CNTL                               0x40f\n#define mmXDMA_MSTR_PIPE1_XDMA_MSTR_PERFMEAS_CNTL                               0x41f\n#define mmXDMA_MSTR_PIPE2_XDMA_MSTR_PERFMEAS_CNTL                               0x42f\n#define mmXDMA_MSTR_PIPE3_XDMA_MSTR_PERFMEAS_CNTL                               0x43f\n#define mmXDMA_MSTR_PIPE4_XDMA_MSTR_PERFMEAS_CNTL                               0x44f\n#define mmXDMA_MSTR_PIPE5_XDMA_MSTR_PERFMEAS_CNTL                               0x45f\n#define mmXDMA_SLV_CNTL                                                         0x460\n#define mmXDMA_SLV_MEM_CLIENT_CONFIG                                            0x461\n#define mmXDMA_SLV_SLS_PITCH                                                    0x462\n#define mmXDMA_SLV_READ_URGENT_CNTL                                             0x463\n#define mmXDMA_SLV_WRITE_URGENT_CNTL                                            0x464\n#define mmXDMA_SLV_WB_RATE_CNTL                                                 0x465\n#define mmXDMA_SLV_READ_LATENCY_MINMAX                                          0x466\n#define mmXDMA_SLV_READ_LATENCY_AVE                                             0x467\n#define mmXDMA_SLV_PCIE_NACK_STATUS                                             0x468\n#define mmXDMA_SLV_MEM_NACK_STATUS                                              0x469\n#define mmXDMA_SLV_RDRET_BUF_STATUS                                             0x46a\n#define mmXDMA_SLV_READ_LATENCY_TIMER                                           0x46b\n#define mmXDMA_SLV_FLIP_PENDING                                                 0x46c\n#define mmXDMA_SLV_CHANNEL_CNTL                                                 0x470\n#define mmXDMA_SLV_CHANNEL0_XDMA_SLV_CHANNEL_CNTL                               0x470\n#define mmXDMA_SLV_CHANNEL1_XDMA_SLV_CHANNEL_CNTL                               0x478\n#define mmXDMA_SLV_CHANNEL2_XDMA_SLV_CHANNEL_CNTL                               0x480\n#define mmXDMA_SLV_CHANNEL3_XDMA_SLV_CHANNEL_CNTL                               0x488\n#define mmXDMA_SLV_CHANNEL4_XDMA_SLV_CHANNEL_CNTL                               0x490\n#define mmXDMA_SLV_CHANNEL5_XDMA_SLV_CHANNEL_CNTL                               0x498\n#define mmXDMA_SLV_REMOTE_GPU_ADDRESS                                           0x471\n#define mmXDMA_SLV_CHANNEL0_XDMA_SLV_REMOTE_GPU_ADDRESS                         0x471\n#define mmXDMA_SLV_CHANNEL1_XDMA_SLV_REMOTE_GPU_ADDRESS                         0x479\n#define mmXDMA_SLV_CHANNEL2_XDMA_SLV_REMOTE_GPU_ADDRESS                         0x481\n#define mmXDMA_SLV_CHANNEL3_XDMA_SLV_REMOTE_GPU_ADDRESS                         0x489\n#define mmXDMA_SLV_CHANNEL4_XDMA_SLV_REMOTE_GPU_ADDRESS                         0x491\n#define mmXDMA_SLV_CHANNEL5_XDMA_SLV_REMOTE_GPU_ADDRESS                         0x499\n#define mmXDMA_SLV_REMOTE_GPU_ADDRESS_HIGH                                      0x472\n#define mmXDMA_SLV_CHANNEL0_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH                    0x472\n#define mmXDMA_SLV_CHANNEL1_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH                    0x47a\n#define mmXDMA_SLV_CHANNEL2_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH                    0x482\n#define mmXDMA_SLV_CHANNEL3_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH                    0x48a\n#define mmXDMA_SLV_CHANNEL4_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH                    0x492\n#define mmXDMA_SLV_CHANNEL5_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH                    0x49a\n#define mmCMD_BUS_TX_CONTROL_LANE0                                              0x48e0\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE0                           0x48e0\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE0                           0x4980\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE0                           0x9a20\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE0                           0x9ac0\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE0                           0x9b60\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE0                           0x9c00\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE0                           0x9ca0\n#define mmDC_COMBOPHYTXREGS7_CMD_BUS_TX_CONTROL_LANE0                           0x9d40\n#define mmCMD_BUS_TX_CONTROL_LANE1                                              0x48f0\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE1                           0x48f0\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE1                           0x4990\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE1                           0x9a30\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE1                           0x9ad0\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE1                           0x9b70\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE1                           0x9c10\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE1                           0x9cb0\n#define mmDC_COMBOPHYTXREGS7_CMD_BUS_TX_CONTROL_LANE1                           0x9d50\n#define mmCMD_BUS_TX_CONTROL_LANE2                                              0x4900\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE2                           0x4900\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE2                           0x49a0\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE2                           0x9a40\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE2                           0x9ae0\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE2                           0x9b80\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE2                           0x9c20\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE2                           0x9cc0\n#define mmDC_COMBOPHYTXREGS7_CMD_BUS_TX_CONTROL_LANE2                           0x9d60\n#define mmCMD_BUS_TX_CONTROL_LANE3                                              0x4910\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE3                           0x4910\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE3                           0x49b0\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE3                           0x9a50\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE3                           0x9af0\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_TX_CONTROL_LANE3                           0x9b90\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_TX_CONTROL_LANE3                           0x9c30\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_TX_CONTROL_LANE3                           0x9cd0\n#define mmDC_COMBOPHYTXREGS7_CMD_BUS_TX_CONTROL_LANE3                           0x9d70\n#define mmMARGIN_DEEMPH_LANE0                                                   0x48e1\n#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE0                                0x48e1\n#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE0                                0x4981\n#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE0                                0x9a21\n#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE0                                0x9ac1\n#define mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE0                                0x9b61\n#define mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE0                                0x9c01\n#define mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE0                                0x9ca1\n#define mmDC_COMBOPHYTXREGS7_MARGIN_DEEMPH_LANE0                                0x9d41\n#define mmMARGIN_DEEMPH_LANE1                                                   0x48f1\n#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE1                                0x48f1\n#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE1                                0x4991\n#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE1                                0x9a31\n#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE1                                0x9ad1\n#define mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE1                                0x9b71\n#define mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE1                                0x9c11\n#define mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE1                                0x9cb1\n#define mmDC_COMBOPHYTXREGS7_MARGIN_DEEMPH_LANE1                                0x9d51\n#define mmMARGIN_DEEMPH_LANE2                                                   0x4901\n#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE2                                0x4901\n#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE2                                0x49a1\n#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE2                                0x9a41\n#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE2                                0x9ae1\n#define mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE2                                0x9b81\n#define mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE2                                0x9c21\n#define mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE2                                0x9cc1\n#define mmDC_COMBOPHYTXREGS7_MARGIN_DEEMPH_LANE2                                0x9d61\n#define mmMARGIN_DEEMPH_LANE3                                                   0x4911\n#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE3                                0x4911\n#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE3                                0x49b1\n#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE3                                0x9a51\n#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE3                                0x9af1\n#define mmDC_COMBOPHYTXREGS4_MARGIN_DEEMPH_LANE3                                0x9b91\n#define mmDC_COMBOPHYTXREGS5_MARGIN_DEEMPH_LANE3                                0x9c31\n#define mmDC_COMBOPHYTXREGS6_MARGIN_DEEMPH_LANE3                                0x9cd1\n#define mmDC_COMBOPHYTXREGS7_MARGIN_DEEMPH_LANE3                                0x9d71\n#define mmCMD_BUS_GLOBAL_FOR_TX_LANE0                                           0x48e2\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE0                        0x48e2\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE0                        0x4982\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE0                        0x9a22\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE0                        0x9ac2\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE0                        0x9b62\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE0                        0x9c02\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE0                        0x9ca2\n#define mmDC_COMBOPHYTXREGS7_CMD_BUS_GLOBAL_FOR_TX_LANE0                        0x9d42\n#define mmCMD_BUS_GLOBAL_FOR_TX_LANE1                                           0x48f2\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE1                        0x48f2\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE1                        0x4992\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE1                        0x9a32\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE1                        0x9ad2\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE1                        0x9b72\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE1                        0x9c12\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE1                        0x9cb2\n#define mmDC_COMBOPHYTXREGS7_CMD_BUS_GLOBAL_FOR_TX_LANE1                        0x9d52\n#define mmCMD_BUS_GLOBAL_FOR_TX_LANE2                                           0x4902\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE2                        0x4902\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE2                        0x49a2\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE2                        0x9a42\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE2                        0x9ae2\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE2                        0x9b82\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE2                        0x9c22\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE2                        0x9cc2\n#define mmDC_COMBOPHYTXREGS7_CMD_BUS_GLOBAL_FOR_TX_LANE2                        0x9d62\n#define mmCMD_BUS_GLOBAL_FOR_TX_LANE3                                           0x4912\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE3                        0x4912\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE3                        0x49b2\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE3                        0x9a52\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE3                        0x9af2\n#define mmDC_COMBOPHYTXREGS4_CMD_BUS_GLOBAL_FOR_TX_LANE3                        0x9b92\n#define mmDC_COMBOPHYTXREGS5_CMD_BUS_GLOBAL_FOR_TX_LANE3                        0x9c32\n#define mmDC_COMBOPHYTXREGS6_CMD_BUS_GLOBAL_FOR_TX_LANE3                        0x9cd2\n#define mmDC_COMBOPHYTXREGS7_CMD_BUS_GLOBAL_FOR_TX_LANE3                        0x9d72\n#define mmTX_DISP_RFU0_LANE0                                                    0x48e3\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE0                                 0x48e3\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE0                                 0x4983\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE0                                 0x9a23\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE0                                 0x9ac3\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE0                                 0x9b63\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE0                                 0x9c03\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE0                                 0x9ca3\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU0_LANE0                                 0x9d43\n#define mmTX_DISP_RFU0_LANE1                                                    0x48f3\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE1                                 0x48f3\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE1                                 0x4993\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE1                                 0x9a33\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE1                                 0x9ad3\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE1                                 0x9b73\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE1                                 0x9c13\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE1                                 0x9cb3\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU0_LANE1                                 0x9d53\n#define mmTX_DISP_RFU0_LANE2                                                    0x4903\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE2                                 0x4903\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE2                                 0x49a3\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE2                                 0x9a43\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE2                                 0x9ae3\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE2                                 0x9b83\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE2                                 0x9c23\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE2                                 0x9cc3\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU0_LANE2                                 0x9d63\n#define mmTX_DISP_RFU0_LANE3                                                    0x4913\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE3                                 0x4913\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE3                                 0x49b3\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE3                                 0x9a53\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE3                                 0x9af3\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU0_LANE3                                 0x9b93\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU0_LANE3                                 0x9c33\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU0_LANE3                                 0x9cd3\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU0_LANE3                                 0x9d73\n#define mmTX_DISP_RFU1_LANE0                                                    0x48e4\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE0                                 0x48e4\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE0                                 0x4984\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE0                                 0x9a24\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE0                                 0x9ac4\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE0                                 0x9b64\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE0                                 0x9c04\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE0                                 0x9ca4\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU1_LANE0                                 0x9d44\n#define mmTX_DISP_RFU1_LANE1                                                    0x48f4\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE1                                 0x48f4\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE1                                 0x4994\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE1                                 0x9a34\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE1                                 0x9ad4\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE1                                 0x9b74\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE1                                 0x9c14\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE1                                 0x9cb4\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU1_LANE1                                 0x9d54\n#define mmTX_DISP_RFU1_LANE2                                                    0x4904\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE2                                 0x4904\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE2                                 0x49a4\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE2                                 0x9a44\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE2                                 0x9ae4\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE2                                 0x9b84\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE2                                 0x9c24\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE2                                 0x9cc4\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU1_LANE2                                 0x9d64\n#define mmTX_DISP_RFU1_LANE3                                                    0x4914\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE3                                 0x4914\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE3                                 0x49b4\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE3                                 0x9a54\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE3                                 0x9af4\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU1_LANE3                                 0x9b94\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU1_LANE3                                 0x9c34\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU1_LANE3                                 0x9cd4\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU1_LANE3                                 0x9d74\n#define mmTX_DISP_RFU2_LANE0                                                    0x48e5\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE0                                 0x48e5\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE0                                 0x4985\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE0                                 0x9a25\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE0                                 0x9ac5\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE0                                 0x9b65\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE0                                 0x9c05\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE0                                 0x9ca5\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU2_LANE0                                 0x9d45\n#define mmTX_DISP_RFU2_LANE1                                                    0x48f5\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE1                                 0x48f5\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE1                                 0x4995\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE1                                 0x9a35\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE1                                 0x9ad5\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE1                                 0x9b75\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE1                                 0x9c15\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE1                                 0x9cb5\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU2_LANE1                                 0x9d55\n#define mmTX_DISP_RFU2_LANE2                                                    0x4905\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE2                                 0x4905\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE2                                 0x49a5\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE2                                 0x9a45\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE2                                 0x9ae5\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE2                                 0x9b85\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE2                                 0x9c25\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE2                                 0x9cc5\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU2_LANE2                                 0x9d65\n#define mmTX_DISP_RFU2_LANE3                                                    0x4915\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE3                                 0x4915\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE3                                 0x49b5\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE3                                 0x9a55\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE3                                 0x9af5\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU2_LANE3                                 0x9b95\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU2_LANE3                                 0x9c35\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU2_LANE3                                 0x9cd5\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU2_LANE3                                 0x9d75\n#define mmTX_DISP_RFU3_LANE0                                                    0x48e6\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE0                                 0x48e6\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE0                                 0x4986\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE0                                 0x9a26\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE0                                 0x9ac6\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE0                                 0x9b66\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE0                                 0x9c06\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE0                                 0x9ca6\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU3_LANE0                                 0x9d46\n#define mmTX_DISP_RFU3_LANE1                                                    0x48f6\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE1                                 0x48f6\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE1                                 0x4996\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE1                                 0x9a36\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE1                                 0x9ad6\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE1                                 0x9b76\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE1                                 0x9c16\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE1                                 0x9cb6\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU3_LANE1                                 0x9d56\n#define mmTX_DISP_RFU3_LANE2                                                    0x4906\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE2                                 0x4906\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE2                                 0x49a6\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE2                                 0x9a46\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE2                                 0x9ae6\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE2                                 0x9b86\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE2                                 0x9c26\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE2                                 0x9cc6\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU3_LANE2                                 0x9d66\n#define mmTX_DISP_RFU3_LANE3                                                    0x4916\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE3                                 0x4916\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE3                                 0x49b6\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE3                                 0x9a56\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE3                                 0x9af6\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU3_LANE3                                 0x9b96\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU3_LANE3                                 0x9c36\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU3_LANE3                                 0x9cd6\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU3_LANE3                                 0x9d76\n#define mmTX_DISP_RFU4_LANE0                                                    0x48e7\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE0                                 0x48e7\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE0                                 0x4987\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE0                                 0x9a27\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE0                                 0x9ac7\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE0                                 0x9b67\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE0                                 0x9c07\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE0                                 0x9ca7\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU4_LANE0                                 0x9d47\n#define mmTX_DISP_RFU4_LANE1                                                    0x48f7\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE1                                 0x48f7\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE1                                 0x4997\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE1                                 0x9a37\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE1                                 0x9ad7\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE1                                 0x9b77\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE1                                 0x9c17\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE1                                 0x9cb7\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU4_LANE1                                 0x9d57\n#define mmTX_DISP_RFU4_LANE2                                                    0x4907\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE2                                 0x4907\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE2                                 0x49a7\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE2                                 0x9a47\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE2                                 0x9ae7\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE2                                 0x9b87\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE2                                 0x9c27\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE2                                 0x9cc7\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU4_LANE2                                 0x9d67\n#define mmTX_DISP_RFU4_LANE3                                                    0x4917\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE3                                 0x4917\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE3                                 0x49b7\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE3                                 0x9a57\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE3                                 0x9af7\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU4_LANE3                                 0x9b97\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU4_LANE3                                 0x9c37\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU4_LANE3                                 0x9cd7\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU4_LANE3                                 0x9d77\n#define mmTX_DISP_RFU5_LANE0                                                    0x48e8\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE0                                 0x48e8\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE0                                 0x4988\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE0                                 0x9a28\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE0                                 0x9ac8\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE0                                 0x9b68\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE0                                 0x9c08\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE0                                 0x9ca8\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU5_LANE0                                 0x9d48\n#define mmTX_DISP_RFU5_LANE1                                                    0x48f8\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE1                                 0x48f8\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE1                                 0x4998\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE1                                 0x9a38\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE1                                 0x9ad8\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE1                                 0x9b78\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE1                                 0x9c18\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE1                                 0x9cb8\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU5_LANE1                                 0x9d58\n#define mmTX_DISP_RFU5_LANE2                                                    0x4908\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE2                                 0x4908\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE2                                 0x49a8\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE2                                 0x9a48\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE2                                 0x9ae8\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE2                                 0x9b88\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE2                                 0x9c28\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE2                                 0x9cc8\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU5_LANE2                                 0x9d68\n#define mmTX_DISP_RFU5_LANE3                                                    0x4918\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE3                                 0x4918\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE3                                 0x49b8\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE3                                 0x9a58\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE3                                 0x9af8\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU5_LANE3                                 0x9b98\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU5_LANE3                                 0x9c38\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU5_LANE3                                 0x9cd8\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU5_LANE3                                 0x9d78\n#define mmTX_DISP_RFU6_LANE0                                                    0x48e9\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE0                                 0x48e9\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE0                                 0x4989\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE0                                 0x9a29\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE0                                 0x9ac9\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE0                                 0x9b69\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE0                                 0x9c09\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE0                                 0x9ca9\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU6_LANE0                                 0x9d49\n#define mmTX_DISP_RFU6_LANE1                                                    0x48f9\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE1                                 0x48f9\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE1                                 0x4999\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE1                                 0x9a39\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE1                                 0x9ad9\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE1                                 0x9b79\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE1                                 0x9c19\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE1                                 0x9cb9\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU6_LANE1                                 0x9d59\n#define mmTX_DISP_RFU6_LANE2                                                    0x4909\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE2                                 0x4909\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE2                                 0x49a9\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE2                                 0x9a49\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE2                                 0x9ae9\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE2                                 0x9b89\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE2                                 0x9c29\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE2                                 0x9cc9\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU6_LANE2                                 0x9d69\n#define mmTX_DISP_RFU6_LANE3                                                    0x4919\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE3                                 0x4919\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE3                                 0x49b9\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE3                                 0x9a59\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE3                                 0x9af9\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU6_LANE3                                 0x9b99\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU6_LANE3                                 0x9c39\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU6_LANE3                                 0x9cd9\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU6_LANE3                                 0x9d79\n#define mmTX_DISP_RFU7_LANE0                                                    0x48ea\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE0                                 0x48ea\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE0                                 0x498a\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE0                                 0x9a2a\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE0                                 0x9aca\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE0                                 0x9b6a\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE0                                 0x9c0a\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE0                                 0x9caa\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU7_LANE0                                 0x9d4a\n#define mmTX_DISP_RFU7_LANE1                                                    0x48fa\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE1                                 0x48fa\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE1                                 0x499a\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE1                                 0x9a3a\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE1                                 0x9ada\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE1                                 0x9b7a\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE1                                 0x9c1a\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE1                                 0x9cba\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU7_LANE1                                 0x9d5a\n#define mmTX_DISP_RFU7_LANE2                                                    0x490a\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE2                                 0x490a\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE2                                 0x49aa\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE2                                 0x9a4a\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE2                                 0x9aea\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE2                                 0x9b8a\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE2                                 0x9c2a\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE2                                 0x9cca\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU7_LANE2                                 0x9d6a\n#define mmTX_DISP_RFU7_LANE3                                                    0x491a\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE3                                 0x491a\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE3                                 0x49ba\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE3                                 0x9a5a\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE3                                 0x9afa\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU7_LANE3                                 0x9b9a\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU7_LANE3                                 0x9c3a\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU7_LANE3                                 0x9cda\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU7_LANE3                                 0x9d7a\n#define mmTX_DISP_RFU8_LANE0                                                    0x48eb\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE0                                 0x48eb\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE0                                 0x498b\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE0                                 0x9a2b\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE0                                 0x9acb\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE0                                 0x9b6b\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE0                                 0x9c0b\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE0                                 0x9cab\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU8_LANE0                                 0x9d4b\n#define mmTX_DISP_RFU8_LANE1                                                    0x48fb\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE1                                 0x48fb\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE1                                 0x499b\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE1                                 0x9a3b\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE1                                 0x9adb\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE1                                 0x9b7b\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE1                                 0x9c1b\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE1                                 0x9cbb\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU8_LANE1                                 0x9d5b\n#define mmTX_DISP_RFU8_LANE2                                                    0x490b\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE2                                 0x490b\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE2                                 0x49ab\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE2                                 0x9a4b\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE2                                 0x9aeb\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE2                                 0x9b8b\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE2                                 0x9c2b\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE2                                 0x9ccb\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU8_LANE2                                 0x9d6b\n#define mmTX_DISP_RFU8_LANE3                                                    0x491b\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE3                                 0x491b\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE3                                 0x49bb\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE3                                 0x9a5b\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE3                                 0x9afb\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU8_LANE3                                 0x9b9b\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU8_LANE3                                 0x9c3b\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU8_LANE3                                 0x9cdb\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU8_LANE3                                 0x9d7b\n#define mmTX_DISP_RFU9_LANE0                                                    0x48ec\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE0                                 0x48ec\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE0                                 0x498c\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE0                                 0x9a2c\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE0                                 0x9acc\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE0                                 0x9b6c\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE0                                 0x9c0c\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE0                                 0x9cac\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU9_LANE0                                 0x9d4c\n#define mmTX_DISP_RFU9_LANE1                                                    0x48fc\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE1                                 0x48fc\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE1                                 0x499c\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE1                                 0x9a3c\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE1                                 0x9adc\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE1                                 0x9b7c\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE1                                 0x9c1c\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE1                                 0x9cbc\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU9_LANE1                                 0x9d5c\n#define mmTX_DISP_RFU9_LANE2                                                    0x490c\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE2                                 0x490c\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE2                                 0x49ac\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE2                                 0x9a4c\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE2                                 0x9aec\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE2                                 0x9b8c\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE2                                 0x9c2c\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE2                                 0x9ccc\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU9_LANE2                                 0x9d6c\n#define mmTX_DISP_RFU9_LANE3                                                    0x491c\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE3                                 0x491c\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE3                                 0x49bc\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE3                                 0x9a5c\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE3                                 0x9afc\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU9_LANE3                                 0x9b9c\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU9_LANE3                                 0x9c3c\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU9_LANE3                                 0x9cdc\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU9_LANE3                                 0x9d7c\n#define mmTX_DISP_RFU10_LANE0                                                   0x48ed\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE0                                0x48ed\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE0                                0x498d\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE0                                0x9a2d\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE0                                0x9acd\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE0                                0x9b6d\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE0                                0x9c0d\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE0                                0x9cad\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU10_LANE0                                0x9d4d\n#define mmTX_DISP_RFU10_LANE1                                                   0x48fd\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE1                                0x48fd\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE1                                0x499d\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE1                                0x9a3d\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE1                                0x9add\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE1                                0x9b7d\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE1                                0x9c1d\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE1                                0x9cbd\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU10_LANE1                                0x9d5d\n#define mmTX_DISP_RFU10_LANE2                                                   0x490d\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE2                                0x490d\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE2                                0x49ad\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE2                                0x9a4d\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE2                                0x9aed\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE2                                0x9b8d\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE2                                0x9c2d\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE2                                0x9ccd\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU10_LANE2                                0x9d6d\n#define mmTX_DISP_RFU10_LANE3                                                   0x491d\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE3                                0x491d\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE3                                0x49bd\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE3                                0x9a5d\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE3                                0x9afd\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU10_LANE3                                0x9b9d\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU10_LANE3                                0x9c3d\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU10_LANE3                                0x9cdd\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU10_LANE3                                0x9d7d\n#define mmTX_DISP_RFU11_LANE0                                                   0x48ee\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE0                                0x48ee\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE0                                0x498e\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE0                                0x9a2e\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE0                                0x9ace\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE0                                0x9b6e\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE0                                0x9c0e\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE0                                0x9cae\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU11_LANE0                                0x9d4e\n#define mmTX_DISP_RFU11_LANE1                                                   0x48fe\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE1                                0x48fe\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE1                                0x499e\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE1                                0x9a3e\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE1                                0x9ade\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE1                                0x9b7e\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE1                                0x9c1e\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE1                                0x9cbe\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU11_LANE1                                0x9d5e\n#define mmTX_DISP_RFU11_LANE2                                                   0x490e\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE2                                0x490e\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE2                                0x49ae\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE2                                0x9a4e\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE2                                0x9aee\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE2                                0x9b8e\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE2                                0x9c2e\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE2                                0x9cce\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU11_LANE2                                0x9d6e\n#define mmTX_DISP_RFU11_LANE3                                                   0x491e\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE3                                0x491e\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE3                                0x49be\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE3                                0x9a5e\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE3                                0x9afe\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU11_LANE3                                0x9b9e\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU11_LANE3                                0x9c3e\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU11_LANE3                                0x9cde\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU11_LANE3                                0x9d7e\n#define mmTX_DISP_RFU12_LANE0                                                   0x48ef\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE0                                0x48ef\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE0                                0x498f\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE0                                0x9a2f\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE0                                0x9acf\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE0                                0x9b6f\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE0                                0x9c0f\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE0                                0x9caf\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU12_LANE0                                0x9d4f\n#define mmTX_DISP_RFU12_LANE1                                                   0x48ff\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE1                                0x48ff\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE1                                0x499f\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE1                                0x9a3f\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE1                                0x9adf\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE1                                0x9b7f\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE1                                0x9c1f\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE1                                0x9cbf\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU12_LANE1                                0x9d5f\n#define mmTX_DISP_RFU12_LANE2                                                   0x490f\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE2                                0x490f\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE2                                0x49af\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE2                                0x9a4f\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE2                                0x9aef\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE2                                0x9b8f\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE2                                0x9c2f\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE2                                0x9ccf\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU12_LANE2                                0x9d6f\n#define mmTX_DISP_RFU12_LANE3                                                   0x491f\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE3                                0x491f\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE3                                0x49bf\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE3                                0x9a5f\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE3                                0x9aff\n#define mmDC_COMBOPHYTXREGS4_TX_DISP_RFU12_LANE3                                0x9b9f\n#define mmDC_COMBOPHYTXREGS5_TX_DISP_RFU12_LANE3                                0x9c3f\n#define mmDC_COMBOPHYTXREGS6_TX_DISP_RFU12_LANE3                                0x9cdf\n#define mmDC_COMBOPHYTXREGS7_TX_DISP_RFU12_LANE3                                0x9d7f\n#define mmCOMMON_MAR_DEEMPH_NOM                                                 0x48c3\n#define mmDC_COMBOPHYCMREGS0_COMMON_MAR_DEEMPH_NOM                              0x48c3\n#define mmDC_COMBOPHYCMREGS1_COMMON_MAR_DEEMPH_NOM                              0x4963\n#define mmDC_COMBOPHYCMREGS2_COMMON_MAR_DEEMPH_NOM                              0x9a03\n#define mmDC_COMBOPHYCMREGS3_COMMON_MAR_DEEMPH_NOM                              0x9aa3\n#define mmDC_COMBOPHYCMREGS4_COMMON_MAR_DEEMPH_NOM                              0x9b43\n#define mmDC_COMBOPHYCMREGS5_COMMON_MAR_DEEMPH_NOM                              0x9be3\n#define mmDC_COMBOPHYCMREGS6_COMMON_MAR_DEEMPH_NOM                              0x9c83\n#define mmDC_COMBOPHYCMREGS7_COMMON_MAR_DEEMPH_NOM                              0x9d23\n#define mmCOMMON_LANE_PWRMGMT                                                   0x48c4\n#define mmDC_COMBOPHYCMREGS0_COMMON_LANE_PWRMGMT                                0x48c4\n#define mmDC_COMBOPHYCMREGS1_COMMON_LANE_PWRMGMT                                0x4964\n#define mmDC_COMBOPHYCMREGS2_COMMON_LANE_PWRMGMT                                0x9a04\n#define mmDC_COMBOPHYCMREGS3_COMMON_LANE_PWRMGMT                                0x9aa4\n#define mmDC_COMBOPHYCMREGS4_COMMON_LANE_PWRMGMT                                0x9b44\n#define mmDC_COMBOPHYCMREGS5_COMMON_LANE_PWRMGMT                                0x9be4\n#define mmDC_COMBOPHYCMREGS6_COMMON_LANE_PWRMGMT                                0x9c84\n#define mmDC_COMBOPHYCMREGS7_COMMON_LANE_PWRMGMT                                0x9d24\n#define mmCOMMON_TXCNTRL                                                        0x48c5\n#define mmDC_COMBOPHYCMREGS0_COMMON_TXCNTRL                                     0x48c5\n#define mmDC_COMBOPHYCMREGS1_COMMON_TXCNTRL                                     0x4965\n#define mmDC_COMBOPHYCMREGS2_COMMON_TXCNTRL                                     0x9a05\n#define mmDC_COMBOPHYCMREGS3_COMMON_TXCNTRL                                     0x9aa5\n#define mmDC_COMBOPHYCMREGS4_COMMON_TXCNTRL                                     0x9b45\n#define mmDC_COMBOPHYCMREGS5_COMMON_TXCNTRL                                     0x9be5\n#define mmDC_COMBOPHYCMREGS6_COMMON_TXCNTRL                                     0x9c85\n#define mmDC_COMBOPHYCMREGS7_COMMON_TXCNTRL                                     0x9d25\n#define mmCOMMON_TMDP                                                           0x48c6\n#define mmDC_COMBOPHYCMREGS0_COMMON_TMDP                                        0x48c6\n#define mmDC_COMBOPHYCMREGS1_COMMON_TMDP                                        0x4966\n#define mmDC_COMBOPHYCMREGS2_COMMON_TMDP                                        0x9a06\n#define mmDC_COMBOPHYCMREGS3_COMMON_TMDP                                        0x9aa6\n#define mmDC_COMBOPHYCMREGS4_COMMON_TMDP                                        0x9b46\n#define mmDC_COMBOPHYCMREGS5_COMMON_TMDP                                        0x9be6\n#define mmDC_COMBOPHYCMREGS6_COMMON_TMDP                                        0x9c86\n#define mmDC_COMBOPHYCMREGS7_COMMON_TMDP                                        0x9d26\n#define mmCOMMON_LANE_RESETS                                                    0x48c7\n#define mmDC_COMBOPHYCMREGS0_COMMON_LANE_RESETS                                 0x48c7\n#define mmDC_COMBOPHYCMREGS1_COMMON_LANE_RESETS                                 0x4967\n#define mmDC_COMBOPHYCMREGS2_COMMON_LANE_RESETS                                 0x9a07\n#define mmDC_COMBOPHYCMREGS3_COMMON_LANE_RESETS                                 0x9aa7\n#define mmDC_COMBOPHYCMREGS4_COMMON_LANE_RESETS                                 0x9b47\n#define mmDC_COMBOPHYCMREGS5_COMMON_LANE_RESETS                                 0x9be7\n#define mmDC_COMBOPHYCMREGS6_COMMON_LANE_RESETS                                 0x9c87\n#define mmDC_COMBOPHYCMREGS7_COMMON_LANE_RESETS                                 0x9d27\n#define mmCOMMON_ZCALCODE_CTRL                                                  0x48c8\n#define mmDC_COMBOPHYCMREGS0_COMMON_ZCALCODE_CTRL                               0x48c8\n#define mmDC_COMBOPHYCMREGS1_COMMON_ZCALCODE_CTRL                               0x4968\n#define mmDC_COMBOPHYCMREGS2_COMMON_ZCALCODE_CTRL                               0x9a08\n#define mmDC_COMBOPHYCMREGS3_COMMON_ZCALCODE_CTRL                               0x9aa8\n#define mmDC_COMBOPHYCMREGS4_COMMON_ZCALCODE_CTRL                               0x9b48\n#define mmDC_COMBOPHYCMREGS5_COMMON_ZCALCODE_CTRL                               0x9be8\n#define mmDC_COMBOPHYCMREGS6_COMMON_ZCALCODE_CTRL                               0x9c88\n#define mmDC_COMBOPHYCMREGS7_COMMON_ZCALCODE_CTRL                               0x9d28\n#define mmCOMMON_DISP_RFU1                                                      0x48c9\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU1                                   0x48c9\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU1                                   0x4969\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU1                                   0x9a09\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU1                                   0x9aa9\n#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU1                                   0x9b49\n#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU1                                   0x9be9\n#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU1                                   0x9c89\n#define mmDC_COMBOPHYCMREGS7_COMMON_DISP_RFU1                                   0x9d29\n#define mmCOMMON_DISP_RFU2                                                      0x48ca\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU2                                   0x48ca\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU2                                   0x496a\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU2                                   0x9a0a\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU2                                   0x9aaa\n#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU2                                   0x9b4a\n#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU2                                   0x9bea\n#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU2                                   0x9c8a\n#define mmDC_COMBOPHYCMREGS7_COMMON_DISP_RFU2                                   0x9d2a\n#define mmCOMMON_DISP_RFU3                                                      0x48cb\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU3                                   0x48cb\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU3                                   0x496b\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU3                                   0x9a0b\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU3                                   0x9aab\n#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU3                                   0x9b4b\n#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU3                                   0x9beb\n#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU3                                   0x9c8b\n#define mmDC_COMBOPHYCMREGS7_COMMON_DISP_RFU3                                   0x9d2b\n#define mmCOMMON_DISP_RFU4                                                      0x48cc\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU4                                   0x48cc\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU4                                   0x496c\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU4                                   0x9a0c\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU4                                   0x9aac\n#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU4                                   0x9b4c\n#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU4                                   0x9bec\n#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU4                                   0x9c8c\n#define mmDC_COMBOPHYCMREGS7_COMMON_DISP_RFU4                                   0x9d2c\n#define mmCOMMON_DISP_RFU5                                                      0x48cd\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU5                                   0x48cd\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU5                                   0x496d\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU5                                   0x9a0d\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU5                                   0x9aad\n#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU5                                   0x9b4d\n#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU5                                   0x9bed\n#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU5                                   0x9c8d\n#define mmDC_COMBOPHYCMREGS7_COMMON_DISP_RFU5                                   0x9d2d\n#define mmCOMMON_DISP_RFU6                                                      0x48ce\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU6                                   0x48ce\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU6                                   0x496e\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU6                                   0x9a0e\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU6                                   0x9aae\n#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU6                                   0x9b4e\n#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU6                                   0x9bee\n#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU6                                   0x9c8e\n#define mmDC_COMBOPHYCMREGS7_COMMON_DISP_RFU6                                   0x9d2e\n#define mmCOMMON_DISP_RFU7                                                      0x48cf\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU7                                   0x48cf\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU7                                   0x496f\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU7                                   0x9a0f\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU7                                   0x9aaf\n#define mmDC_COMBOPHYCMREGS4_COMMON_DISP_RFU7                                   0x9b4f\n#define mmDC_COMBOPHYCMREGS5_COMMON_DISP_RFU7                                   0x9bef\n#define mmDC_COMBOPHYCMREGS6_COMMON_DISP_RFU7                                   0x9c8f\n#define mmDC_COMBOPHYCMREGS7_COMMON_DISP_RFU7                                   0x9d2f\n#define mmFREQ_CTRL0                                                            0x4920\n#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL0                                        0x4920\n#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL0                                        0x49c0\n#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL0                                        0x9a60\n#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL0                                        0x9b00\n#define mmDC_COMBOPHYPLLREGS4_FREQ_CTRL0                                        0x9ba0\n#define mmDC_COMBOPHYPLLREGS5_FREQ_CTRL0                                        0x9c40\n#define mmDC_COMBOPHYPLLREGS6_FREQ_CTRL0                                        0x9ce0\n#define mmDC_COMBOPHYPLLREGS7_FREQ_CTRL0                                        0x9d80\n#define mmFREQ_CTRL1                                                            0x4921\n#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL1                                        0x4921\n#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL1                                        0x49c1\n#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL1                                        0x9a61\n#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL1                                        0x9b01\n#define mmDC_COMBOPHYPLLREGS4_FREQ_CTRL1                                        0x9ba1\n#define mmDC_COMBOPHYPLLREGS5_FREQ_CTRL1                                        0x9c41\n#define mmDC_COMBOPHYPLLREGS6_FREQ_CTRL1                                        0x9ce1\n#define mmDC_COMBOPHYPLLREGS7_FREQ_CTRL1                                        0x9d81\n#define mmFREQ_CTRL2                                                            0x4922\n#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL2                                        0x4922\n#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL2                                        0x49c2\n#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL2                                        0x9a62\n#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL2                                        0x9b02\n#define mmDC_COMBOPHYPLLREGS4_FREQ_CTRL2                                        0x9ba2\n#define mmDC_COMBOPHYPLLREGS5_FREQ_CTRL2                                        0x9c42\n#define mmDC_COMBOPHYPLLREGS6_FREQ_CTRL2                                        0x9ce2\n#define mmDC_COMBOPHYPLLREGS7_FREQ_CTRL2                                        0x9d82\n#define mmFREQ_CTRL3                                                            0x4923\n#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL3                                        0x4923\n#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL3                                        0x49c3\n#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL3                                        0x9a63\n#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL3                                        0x9b03\n#define mmDC_COMBOPHYPLLREGS4_FREQ_CTRL3                                        0x9ba3\n#define mmDC_COMBOPHYPLLREGS5_FREQ_CTRL3                                        0x9c43\n#define mmDC_COMBOPHYPLLREGS6_FREQ_CTRL3                                        0x9ce3\n#define mmDC_COMBOPHYPLLREGS7_FREQ_CTRL3                                        0x9d83\n#define mmBW_CTRL_COARSE                                                        0x4924\n#define mmDC_COMBOPHYPLLREGS0_BW_CTRL_COARSE                                    0x4924\n#define mmDC_COMBOPHYPLLREGS1_BW_CTRL_COARSE                                    0x49c4\n#define mmDC_COMBOPHYPLLREGS2_BW_CTRL_COARSE                                    0x9a64\n#define mmDC_COMBOPHYPLLREGS3_BW_CTRL_COARSE                                    0x9b04\n#define mmDC_COMBOPHYPLLREGS4_BW_CTRL_COARSE                                    0x9ba4\n#define mmDC_COMBOPHYPLLREGS5_BW_CTRL_COARSE                                    0x9c44\n#define mmDC_COMBOPHYPLLREGS6_BW_CTRL_COARSE                                    0x9ce4\n#define mmDC_COMBOPHYPLLREGS7_BW_CTRL_COARSE                                    0x9d84\n#define mmBW_CTRL_FINE                                                          0x4925\n#define mmDC_COMBOPHYPLLREGS0_BW_CTRL_FINE                                      0x4925\n#define mmDC_COMBOPHYPLLREGS1_BW_CTRL_FINE                                      0x49c5\n#define mmDC_COMBOPHYPLLREGS2_BW_CTRL_FINE                                      0x9a65\n#define mmDC_COMBOPHYPLLREGS3_BW_CTRL_FINE                                      0x9b05\n#define mmDC_COMBOPHYPLLREGS4_BW_CTRL_FINE                                      0x9ba5\n#define mmDC_COMBOPHYPLLREGS5_BW_CTRL_FINE                                      0x9c45\n#define mmDC_COMBOPHYPLLREGS6_BW_CTRL_FINE                                      0x9ce5\n#define mmDC_COMBOPHYPLLREGS7_BW_CTRL_FINE                                      0x9d85\n#define mmCAL_CTRL                                                              0x4926\n#define mmDC_COMBOPHYPLLREGS0_CAL_CTRL                                          0x4926\n#define mmDC_COMBOPHYPLLREGS1_CAL_CTRL                                          0x49c6\n#define mmDC_COMBOPHYPLLREGS2_CAL_CTRL                                          0x9a66\n#define mmDC_COMBOPHYPLLREGS3_CAL_CTRL                                          0x9b06\n#define mmDC_COMBOPHYPLLREGS4_CAL_CTRL                                          0x9ba6\n#define mmDC_COMBOPHYPLLREGS5_CAL_CTRL                                          0x9c46\n#define mmDC_COMBOPHYPLLREGS6_CAL_CTRL                                          0x9ce6\n#define mmDC_COMBOPHYPLLREGS7_CAL_CTRL                                          0x9d86\n#define mmLOOP_CTRL                                                             0x4927\n#define mmDC_COMBOPHYPLLREGS0_LOOP_CTRL                                         0x4927\n#define mmDC_COMBOPHYPLLREGS1_LOOP_CTRL                                         0x49c7\n#define mmDC_COMBOPHYPLLREGS2_LOOP_CTRL                                         0x9a67\n#define mmDC_COMBOPHYPLLREGS3_LOOP_CTRL                                         0x9b07\n#define mmDC_COMBOPHYPLLREGS4_LOOP_CTRL                                         0x9ba7\n#define mmDC_COMBOPHYPLLREGS5_LOOP_CTRL                                         0x9c47\n#define mmDC_COMBOPHYPLLREGS6_LOOP_CTRL                                         0x9ce7\n#define mmDC_COMBOPHYPLLREGS7_LOOP_CTRL                                         0x9d87\n#define mmDEBUG0                                                                0x4928\n#define mmDC_COMBOPHYPLLREGS0_DEBUG0                                            0x4928\n#define mmDC_COMBOPHYPLLREGS1_DEBUG0                                            0x49c8\n#define mmDC_COMBOPHYPLLREGS2_DEBUG0                                            0x9a68\n#define mmDC_COMBOPHYPLLREGS3_DEBUG0                                            0x9b08\n#define mmDC_COMBOPHYPLLREGS4_DEBUG0                                            0x9ba8\n#define mmDC_COMBOPHYPLLREGS5_DEBUG0                                            0x9c48\n#define mmDC_COMBOPHYPLLREGS6_DEBUG0                                            0x9ce8\n#define mmDC_COMBOPHYPLLREGS7_DEBUG0                                            0x9d88\n#define mmVREG_CFG                                                              0x4929\n#define mmDC_COMBOPHYPLLREGS0_VREG_CFG                                          0x4929\n#define mmDC_COMBOPHYPLLREGS1_VREG_CFG                                          0x49c9\n#define mmDC_COMBOPHYPLLREGS2_VREG_CFG                                          0x9a69\n#define mmDC_COMBOPHYPLLREGS3_VREG_CFG                                          0x9b09\n#define mmDC_COMBOPHYPLLREGS4_VREG_CFG                                          0x9ba9\n#define mmDC_COMBOPHYPLLREGS5_VREG_CFG                                          0x9c49\n#define mmDC_COMBOPHYPLLREGS6_VREG_CFG                                          0x9ce9\n#define mmDC_COMBOPHYPLLREGS7_VREG_CFG                                          0x9d89\n#define mmOBSERVE0                                                              0x492a\n#define mmDC_COMBOPHYPLLREGS0_OBSERVE0                                          0x492a\n#define mmDC_COMBOPHYPLLREGS1_OBSERVE0                                          0x49ca\n#define mmDC_COMBOPHYPLLREGS2_OBSERVE0                                          0x9a6a\n#define mmDC_COMBOPHYPLLREGS3_OBSERVE0                                          0x9b0a\n#define mmDC_COMBOPHYPLLREGS4_OBSERVE0                                          0x9baa\n#define mmDC_COMBOPHYPLLREGS5_OBSERVE0                                          0x9c4a\n#define mmDC_COMBOPHYPLLREGS6_OBSERVE0                                          0x9cea\n#define mmDC_COMBOPHYPLLREGS7_OBSERVE0                                          0x9d8a\n#define mmOBSERVE1                                                              0x492b\n#define mmDC_COMBOPHYPLLREGS0_OBSERVE1                                          0x492b\n#define mmDC_COMBOPHYPLLREGS1_OBSERVE1                                          0x49cb\n#define mmDC_COMBOPHYPLLREGS2_OBSERVE1                                          0x9a6b\n#define mmDC_COMBOPHYPLLREGS3_OBSERVE1                                          0x9b0b\n#define mmDC_COMBOPHYPLLREGS4_OBSERVE1                                          0x9bab\n#define mmDC_COMBOPHYPLLREGS5_OBSERVE1                                          0x9c4b\n#define mmDC_COMBOPHYPLLREGS6_OBSERVE1                                          0x9ceb\n#define mmDC_COMBOPHYPLLREGS7_OBSERVE1                                          0x9d8b\n#define mmDFT_OUT                                                               0x492c\n#define mmDC_COMBOPHYPLLREGS0_DFT_OUT                                           0x492c\n#define mmDC_COMBOPHYPLLREGS1_DFT_OUT                                           0x49cc\n#define mmDC_COMBOPHYPLLREGS2_DFT_OUT                                           0x9a6c\n#define mmDC_COMBOPHYPLLREGS3_DFT_OUT                                           0x9b0c\n#define mmDC_COMBOPHYPLLREGS4_DFT_OUT                                           0x9bac\n#define mmDC_COMBOPHYPLLREGS5_DFT_OUT                                           0x9c4c\n#define mmDC_COMBOPHYPLLREGS6_DFT_OUT                                           0x9cec\n#define mmDC_COMBOPHYPLLREGS7_DFT_OUT                                           0x9d8c\n#define mmPLL_WRAP_CNTRL1                                                       0x495e\n#define mmDC_COMBOPHYPLLREGS0_PLL_WRAP_CNTRL1                                   0x495e\n#define mmDC_COMBOPHYPLLREGS1_PLL_WRAP_CNTRL1                                   0x49fe\n#define mmDC_COMBOPHYPLLREGS2_PLL_WRAP_CNTRL1                                   0x9a9e\n#define mmDC_COMBOPHYPLLREGS3_PLL_WRAP_CNTRL1                                   0x9b3e\n#define mmDC_COMBOPHYPLLREGS4_PLL_WRAP_CNTRL1                                   0x9bde\n#define mmDC_COMBOPHYPLLREGS5_PLL_WRAP_CNTRL1                                   0x9c7e\n#define mmDC_COMBOPHYPLLREGS6_PLL_WRAP_CNTRL1                                   0x9d1e\n#define mmDC_COMBOPHYPLLREGS7_PLL_WRAP_CNTRL1                                   0x9dbe\n#define mmPLL_WRAP_CNTRL                                                        0x495f\n#define mmDC_COMBOPHYPLLREGS0_PLL_WRAP_CNTRL                                    0x495f\n#define mmDC_COMBOPHYPLLREGS1_PLL_WRAP_CNTRL                                    0x49ff\n#define mmDC_COMBOPHYPLLREGS2_PLL_WRAP_CNTRL                                    0x9a9f\n#define mmDC_COMBOPHYPLLREGS3_PLL_WRAP_CNTRL                                    0x9b3f\n#define mmDC_COMBOPHYPLLREGS4_PLL_WRAP_CNTRL                                    0x9bdf\n#define mmDC_COMBOPHYPLLREGS5_PLL_WRAP_CNTRL                                    0x9c7f\n#define mmDC_COMBOPHYPLLREGS6_PLL_WRAP_CNTRL                                    0x9d1f\n#define mmDC_COMBOPHYPLLREGS7_PLL_WRAP_CNTRL                                    0x9dbf\n#define mmPPLL_VREG_CFG                                                         0x1700\n#define mmDC_DISPLAYPLLREGS0_PPLL_VREG_CFG                                      0x1700\n#define mmDC_DISPLAYPLLREGS1_PPLL_VREG_CFG                                      0x172a\n#define mmDC_DISPLAYPLLREGS2_PPLL_VREG_CFG                                      0x1754\n#define mmPPLL_MODE_CNTL                                                        0x1701\n#define mmDC_DISPLAYPLLREGS0_PPLL_MODE_CNTL                                     0x1701\n#define mmDC_DISPLAYPLLREGS1_PPLL_MODE_CNTL                                     0x172b\n#define mmDC_DISPLAYPLLREGS2_PPLL_MODE_CNTL                                     0x1755\n#define mmPPLL_FREQ_CTRL0                                                       0x1702\n#define mmDC_DISPLAYPLLREGS0_PPLL_FREQ_CTRL0                                    0x1702\n#define mmDC_DISPLAYPLLREGS1_PPLL_FREQ_CTRL0                                    0x172c\n#define mmDC_DISPLAYPLLREGS2_PPLL_FREQ_CTRL0                                    0x1756\n#define mmPPLL_FREQ_CTRL1                                                       0x1703\n#define mmDC_DISPLAYPLLREGS0_PPLL_FREQ_CTRL1                                    0x1703\n#define mmDC_DISPLAYPLLREGS1_PPLL_FREQ_CTRL1                                    0x172d\n#define mmDC_DISPLAYPLLREGS2_PPLL_FREQ_CTRL1                                    0x1757\n#define mmPPLL_FREQ_CTRL2                                                       0x1704\n#define mmDC_DISPLAYPLLREGS0_PPLL_FREQ_CTRL2                                    0x1704\n#define mmDC_DISPLAYPLLREGS1_PPLL_FREQ_CTRL2                                    0x172e\n#define mmDC_DISPLAYPLLREGS2_PPLL_FREQ_CTRL2                                    0x1758\n#define mmPPLL_FREQ_CTRL3                                                       0x1705\n#define mmDC_DISPLAYPLLREGS0_PPLL_FREQ_CTRL3                                    0x1705\n#define mmDC_DISPLAYPLLREGS1_PPLL_FREQ_CTRL3                                    0x172f\n#define mmDC_DISPLAYPLLREGS2_PPLL_FREQ_CTRL3                                    0x1759\n#define mmPPLL_BW_CTRL_COARSE                                                   0x1706\n#define mmDC_DISPLAYPLLREGS0_PPLL_BW_CTRL_COARSE                                0x1706\n#define mmDC_DISPLAYPLLREGS1_PPLL_BW_CTRL_COARSE                                0x1730\n#define mmDC_DISPLAYPLLREGS2_PPLL_BW_CTRL_COARSE                                0x175a\n#define mmPPLL_BW_CTRL_FINE                                                     0x1708\n#define mmDC_DISPLAYPLLREGS0_PPLL_BW_CTRL_FINE                                  0x1708\n#define mmDC_DISPLAYPLLREGS1_PPLL_BW_CTRL_FINE                                  0x1732\n#define mmDC_DISPLAYPLLREGS2_PPLL_BW_CTRL_FINE                                  0x175c\n#define mmPPLL_CAL_CTRL                                                         0x1709\n#define mmDC_DISPLAYPLLREGS0_PPLL_CAL_CTRL                                      0x1709\n#define mmDC_DISPLAYPLLREGS1_PPLL_CAL_CTRL                                      0x1733\n#define mmDC_DISPLAYPLLREGS2_PPLL_CAL_CTRL                                      0x175d\n#define mmPPLL_LOOP_CTRL                                                        0x170a\n#define mmDC_DISPLAYPLLREGS0_PPLL_LOOP_CTRL                                     0x170a\n#define mmDC_DISPLAYPLLREGS1_PPLL_LOOP_CTRL                                     0x1734\n#define mmDC_DISPLAYPLLREGS2_PPLL_LOOP_CTRL                                     0x175e\n#define mmPPLL_REFCLK_CNTL                                                      0x1718\n#define mmDC_DISPLAYPLLREGS0_PPLL_REFCLK_CNTL                                   0x1718\n#define mmDC_DISPLAYPLLREGS1_PPLL_REFCLK_CNTL                                   0x1742\n#define mmDC_DISPLAYPLLREGS2_PPLL_REFCLK_CNTL                                   0x176c\n#define mmPPLL_CLKOUT_CNTL                                                      0x1719\n#define mmDC_DISPLAYPLLREGS0_PPLL_CLKOUT_CNTL                                   0x1719\n#define mmDC_DISPLAYPLLREGS1_PPLL_CLKOUT_CNTL                                   0x1743\n#define mmDC_DISPLAYPLLREGS2_PPLL_CLKOUT_CNTL                                   0x176d\n#define mmPPLL_DFT_CNTL                                                         0x171a\n#define mmDC_DISPLAYPLLREGS0_PPLL_DFT_CNTL                                      0x171a\n#define mmDC_DISPLAYPLLREGS1_PPLL_DFT_CNTL                                      0x1744\n#define mmDC_DISPLAYPLLREGS2_PPLL_DFT_CNTL                                      0x176e\n#define mmPPLL_ANALOG_CNTL                                                      0x171b\n#define mmDC_DISPLAYPLLREGS0_PPLL_ANALOG_CNTL                                   0x171b\n#define mmDC_DISPLAYPLLREGS1_PPLL_ANALOG_CNTL                                   0x1745\n#define mmDC_DISPLAYPLLREGS2_PPLL_ANALOG_CNTL                                   0x176f\n#define mmPPLL_POSTDIV                                                          0x171c\n#define mmDC_DISPLAYPLLREGS0_PPLL_POSTDIV                                       0x171c\n#define mmDC_DISPLAYPLLREGS1_PPLL_POSTDIV                                       0x1746\n#define mmDC_DISPLAYPLLREGS2_PPLL_POSTDIV                                       0x1770\n#define mmPPLL_DEBUG0                                                           0x1720\n#define mmDC_DISPLAYPLLREGS0_PPLL_DEBUG0                                        0x1720\n#define mmDC_DISPLAYPLLREGS1_PPLL_DEBUG0                                        0x174a\n#define mmDC_DISPLAYPLLREGS2_PPLL_DEBUG0                                        0x1774\n#define mmPPLL_OBSERVE0                                                         0x1721\n#define mmDC_DISPLAYPLLREGS0_PPLL_OBSERVE0                                      0x1721\n#define mmDC_DISPLAYPLLREGS1_PPLL_OBSERVE0                                      0x174b\n#define mmDC_DISPLAYPLLREGS2_PPLL_OBSERVE0                                      0x1775\n#define mmPPLL_OBSERVE1                                                         0x1722\n#define mmDC_DISPLAYPLLREGS0_PPLL_OBSERVE1                                      0x1722\n#define mmDC_DISPLAYPLLREGS1_PPLL_OBSERVE1                                      0x174c\n#define mmDC_DISPLAYPLLREGS2_PPLL_OBSERVE1                                      0x1776\n#define mmPPLL_UPDATE_CNTL                                                      0x1724\n#define mmDC_DISPLAYPLLREGS0_PPLL_UPDATE_CNTL                                   0x1724\n#define mmDC_DISPLAYPLLREGS1_PPLL_UPDATE_CNTL                                   0x174e\n#define mmDC_DISPLAYPLLREGS2_PPLL_UPDATE_CNTL                                   0x1778\n#define mmPPLL_OBSERVE0_OUT                                                     0x1725\n#define mmDC_DISPLAYPLLREGS0_PPLL_OBSERVE0_OUT                                  0x1725\n#define mmDC_DISPLAYPLLREGS1_PPLL_OBSERVE0_OUT                                  0x174f\n#define mmDC_DISPLAYPLLREGS2_PPLL_OBSERVE0_OUT                                  0x1779\n#define mmPPLL_STATUS_DEBUG1                                                    0x1726\n#define mmDC_DISPLAYPLLREGS0_PPLL_STATUS_DEBUG1                                 0x1726\n#define mmDC_DISPLAYPLLREGS1_PPLL_STATUS_DEBUG1                                 0x1750\n#define mmDC_DISPLAYPLLREGS2_PPLL_STATUS_DEBUG1                                 0x177a\n#define mmPPLL_DEBUG_MUX_CNTL                                                   0x1727\n#define mmDC_DISPLAYPLLREGS0_PPLL_DEBUG_MUX_CNTL                                0x1727\n#define mmDC_DISPLAYPLLREGS1_PPLL_DEBUG_MUX_CNTL                                0x1751\n#define mmDC_DISPLAYPLLREGS2_PPLL_DEBUG_MUX_CNTL                                0x177b\n#define mmPPLL_DIV_UPDATE_DEBUG                                                 0x1728\n#define mmDC_DISPLAYPLLREGS0_PPLL_DIV_UPDATE_DEBUG                              0x1728\n#define mmDC_DISPLAYPLLREGS1_PPLL_DIV_UPDATE_DEBUG                              0x1752\n#define mmDC_DISPLAYPLLREGS2_PPLL_DIV_UPDATE_DEBUG                              0x177c\n#define mmPPLL_STATUS_DEBUG0                                                    0x1729\n#define mmDC_DISPLAYPLLREGS0_PPLL_STATUS_DEBUG0                                 0x1729\n#define mmDC_DISPLAYPLLREGS1_PPLL_STATUS_DEBUG0                                 0x1753\n#define mmDC_DISPLAYPLLREGS2_PPLL_STATUS_DEBUG0                                 0x177d\n#define mmCOMP_EN_CTL                                                           0x9dc0\n#define mmDPCSTX_PHY_CNTL                                                       0x48d0\n#define mmDPCSTX0_DPCSTX_PHY_CNTL                                               0x48d0\n#define mmDPCSTX1_DPCSTX_PHY_CNTL                                               0x4970\n#define mmDPCSTX2_DPCSTX_PHY_CNTL                                               0x9a10\n#define mmDPCSTX3_DPCSTX_PHY_CNTL                                               0x9ab0\n#define mmDPCSTX4_DPCSTX_PHY_CNTL                                               0x9b50\n#define mmDPCSTX5_DPCSTX_PHY_CNTL                                               0x9bf0\n#define mmDPCSTX6_DPCSTX_PHY_CNTL                                               0x9c90\n#define mmDPCSTX7_DPCSTX_PHY_CNTL                                               0x9d30\n#define mmDPCSTX_TX_CLOCK_CNTL                                                  0x48d1\n#define mmDPCSTX0_DPCSTX_TX_CLOCK_CNTL                                          0x48d1\n#define mmDPCSTX1_DPCSTX_TX_CLOCK_CNTL                                          0x4971\n#define mmDPCSTX2_DPCSTX_TX_CLOCK_CNTL                                          0x9a11\n#define mmDPCSTX3_DPCSTX_TX_CLOCK_CNTL                                          0x9ab1\n#define mmDPCSTX4_DPCSTX_TX_CLOCK_CNTL                                          0x9b51\n#define mmDPCSTX5_DPCSTX_TX_CLOCK_CNTL                                          0x9bf1\n#define mmDPCSTX6_DPCSTX_TX_CLOCK_CNTL                                          0x9c91\n#define mmDPCSTX7_DPCSTX_TX_CLOCK_CNTL                                          0x9d31\n#define mmDPCSTX_TX_CNTL                                                        0x48d3\n#define mmDPCSTX0_DPCSTX_TX_CNTL                                                0x48d3\n#define mmDPCSTX1_DPCSTX_TX_CNTL                                                0x4973\n#define mmDPCSTX2_DPCSTX_TX_CNTL                                                0x9a13\n#define mmDPCSTX3_DPCSTX_TX_CNTL                                                0x9ab3\n#define mmDPCSTX4_DPCSTX_TX_CNTL                                                0x9b53\n#define mmDPCSTX5_DPCSTX_TX_CNTL                                                0x9bf3\n#define mmDPCSTX6_DPCSTX_TX_CNTL                                                0x9c93\n#define mmDPCSTX7_DPCSTX_TX_CNTL                                                0x9d33\n#define mmDPCSTX_CBUS_CNTL                                                      0x48d5\n#define mmDPCSTX0_DPCSTX_CBUS_CNTL                                              0x48d5\n#define mmDPCSTX1_DPCSTX_CBUS_CNTL                                              0x4975\n#define mmDPCSTX2_DPCSTX_CBUS_CNTL                                              0x9a15\n#define mmDPCSTX3_DPCSTX_CBUS_CNTL                                              0x9ab5\n#define mmDPCSTX4_DPCSTX_CBUS_CNTL                                              0x9b55\n#define mmDPCSTX5_DPCSTX_CBUS_CNTL                                              0x9bf5\n#define mmDPCSTX6_DPCSTX_CBUS_CNTL                                              0x9c95\n#define mmDPCSTX7_DPCSTX_CBUS_CNTL                                              0x9d35\n#define mmDPCSTX_REG_ERROR_STATUS                                               0x48d6\n#define mmDPCSTX0_DPCSTX_REG_ERROR_STATUS                                       0x48d6\n#define mmDPCSTX1_DPCSTX_REG_ERROR_STATUS                                       0x4976\n#define mmDPCSTX2_DPCSTX_REG_ERROR_STATUS                                       0x9a16\n#define mmDPCSTX3_DPCSTX_REG_ERROR_STATUS                                       0x9ab6\n#define mmDPCSTX4_DPCSTX_REG_ERROR_STATUS                                       0x9b56\n#define mmDPCSTX5_DPCSTX_REG_ERROR_STATUS                                       0x9bf6\n#define mmDPCSTX6_DPCSTX_REG_ERROR_STATUS                                       0x9c96\n#define mmDPCSTX7_DPCSTX_REG_ERROR_STATUS                                       0x9d36\n#define mmDPCSTX_TX_ERROR_STATUS                                                0x48d7\n#define mmDPCSTX0_DPCSTX_TX_ERROR_STATUS                                        0x48d7\n#define mmDPCSTX1_DPCSTX_TX_ERROR_STATUS                                        0x4977\n#define mmDPCSTX2_DPCSTX_TX_ERROR_STATUS                                        0x9a17\n#define mmDPCSTX3_DPCSTX_TX_ERROR_STATUS                                        0x9ab7\n#define mmDPCSTX4_DPCSTX_TX_ERROR_STATUS                                        0x9b57\n#define mmDPCSTX5_DPCSTX_TX_ERROR_STATUS                                        0x9bf7\n#define mmDPCSTX6_DPCSTX_TX_ERROR_STATUS                                        0x9c97\n#define mmDPCSTX7_DPCSTX_TX_ERROR_STATUS                                        0x9d37\n#define mmDPCSTX_PLL_UPDATE_ADDR                                                0x48d8\n#define mmDPCSTX0_DPCSTX_PLL_UPDATE_ADDR                                        0x48d8\n#define mmDPCSTX1_DPCSTX_PLL_UPDATE_ADDR                                        0x4978\n#define mmDPCSTX2_DPCSTX_PLL_UPDATE_ADDR                                        0x9a18\n#define mmDPCSTX3_DPCSTX_PLL_UPDATE_ADDR                                        0x9ab8\n#define mmDPCSTX4_DPCSTX_PLL_UPDATE_ADDR                                        0x9b58\n#define mmDPCSTX5_DPCSTX_PLL_UPDATE_ADDR                                        0x9bf8\n#define mmDPCSTX6_DPCSTX_PLL_UPDATE_ADDR                                        0x9c98\n#define mmDPCSTX7_DPCSTX_PLL_UPDATE_ADDR                                        0x9d38\n#define mmDPCSTX_PLL_UPDATE_DATA                                                0x48d9\n#define mmDPCSTX0_DPCSTX_PLL_UPDATE_DATA                                        0x48d9\n#define mmDPCSTX1_DPCSTX_PLL_UPDATE_DATA                                        0x4979\n#define mmDPCSTX2_DPCSTX_PLL_UPDATE_DATA                                        0x9a19\n#define mmDPCSTX3_DPCSTX_PLL_UPDATE_DATA                                        0x9ab9\n#define mmDPCSTX4_DPCSTX_PLL_UPDATE_DATA                                        0x9b59\n#define mmDPCSTX5_DPCSTX_PLL_UPDATE_DATA                                        0x9bf9\n#define mmDPCSTX6_DPCSTX_PLL_UPDATE_DATA                                        0x9c99\n#define mmDPCSTX7_DPCSTX_PLL_UPDATE_DATA                                        0x9d39\n#define mmDPCSTX_INDEX_MODE_ADDR                                                0x48da\n#define mmDPCSTX0_DPCSTX_INDEX_MODE_ADDR                                        0x48da\n#define mmDPCSTX1_DPCSTX_INDEX_MODE_ADDR                                        0x497a\n#define mmDPCSTX2_DPCSTX_INDEX_MODE_ADDR                                        0x9a1a\n#define mmDPCSTX3_DPCSTX_INDEX_MODE_ADDR                                        0x9aba\n#define mmDPCSTX4_DPCSTX_INDEX_MODE_ADDR                                        0x9b5a\n#define mmDPCSTX5_DPCSTX_INDEX_MODE_ADDR                                        0x9bfa\n#define mmDPCSTX6_DPCSTX_INDEX_MODE_ADDR                                        0x9c9a\n#define mmDPCSTX7_DPCSTX_INDEX_MODE_ADDR                                        0x9d3a\n#define mmDPCSTX_INDEX_MODE_DATA                                                0x48db\n#define mmDPCSTX0_DPCSTX_INDEX_MODE_DATA                                        0x48db\n#define mmDPCSTX1_DPCSTX_INDEX_MODE_DATA                                        0x497b\n#define mmDPCSTX2_DPCSTX_INDEX_MODE_DATA                                        0x9a1b\n#define mmDPCSTX3_DPCSTX_INDEX_MODE_DATA                                        0x9abb\n#define mmDPCSTX4_DPCSTX_INDEX_MODE_DATA                                        0x9b5b\n#define mmDPCSTX5_DPCSTX_INDEX_MODE_DATA                                        0x9bfb\n#define mmDPCSTX6_DPCSTX_INDEX_MODE_DATA                                        0x9c9b\n#define mmDPCSTX7_DPCSTX_INDEX_MODE_DATA                                        0x9d3b\n#define mmDPCSTX_DEBUG_CONFIG                                                   0x48dc\n#define mmDPCSTX0_DPCSTX_DEBUG_CONFIG                                           0x48dc\n#define mmDPCSTX1_DPCSTX_DEBUG_CONFIG                                           0x497c\n#define mmDPCSTX2_DPCSTX_DEBUG_CONFIG                                           0x9a1c\n#define mmDPCSTX3_DPCSTX_DEBUG_CONFIG                                           0x9abc\n#define mmDPCSTX4_DPCSTX_DEBUG_CONFIG                                           0x9b5c\n#define mmDPCSTX5_DPCSTX_DEBUG_CONFIG                                           0x9bfc\n#define mmDPCSTX6_DPCSTX_DEBUG_CONFIG                                           0x9c9c\n#define mmDPCSTX7_DPCSTX_DEBUG_CONFIG                                           0x9d3c\n#define mmDPCSTX_TEST_DEBUG_DATA                                                0x48dd\n#define mmDPCSTX0_DPCSTX_TEST_DEBUG_DATA                                        0x48dd\n#define mmDPCSTX1_DPCSTX_TEST_DEBUG_DATA                                        0x497d\n#define mmDPCSTX2_DPCSTX_TEST_DEBUG_DATA                                        0x9a1d\n#define mmDPCSTX3_DPCSTX_TEST_DEBUG_DATA                                        0x9abd\n#define mmDPCSTX4_DPCSTX_TEST_DEBUG_DATA                                        0x9b5d\n#define mmDPCSTX5_DPCSTX_TEST_DEBUG_DATA                                        0x9bfd\n#define mmDPCSTX6_DPCSTX_TEST_DEBUG_DATA                                        0x9c9d\n#define mmDPCSTX7_DPCSTX_TEST_DEBUG_DATA                                        0x9d3d\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}