/*******************************************************************************
*              (c), Copyright 2001, Marvell International Ltd.                 *
* THIS CODE CONTAINS CONFIDENTIAL INFORMATION OF MARVELL SEMICONDUCTOR, INC.   *
* NO RIGHTS ARE GRANTED HEREIN UNDER ANY PATENT, MASK WORK RIGHT OR COPYRIGHT  *
* OF MARVELL OR ANY THIRD PARTY. MARVELL RESERVES THE RIGHT AT ITS SOLE        *
* DISCRETION TO REQUEST THAT THIS CODE BE IMMEDIATELY RETURNED TO MARVELL.     *
* THIS CODE IS PROVIDED "AS IS". MARVELL MAKES NO WARRANTIES, EXPRESSED,       *
* IMPLIED OR OTHERWISE, REGARDING ITS ACCURACY, COMPLETENESS OR PERFORMANCE.   *
********************************************************************************
*/
/**
********************************************************************************
* @file prvCpssDxChHwTablesInfoDb.c
*
* @brief Private API implementation for tables info DBs.
*
* @version   1
********************************************************************************
*/
#include <cpss/dxCh/dxChxGen/cpssHwInit/private/prvCpssDxChHwTables.h>
#include <cpss/dxCh/dxChxGen/config/private/prvCpssDxChInfo.h>

/* Common macro for Direct Info entry */
#define PRV_DIRECT_INFO_MAC(_baseAddr, _step, _nextWord, _notUsed_tableId) \
    {_baseAddr, _step, _nextWord}

/* Macro for Falcon's Direct Info record in Table Info */
#define FALCON_DIRECT_MAC(_tblSize,_entrySize, _directTblIdx, _tableId) \
{ _tableId, {_tblSize, _entrySize, \
    PRV_CPSS_DXCH_DIRECT_ACCESS_E, &prvCpssDxChFalcon_directInfoArr[_directTblIdx],\
    PRV_CPSS_DXCH_DIRECT_ACCESS_E,&prvCpssDxChFalcon_directInfoArr[_directTblIdx]}}

/* Macro for Falcon's Indirect Info record in Table Info */
#define FALCON_INDIRECT_MAC(_tblSize,_entrySize, _indirectTblIdx, _tableId) \
{ _tableId, {_tblSize, _entrySize, \
    PRV_CPSS_DXCH_INDIRECT_ACCESS_E, &prvCpssDxChFalcon_indirectInfoArr[_indirectTblIdx],\
    PRV_CPSS_DXCH_INDIRECT_ACCESS_E,&prvCpssDxChFalcon_indirectInfoArr[_indirectTblIdx]}}

/* indirect table info for Falcon */
static const PRV_CPSS_DXCH_TABLES_INFO_INDIRECT_STC prvCpssDxChFalcon_indirectInfoArr[] =
{
    /* PRV_CPSS_SIP5_FDB_TABLE_INDIRECT_E  */
    {0x188B0130, 0x188B0134,   0,  2, PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS,
          PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS, 1},

    /* PRV_CPSS_SIP5_IOAM_TABLE_INDIRECT_E */
    {0x0AB000D0, 0x0AB000D4,    0, 16, PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS,
          PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS, 1},

    /* PRV_CPSS_SIP5_EOAM_TABLE_INDIRECT_E */
    {0x0A2000D0, 0x0A2000D4,    0, 16, PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS,
          PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS, 1},

   /* PRV_CPSS_SIP6_EXACT_MATCH_TABLE_INDIRECT_E */
    {0x188A0130, 0x188A0134,   0,  2, PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS,
          PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS, 1}
};

/* Direct tables info */
const PRV_CPSS_DXCH_TABLES_INFO_DIRECT_STC prvCpssDxChFalcon_directInfoArr[] =
{
 PRV_DIRECT_INFO_MAC(0x0CC10000,   4, 4, CPSS_DXCH_TABLE_VLAN_PORT_PROTOCOL_E),
 PRV_DIRECT_INFO_MAC(0x0B100000,   4, 4, CPSS_DXCH_TABLE_STATISTICAL_RATE_LIMIT_E),
 PRV_DIRECT_INFO_MAC(0x0B120000,   4, 4, CPSS_DXCH_TABLE_CPU_CODE_E),
 PRV_DIRECT_INFO_MAC(0x0A0A0000,   4, 4, CPSS_DXCH_TABLE_PCL_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x0B110000,   4, 4, CPSS_DXCH_TABLE_QOS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x0CA70000,  16, 4, CPSS_DXCH_TABLE_MULTICAST_E),
 PRV_DIRECT_INFO_MAC(0x0E020000,   4, 4, CPSS_DXCH_TABLE_ROUTE_HA_MAC_SA_E),
 PRV_DIRECT_INFO_MAC(0x0A308000,   4, 4, CPSS_DXCH2_TABLE_EGRESS_PCL_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x0E200000,  64, 4, CPSS_DXCH2_TABLE_TUNNEL_START_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x0CC01600,  32, 4, CPSS_DXCH3_TABLE_MAC2ME_E),
 PRV_DIRECT_INFO_MAC(0x0CC50000,   4, 4, CPSS_DXCH3_TABLE_INGRESS_VLAN_TRANSLATION_E),
 PRV_DIRECT_INFO_MAC(0x0E010000,   8, 4, CPSS_DXCH3_TABLE_EGRESS_VLAN_TRANSLATION_E),
 PRV_DIRECT_INFO_MAC(0x0CC20000, 128, 4, CPSS_DXCH_XCAT_TABLE_INGRESS_PCL_UDB_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x0A110000,   8, 4, CPSS_DXCH_XCAT_TABLE_EGRESS_POLICER_REMARKING_E),
 PRV_DIRECT_INFO_MAC(0x0CA40000,  16, 4, CPSS_DXCH_LION_TABLE_PORT_ISOLATION_L2_E),
 PRV_DIRECT_INFO_MAC(0x0CA50000,  16, 4, CPSS_DXCH_LION_TABLE_PORT_ISOLATION_L3_E),
 PRV_DIRECT_INFO_MAC(0x0AE80000,  32, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_METERING_E),
 PRV_DIRECT_INFO_MAC(0x0AEC0000,  32, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_COUNTING_E),
 PRV_DIRECT_INFO_MAC(0x0A0B0000,   4, 4, CPSS_DXCH_XCAT2_TABLE_INGRESS_PCL_LOOKUP01_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x0A080C00,  16, 4, CPSS_DXCH_LION_TABLE_TRUNK_HASH_MASK_CRC_E),
 PRV_DIRECT_INFO_MAC(0x09C40000,  16, 4, CPSS_DXCH_LION_TABLE_VLAN_INGRESS_E),
 PRV_DIRECT_INFO_MAC(0x0CA00000,  16, 4, CPSS_DXCH_LION_TABLE_VLAN_EGRESS_E),
 PRV_DIRECT_INFO_MAC(0x09A40000, 256, 4, CPSS_DXCH_LION_TABLE_STG_INGRESS_E),
 PRV_DIRECT_INFO_MAC(0x0CA60000,  16, 4, CPSS_DXCH_LION_TABLE_STG_EGRESS_E),
 PRV_DIRECT_INFO_MAC(0x0CA68000,  16, 4, CPSS_DXCH_LION_TABLE_TXQ_SOURCE_ID_MEMBERS_E),
 PRV_DIRECT_INFO_MAC(0x0CAA8000, 128, 4, CPSS_DXCH_LION_TABLE_TXQ_NON_TRUNK_MEMBERS_E),
 PRV_DIRECT_INFO_MAC(0x0CAA4000, 128, 4, CPSS_DXCH_LION_TABLE_TXQ_DESIGNATED_PORT_E),
 PRV_DIRECT_INFO_MAC(0x0CD00000,   8, 4, CPSS_DXCH_SIP5_TABLE_TTI_PHYSICAL_PORT_ATTRIBUTE_E),
 PRV_DIRECT_INFO_MAC(0x0CE10000,  16, 4, CPSS_DXCH_SIP5_TABLE_PRE_TTI_LOOKUP_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x0CE40000,   4, 4, CPSS_DXCH_SIP5_TABLE_POST_TTI_LOOKUP_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x09D00000,  16, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x09A10000,   8, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_INGRESS_EPORT_LEARN_PRIO_E),
 PRV_DIRECT_INFO_MAC(0x09A02000,   8, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_SOURCE_TRUNK_ATTRIBUTE_E),
 PRV_DIRECT_INFO_MAC(0x09A00000,   4, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x09A01000,   4, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_PHYSICAL_PORT_RATE_LIMIT_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x0B700000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x0B00B400,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_INGRESS_MIRROR_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x0B160000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_TRUNK_LTT_E),
 PRV_DIRECT_INFO_MAC(0x0B800000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_L2_ECMP_LTT_E),
 PRV_DIRECT_INFO_MAC(0x0B900000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_L2_ECMP_E),
 PRV_DIRECT_INFO_MAC(0x0BC00000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_EPORT_TO_PHYSICAL_PORT_TARGET_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x0B130000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_TO_CPU_RATE_LIMITER_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x0BA00000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_TX_PROTECTION_E),
 PRV_DIRECT_INFO_MAC(0x0BA80000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_EPORT_TO_LOC_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x0BB00000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_PROTECTION_LOC_E),
 PRV_DIRECT_INFO_MAC(0x08000000,  16, 4, CPSS_DXCH_SIP5_TABLE_LPM_MEM_E),
 PRV_DIRECT_INFO_MAC(0x08F10000,   4, 4, CPSS_DXCH_SIP5_TABLE_IPV4_VRF_E),
 PRV_DIRECT_INFO_MAC(0x08F20000,   4, 4, CPSS_DXCH_SIP5_TABLE_IPV6_VRF_E),
 PRV_DIRECT_INFO_MAC(0x08F30000,   4, 4, CPSS_DXCH_SIP5_TABLE_FCOE_VRF_E),
 PRV_DIRECT_INFO_MAC(0x0CB00000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_EFT_FAST_STACK_FAILOVER_SECONDARY_TARGET_PORT_E),
 PRV_DIRECT_INFO_MAC(0x0C980000,   8, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_EGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x0C900000,   8, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_EGRESS_VLAN_E),
 PRV_DIRECT_INFO_MAC(0x0C997000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_TARGET_PORT_MAPPER_E),
 PRV_DIRECT_INFO_MAC(0x0C99A000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_CPU_CODE_TO_LOOPBACK_MAPPER_E),
 PRV_DIRECT_INFO_MAC(0x0CA78000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_EGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x0CAA0000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_DEVICE_MAP_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x0E080000,  16, 4, CPSS_DXCH_SIP5_TABLE_HA_EGRESS_EPORT_1_E),
 PRV_DIRECT_INFO_MAC(0x0E060000,   4, 4, CPSS_DXCH_SIP5_TABLE_HA_EGRESS_EPORT_2_E),
 PRV_DIRECT_INFO_MAC(0x0E001000,   4, 4, CPSS_DXCH_SIP5_TABLE_HA_PHYSICAL_PORT_1_E),
 PRV_DIRECT_INFO_MAC(0x0E004000,  16, 4, CPSS_DXCH_SIP5_TABLE_HA_PHYSICAL_PORT_2_E),
 PRV_DIRECT_INFO_MAC(0x0E008000,   4, 4, CPSS_DXCH_SIP5_TABLE_HA_QOS_PROFILE_TO_EXP_E),
 PRV_DIRECT_INFO_MAC(0x0E002000, 128, 4, CPSS_DXCH_SIP5_TABLE_HA_EPCL_UDB_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x0E040000,   8, 4, CPSS_DXCH_SIP5_TABLE_HA_PTP_DOMAIN_E),
 PRV_DIRECT_INFO_MAC(0x0E050000, 128, 4, CPSS_DXCH_SIP5_TABLE_HA_GENERIC_TS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x0E009000,   8, 4, CPSS_DXCH_SIP5_TABLE_HA_GLOBAL_MAC_SA_E),
 PRV_DIRECT_INFO_MAC(0x0AD00000,  32, 4, CPSS_DXCH_SIP5_TABLE_IP_MLL_E),
 PRV_DIRECT_INFO_MAC(0x0AD00000,  32, 4, CPSS_DXCH_SIP5_TABLE_L2_MLL_E),
 PRV_DIRECT_INFO_MAC(0x0AC40000,   4, 4, CPSS_DXCH_SIP5_TABLE_L2_MLL_LTT_E),
 PRV_DIRECT_INFO_MAC(0x0CC06000,  12, 4, CPSS_DXCH_SIP5_TABLE_ADJACENCY_E),
 PRV_DIRECT_INFO_MAC(0x0AE40000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_E_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x0AE10000,   8, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_REMARKING_E),
 PRV_DIRECT_INFO_MAC(0x0AE20000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_HIERARCHICAL_E),
 PRV_DIRECT_INFO_MAC(0x0AF40000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_E_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x0AF10000,   8, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_REMARKING_E),
 PRV_DIRECT_INFO_MAC(0x0A140000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_E_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x09200000,  16, 4, CPSS_DXCH_SIP5_TABLE_IPVX_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x09100000,  16, 4, CPSS_DXCH_SIP5_TABLE_IPVX_EVLAN_E),
 PRV_DIRECT_INFO_MAC(0x09400000,  16, 4, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_NEXTHOP_E),
 PRV_DIRECT_INFO_MAC(0x09020000,   4, 4, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_NEXTHOP_AGE_BITS_E),
 PRV_DIRECT_INFO_MAC(0x09060000,  16, 4, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_ACCESS_MATRIX_E),
 PRV_DIRECT_INFO_MAC(0x09010000,   4, 4, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_QOS_PROFILE_OFFSETS_E),
 PRV_DIRECT_INFO_MAC(0x0AB07000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_KEEPALIVE_AGING_E),
 PRV_DIRECT_INFO_MAC(0x0AB10000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_MEG_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x0AB18000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_SOURCE_INTERFACE_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x0AB20000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_INVALID_KEEPALIVE_HASH_E),
 PRV_DIRECT_INFO_MAC(0x0AB28000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_KEEPALIVE_EXCESS_E),
 PRV_DIRECT_INFO_MAC(0x0AB30000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_EXCEPTION_SUMMARY_E),
 PRV_DIRECT_INFO_MAC(0x0AB38000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_RDI_STATUS_CHANGE_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x0AB40000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_TX_PERIOD_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x0AB60000,   8, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_OPCODE_PACKET_COMMAND_E),
 PRV_DIRECT_INFO_MAC(0x0A207000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_KEEPALIVE_AGING_E),
 PRV_DIRECT_INFO_MAC(0x0A210000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_MEG_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x0A218000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_SOURCE_INTERFACE_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x0A220000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_INVALID_KEEPALIVE_HASH_E),
 PRV_DIRECT_INFO_MAC(0x0A228000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_KEEPALIVE_EXCESS_E),
 PRV_DIRECT_INFO_MAC(0x0A230000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_EXCEPTION_SUMMARY_E),
 PRV_DIRECT_INFO_MAC(0x0A238000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_RDI_STATUS_CHANGE_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x0A240000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_TX_PERIOD_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x0A260000,   8, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_OPCODE_PACKET_COMMAND_E),
 PRV_DIRECT_INFO_MAC(0x0A402000,   4, 4, CPSS_DXCH_SIP5_TABLE_OAM_LM_OFFSET_E),
 PRV_DIRECT_INFO_MAC(0x0CC00800, 128, 4, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_DSCP_TO_QOS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x0CC00E00,  32, 4, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_UP_CFI_TO_QOS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x0CC00700,  16, 4, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_EXP_TO_QOS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x0CC00400,  64, 4, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_DSCP_TO_DSCP_E),
 PRV_DIRECT_INFO_MAC(0x0CC40000,  64, 4, CPSS_DXCH_SIP5_TABLE_TTI_UDB_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x0A0C2000,  64, 4, CPSS_DXCH_SIP5_TABLE_IPCL0_UDB_SELECT_E),
 PRV_DIRECT_INFO_MAC(0x0A0C4000,  64, 4, CPSS_DXCH_SIP5_TABLE_IPCL1_UDB_SELECT_E),
 PRV_DIRECT_INFO_MAC(0x18200000,  32, 4, CPSS_DXCH_SIP5_TABLE_TCAM_PCL_TTI_ACTION_E),
 PRV_DIRECT_INFO_MAC(0x0A405000,   8, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_TIMESTAMP_CFG_E),
 PRV_DIRECT_INFO_MAC(0x0A500000,   4, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_LOCAL_ACTION_E),
 PRV_DIRECT_INFO_MAC(0x0A600000,  64, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_TARGET_PORT_E),
 PRV_DIRECT_INFO_MAC(0x0A700000,  64, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_SOURCE_PORT_E),
 PRV_DIRECT_INFO_MAC(0x0A403000,   4, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_QOS_DSCP_MAP_E),
 PRV_DIRECT_INFO_MAC(0x0A403300,   4, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_QOS_TC_DP_MAP_E),
 PRV_DIRECT_INFO_MAC(0x18000000,  16, 4, CPSS_DXCH_SIP5_TABLE_TCAM_E),
 PRV_DIRECT_INFO_MAC(0x09B40000, 128, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_BRIDGE_PORT_MEMBERS_E),
 PRV_DIRECT_INFO_MAC(0x09A18000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_SPAN_STATE_GROUP_INDEX_E),
 PRV_DIRECT_INFO_MAC(0x0CA80000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_VLAN_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x0CA88000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_VLAN_SPANNING_E),
 PRV_DIRECT_INFO_MAC(0x0CA90000,  16, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_NON_TRUNK_MEMBERS2_E),
 PRV_DIRECT_INFO_MAC(0x0A310000,  64, 4, CPSS_DXCH_SIP5_TABLE_EPCL_UDB_SELECT_E),
 PRV_DIRECT_INFO_MAC(0x0D45A000,   4, 4, CPSS_DXCH_SIP5_TABLE_BMA_PORT_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x0D400000,   4, 4, CPSS_DXCH_SIP5_TABLE_BMA_MULTICAST_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x0AE00800,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_IPFIX_ALERT_WRAPAROUND_E),
 PRV_DIRECT_INFO_MAC(0x0AF00800,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_IPFIX_ALERT_WRAPAROUND_E),
 PRV_DIRECT_INFO_MAC(0x0A100800,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_IPFIX_ALERT_WRAPAROUND_E),
 PRV_DIRECT_INFO_MAC(0x0AE01000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_IPFIX_ALERT_AGING_E),
 PRV_DIRECT_INFO_MAC(0x0AF01000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_IPFIX_ALERT_AGING_E),
 PRV_DIRECT_INFO_MAC(0x0A101000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_IPFIX_ALERT_AGING_E),
 PRV_DIRECT_INFO_MAC(0x0A010000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x0A012000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 1),
 PRV_DIRECT_INFO_MAC(0x0A014000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 2),
 PRV_DIRECT_INFO_MAC(0x0A016000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 3),
 PRV_DIRECT_INFO_MAC(0x0A018000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 4),
 PRV_DIRECT_INFO_MAC(0x0A01A000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 5),
 PRV_DIRECT_INFO_MAC(0x0A01C000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 6),
 PRV_DIRECT_INFO_MAC(0x0A01E000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 7),
 PRV_DIRECT_INFO_MAC(0x0A020000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 8),
 PRV_DIRECT_INFO_MAC(0x0A022000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 9),
 PRV_DIRECT_INFO_MAC(0x0A024000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 10),
 PRV_DIRECT_INFO_MAC(0x0A026000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 11),
 PRV_DIRECT_INFO_MAC(0x0A028000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 12),
 PRV_DIRECT_INFO_MAC(0x0A02A000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 13),
 PRV_DIRECT_INFO_MAC(0x0A02C000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 14),
 PRV_DIRECT_INFO_MAC(0x0A02E000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 15),
 PRV_DIRECT_INFO_MAC(0x0A050000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 16),
 PRV_DIRECT_INFO_MAC(0x0A052000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 17),
 PRV_DIRECT_INFO_MAC(0x0A054000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 18),
 PRV_DIRECT_INFO_MAC(0x0A056000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 19),
 PRV_DIRECT_INFO_MAC(0x0A058000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 20),
 PRV_DIRECT_INFO_MAC(0x0A05A000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 21),
 PRV_DIRECT_INFO_MAC(0x0A05C000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 22),
 PRV_DIRECT_INFO_MAC(0x0A05E000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 23),
 PRV_DIRECT_INFO_MAC(0x0A060000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 24),
 PRV_DIRECT_INFO_MAC(0x0A062000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 25),
 PRV_DIRECT_INFO_MAC(0x0A064000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 26),
 PRV_DIRECT_INFO_MAC(0x0A066000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 27),
 PRV_DIRECT_INFO_MAC(0x0A068000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 28),
 PRV_DIRECT_INFO_MAC(0x0A06A000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 29),
 PRV_DIRECT_INFO_MAC(0x0A06C000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 30),
 PRV_DIRECT_INFO_MAC(0x0A06E000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_31_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x0AE60000,   8, 4, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_0_METERING_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x0AF60000,   8, 4, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_1_METERING_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x0A160000,   8, 4, CPSS_DXCH_SIP5_15_TABLE_EGRESS_POLICER_METERING_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x0AE30000,   4, 4, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_0_METERING_CONFORM_SIGN_E),
 PRV_DIRECT_INFO_MAC(0x0AF30000,   4, 4, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_1_METERING_CONFORM_SIGN_E),
 PRV_DIRECT_INFO_MAC(0x0A130000,   4, 4, CPSS_DXCH_SIP5_15_TABLE_EGRESS_POLICER_METERING_CONFORM_SIGN_E),
 PRV_DIRECT_INFO_MAC(0x0C998000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_PORT_SOURCE_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x0C996000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_PORT_TARGET_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x0CD60000,  32, 4, CPSS_DXCH_SIP5_20_TABLE_TTI_PHYSICAL_PORT_ATTRIBUTE_2_E),
 PRV_DIRECT_INFO_MAC(0x0CF00000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_TTI_QCN_TO_TIMER_PAUSE_MAP_E),
 PRV_DIRECT_INFO_MAC(0x0BB10000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_EQ_TX_PROTECTION_LOC_E),
 PRV_DIRECT_INFO_MAC(0x0C990000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_TC_DP_MAPPER_E),
 PRV_DIRECT_INFO_MAC(0x09300000,   8, 4, CPSS_DXCH_SIP5_25_TABLE_IPVX_ROUTER_ECMP_POINTER_E),
 PRV_DIRECT_INFO_MAC(0x0AE05000,   4, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_0_QOS_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x0AF05000,   4, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_1_QOS_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x0A105000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_POLICER_QOS_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x0AE04000,   4, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_0_PORT_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x0AF04000,   4, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_1_PORT_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x0A104000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_POLICER_PORT_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x0A081000,  32, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_PCL_HASH_MODE_CRC_E),
 PRV_DIRECT_INFO_MAC(0x0A316000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_EXACT_MATCH_PROFILE_ID_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x0A314000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_PORT_LATENCY_MONITORING_E),
 PRV_DIRECT_INFO_MAC(0x0A313000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_SOURCE_PHYSICAL_PORT_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x0A312000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_TARGET_PHYSICAL_PORT_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x18840000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDX_DX_QGRPMAP_E),
 PRV_DIRECT_INFO_MAC(0x0D670000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x0D6B0000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 1),
 PRV_DIRECT_INFO_MAC(0x0D770000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 2),
 PRV_DIRECT_INFO_MAC(0x0D7B0000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 3),
 PRV_DIRECT_INFO_MAC(0x15670000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 4),
 PRV_DIRECT_INFO_MAC(0x156B0000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 5),
 PRV_DIRECT_INFO_MAC(0x15770000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 6),
 PRV_DIRECT_INFO_MAC(0x157B0000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 7),
 PRV_DIRECT_INFO_MAC(0x2D670000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 8),
 PRV_DIRECT_INFO_MAC(0x2D6B0000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 9),
 PRV_DIRECT_INFO_MAC(0x2D770000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 10),
 PRV_DIRECT_INFO_MAC(0x2D7B0000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 11),
 PRV_DIRECT_INFO_MAC(0x35670000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 12),
 PRV_DIRECT_INFO_MAC(0x356B0000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 13),
 PRV_DIRECT_INFO_MAC(0x35770000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 14),
 PRV_DIRECT_INFO_MAC(0x357B0000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 15),
 PRV_DIRECT_INFO_MAC(0x4D670000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 16),
 PRV_DIRECT_INFO_MAC(0x4D6B0000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 17),
 PRV_DIRECT_INFO_MAC(0x4D770000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 18),
 PRV_DIRECT_INFO_MAC(0x4D7B0000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 19),
 PRV_DIRECT_INFO_MAC(0x55670000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 20),
 PRV_DIRECT_INFO_MAC(0x556B0000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 21),
 PRV_DIRECT_INFO_MAC(0x55770000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 22),
 PRV_DIRECT_INFO_MAC(0x557B0000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 23),
 PRV_DIRECT_INFO_MAC(0x6D670000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 24),
 PRV_DIRECT_INFO_MAC(0x6D6B0000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 25),
 PRV_DIRECT_INFO_MAC(0x6D770000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 26),
 PRV_DIRECT_INFO_MAC(0x6D7B0000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 27),
 PRV_DIRECT_INFO_MAC(0x75670000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 28),
 PRV_DIRECT_INFO_MAC(0x756B0000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 29),
 PRV_DIRECT_INFO_MAC(0x75770000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 30),
 PRV_DIRECT_INFO_MAC(0x757B0000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_LAST_E),
 PRV_DIRECT_INFO_MAC(0x0D640000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E),
 PRV_DIRECT_INFO_MAC(0x0D680000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 1),
 PRV_DIRECT_INFO_MAC(0x0D740000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 2),
 PRV_DIRECT_INFO_MAC(0x0D780000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 3),
 PRV_DIRECT_INFO_MAC(0x15640000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 4),
 PRV_DIRECT_INFO_MAC(0x15680000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 5),
 PRV_DIRECT_INFO_MAC(0x15740000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 6),
 PRV_DIRECT_INFO_MAC(0x15780000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 7),
 PRV_DIRECT_INFO_MAC(0x2D640000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 8),
 PRV_DIRECT_INFO_MAC(0x2D680000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 9),
 PRV_DIRECT_INFO_MAC(0x2D740000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 10),
 PRV_DIRECT_INFO_MAC(0x2D780000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 11),
 PRV_DIRECT_INFO_MAC(0x35640000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 12),
 PRV_DIRECT_INFO_MAC(0x35680000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 13),
 PRV_DIRECT_INFO_MAC(0x35740000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 14),
 PRV_DIRECT_INFO_MAC(0x35780000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 15),
 PRV_DIRECT_INFO_MAC(0x4D640000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 16),
 PRV_DIRECT_INFO_MAC(0x4D680000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 17),
 PRV_DIRECT_INFO_MAC(0x4D740000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 18),
 PRV_DIRECT_INFO_MAC(0x4D780000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 19),
 PRV_DIRECT_INFO_MAC(0x55640000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 20),
 PRV_DIRECT_INFO_MAC(0x55680000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 21),
 PRV_DIRECT_INFO_MAC(0x55740000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 22),
 PRV_DIRECT_INFO_MAC(0x55780000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 23),
 PRV_DIRECT_INFO_MAC(0x6D640000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 24),
 PRV_DIRECT_INFO_MAC(0x6D680000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 25),
 PRV_DIRECT_INFO_MAC(0x6D740000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 26),
 PRV_DIRECT_INFO_MAC(0x6D780000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 27),
 PRV_DIRECT_INFO_MAC(0x75640000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 28),
 PRV_DIRECT_INFO_MAC(0x75680000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 29),
 PRV_DIRECT_INFO_MAC(0x75740000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 30),
 PRV_DIRECT_INFO_MAC(0x75780000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_LAST_E),
 PRV_DIRECT_INFO_MAC(0x0D660000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x0D6A0000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 1),
 PRV_DIRECT_INFO_MAC(0x0D760000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 2),
 PRV_DIRECT_INFO_MAC(0x0D7A0000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 3),
 PRV_DIRECT_INFO_MAC(0x15660000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 4),
 PRV_DIRECT_INFO_MAC(0x156A0000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 5),
 PRV_DIRECT_INFO_MAC(0x15760000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 6),
 PRV_DIRECT_INFO_MAC(0x157A0000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 7),
 PRV_DIRECT_INFO_MAC(0x2D660000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 8),
 PRV_DIRECT_INFO_MAC(0x2D6A0000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 9),
 PRV_DIRECT_INFO_MAC(0x2D760000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 10),
 PRV_DIRECT_INFO_MAC(0x2D7A0000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 11),
 PRV_DIRECT_INFO_MAC(0x35660000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 12),
 PRV_DIRECT_INFO_MAC(0x356A0000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 13),
 PRV_DIRECT_INFO_MAC(0x35760000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 14),
 PRV_DIRECT_INFO_MAC(0x357A0000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 15),
 PRV_DIRECT_INFO_MAC(0x4D660000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 16),
 PRV_DIRECT_INFO_MAC(0x4D6A0000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 17),
 PRV_DIRECT_INFO_MAC(0x4D760000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 18),
 PRV_DIRECT_INFO_MAC(0x4D7A0000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 19),
 PRV_DIRECT_INFO_MAC(0x55660000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 20),
 PRV_DIRECT_INFO_MAC(0x556A0000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 21),
 PRV_DIRECT_INFO_MAC(0x55760000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 22),
 PRV_DIRECT_INFO_MAC(0x557A0000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 23),
 PRV_DIRECT_INFO_MAC(0x6D660000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 24),
 PRV_DIRECT_INFO_MAC(0x6D6A0000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 25),
 PRV_DIRECT_INFO_MAC(0x6D760000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 26),
 PRV_DIRECT_INFO_MAC(0x6D7A0000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 27),
 PRV_DIRECT_INFO_MAC(0x75660000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 28),
 PRV_DIRECT_INFO_MAC(0x756A0000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 29),
 PRV_DIRECT_INFO_MAC(0x75760000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 30),
 PRV_DIRECT_INFO_MAC(0x757A0000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_LAST_E),
 PRV_DIRECT_INFO_MAC(0x0D650000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x0D690000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 1),
 PRV_DIRECT_INFO_MAC(0x0D750000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 2),
 PRV_DIRECT_INFO_MAC(0x0D790000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 3),
 PRV_DIRECT_INFO_MAC(0x15650000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 4),
 PRV_DIRECT_INFO_MAC(0x15690000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 5),
 PRV_DIRECT_INFO_MAC(0x15750000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 6),
 PRV_DIRECT_INFO_MAC(0x15790000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 7),
 PRV_DIRECT_INFO_MAC(0x2D650000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 8),
 PRV_DIRECT_INFO_MAC(0x2D690000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 9),
 PRV_DIRECT_INFO_MAC(0x2D750000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 10),
 PRV_DIRECT_INFO_MAC(0x2D790000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 11),
 PRV_DIRECT_INFO_MAC(0x35650000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 12),
 PRV_DIRECT_INFO_MAC(0x35690000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 13),
 PRV_DIRECT_INFO_MAC(0x35750000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 14),
 PRV_DIRECT_INFO_MAC(0x35790000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 15),
 PRV_DIRECT_INFO_MAC(0x4D650000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 16),
 PRV_DIRECT_INFO_MAC(0x4D690000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 17),
 PRV_DIRECT_INFO_MAC(0x4D750000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 18),
 PRV_DIRECT_INFO_MAC(0x4D790000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 19),
 PRV_DIRECT_INFO_MAC(0x55650000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 20),
 PRV_DIRECT_INFO_MAC(0x55690000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 21),
 PRV_DIRECT_INFO_MAC(0x55750000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 22),
 PRV_DIRECT_INFO_MAC(0x55790000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 23),
 PRV_DIRECT_INFO_MAC(0x6D650000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 24),
 PRV_DIRECT_INFO_MAC(0x6D690000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 25),
 PRV_DIRECT_INFO_MAC(0x6D750000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 26),
 PRV_DIRECT_INFO_MAC(0x6D790000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 27),
 PRV_DIRECT_INFO_MAC(0x75650000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 28),
 PRV_DIRECT_INFO_MAC(0x75690000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 29),
 PRV_DIRECT_INFO_MAC(0x75750000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 30),
 PRV_DIRECT_INFO_MAC(0x75790000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_LAST_E),
 PRV_DIRECT_INFO_MAC(0x0D668800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E),
 PRV_DIRECT_INFO_MAC(0x0D6A8800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 1),
 PRV_DIRECT_INFO_MAC(0x0D768800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 2),
 PRV_DIRECT_INFO_MAC(0x0D7A8800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 3),
 PRV_DIRECT_INFO_MAC(0x15668800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 4),
 PRV_DIRECT_INFO_MAC(0x156A8800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 5),
 PRV_DIRECT_INFO_MAC(0x15768800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 6),
 PRV_DIRECT_INFO_MAC(0x157A8800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 7),
 PRV_DIRECT_INFO_MAC(0x2D668800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 8),
 PRV_DIRECT_INFO_MAC(0x2D6A8800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 9),
 PRV_DIRECT_INFO_MAC(0x2D768800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 10),
 PRV_DIRECT_INFO_MAC(0x2D7A8800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 11),
 PRV_DIRECT_INFO_MAC(0x35668800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 12),
 PRV_DIRECT_INFO_MAC(0x356A8800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 13),
 PRV_DIRECT_INFO_MAC(0x35768800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 14),
 PRV_DIRECT_INFO_MAC(0x357A8800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 15),
 PRV_DIRECT_INFO_MAC(0x4D668800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 16),
 PRV_DIRECT_INFO_MAC(0x4D6A8800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 17),
 PRV_DIRECT_INFO_MAC(0x4D768800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 18),
 PRV_DIRECT_INFO_MAC(0x4D7A8800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 19),
 PRV_DIRECT_INFO_MAC(0x55668800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 20),
 PRV_DIRECT_INFO_MAC(0x556A8800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 21),
 PRV_DIRECT_INFO_MAC(0x55768800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 22),
 PRV_DIRECT_INFO_MAC(0x557A8800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 23),
 PRV_DIRECT_INFO_MAC(0x6D668800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 24),
 PRV_DIRECT_INFO_MAC(0x6D6A8800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 25),
 PRV_DIRECT_INFO_MAC(0x6D768800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 26),
 PRV_DIRECT_INFO_MAC(0x6D7A8800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 27),
 PRV_DIRECT_INFO_MAC(0x75668800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 28),
 PRV_DIRECT_INFO_MAC(0x756A8800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 29),
 PRV_DIRECT_INFO_MAC(0x75768800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 30),
 PRV_DIRECT_INFO_MAC(0x757A8800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_LAST_E),
 PRV_DIRECT_INFO_MAC(0x0D668000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E),
 PRV_DIRECT_INFO_MAC(0x0D6A8000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 1),
 PRV_DIRECT_INFO_MAC(0x0D768000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 2),
 PRV_DIRECT_INFO_MAC(0x0D7A8000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 3),
 PRV_DIRECT_INFO_MAC(0x15668000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 4),
 PRV_DIRECT_INFO_MAC(0x156A8000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 5),
 PRV_DIRECT_INFO_MAC(0x15768000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 6),
 PRV_DIRECT_INFO_MAC(0x157A8000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 7),
 PRV_DIRECT_INFO_MAC(0x2D668000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 8),
 PRV_DIRECT_INFO_MAC(0x2D6A8000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 9),
 PRV_DIRECT_INFO_MAC(0x2D768000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 10),
 PRV_DIRECT_INFO_MAC(0x2D7A8000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 11),
 PRV_DIRECT_INFO_MAC(0x35668000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 12),
 PRV_DIRECT_INFO_MAC(0x356A8000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 13),
 PRV_DIRECT_INFO_MAC(0x35768000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 14),
 PRV_DIRECT_INFO_MAC(0x357A8000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 15),
 PRV_DIRECT_INFO_MAC(0x4D668000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 16),
 PRV_DIRECT_INFO_MAC(0x4D6A8000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 17),
 PRV_DIRECT_INFO_MAC(0x4D768000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 18),
 PRV_DIRECT_INFO_MAC(0x4D7A8000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 19),
 PRV_DIRECT_INFO_MAC(0x55668000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 20),
 PRV_DIRECT_INFO_MAC(0x556A8000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 21),
 PRV_DIRECT_INFO_MAC(0x55768000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 22),
 PRV_DIRECT_INFO_MAC(0x557A8000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 23),
 PRV_DIRECT_INFO_MAC(0x6D668000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 24),
 PRV_DIRECT_INFO_MAC(0x6D6A8000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 25),
 PRV_DIRECT_INFO_MAC(0x6D768000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 26),
 PRV_DIRECT_INFO_MAC(0x6D7A8000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 27),
 PRV_DIRECT_INFO_MAC(0x75668000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 28),
 PRV_DIRECT_INFO_MAC(0x756A8000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 29),
 PRV_DIRECT_INFO_MAC(0x75768000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 30),
 PRV_DIRECT_INFO_MAC(0x757A8000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_LAST_E),
 PRV_DIRECT_INFO_MAC(0x0D667000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E),
 PRV_DIRECT_INFO_MAC(0x0D6A7000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 1),
 PRV_DIRECT_INFO_MAC(0x0D767000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 2),
 PRV_DIRECT_INFO_MAC(0x0D7A7000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 3),
 PRV_DIRECT_INFO_MAC(0x15667000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 4),
 PRV_DIRECT_INFO_MAC(0x156A7000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 5),
 PRV_DIRECT_INFO_MAC(0x15767000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 6),
 PRV_DIRECT_INFO_MAC(0x157A7000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 7),
 PRV_DIRECT_INFO_MAC(0x2D667000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 8),
 PRV_DIRECT_INFO_MAC(0x2D6A7000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 9),
 PRV_DIRECT_INFO_MAC(0x2D767000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 10),
 PRV_DIRECT_INFO_MAC(0x2D7A7000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 11),
 PRV_DIRECT_INFO_MAC(0x35667000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 12),
 PRV_DIRECT_INFO_MAC(0x356A7000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 13),
 PRV_DIRECT_INFO_MAC(0x35767000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 14),
 PRV_DIRECT_INFO_MAC(0x357A7000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 15),
 PRV_DIRECT_INFO_MAC(0x4D667000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 16),
 PRV_DIRECT_INFO_MAC(0x4D6A7000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 17),
 PRV_DIRECT_INFO_MAC(0x4D767000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 18),
 PRV_DIRECT_INFO_MAC(0x4D7A7000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 19),
 PRV_DIRECT_INFO_MAC(0x55667000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 20),
 PRV_DIRECT_INFO_MAC(0x556A7000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 21),
 PRV_DIRECT_INFO_MAC(0x55767000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 22),
 PRV_DIRECT_INFO_MAC(0x557A7000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 23),
 PRV_DIRECT_INFO_MAC(0x6D667000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 24),
 PRV_DIRECT_INFO_MAC(0x6D6A7000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 25),
 PRV_DIRECT_INFO_MAC(0x6D767000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 26),
 PRV_DIRECT_INFO_MAC(0x6D7A7000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 27),
 PRV_DIRECT_INFO_MAC(0x75667000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 28),
 PRV_DIRECT_INFO_MAC(0x756A7000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 29),
 PRV_DIRECT_INFO_MAC(0x75767000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 30),
 PRV_DIRECT_INFO_MAC(0x757A7000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_LAST_E),
 PRV_DIRECT_INFO_MAC(0x0D667800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E),
 PRV_DIRECT_INFO_MAC(0x0D6A7800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 1),
 PRV_DIRECT_INFO_MAC(0x0D767800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 2),
 PRV_DIRECT_INFO_MAC(0x0D7A7800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 3),
 PRV_DIRECT_INFO_MAC(0x15667800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 4),
 PRV_DIRECT_INFO_MAC(0x156A7800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 5),
 PRV_DIRECT_INFO_MAC(0x15767800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 6),
 PRV_DIRECT_INFO_MAC(0x157A7800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 7),
 PRV_DIRECT_INFO_MAC(0x2D667800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 8),
 PRV_DIRECT_INFO_MAC(0x2D6A7800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 9),
 PRV_DIRECT_INFO_MAC(0x2D767800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 10),
 PRV_DIRECT_INFO_MAC(0x2D7A7800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 11),
 PRV_DIRECT_INFO_MAC(0x35667800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 12),
 PRV_DIRECT_INFO_MAC(0x356A7800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 13),
 PRV_DIRECT_INFO_MAC(0x35767800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 14),
 PRV_DIRECT_INFO_MAC(0x357A7800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 15),
 PRV_DIRECT_INFO_MAC(0x4D667800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 16),
 PRV_DIRECT_INFO_MAC(0x4D6A7800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 17),
 PRV_DIRECT_INFO_MAC(0x4D767800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 18),
 PRV_DIRECT_INFO_MAC(0x4D7A7800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 19),
 PRV_DIRECT_INFO_MAC(0x55667800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 20),
 PRV_DIRECT_INFO_MAC(0x556A7800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 21),
 PRV_DIRECT_INFO_MAC(0x55767800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 22),
 PRV_DIRECT_INFO_MAC(0x557A7800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 23),
 PRV_DIRECT_INFO_MAC(0x6D667800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 24),
 PRV_DIRECT_INFO_MAC(0x6D6A7800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 25),
 PRV_DIRECT_INFO_MAC(0x6D767800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 26),
 PRV_DIRECT_INFO_MAC(0x6D7A7800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 27),
 PRV_DIRECT_INFO_MAC(0x75667800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 28),
 PRV_DIRECT_INFO_MAC(0x756A7800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 29),
 PRV_DIRECT_INFO_MAC(0x75767800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 30),
 PRV_DIRECT_INFO_MAC(0x757A7800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_LAST_E),
 PRV_DIRECT_INFO_MAC(0x0D669800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E),
 PRV_DIRECT_INFO_MAC(0x0D6A9800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 1),
 PRV_DIRECT_INFO_MAC(0x0D769800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 2),
 PRV_DIRECT_INFO_MAC(0x0D7A9800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 3),
 PRV_DIRECT_INFO_MAC(0x15669800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 4),
 PRV_DIRECT_INFO_MAC(0x156A9800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 5),
 PRV_DIRECT_INFO_MAC(0x15769800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 6),
 PRV_DIRECT_INFO_MAC(0x157A9800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 7),
 PRV_DIRECT_INFO_MAC(0x2D669800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 8),
 PRV_DIRECT_INFO_MAC(0x2D6A9800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 9),
 PRV_DIRECT_INFO_MAC(0x2D769800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 10),
 PRV_DIRECT_INFO_MAC(0x2D7A9800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 11),
 PRV_DIRECT_INFO_MAC(0x35669800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 12),
 PRV_DIRECT_INFO_MAC(0x356A9800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 13),
 PRV_DIRECT_INFO_MAC(0x35769800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 14),
 PRV_DIRECT_INFO_MAC(0x357A9800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 15),
 PRV_DIRECT_INFO_MAC(0x4D669800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 16),
 PRV_DIRECT_INFO_MAC(0x4D6A9800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 17),
 PRV_DIRECT_INFO_MAC(0x4D769800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 18),
 PRV_DIRECT_INFO_MAC(0x4D7A9800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 19),
 PRV_DIRECT_INFO_MAC(0x55669800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 20),
 PRV_DIRECT_INFO_MAC(0x556A9800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 21),
 PRV_DIRECT_INFO_MAC(0x55769800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 22),
 PRV_DIRECT_INFO_MAC(0x557A9800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 23),
 PRV_DIRECT_INFO_MAC(0x6D669800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 24),
 PRV_DIRECT_INFO_MAC(0x6D6A9800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 25),
 PRV_DIRECT_INFO_MAC(0x6D769800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 26),
 PRV_DIRECT_INFO_MAC(0x6D7A9800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 27),
 PRV_DIRECT_INFO_MAC(0x75669800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 28),
 PRV_DIRECT_INFO_MAC(0x756A9800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 29),
 PRV_DIRECT_INFO_MAC(0x75769800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 30),
 PRV_DIRECT_INFO_MAC(0x757A9800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_LAST_E),
 PRV_DIRECT_INFO_MAC(0x0D669000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E),
 PRV_DIRECT_INFO_MAC(0x0D6A9000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 1),
 PRV_DIRECT_INFO_MAC(0x0D769000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 2),
 PRV_DIRECT_INFO_MAC(0x0D7A9000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 3),
 PRV_DIRECT_INFO_MAC(0x15669000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 4),
 PRV_DIRECT_INFO_MAC(0x156A9000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 5),
 PRV_DIRECT_INFO_MAC(0x15769000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 6),
 PRV_DIRECT_INFO_MAC(0x157A9000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 7),
 PRV_DIRECT_INFO_MAC(0x2D669000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 8),
 PRV_DIRECT_INFO_MAC(0x2D6A9000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 9),
 PRV_DIRECT_INFO_MAC(0x2D769000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 10),
 PRV_DIRECT_INFO_MAC(0x2D7A9000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 11),
 PRV_DIRECT_INFO_MAC(0x35669000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 12),
 PRV_DIRECT_INFO_MAC(0x356A9000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 13),
 PRV_DIRECT_INFO_MAC(0x35769000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 14),
 PRV_DIRECT_INFO_MAC(0x357A9000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 15),
 PRV_DIRECT_INFO_MAC(0x4D669000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 16),
 PRV_DIRECT_INFO_MAC(0x4D6A9000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 17),
 PRV_DIRECT_INFO_MAC(0x4D769000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 18),
 PRV_DIRECT_INFO_MAC(0x4D7A9000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 19),
 PRV_DIRECT_INFO_MAC(0x55669000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 20),
 PRV_DIRECT_INFO_MAC(0x556A9000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 21),
 PRV_DIRECT_INFO_MAC(0x55769000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 22),
 PRV_DIRECT_INFO_MAC(0x557A9000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 23),
 PRV_DIRECT_INFO_MAC(0x6D669000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 24),
 PRV_DIRECT_INFO_MAC(0x6D6A9000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 25),
 PRV_DIRECT_INFO_MAC(0x6D769000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 26),
 PRV_DIRECT_INFO_MAC(0x6D7A9000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 27),
 PRV_DIRECT_INFO_MAC(0x75669000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 28),
 PRV_DIRECT_INFO_MAC(0x756A9000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 29),
 PRV_DIRECT_INFO_MAC(0x75769000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 30),
 PRV_DIRECT_INFO_MAC(0x757A9000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_LAST_E),
 PRV_DIRECT_INFO_MAC(0x0D602000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E),
 PRV_DIRECT_INFO_MAC(0x0D622000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 1),
 PRV_DIRECT_INFO_MAC(0x0D702000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 2),
 PRV_DIRECT_INFO_MAC(0x0D722000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 3),
 PRV_DIRECT_INFO_MAC(0x15602000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 4),
 PRV_DIRECT_INFO_MAC(0x15622000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 5),
 PRV_DIRECT_INFO_MAC(0x15702000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 6),
 PRV_DIRECT_INFO_MAC(0x15722000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 7),
 PRV_DIRECT_INFO_MAC(0x2D602000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 8),
 PRV_DIRECT_INFO_MAC(0x2D622000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 9),
 PRV_DIRECT_INFO_MAC(0x2D702000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 10),
 PRV_DIRECT_INFO_MAC(0x2D722000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 11),
 PRV_DIRECT_INFO_MAC(0x35602000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 12),
 PRV_DIRECT_INFO_MAC(0x35622000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 13),
 PRV_DIRECT_INFO_MAC(0x35702000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 14),
 PRV_DIRECT_INFO_MAC(0x35722000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 15),
 PRV_DIRECT_INFO_MAC(0x4D602000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 16),
 PRV_DIRECT_INFO_MAC(0x4D622000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 17),
 PRV_DIRECT_INFO_MAC(0x4D702000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 18),
 PRV_DIRECT_INFO_MAC(0x4D722000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 19),
 PRV_DIRECT_INFO_MAC(0x55602000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 20),
 PRV_DIRECT_INFO_MAC(0x55622000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 21),
 PRV_DIRECT_INFO_MAC(0x55702000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 22),
 PRV_DIRECT_INFO_MAC(0x55722000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 23),
 PRV_DIRECT_INFO_MAC(0x6D602000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 24),
 PRV_DIRECT_INFO_MAC(0x6D622000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 25),
 PRV_DIRECT_INFO_MAC(0x6D702000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 26),
 PRV_DIRECT_INFO_MAC(0x6D722000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 27),
 PRV_DIRECT_INFO_MAC(0x75602000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 28),
 PRV_DIRECT_INFO_MAC(0x75622000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 29),
 PRV_DIRECT_INFO_MAC(0x75702000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 30),
 PRV_DIRECT_INFO_MAC(0x75722000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_LAST_E),
 PRV_DIRECT_INFO_MAC(0x0D607000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E),
 PRV_DIRECT_INFO_MAC(0x0D627000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 1),
 PRV_DIRECT_INFO_MAC(0x0D707000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 2),
 PRV_DIRECT_INFO_MAC(0x0D727000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 3),
 PRV_DIRECT_INFO_MAC(0x15607000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 4),
 PRV_DIRECT_INFO_MAC(0x15627000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 5),
 PRV_DIRECT_INFO_MAC(0x15707000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 6),
 PRV_DIRECT_INFO_MAC(0x15727000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 7),
 PRV_DIRECT_INFO_MAC(0x2D607000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 8),
 PRV_DIRECT_INFO_MAC(0x2D627000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 9),
 PRV_DIRECT_INFO_MAC(0x2D707000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 10),
 PRV_DIRECT_INFO_MAC(0x2D727000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 11),
 PRV_DIRECT_INFO_MAC(0x35607000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 12),
 PRV_DIRECT_INFO_MAC(0x35627000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 13),
 PRV_DIRECT_INFO_MAC(0x35707000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 14),
 PRV_DIRECT_INFO_MAC(0x35727000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 15),
 PRV_DIRECT_INFO_MAC(0x4D607000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 16),
 PRV_DIRECT_INFO_MAC(0x4D627000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 17),
 PRV_DIRECT_INFO_MAC(0x4D707000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 18),
 PRV_DIRECT_INFO_MAC(0x4D727000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 19),
 PRV_DIRECT_INFO_MAC(0x55607000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 20),
 PRV_DIRECT_INFO_MAC(0x55627000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 21),
 PRV_DIRECT_INFO_MAC(0x55707000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 22),
 PRV_DIRECT_INFO_MAC(0x55727000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 23),
 PRV_DIRECT_INFO_MAC(0x6D607000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 24),
 PRV_DIRECT_INFO_MAC(0x6D627000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 25),
 PRV_DIRECT_INFO_MAC(0x6D707000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 26),
 PRV_DIRECT_INFO_MAC(0x6D727000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 27),
 PRV_DIRECT_INFO_MAC(0x75607000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 28),
 PRV_DIRECT_INFO_MAC(0x75627000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 29),
 PRV_DIRECT_INFO_MAC(0x75707000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 30),
 PRV_DIRECT_INFO_MAC(0x75727000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_LAST_E),
 PRV_DIRECT_INFO_MAC(0x0D609000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E),
 PRV_DIRECT_INFO_MAC(0x0D629000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 1),
 PRV_DIRECT_INFO_MAC(0x0D709000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 2),
 PRV_DIRECT_INFO_MAC(0x0D729000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 3),
 PRV_DIRECT_INFO_MAC(0x15609000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 4),
 PRV_DIRECT_INFO_MAC(0x15629000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 5),
 PRV_DIRECT_INFO_MAC(0x15709000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 6),
 PRV_DIRECT_INFO_MAC(0x15729000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 7),
 PRV_DIRECT_INFO_MAC(0x2D609000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 8),
 PRV_DIRECT_INFO_MAC(0x2D629000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 9),
 PRV_DIRECT_INFO_MAC(0x2D709000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 10),
 PRV_DIRECT_INFO_MAC(0x2D729000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 11),
 PRV_DIRECT_INFO_MAC(0x35609000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 12),
 PRV_DIRECT_INFO_MAC(0x35629000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 13),
 PRV_DIRECT_INFO_MAC(0x35709000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 14),
 PRV_DIRECT_INFO_MAC(0x35729000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 15),
 PRV_DIRECT_INFO_MAC(0x4D609000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 16),
 PRV_DIRECT_INFO_MAC(0x4D629000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 17),
 PRV_DIRECT_INFO_MAC(0x4D709000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 18),
 PRV_DIRECT_INFO_MAC(0x4D729000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 19),
 PRV_DIRECT_INFO_MAC(0x55609000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 20),
 PRV_DIRECT_INFO_MAC(0x55629000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 21),
 PRV_DIRECT_INFO_MAC(0x55709000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 22),
 PRV_DIRECT_INFO_MAC(0x55729000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 23),
 PRV_DIRECT_INFO_MAC(0x6D609000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 24),
 PRV_DIRECT_INFO_MAC(0x6D629000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 25),
 PRV_DIRECT_INFO_MAC(0x6D709000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 26),
 PRV_DIRECT_INFO_MAC(0x6D729000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 27),
 PRV_DIRECT_INFO_MAC(0x75609000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 28),
 PRV_DIRECT_INFO_MAC(0x75629000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 29),
 PRV_DIRECT_INFO_MAC(0x75709000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 30),
 PRV_DIRECT_INFO_MAC(0x75729000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_LAST_E),
 PRV_DIRECT_INFO_MAC(0x0D606100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E),
 PRV_DIRECT_INFO_MAC(0x0D626100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 1),
 PRV_DIRECT_INFO_MAC(0x0D706100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 2),
 PRV_DIRECT_INFO_MAC(0x0D726100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 3),
 PRV_DIRECT_INFO_MAC(0x15606100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 4),
 PRV_DIRECT_INFO_MAC(0x15626100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 5),
 PRV_DIRECT_INFO_MAC(0x15706100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 6),
 PRV_DIRECT_INFO_MAC(0x15726100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 7),
 PRV_DIRECT_INFO_MAC(0x2D606100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 8),
 PRV_DIRECT_INFO_MAC(0x2D626100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 9),
 PRV_DIRECT_INFO_MAC(0x2D706100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 10),
 PRV_DIRECT_INFO_MAC(0x2D726100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 11),
 PRV_DIRECT_INFO_MAC(0x35606100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 12),
 PRV_DIRECT_INFO_MAC(0x35626100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 13),
 PRV_DIRECT_INFO_MAC(0x35706100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 14),
 PRV_DIRECT_INFO_MAC(0x35726100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 15),
 PRV_DIRECT_INFO_MAC(0x4D606100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 16),
 PRV_DIRECT_INFO_MAC(0x4D626100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 17),
 PRV_DIRECT_INFO_MAC(0x4D706100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 18),
 PRV_DIRECT_INFO_MAC(0x4D726100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 19),
 PRV_DIRECT_INFO_MAC(0x55606100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 20),
 PRV_DIRECT_INFO_MAC(0x55626100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 21),
 PRV_DIRECT_INFO_MAC(0x55706100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 22),
 PRV_DIRECT_INFO_MAC(0x55726100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 23),
 PRV_DIRECT_INFO_MAC(0x6D606100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 24),
 PRV_DIRECT_INFO_MAC(0x6D626100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 25),
 PRV_DIRECT_INFO_MAC(0x6D706100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 26),
 PRV_DIRECT_INFO_MAC(0x6D726100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 27),
 PRV_DIRECT_INFO_MAC(0x75606100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 28),
 PRV_DIRECT_INFO_MAC(0x75626100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 29),
 PRV_DIRECT_INFO_MAC(0x75706100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 30),
 PRV_DIRECT_INFO_MAC(0x75726100,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_LAST_E),
 PRV_DIRECT_INFO_MAC(0x0D606300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E),
 PRV_DIRECT_INFO_MAC(0x0D626300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 1),
 PRV_DIRECT_INFO_MAC(0x0D706300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 2),
 PRV_DIRECT_INFO_MAC(0x0D726300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 3),
 PRV_DIRECT_INFO_MAC(0x15606300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 4),
 PRV_DIRECT_INFO_MAC(0x15626300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 5),
 PRV_DIRECT_INFO_MAC(0x15706300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 6),
 PRV_DIRECT_INFO_MAC(0x15726300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 7),
 PRV_DIRECT_INFO_MAC(0x2D606300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 8),
 PRV_DIRECT_INFO_MAC(0x2D626300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 9),
 PRV_DIRECT_INFO_MAC(0x2D706300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 10),
 PRV_DIRECT_INFO_MAC(0x2D726300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 11),
 PRV_DIRECT_INFO_MAC(0x35606300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 12),
 PRV_DIRECT_INFO_MAC(0x35626300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 13),
 PRV_DIRECT_INFO_MAC(0x35706300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 14),
 PRV_DIRECT_INFO_MAC(0x35726300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 15),
 PRV_DIRECT_INFO_MAC(0x4D606300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 16),
 PRV_DIRECT_INFO_MAC(0x4D626300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 17),
 PRV_DIRECT_INFO_MAC(0x4D706300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 18),
 PRV_DIRECT_INFO_MAC(0x4D726300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 19),
 PRV_DIRECT_INFO_MAC(0x55606300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 20),
 PRV_DIRECT_INFO_MAC(0x55626300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 21),
 PRV_DIRECT_INFO_MAC(0x55706300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 22),
 PRV_DIRECT_INFO_MAC(0x55726300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 23),
 PRV_DIRECT_INFO_MAC(0x6D606300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 24),
 PRV_DIRECT_INFO_MAC(0x6D626300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 25),
 PRV_DIRECT_INFO_MAC(0x6D706300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 26),
 PRV_DIRECT_INFO_MAC(0x6D726300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 27),
 PRV_DIRECT_INFO_MAC(0x75606300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 28),
 PRV_DIRECT_INFO_MAC(0x75626300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 29),
 PRV_DIRECT_INFO_MAC(0x75706300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 30),
 PRV_DIRECT_INFO_MAC(0x75726300,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_LAST_E),
 PRV_DIRECT_INFO_MAC(0x18881000,   4, 4, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_E),
 PRV_DIRECT_INFO_MAC(0x38881000,   4, 4, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_E + 1),
 PRV_DIRECT_INFO_MAC(0x58881000,   4, 4, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_E + 2),
 PRV_DIRECT_INFO_MAC(0x78881000,   4, 4, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_LAST_E),
 PRV_DIRECT_INFO_MAC(0x0CC60000,   4, 4, CPSS_DXCH_SIP6_TABLE_TTI_PORT_TO_QUEUE_TRANSLATION_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x0CC70000,   4, 4, CPSS_DXCH_SIP6_TABLE_TTI_VLAN_TO_VRF_ID_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x0A390000,   4, 4, CPSS_DXCH_SIP6_TABLE_PREQ_CNC_PORT_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x0A3C0000,  16, 4, CPSS_DXCH_SIP6_TABLE_PREQ_QUEUE_DP_CONFIGURATIONS_E),
 PRV_DIRECT_INFO_MAC(0x0A3B0000,  16, 4, CPSS_DXCH_SIP6_TABLE_PREQ_QUEUE_CONFIGURATIONS_E),
 PRV_DIRECT_INFO_MAC(0x0A3D0000,  16, 4, CPSS_DXCH_SIP6_TABLE_PREQ_PORT_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x0A3E0000,   4, 4, CPSS_DXCH_SIP6_TABLE_PREQ_TARGET_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x0B0A0000,  32, 4, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE0_E),
 PRV_DIRECT_INFO_MAC(0x0B0B0000,  32, 4, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE1_E),
 PRV_DIRECT_INFO_MAC(0x0B0C0000,  32, 4, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE2_E),
 PRV_DIRECT_INFO_MAC(0x0B0D0000,  32, 4, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE3_E),
 PRV_DIRECT_INFO_MAC(0x09250000,   8, 4, CPSS_DXCH_SIP6_TABLE_IPVX_ECMP_E),
 PRV_DIRECT_INFO_MAC(0x08000000,  16, 4, CPSS_DXCH_SIP6_TABLE_PBR_E),
 PRV_DIRECT_INFO_MAC(0x08F80000,   4, 4, CPSS_DXCH_SIP6_TABLE_LPM_AGING_E),
 PRV_DIRECT_INFO_MAC(0x00430000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E),
 PRV_DIRECT_INFO_MAC(0x004B0000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 1),
 PRV_DIRECT_INFO_MAC(0x01430000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 2),
 PRV_DIRECT_INFO_MAC(0x014B0000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 3),
 PRV_DIRECT_INFO_MAC(0x02430000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 4),
 PRV_DIRECT_INFO_MAC(0x024B0000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 5),
 PRV_DIRECT_INFO_MAC(0x03430000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 6),
 PRV_DIRECT_INFO_MAC(0x034B0000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 7),
 PRV_DIRECT_INFO_MAC(0x20430000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 8),
 PRV_DIRECT_INFO_MAC(0x204B0000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 9),
 PRV_DIRECT_INFO_MAC(0x21430000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 10),
 PRV_DIRECT_INFO_MAC(0x214B0000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 11),
 PRV_DIRECT_INFO_MAC(0x22430000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 12),
 PRV_DIRECT_INFO_MAC(0x224B0000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 13),
 PRV_DIRECT_INFO_MAC(0x23430000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 14),
 PRV_DIRECT_INFO_MAC(0x234B0000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 15),
 PRV_DIRECT_INFO_MAC(0x40430000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 16),
 PRV_DIRECT_INFO_MAC(0x404B0000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 17),
 PRV_DIRECT_INFO_MAC(0x41430000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 18),
 PRV_DIRECT_INFO_MAC(0x414B0000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 19),
 PRV_DIRECT_INFO_MAC(0x42430000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 20),
 PRV_DIRECT_INFO_MAC(0x424B0000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 21),
 PRV_DIRECT_INFO_MAC(0x43430000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 22),
 PRV_DIRECT_INFO_MAC(0x434B0000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 23),
 PRV_DIRECT_INFO_MAC(0x60430000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 24),
 PRV_DIRECT_INFO_MAC(0x604B0000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 25),
 PRV_DIRECT_INFO_MAC(0x61430000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 26),
 PRV_DIRECT_INFO_MAC(0x614B0000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 27),
 PRV_DIRECT_INFO_MAC(0x62430000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 28),
 PRV_DIRECT_INFO_MAC(0x624B0000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 29),
 PRV_DIRECT_INFO_MAC(0x63430000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 30),
 PRV_DIRECT_INFO_MAC(0x634B0000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_LAST_E),
 PRV_DIRECT_INFO_MAC(0x00434000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E),
 PRV_DIRECT_INFO_MAC(0x004B4000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 1),
 PRV_DIRECT_INFO_MAC(0x01434000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 2),
 PRV_DIRECT_INFO_MAC(0x014B4000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 3),
 PRV_DIRECT_INFO_MAC(0x02434000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 4),
 PRV_DIRECT_INFO_MAC(0x024B4000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 5),
 PRV_DIRECT_INFO_MAC(0x03434000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 6),
 PRV_DIRECT_INFO_MAC(0x034B4000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 7),
 PRV_DIRECT_INFO_MAC(0x20434000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 8),
 PRV_DIRECT_INFO_MAC(0x204B4000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 9),
 PRV_DIRECT_INFO_MAC(0x21434000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 10),
 PRV_DIRECT_INFO_MAC(0x214B4000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 11),
 PRV_DIRECT_INFO_MAC(0x22434000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 12),
 PRV_DIRECT_INFO_MAC(0x224B4000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 13),
 PRV_DIRECT_INFO_MAC(0x23434000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 14),
 PRV_DIRECT_INFO_MAC(0x234B4000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 15),
 PRV_DIRECT_INFO_MAC(0x40434000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 16),
 PRV_DIRECT_INFO_MAC(0x404B4000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 17),
 PRV_DIRECT_INFO_MAC(0x41434000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 18),
 PRV_DIRECT_INFO_MAC(0x414B4000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 19),
 PRV_DIRECT_INFO_MAC(0x42434000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 20),
 PRV_DIRECT_INFO_MAC(0x424B4000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 21),
 PRV_DIRECT_INFO_MAC(0x43434000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 22),
 PRV_DIRECT_INFO_MAC(0x434B4000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 23),
 PRV_DIRECT_INFO_MAC(0x60434000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 24),
 PRV_DIRECT_INFO_MAC(0x604B4000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 25),
 PRV_DIRECT_INFO_MAC(0x61434000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 26),
 PRV_DIRECT_INFO_MAC(0x614B4000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 27),
 PRV_DIRECT_INFO_MAC(0x62434000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 28),
 PRV_DIRECT_INFO_MAC(0x624B4000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 29),
 PRV_DIRECT_INFO_MAC(0x63434000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 30),
 PRV_DIRECT_INFO_MAC(0x634B4000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_LAST_E),
 PRV_DIRECT_INFO_MAC(0x0C7F0000,   4, 4, CPSS_DXCH_SIP6_TABLE_PHA_PPA_THREADS_CONF_1_E),
 PRV_DIRECT_INFO_MAC(0x0C7F8000,  32, 4, CPSS_DXCH_SIP6_TABLE_PHA_PPA_THREADS_CONF_2_E),
 PRV_DIRECT_INFO_MAC(0x0C7F4000,   4, 4, CPSS_DXCH_SIP6_TABLE_PHA_SOURCE_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x0C7F6000,   4, 4, CPSS_DXCH_SIP6_TABLE_PHA_TARGET_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x0C040000,  16, 4, CPSS_DXCH_SIP6_TABLE_PHA_FW_IMAGE_E),
 PRV_DIRECT_INFO_MAC(0x0C7C0000,   4, 4, CPSS_DXCH_SIP6_TABLE_PHA_SHARED_DMEM_E),
};

/* Number of entries in Direct tables info array */
const GT_U32 prvCpssDxChFalcon_directInfoArrSize = sizeof(prvCpssDxChFalcon_directInfoArr)/sizeof(prvCpssDxChFalcon_directInfoArr[0]);

/* Tables info array */
const PRV_CPSS_DXCH_TABLES_INFO_EXT_STC prvCpssDxChFalcon_tablesInfoArr[] =
{
 FALCON_DIRECT_MAC(  16384,   1,   0, CPSS_DXCH_TABLE_VLAN_PORT_PROTOCOL_E),
 FALCON_DIRECT_MAC(     32,   1,   1, CPSS_DXCH_TABLE_STATISTICAL_RATE_LIMIT_E),
 FALCON_DIRECT_MAC(    256,   1,   2, CPSS_DXCH_TABLE_CPU_CODE_E),
 FALCON_DIRECT_MAC(   5120,   1,   3, CPSS_DXCH_TABLE_PCL_CONFIG_E),
 FALCON_DIRECT_MAC(   1024,   1,   4, CPSS_DXCH_TABLE_QOS_PROFILE_E),
 FALCON_DIRECT_MAC(   2048,   4,   5, CPSS_DXCH_TABLE_MULTICAST_E),
 FALCON_DIRECT_MAC(   8192,   1,   6, CPSS_DXCH_TABLE_ROUTE_HA_MAC_SA_E),
 FALCON_DIRECT_MAC(   5120,   1,   7, CPSS_DXCH2_TABLE_EGRESS_PCL_CONFIG_E),
 FALCON_DIRECT_MAC(  24576,  12,   8, CPSS_DXCH2_TABLE_TUNNEL_START_CONFIG_E),
 FALCON_DIRECT_MAC(    128,   6,   9, CPSS_DXCH3_TABLE_MAC2ME_E),
 FALCON_DIRECT_MAC(   4096,   1,  10, CPSS_DXCH3_TABLE_INGRESS_VLAN_TRANSLATION_E),
 FALCON_DIRECT_MAC(   8192,   2,  11, CPSS_DXCH3_TABLE_EGRESS_VLAN_TRANSLATION_E),
 FALCON_DIRECT_MAC(     16,  27,  12, CPSS_DXCH_XCAT_TABLE_INGRESS_PCL_UDB_CONFIG_E),
 FALCON_DIRECT_MAC(     80,   2,  13, CPSS_DXCH_XCAT_TABLE_EGRESS_POLICER_REMARKING_E),
 FALCON_DIRECT_MAC(   2176,   4,  14, CPSS_DXCH_LION_TABLE_PORT_ISOLATION_L2_E),
 FALCON_DIRECT_MAC(   2176,   4,  15, CPSS_DXCH_LION_TABLE_PORT_ISOLATION_L3_E),
 FALCON_DIRECT_MAC(   4096,   7,  16, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_METERING_E),
 FALCON_DIRECT_MAC(   4096,   8,  17, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_COUNTING_E),
 FALCON_DIRECT_MAC(   5120,   1,  18, CPSS_DXCH_XCAT2_TABLE_INGRESS_PCL_LOOKUP01_CONFIG_E),
 FALCON_DIRECT_MAC(     32,   3,  19, CPSS_DXCH_LION_TABLE_TRUNK_HASH_MASK_CRC_E),
 FALCON_DIRECT_MAC(   8192,   4,  20, CPSS_DXCH_LION_TABLE_VLAN_INGRESS_E),
 FALCON_DIRECT_MAC(   8192,   4,  21, CPSS_DXCH_LION_TABLE_VLAN_EGRESS_E),
 FALCON_DIRECT_MAC(    256,  64,  22, CPSS_DXCH_LION_TABLE_STG_INGRESS_E),
 FALCON_DIRECT_MAC(   2048,   4,  23, CPSS_DXCH_LION_TABLE_STG_EGRESS_E),
 FALCON_DIRECT_MAC(   2048,   4,  24, CPSS_DXCH_LION_TABLE_TXQ_SOURCE_ID_MEMBERS_E),
 FALCON_DIRECT_MAC(    256,  32,  25, CPSS_DXCH_LION_TABLE_TXQ_NON_TRUNK_MEMBERS_E),
 FALCON_DIRECT_MAC(    128,  32,  26, CPSS_DXCH_LION_TABLE_TXQ_DESIGNATED_PORT_E),
 FALCON_DIRECT_MAC(   1024,   2,  27, CPSS_DXCH_SIP5_TABLE_TTI_PHYSICAL_PORT_ATTRIBUTE_E),
 FALCON_DIRECT_MAC(   1024,   4,  28, CPSS_DXCH_SIP5_TABLE_PRE_TTI_LOOKUP_INGRESS_EPORT_E),
 FALCON_DIRECT_MAC(   8192,   1,  29, CPSS_DXCH_SIP5_TABLE_POST_TTI_LOOKUP_INGRESS_EPORT_E),
 FALCON_DIRECT_MAC(   8192,   3,  30, CPSS_DXCH_SIP5_TABLE_BRIDGE_INGRESS_EPORT_E),
 FALCON_DIRECT_MAC(   1024,   2,  31, CPSS_DXCH_SIP5_TABLE_BRIDGE_INGRESS_EPORT_LEARN_PRIO_E),
 FALCON_DIRECT_MAC(    512,   2,  32, CPSS_DXCH_SIP5_TABLE_BRIDGE_SOURCE_TRUNK_ATTRIBUTE_E),
 FALCON_DIRECT_MAC(    128,   1,  33, CPSS_DXCH_SIP5_TABLE_BRIDGE_PHYSICAL_PORT_E),
 FALCON_DIRECT_MAC(    128,   1,  34, CPSS_DXCH_SIP5_TABLE_BRIDGE_PHYSICAL_PORT_RATE_LIMIT_COUNTERS_E),
 FALCON_DIRECT_MAC(   2048,   1,  35, CPSS_DXCH_SIP5_TABLE_EQ_INGRESS_EPORT_E),
 FALCON_DIRECT_MAC(    128,   1,  36, CPSS_DXCH_SIP5_TABLE_EQ_INGRESS_MIRROR_PHYSICAL_PORT_E),
 FALCON_DIRECT_MAC(   4096,   1,  37, CPSS_DXCH_SIP5_TABLE_EQ_TRUNK_LTT_E),
 FALCON_DIRECT_MAC(   8192,   1,  38, CPSS_DXCH_SIP5_TABLE_EQ_L2_ECMP_LTT_E),
 FALCON_DIRECT_MAC(  16384,   1,  39, CPSS_DXCH_SIP5_TABLE_EQ_L2_ECMP_E),
 FALCON_DIRECT_MAC(   8192,   1,  40, CPSS_DXCH_SIP5_TABLE_EQ_EPORT_TO_PHYSICAL_PORT_TARGET_MAPPING_E),
 FALCON_DIRECT_MAC(    256,   1,  41, CPSS_DXCH_SIP5_TABLE_EQ_TO_CPU_RATE_LIMITER_CONFIG_E),
 FALCON_DIRECT_MAC(    256,   1,  42, CPSS_DXCH_SIP5_TABLE_EQ_TX_PROTECTION_E),
 FALCON_DIRECT_MAC(   4096,   1,  43, CPSS_DXCH_SIP5_TABLE_EQ_EPORT_TO_LOC_MAPPING_E),
 FALCON_DIRECT_MAC(     32,   1,  44, CPSS_DXCH_SIP5_TABLE_EQ_PROTECTION_LOC_E),
 FALCON_DIRECT_MAC( 983040,   4,  45, CPSS_DXCH_SIP5_TABLE_LPM_MEM_E),
 FALCON_DIRECT_MAC(   4096,   1,  46, CPSS_DXCH_SIP5_TABLE_IPV4_VRF_E),
 FALCON_DIRECT_MAC(   4096,   1,  47, CPSS_DXCH_SIP5_TABLE_IPV6_VRF_E),
 FALCON_DIRECT_MAC(   4096,   1,  48, CPSS_DXCH_SIP5_TABLE_FCOE_VRF_E),
 FALCON_DIRECT_MAC(   1024,   1,  49, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_EFT_FAST_STACK_FAILOVER_SECONDARY_TARGET_PORT_E),
 FALCON_DIRECT_MAC(   8192,   2,  50, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_EGRESS_EPORT_E),
 FALCON_DIRECT_MAC(  65536,   2,  51, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_EGRESS_VLAN_E),
 FALCON_DIRECT_MAC(   1024,   1,  52, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_TARGET_PORT_MAPPER_E),
 FALCON_DIRECT_MAC(    256,   1,  53, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_CPU_CODE_TO_LOOPBACK_MAPPER_E),
 FALCON_DIRECT_MAC(   8192,   1,  54, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_EGRESS_EPORT_E),
 FALCON_DIRECT_MAC(   4096,   1,  55, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_DEVICE_MAP_TABLE_E),
 FALCON_DIRECT_MAC(   8192,   3,  56, CPSS_DXCH_SIP5_TABLE_HA_EGRESS_EPORT_1_E),
 FALCON_DIRECT_MAC(   8192,   1,  57, CPSS_DXCH_SIP5_TABLE_HA_EGRESS_EPORT_2_E),
 FALCON_DIRECT_MAC(   1024,   1,  58, CPSS_DXCH_SIP5_TABLE_HA_PHYSICAL_PORT_1_E),
 FALCON_DIRECT_MAC(   1024,   3,  59, CPSS_DXCH_SIP5_TABLE_HA_PHYSICAL_PORT_2_E),
 FALCON_DIRECT_MAC(   1024,   1,  60, CPSS_DXCH_SIP5_TABLE_HA_QOS_PROFILE_TO_EXP_E),
 FALCON_DIRECT_MAC(     16,  19,  61, CPSS_DXCH_SIP5_TABLE_HA_EPCL_UDB_CONFIG_E),
 FALCON_DIRECT_MAC(   5120,   2,  62, CPSS_DXCH_SIP5_TABLE_HA_PTP_DOMAIN_E),
 FALCON_DIRECT_MAC(      8,  17,  63, CPSS_DXCH_SIP5_TABLE_HA_GENERIC_TS_PROFILE_E),
 FALCON_DIRECT_MAC(    256,   2,  64, CPSS_DXCH_SIP5_TABLE_HA_GLOBAL_MAC_SA_E),
 FALCON_DIRECT_MAC(   8192,   6,  65, CPSS_DXCH_SIP5_TABLE_IP_MLL_E),
 FALCON_DIRECT_MAC(   8192,   6,  66, CPSS_DXCH_SIP5_TABLE_L2_MLL_E),
 FALCON_DIRECT_MAC(  16384,   1,  67, CPSS_DXCH_SIP5_TABLE_L2_MLL_LTT_E),
 FALCON_DIRECT_MAC(    128,   3,  68, CPSS_DXCH_SIP5_TABLE_ADJACENCY_E),
 FALCON_DIRECT_MAC(   8192,   1,  69, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_E_ATTRIBUTES_E),
 FALCON_DIRECT_MAC(   1024,   2,  70, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_REMARKING_E),
 FALCON_DIRECT_MAC(   4096,   1,  71, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_HIERARCHICAL_E),
 FALCON_DIRECT_MAC(   8192,   1,  72, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_E_ATTRIBUTES_E),
 FALCON_DIRECT_MAC(   1024,   2,  73, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_REMARKING_E),
 FALCON_DIRECT_MAC(   8192,   1,  74, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_E_ATTRIBUTES_E),
 FALCON_DIRECT_MAC(    512,   4,  75, CPSS_DXCH_SIP5_TABLE_IPVX_INGRESS_EPORT_E),
 FALCON_DIRECT_MAC(   8192,   3,  76, CPSS_DXCH_SIP5_TABLE_IPVX_EVLAN_E),
 FALCON_DIRECT_MAC(  24576,   4,  77, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_NEXTHOP_E),
 FALCON_DIRECT_MAC(    768,   1,  78, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_NEXTHOP_AGE_BITS_E),
 FALCON_DIRECT_MAC(    192,   4,  79, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_ACCESS_MATRIX_E),
 FALCON_DIRECT_MAC(    256,   1,  80, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_QOS_PROFILE_OFFSETS_E),
 FALCON_DIRECT_MAC(     32,   1,  81, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_KEEPALIVE_AGING_E),
 FALCON_DIRECT_MAC(     32,   1,  82, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_MEG_EXCEPTION_E),
 FALCON_DIRECT_MAC(     32,   1,  83, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_SOURCE_INTERFACE_EXCEPTION_E),
 FALCON_DIRECT_MAC(     32,   1,  84, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_INVALID_KEEPALIVE_HASH_E),
 FALCON_DIRECT_MAC(     32,   1,  85, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_KEEPALIVE_EXCESS_E),
 FALCON_DIRECT_MAC(     32,   1,  86, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_EXCEPTION_SUMMARY_E),
 FALCON_DIRECT_MAC(     32,   1,  87, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_RDI_STATUS_CHANGE_EXCEPTION_E),
 FALCON_DIRECT_MAC(     32,   1,  88, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_TX_PERIOD_EXCEPTION_E),
 FALCON_DIRECT_MAC(    256,   2,  89, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_OPCODE_PACKET_COMMAND_E),
 FALCON_DIRECT_MAC(     32,   1,  90, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_KEEPALIVE_AGING_E),
 FALCON_DIRECT_MAC(     32,   1,  91, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_MEG_EXCEPTION_E),
 FALCON_DIRECT_MAC(     32,   1,  92, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_SOURCE_INTERFACE_EXCEPTION_E),
 FALCON_DIRECT_MAC(     32,   1,  93, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_INVALID_KEEPALIVE_HASH_E),
 FALCON_DIRECT_MAC(     32,   1,  94, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_KEEPALIVE_EXCESS_E),
 FALCON_DIRECT_MAC(     32,   1,  95, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_EXCEPTION_SUMMARY_E),
 FALCON_DIRECT_MAC(     32,   1,  96, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_RDI_STATUS_CHANGE_EXCEPTION_E),
 FALCON_DIRECT_MAC(     32,   1,  97, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_TX_PERIOD_EXCEPTION_E),
 FALCON_DIRECT_MAC(    256,   2,  98, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_OPCODE_PACKET_COMMAND_E),
 FALCON_DIRECT_MAC(    128,   1,  99, CPSS_DXCH_SIP5_TABLE_OAM_LM_OFFSET_E),
 FALCON_DIRECT_MAC(     12,  20, 100, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_DSCP_TO_QOS_PROFILE_E),
 FALCON_DIRECT_MAC(     12,   5, 101, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_UP_CFI_TO_QOS_PROFILE_E),
 FALCON_DIRECT_MAC(     12,   3, 102, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_EXP_TO_QOS_PROFILE_E),
 FALCON_DIRECT_MAC(     12,  12, 103, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_DSCP_TO_DSCP_E),
 FALCON_DIRECT_MAC(     20,  12, 104, CPSS_DXCH_SIP5_TABLE_TTI_UDB_CONFIG_E),
 FALCON_DIRECT_MAC(    112,  16, 105, CPSS_DXCH_SIP5_TABLE_IPCL0_UDB_SELECT_E),
 FALCON_DIRECT_MAC(    112,  16, 106, CPSS_DXCH_SIP5_TABLE_IPCL1_UDB_SELECT_E),
 FALCON_DIRECT_MAC(  24576,   8, 107, CPSS_DXCH_SIP5_TABLE_TCAM_PCL_TTI_ACTION_E),
 FALCON_DIRECT_MAC(    128,   2, 108, CPSS_DXCH_SIP5_TABLE_ERMRK_TIMESTAMP_CFG_E),
 FALCON_DIRECT_MAC(  16384,   1, 109, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_LOCAL_ACTION_E),
 FALCON_DIRECT_MAC(   1024,  11, 110, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_TARGET_PORT_E),
 FALCON_DIRECT_MAC(   1024,  11, 111, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_SOURCE_PORT_E),
 FALCON_DIRECT_MAC(    192,   1, 112, CPSS_DXCH_SIP5_TABLE_ERMRK_QOS_DSCP_MAP_E),
 FALCON_DIRECT_MAC(    192,   1, 113, CPSS_DXCH_SIP5_TABLE_ERMRK_QOS_TC_DP_MAP_E),
 FALCON_DIRECT_MAC(  49152,   3, 114, CPSS_DXCH_SIP5_TABLE_TCAM_E),
 FALCON_DIRECT_MAC(   1024,  32, 115, CPSS_DXCH_SIP5_TABLE_INGRESS_BRIDGE_PORT_MEMBERS_E),
 FALCON_DIRECT_MAC(   8192,   1, 116, CPSS_DXCH_SIP5_TABLE_INGRESS_SPAN_STATE_GROUP_INDEX_E),
 FALCON_DIRECT_MAC(   8192,   1, 117, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_VLAN_ATTRIBUTES_E),
 FALCON_DIRECT_MAC(   8192,   1, 118, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_VLAN_SPANNING_E),
 FALCON_DIRECT_MAC(   2048,   4, 119, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_NON_TRUNK_MEMBERS2_E),
 FALCON_DIRECT_MAC(     96,  10, 120, CPSS_DXCH_SIP5_TABLE_EPCL_UDB_SELECT_E),
 FALCON_DIRECT_MAC(   1024,   1, 121, CPSS_DXCH_SIP5_TABLE_BMA_PORT_MAPPING_E),
 FALCON_DIRECT_MAC(   1344,   1, 122, CPSS_DXCH_SIP5_TABLE_BMA_MULTICAST_COUNTERS_E),
 FALCON_DIRECT_MAC(    128,   1, 123, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_IPFIX_ALERT_WRAPAROUND_E),
 FALCON_DIRECT_MAC(    128,   1, 124, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_IPFIX_ALERT_WRAPAROUND_E),
 FALCON_DIRECT_MAC(    128,   1, 125, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_IPFIX_ALERT_WRAPAROUND_E),
 FALCON_DIRECT_MAC(    128,   1, 126, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_IPFIX_ALERT_AGING_E),
 FALCON_DIRECT_MAC(    128,   1, 127, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_IPFIX_ALERT_AGING_E),
 FALCON_DIRECT_MAC(    128,   1, 128, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_IPFIX_ALERT_AGING_E),
 FALCON_DIRECT_MAC(   1024,   2, 129, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E),
 FALCON_DIRECT_MAC(   1024,   2, 130, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 1),
 FALCON_DIRECT_MAC(   1024,   2, 131, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 2),
 FALCON_DIRECT_MAC(   1024,   2, 132, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 3),
 FALCON_DIRECT_MAC(   1024,   2, 133, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 4),
 FALCON_DIRECT_MAC(   1024,   2, 134, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 5),
 FALCON_DIRECT_MAC(   1024,   2, 135, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 6),
 FALCON_DIRECT_MAC(   1024,   2, 136, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 7),
 FALCON_DIRECT_MAC(   1024,   2, 137, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 8),
 FALCON_DIRECT_MAC(   1024,   2, 138, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 9),
 FALCON_DIRECT_MAC(   1024,   2, 139, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 10),
 FALCON_DIRECT_MAC(   1024,   2, 140, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 11),
 FALCON_DIRECT_MAC(   1024,   2, 141, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 12),
 FALCON_DIRECT_MAC(   1024,   2, 142, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 13),
 FALCON_DIRECT_MAC(   1024,   2, 143, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 14),
 FALCON_DIRECT_MAC(   1024,   2, 144, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 15),
 FALCON_DIRECT_MAC(   1024,   2, 145, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 16),
 FALCON_DIRECT_MAC(   1024,   2, 146, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 17),
 FALCON_DIRECT_MAC(   1024,   2, 147, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 18),
 FALCON_DIRECT_MAC(   1024,   2, 148, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 19),
 FALCON_DIRECT_MAC(   1024,   2, 149, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 20),
 FALCON_DIRECT_MAC(   1024,   2, 150, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 21),
 FALCON_DIRECT_MAC(   1024,   2, 151, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 22),
 FALCON_DIRECT_MAC(   1024,   2, 152, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 23),
 FALCON_DIRECT_MAC(   1024,   2, 153, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 24),
 FALCON_DIRECT_MAC(   1024,   2, 154, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 25),
 FALCON_DIRECT_MAC(   1024,   2, 155, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 26),
 FALCON_DIRECT_MAC(   1024,   2, 156, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 27),
 FALCON_DIRECT_MAC(   1024,   2, 157, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 28),
 FALCON_DIRECT_MAC(   1024,   2, 158, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 29),
 FALCON_DIRECT_MAC(   1024,   2, 159, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 30),
 FALCON_DIRECT_MAC(   1024,   2, 160, CPSS_DXCH_SIP5_TABLE_CNC_31_COUNTERS_E),
 FALCON_DIRECT_MAC(   4096,   2, 161, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_0_METERING_CONFIG_E),
 FALCON_DIRECT_MAC(   4096,   2, 162, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_1_METERING_CONFIG_E),
 FALCON_DIRECT_MAC(   4096,   2, 163, CPSS_DXCH_SIP5_15_TABLE_EGRESS_POLICER_METERING_CONFIG_E),
 FALCON_DIRECT_MAC(   4096,   1, 164, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_0_METERING_CONFORM_SIGN_E),
 FALCON_DIRECT_MAC(   4096,   1, 165, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_1_METERING_CONFORM_SIGN_E),
 FALCON_DIRECT_MAC(   4096,   1, 166, CPSS_DXCH_SIP5_15_TABLE_EGRESS_POLICER_METERING_CONFORM_SIGN_E),
 FALCON_DIRECT_MAC(   1024,   1, 167, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_PORT_SOURCE_ATTRIBUTES_E),
 FALCON_DIRECT_MAC(   1024,   1, 168, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_PORT_TARGET_ATTRIBUTES_E),
 FALCON_DIRECT_MAC(   1024,   8, 169, CPSS_DXCH_SIP5_20_TABLE_TTI_PHYSICAL_PORT_ATTRIBUTE_2_E),
 FALCON_DIRECT_MAC(     64,   1, 170, CPSS_DXCH_SIP5_20_TABLE_TTI_QCN_TO_TIMER_PAUSE_MAP_E),
 FALCON_DIRECT_MAC(     32,   1, 171, CPSS_DXCH_SIP5_20_TABLE_EQ_TX_PROTECTION_LOC_E),
 FALCON_DIRECT_MAC(   4096,   1, 172, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_TC_DP_MAPPER_E),
 FALCON_DIRECT_MAC(   6144,   2, 173, CPSS_DXCH_SIP5_25_TABLE_IPVX_ROUTER_ECMP_POINTER_E),
 FALCON_DIRECT_MAC(    256,   1, 174, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_0_QOS_ATTRIBUTE_TABLE_E),
 FALCON_DIRECT_MAC(    256,   1, 175, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_1_QOS_ATTRIBUTE_TABLE_E),
 FALCON_DIRECT_MAC(    256,   1, 176, CPSS_DXCH_SIP6_TABLE_EGRESS_POLICER_QOS_ATTRIBUTE_TABLE_E),
 FALCON_DIRECT_MAC(   1024,   1, 177, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_0_PORT_ATTRIBUTE_TABLE_E),
 FALCON_DIRECT_MAC(   1024,   1, 178, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_1_PORT_ATTRIBUTE_TABLE_E),
 FALCON_DIRECT_MAC(   1024,   1, 179, CPSS_DXCH_SIP6_TABLE_EGRESS_POLICER_PORT_ATTRIBUTE_TABLE_E),
 FALCON_DIRECT_MAC(     16,   5, 180, CPSS_DXCH_SIP6_TABLE_INGRESS_PCL_HASH_MODE_CRC_E),
 FALCON_DIRECT_MAC(    128,   1, 181, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_EXACT_MATCH_PROFILE_ID_MAPPING_E),
 FALCON_DIRECT_MAC(   2048,   1, 182, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_PORT_LATENCY_MONITORING_E),
 FALCON_DIRECT_MAC(   1024,   1, 183, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_SOURCE_PHYSICAL_PORT_MAPPING_E),
 FALCON_DIRECT_MAC(   1024,   1, 184, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_TARGET_PHYSICAL_PORT_MAPPING_E),
 FALCON_DIRECT_MAC(   1024,   1, 185, CPSS_DXCH_SIP6_TXQ_PDX_DX_QGRPMAP_E),
 FALCON_DIRECT_MAC(    400,   2, 186, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E),
 FALCON_DIRECT_MAC(    400,   2, 187, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 1),
 FALCON_DIRECT_MAC(    400,   2, 188, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 2),
 FALCON_DIRECT_MAC(    400,   2, 189, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 3),
 FALCON_DIRECT_MAC(    400,   2, 190, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 4),
 FALCON_DIRECT_MAC(    400,   2, 191, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 5),
 FALCON_DIRECT_MAC(    400,   2, 192, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 6),
 FALCON_DIRECT_MAC(    400,   2, 193, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 7),
 FALCON_DIRECT_MAC(    400,   2, 194, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 8),
 FALCON_DIRECT_MAC(    400,   2, 195, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 9),
 FALCON_DIRECT_MAC(    400,   2, 196, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 10),
 FALCON_DIRECT_MAC(    400,   2, 197, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 11),
 FALCON_DIRECT_MAC(    400,   2, 198, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 12),
 FALCON_DIRECT_MAC(    400,   2, 199, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 13),
 FALCON_DIRECT_MAC(    400,   2, 200, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 14),
 FALCON_DIRECT_MAC(    400,   2, 201, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 15),
 FALCON_DIRECT_MAC(    400,   2, 202, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 16),
 FALCON_DIRECT_MAC(    400,   2, 203, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 17),
 FALCON_DIRECT_MAC(    400,   2, 204, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 18),
 FALCON_DIRECT_MAC(    400,   2, 205, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 19),
 FALCON_DIRECT_MAC(    400,   2, 206, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 20),
 FALCON_DIRECT_MAC(    400,   2, 207, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 21),
 FALCON_DIRECT_MAC(    400,   2, 208, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 22),
 FALCON_DIRECT_MAC(    400,   2, 209, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 23),
 FALCON_DIRECT_MAC(    400,   2, 210, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 24),
 FALCON_DIRECT_MAC(    400,   2, 211, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 25),
 FALCON_DIRECT_MAC(    400,   2, 212, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 26),
 FALCON_DIRECT_MAC(    400,   2, 213, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 27),
 FALCON_DIRECT_MAC(    400,   2, 214, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 28),
 FALCON_DIRECT_MAC(    400,   2, 215, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 29),
 FALCON_DIRECT_MAC(    400,   2, 216, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 30),
 FALCON_DIRECT_MAC(    400,   2, 217, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_LAST_E),
 FALCON_DIRECT_MAC(   3072,   2, 218, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E),
 FALCON_DIRECT_MAC(   3072,   2, 219, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 1),
 FALCON_DIRECT_MAC(   3072,   2, 220, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 2),
 FALCON_DIRECT_MAC(   3072,   2, 221, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 3),
 FALCON_DIRECT_MAC(   3072,   2, 222, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 4),
 FALCON_DIRECT_MAC(   3072,   2, 223, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 5),
 FALCON_DIRECT_MAC(   3072,   2, 224, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 6),
 FALCON_DIRECT_MAC(   3072,   2, 225, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 7),
 FALCON_DIRECT_MAC(   3072,   2, 226, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 8),
 FALCON_DIRECT_MAC(   3072,   2, 227, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 9),
 FALCON_DIRECT_MAC(   3072,   2, 228, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 10),
 FALCON_DIRECT_MAC(   3072,   2, 229, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 11),
 FALCON_DIRECT_MAC(   3072,   2, 230, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 12),
 FALCON_DIRECT_MAC(   3072,   2, 231, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 13),
 FALCON_DIRECT_MAC(   3072,   2, 232, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 14),
 FALCON_DIRECT_MAC(   3072,   2, 233, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 15),
 FALCON_DIRECT_MAC(   3072,   2, 234, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 16),
 FALCON_DIRECT_MAC(   3072,   2, 235, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 17),
 FALCON_DIRECT_MAC(   3072,   2, 236, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 18),
 FALCON_DIRECT_MAC(   3072,   2, 237, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 19),
 FALCON_DIRECT_MAC(   3072,   2, 238, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 20),
 FALCON_DIRECT_MAC(   3072,   2, 239, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 21),
 FALCON_DIRECT_MAC(   3072,   2, 240, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 22),
 FALCON_DIRECT_MAC(   3072,   2, 241, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 23),
 FALCON_DIRECT_MAC(   3072,   2, 242, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 24),
 FALCON_DIRECT_MAC(   3072,   2, 243, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 25),
 FALCON_DIRECT_MAC(   3072,   2, 244, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 26),
 FALCON_DIRECT_MAC(   3072,   2, 245, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 27),
 FALCON_DIRECT_MAC(   3072,   2, 246, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 28),
 FALCON_DIRECT_MAC(   3072,   2, 247, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 29),
 FALCON_DIRECT_MAC(   3072,   2, 248, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 30),
 FALCON_DIRECT_MAC(   3072,   2, 249, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_LAST_E),
 FALCON_DIRECT_MAC(   1968,   1, 250, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E),
 FALCON_DIRECT_MAC(   1968,   1, 251, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 1),
 FALCON_DIRECT_MAC(   1968,   1, 252, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 2),
 FALCON_DIRECT_MAC(   1968,   1, 253, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 3),
 FALCON_DIRECT_MAC(   1968,   1, 254, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 4),
 FALCON_DIRECT_MAC(   1968,   1, 255, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 5),
 FALCON_DIRECT_MAC(   1968,   1, 256, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 6),
 FALCON_DIRECT_MAC(   1968,   1, 257, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 7),
 FALCON_DIRECT_MAC(   1968,   1, 258, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 8),
 FALCON_DIRECT_MAC(   1968,   1, 259, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 9),
 FALCON_DIRECT_MAC(   1968,   1, 260, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 10),
 FALCON_DIRECT_MAC(   1968,   1, 261, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 11),
 FALCON_DIRECT_MAC(   1968,   1, 262, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 12),
 FALCON_DIRECT_MAC(   1968,   1, 263, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 13),
 FALCON_DIRECT_MAC(   1968,   1, 264, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 14),
 FALCON_DIRECT_MAC(   1968,   1, 265, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 15),
 FALCON_DIRECT_MAC(   1968,   1, 266, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 16),
 FALCON_DIRECT_MAC(   1968,   1, 267, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 17),
 FALCON_DIRECT_MAC(   1968,   1, 268, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 18),
 FALCON_DIRECT_MAC(   1968,   1, 269, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 19),
 FALCON_DIRECT_MAC(   1968,   1, 270, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 20),
 FALCON_DIRECT_MAC(   1968,   1, 271, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 21),
 FALCON_DIRECT_MAC(   1968,   1, 272, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 22),
 FALCON_DIRECT_MAC(   1968,   1, 273, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 23),
 FALCON_DIRECT_MAC(   1968,   1, 274, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 24),
 FALCON_DIRECT_MAC(   1968,   1, 275, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 25),
 FALCON_DIRECT_MAC(   1968,   1, 276, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 26),
 FALCON_DIRECT_MAC(   1968,   1, 277, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 27),
 FALCON_DIRECT_MAC(   1968,   1, 278, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 28),
 FALCON_DIRECT_MAC(   1968,   1, 279, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 29),
 FALCON_DIRECT_MAC(   1968,   1, 280, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 30),
 FALCON_DIRECT_MAC(   1968,   1, 281, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_LAST_E),
 FALCON_DIRECT_MAC(   7872,   1, 282, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E),
 FALCON_DIRECT_MAC(   7872,   1, 283, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 1),
 FALCON_DIRECT_MAC(   7872,   1, 284, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 2),
 FALCON_DIRECT_MAC(   7872,   1, 285, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 3),
 FALCON_DIRECT_MAC(   7872,   1, 286, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 4),
 FALCON_DIRECT_MAC(   7872,   1, 287, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 5),
 FALCON_DIRECT_MAC(   7872,   1, 288, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 6),
 FALCON_DIRECT_MAC(   7872,   1, 289, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 7),
 FALCON_DIRECT_MAC(   7872,   1, 290, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 8),
 FALCON_DIRECT_MAC(   7872,   1, 291, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 9),
 FALCON_DIRECT_MAC(   7872,   1, 292, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 10),
 FALCON_DIRECT_MAC(   7872,   1, 293, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 11),
 FALCON_DIRECT_MAC(   7872,   1, 294, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 12),
 FALCON_DIRECT_MAC(   7872,   1, 295, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 13),
 FALCON_DIRECT_MAC(   7872,   1, 296, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 14),
 FALCON_DIRECT_MAC(   7872,   1, 297, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 15),
 FALCON_DIRECT_MAC(   7872,   1, 298, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 16),
 FALCON_DIRECT_MAC(   7872,   1, 299, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 17),
 FALCON_DIRECT_MAC(   7872,   1, 300, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 18),
 FALCON_DIRECT_MAC(   7872,   1, 301, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 19),
 FALCON_DIRECT_MAC(   7872,   1, 302, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 20),
 FALCON_DIRECT_MAC(   7872,   1, 303, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 21),
 FALCON_DIRECT_MAC(   7872,   1, 304, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 22),
 FALCON_DIRECT_MAC(   7872,   1, 305, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 23),
 FALCON_DIRECT_MAC(   7872,   1, 306, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 24),
 FALCON_DIRECT_MAC(   7872,   1, 307, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 25),
 FALCON_DIRECT_MAC(   7872,   1, 308, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 26),
 FALCON_DIRECT_MAC(   7872,   1, 309, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 27),
 FALCON_DIRECT_MAC(   7872,   1, 310, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 28),
 FALCON_DIRECT_MAC(   7872,   1, 311, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 29),
 FALCON_DIRECT_MAC(   7872,   1, 312, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 30),
 FALCON_DIRECT_MAC(   7872,   1, 313, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_LAST_E),
 FALCON_DIRECT_MAC(    400,   1, 314, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E),
 FALCON_DIRECT_MAC(    400,   1, 315, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 1),
 FALCON_DIRECT_MAC(    400,   1, 316, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 2),
 FALCON_DIRECT_MAC(    400,   1, 317, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 3),
 FALCON_DIRECT_MAC(    400,   1, 318, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 4),
 FALCON_DIRECT_MAC(    400,   1, 319, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 5),
 FALCON_DIRECT_MAC(    400,   1, 320, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 6),
 FALCON_DIRECT_MAC(    400,   1, 321, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 7),
 FALCON_DIRECT_MAC(    400,   1, 322, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 8),
 FALCON_DIRECT_MAC(    400,   1, 323, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 9),
 FALCON_DIRECT_MAC(    400,   1, 324, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 10),
 FALCON_DIRECT_MAC(    400,   1, 325, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 11),
 FALCON_DIRECT_MAC(    400,   1, 326, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 12),
 FALCON_DIRECT_MAC(    400,   1, 327, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 13),
 FALCON_DIRECT_MAC(    400,   1, 328, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 14),
 FALCON_DIRECT_MAC(    400,   1, 329, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 15),
 FALCON_DIRECT_MAC(    400,   1, 330, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 16),
 FALCON_DIRECT_MAC(    400,   1, 331, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 17),
 FALCON_DIRECT_MAC(    400,   1, 332, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 18),
 FALCON_DIRECT_MAC(    400,   1, 333, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 19),
 FALCON_DIRECT_MAC(    400,   1, 334, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 20),
 FALCON_DIRECT_MAC(    400,   1, 335, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 21),
 FALCON_DIRECT_MAC(    400,   1, 336, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 22),
 FALCON_DIRECT_MAC(    400,   1, 337, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 23),
 FALCON_DIRECT_MAC(    400,   1, 338, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 24),
 FALCON_DIRECT_MAC(    400,   1, 339, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 25),
 FALCON_DIRECT_MAC(    400,   1, 340, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 26),
 FALCON_DIRECT_MAC(    400,   1, 341, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 27),
 FALCON_DIRECT_MAC(    400,   1, 342, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 28),
 FALCON_DIRECT_MAC(    400,   1, 343, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 29),
 FALCON_DIRECT_MAC(    400,   1, 344, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 30),
 FALCON_DIRECT_MAC(    400,   1, 345, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_LAST_E),
 FALCON_DIRECT_MAC(    400,   1, 346, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E),
 FALCON_DIRECT_MAC(    400,   1, 347, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 1),
 FALCON_DIRECT_MAC(    400,   1, 348, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 2),
 FALCON_DIRECT_MAC(    400,   1, 349, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 3),
 FALCON_DIRECT_MAC(    400,   1, 350, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 4),
 FALCON_DIRECT_MAC(    400,   1, 351, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 5),
 FALCON_DIRECT_MAC(    400,   1, 352, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 6),
 FALCON_DIRECT_MAC(    400,   1, 353, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 7),
 FALCON_DIRECT_MAC(    400,   1, 354, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 8),
 FALCON_DIRECT_MAC(    400,   1, 355, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 9),
 FALCON_DIRECT_MAC(    400,   1, 356, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 10),
 FALCON_DIRECT_MAC(    400,   1, 357, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 11),
 FALCON_DIRECT_MAC(    400,   1, 358, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 12),
 FALCON_DIRECT_MAC(    400,   1, 359, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 13),
 FALCON_DIRECT_MAC(    400,   1, 360, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 14),
 FALCON_DIRECT_MAC(    400,   1, 361, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 15),
 FALCON_DIRECT_MAC(    400,   1, 362, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 16),
 FALCON_DIRECT_MAC(    400,   1, 363, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 17),
 FALCON_DIRECT_MAC(    400,   1, 364, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 18),
 FALCON_DIRECT_MAC(    400,   1, 365, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 19),
 FALCON_DIRECT_MAC(    400,   1, 366, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 20),
 FALCON_DIRECT_MAC(    400,   1, 367, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 21),
 FALCON_DIRECT_MAC(    400,   1, 368, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 22),
 FALCON_DIRECT_MAC(    400,   1, 369, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 23),
 FALCON_DIRECT_MAC(    400,   1, 370, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 24),
 FALCON_DIRECT_MAC(    400,   1, 371, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 25),
 FALCON_DIRECT_MAC(    400,   1, 372, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 26),
 FALCON_DIRECT_MAC(    400,   1, 373, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 27),
 FALCON_DIRECT_MAC(    400,   1, 374, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 28),
 FALCON_DIRECT_MAC(    400,   1, 375, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 29),
 FALCON_DIRECT_MAC(    400,   1, 376, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 30),
 FALCON_DIRECT_MAC(    400,   1, 377, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_LAST_E),
 FALCON_DIRECT_MAC(    400,   1, 378, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E),
 FALCON_DIRECT_MAC(    400,   1, 379, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 1),
 FALCON_DIRECT_MAC(    400,   1, 380, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 2),
 FALCON_DIRECT_MAC(    400,   1, 381, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 3),
 FALCON_DIRECT_MAC(    400,   1, 382, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 4),
 FALCON_DIRECT_MAC(    400,   1, 383, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 5),
 FALCON_DIRECT_MAC(    400,   1, 384, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 6),
 FALCON_DIRECT_MAC(    400,   1, 385, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 7),
 FALCON_DIRECT_MAC(    400,   1, 386, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 8),
 FALCON_DIRECT_MAC(    400,   1, 387, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 9),
 FALCON_DIRECT_MAC(    400,   1, 388, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 10),
 FALCON_DIRECT_MAC(    400,   1, 389, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 11),
 FALCON_DIRECT_MAC(    400,   1, 390, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 12),
 FALCON_DIRECT_MAC(    400,   1, 391, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 13),
 FALCON_DIRECT_MAC(    400,   1, 392, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 14),
 FALCON_DIRECT_MAC(    400,   1, 393, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 15),
 FALCON_DIRECT_MAC(    400,   1, 394, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 16),
 FALCON_DIRECT_MAC(    400,   1, 395, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 17),
 FALCON_DIRECT_MAC(    400,   1, 396, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 18),
 FALCON_DIRECT_MAC(    400,   1, 397, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 19),
 FALCON_DIRECT_MAC(    400,   1, 398, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 20),
 FALCON_DIRECT_MAC(    400,   1, 399, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 21),
 FALCON_DIRECT_MAC(    400,   1, 400, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 22),
 FALCON_DIRECT_MAC(    400,   1, 401, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 23),
 FALCON_DIRECT_MAC(    400,   1, 402, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 24),
 FALCON_DIRECT_MAC(    400,   1, 403, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 25),
 FALCON_DIRECT_MAC(    400,   1, 404, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 26),
 FALCON_DIRECT_MAC(    400,   1, 405, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 27),
 FALCON_DIRECT_MAC(    400,   1, 406, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 28),
 FALCON_DIRECT_MAC(    400,   1, 407, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 29),
 FALCON_DIRECT_MAC(    400,   1, 408, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 30),
 FALCON_DIRECT_MAC(    400,   1, 409, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_LAST_E),
 FALCON_DIRECT_MAC(    400,   1, 410, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E),
 FALCON_DIRECT_MAC(    400,   1, 411, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 1),
 FALCON_DIRECT_MAC(    400,   1, 412, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 2),
 FALCON_DIRECT_MAC(    400,   1, 413, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 3),
 FALCON_DIRECT_MAC(    400,   1, 414, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 4),
 FALCON_DIRECT_MAC(    400,   1, 415, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 5),
 FALCON_DIRECT_MAC(    400,   1, 416, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 6),
 FALCON_DIRECT_MAC(    400,   1, 417, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 7),
 FALCON_DIRECT_MAC(    400,   1, 418, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 8),
 FALCON_DIRECT_MAC(    400,   1, 419, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 9),
 FALCON_DIRECT_MAC(    400,   1, 420, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 10),
 FALCON_DIRECT_MAC(    400,   1, 421, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 11),
 FALCON_DIRECT_MAC(    400,   1, 422, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 12),
 FALCON_DIRECT_MAC(    400,   1, 423, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 13),
 FALCON_DIRECT_MAC(    400,   1, 424, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 14),
 FALCON_DIRECT_MAC(    400,   1, 425, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 15),
 FALCON_DIRECT_MAC(    400,   1, 426, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 16),
 FALCON_DIRECT_MAC(    400,   1, 427, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 17),
 FALCON_DIRECT_MAC(    400,   1, 428, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 18),
 FALCON_DIRECT_MAC(    400,   1, 429, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 19),
 FALCON_DIRECT_MAC(    400,   1, 430, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 20),
 FALCON_DIRECT_MAC(    400,   1, 431, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 21),
 FALCON_DIRECT_MAC(    400,   1, 432, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 22),
 FALCON_DIRECT_MAC(    400,   1, 433, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 23),
 FALCON_DIRECT_MAC(    400,   1, 434, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 24),
 FALCON_DIRECT_MAC(    400,   1, 435, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 25),
 FALCON_DIRECT_MAC(    400,   1, 436, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 26),
 FALCON_DIRECT_MAC(    400,   1, 437, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 27),
 FALCON_DIRECT_MAC(    400,   1, 438, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 28),
 FALCON_DIRECT_MAC(    400,   1, 439, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 29),
 FALCON_DIRECT_MAC(    400,   1, 440, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 30),
 FALCON_DIRECT_MAC(    400,   1, 441, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_LAST_E),
 FALCON_DIRECT_MAC(    400,   1, 442, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E),
 FALCON_DIRECT_MAC(    400,   1, 443, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 1),
 FALCON_DIRECT_MAC(    400,   1, 444, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 2),
 FALCON_DIRECT_MAC(    400,   1, 445, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 3),
 FALCON_DIRECT_MAC(    400,   1, 446, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 4),
 FALCON_DIRECT_MAC(    400,   1, 447, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 5),
 FALCON_DIRECT_MAC(    400,   1, 448, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 6),
 FALCON_DIRECT_MAC(    400,   1, 449, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 7),
 FALCON_DIRECT_MAC(    400,   1, 450, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 8),
 FALCON_DIRECT_MAC(    400,   1, 451, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 9),
 FALCON_DIRECT_MAC(    400,   1, 452, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 10),
 FALCON_DIRECT_MAC(    400,   1, 453, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 11),
 FALCON_DIRECT_MAC(    400,   1, 454, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 12),
 FALCON_DIRECT_MAC(    400,   1, 455, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 13),
 FALCON_DIRECT_MAC(    400,   1, 456, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 14),
 FALCON_DIRECT_MAC(    400,   1, 457, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 15),
 FALCON_DIRECT_MAC(    400,   1, 458, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 16),
 FALCON_DIRECT_MAC(    400,   1, 459, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 17),
 FALCON_DIRECT_MAC(    400,   1, 460, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 18),
 FALCON_DIRECT_MAC(    400,   1, 461, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 19),
 FALCON_DIRECT_MAC(    400,   1, 462, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 20),
 FALCON_DIRECT_MAC(    400,   1, 463, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 21),
 FALCON_DIRECT_MAC(    400,   1, 464, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 22),
 FALCON_DIRECT_MAC(    400,   1, 465, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 23),
 FALCON_DIRECT_MAC(    400,   1, 466, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 24),
 FALCON_DIRECT_MAC(    400,   1, 467, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 25),
 FALCON_DIRECT_MAC(    400,   1, 468, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 26),
 FALCON_DIRECT_MAC(    400,   1, 469, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 27),
 FALCON_DIRECT_MAC(    400,   1, 470, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 28),
 FALCON_DIRECT_MAC(    400,   1, 471, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 29),
 FALCON_DIRECT_MAC(    400,   1, 472, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 30),
 FALCON_DIRECT_MAC(    400,   1, 473, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_LAST_E),
 FALCON_DIRECT_MAC(    400,   1, 474, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E),
 FALCON_DIRECT_MAC(    400,   1, 475, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 1),
 FALCON_DIRECT_MAC(    400,   1, 476, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 2),
 FALCON_DIRECT_MAC(    400,   1, 477, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 3),
 FALCON_DIRECT_MAC(    400,   1, 478, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 4),
 FALCON_DIRECT_MAC(    400,   1, 479, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 5),
 FALCON_DIRECT_MAC(    400,   1, 480, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 6),
 FALCON_DIRECT_MAC(    400,   1, 481, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 7),
 FALCON_DIRECT_MAC(    400,   1, 482, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 8),
 FALCON_DIRECT_MAC(    400,   1, 483, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 9),
 FALCON_DIRECT_MAC(    400,   1, 484, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 10),
 FALCON_DIRECT_MAC(    400,   1, 485, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 11),
 FALCON_DIRECT_MAC(    400,   1, 486, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 12),
 FALCON_DIRECT_MAC(    400,   1, 487, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 13),
 FALCON_DIRECT_MAC(    400,   1, 488, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 14),
 FALCON_DIRECT_MAC(    400,   1, 489, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 15),
 FALCON_DIRECT_MAC(    400,   1, 490, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 16),
 FALCON_DIRECT_MAC(    400,   1, 491, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 17),
 FALCON_DIRECT_MAC(    400,   1, 492, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 18),
 FALCON_DIRECT_MAC(    400,   1, 493, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 19),
 FALCON_DIRECT_MAC(    400,   1, 494, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 20),
 FALCON_DIRECT_MAC(    400,   1, 495, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 21),
 FALCON_DIRECT_MAC(    400,   1, 496, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 22),
 FALCON_DIRECT_MAC(    400,   1, 497, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 23),
 FALCON_DIRECT_MAC(    400,   1, 498, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 24),
 FALCON_DIRECT_MAC(    400,   1, 499, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 25),
 FALCON_DIRECT_MAC(    400,   1, 500, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 26),
 FALCON_DIRECT_MAC(    400,   1, 501, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 27),
 FALCON_DIRECT_MAC(    400,   1, 502, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 28),
 FALCON_DIRECT_MAC(    400,   1, 503, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 29),
 FALCON_DIRECT_MAC(    400,   1, 504, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 30),
 FALCON_DIRECT_MAC(    400,   1, 505, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_LAST_E),
 FALCON_DIRECT_MAC(    400,   2, 506, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E),
 FALCON_DIRECT_MAC(    400,   2, 507, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 1),
 FALCON_DIRECT_MAC(    400,   2, 508, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 2),
 FALCON_DIRECT_MAC(    400,   2, 509, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 3),
 FALCON_DIRECT_MAC(    400,   2, 510, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 4),
 FALCON_DIRECT_MAC(    400,   2, 511, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 5),
 FALCON_DIRECT_MAC(    400,   2, 512, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 6),
 FALCON_DIRECT_MAC(    400,   2, 513, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 7),
 FALCON_DIRECT_MAC(    400,   2, 514, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 8),
 FALCON_DIRECT_MAC(    400,   2, 515, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 9),
 FALCON_DIRECT_MAC(    400,   2, 516, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 10),
 FALCON_DIRECT_MAC(    400,   2, 517, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 11),
 FALCON_DIRECT_MAC(    400,   2, 518, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 12),
 FALCON_DIRECT_MAC(    400,   2, 519, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 13),
 FALCON_DIRECT_MAC(    400,   2, 520, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 14),
 FALCON_DIRECT_MAC(    400,   2, 521, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 15),
 FALCON_DIRECT_MAC(    400,   2, 522, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 16),
 FALCON_DIRECT_MAC(    400,   2, 523, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 17),
 FALCON_DIRECT_MAC(    400,   2, 524, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 18),
 FALCON_DIRECT_MAC(    400,   2, 525, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 19),
 FALCON_DIRECT_MAC(    400,   2, 526, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 20),
 FALCON_DIRECT_MAC(    400,   2, 527, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 21),
 FALCON_DIRECT_MAC(    400,   2, 528, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 22),
 FALCON_DIRECT_MAC(    400,   2, 529, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 23),
 FALCON_DIRECT_MAC(    400,   2, 530, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 24),
 FALCON_DIRECT_MAC(    400,   2, 531, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 25),
 FALCON_DIRECT_MAC(    400,   2, 532, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 26),
 FALCON_DIRECT_MAC(    400,   2, 533, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 27),
 FALCON_DIRECT_MAC(    400,   2, 534, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 28),
 FALCON_DIRECT_MAC(    400,   2, 535, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 29),
 FALCON_DIRECT_MAC(    400,   2, 536, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 30),
 FALCON_DIRECT_MAC(    400,   2, 537, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_LAST_E),
 FALCON_DIRECT_MAC(    400,   2, 538, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E),
 FALCON_DIRECT_MAC(    400,   2, 539, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 1),
 FALCON_DIRECT_MAC(    400,   2, 540, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 2),
 FALCON_DIRECT_MAC(    400,   2, 541, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 3),
 FALCON_DIRECT_MAC(    400,   2, 542, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 4),
 FALCON_DIRECT_MAC(    400,   2, 543, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 5),
 FALCON_DIRECT_MAC(    400,   2, 544, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 6),
 FALCON_DIRECT_MAC(    400,   2, 545, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 7),
 FALCON_DIRECT_MAC(    400,   2, 546, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 8),
 FALCON_DIRECT_MAC(    400,   2, 547, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 9),
 FALCON_DIRECT_MAC(    400,   2, 548, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 10),
 FALCON_DIRECT_MAC(    400,   2, 549, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 11),
 FALCON_DIRECT_MAC(    400,   2, 550, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 12),
 FALCON_DIRECT_MAC(    400,   2, 551, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 13),
 FALCON_DIRECT_MAC(    400,   2, 552, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 14),
 FALCON_DIRECT_MAC(    400,   2, 553, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 15),
 FALCON_DIRECT_MAC(    400,   2, 554, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 16),
 FALCON_DIRECT_MAC(    400,   2, 555, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 17),
 FALCON_DIRECT_MAC(    400,   2, 556, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 18),
 FALCON_DIRECT_MAC(    400,   2, 557, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 19),
 FALCON_DIRECT_MAC(    400,   2, 558, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 20),
 FALCON_DIRECT_MAC(    400,   2, 559, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 21),
 FALCON_DIRECT_MAC(    400,   2, 560, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 22),
 FALCON_DIRECT_MAC(    400,   2, 561, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 23),
 FALCON_DIRECT_MAC(    400,   2, 562, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 24),
 FALCON_DIRECT_MAC(    400,   2, 563, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 25),
 FALCON_DIRECT_MAC(    400,   2, 564, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 26),
 FALCON_DIRECT_MAC(    400,   2, 565, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 27),
 FALCON_DIRECT_MAC(    400,   2, 566, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 28),
 FALCON_DIRECT_MAC(    400,   2, 567, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 29),
 FALCON_DIRECT_MAC(    400,   2, 568, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 30),
 FALCON_DIRECT_MAC(    400,   2, 569, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_LAST_E),
 FALCON_DIRECT_MAC(    400,   1, 570, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E),
 FALCON_DIRECT_MAC(    400,   1, 571, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 1),
 FALCON_DIRECT_MAC(    400,   1, 572, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 2),
 FALCON_DIRECT_MAC(    400,   1, 573, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 3),
 FALCON_DIRECT_MAC(    400,   1, 574, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 4),
 FALCON_DIRECT_MAC(    400,   1, 575, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 5),
 FALCON_DIRECT_MAC(    400,   1, 576, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 6),
 FALCON_DIRECT_MAC(    400,   1, 577, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 7),
 FALCON_DIRECT_MAC(    400,   1, 578, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 8),
 FALCON_DIRECT_MAC(    400,   1, 579, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 9),
 FALCON_DIRECT_MAC(    400,   1, 580, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 10),
 FALCON_DIRECT_MAC(    400,   1, 581, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 11),
 FALCON_DIRECT_MAC(    400,   1, 582, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 12),
 FALCON_DIRECT_MAC(    400,   1, 583, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 13),
 FALCON_DIRECT_MAC(    400,   1, 584, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 14),
 FALCON_DIRECT_MAC(    400,   1, 585, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 15),
 FALCON_DIRECT_MAC(    400,   1, 586, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 16),
 FALCON_DIRECT_MAC(    400,   1, 587, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 17),
 FALCON_DIRECT_MAC(    400,   1, 588, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 18),
 FALCON_DIRECT_MAC(    400,   1, 589, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 19),
 FALCON_DIRECT_MAC(    400,   1, 590, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 20),
 FALCON_DIRECT_MAC(    400,   1, 591, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 21),
 FALCON_DIRECT_MAC(    400,   1, 592, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 22),
 FALCON_DIRECT_MAC(    400,   1, 593, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 23),
 FALCON_DIRECT_MAC(    400,   1, 594, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 24),
 FALCON_DIRECT_MAC(    400,   1, 595, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 25),
 FALCON_DIRECT_MAC(    400,   1, 596, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 26),
 FALCON_DIRECT_MAC(    400,   1, 597, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 27),
 FALCON_DIRECT_MAC(    400,   1, 598, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 28),
 FALCON_DIRECT_MAC(    400,   1, 599, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 29),
 FALCON_DIRECT_MAC(    400,   1, 600, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 30),
 FALCON_DIRECT_MAC(    400,   1, 601, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_LAST_E),
 FALCON_DIRECT_MAC(      9,   2, 602, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E),
 FALCON_DIRECT_MAC(      9,   2, 603, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 1),
 FALCON_DIRECT_MAC(      9,   2, 604, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 2),
 FALCON_DIRECT_MAC(      9,   2, 605, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 3),
 FALCON_DIRECT_MAC(      9,   2, 606, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 4),
 FALCON_DIRECT_MAC(      9,   2, 607, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 5),
 FALCON_DIRECT_MAC(      9,   2, 608, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 6),
 FALCON_DIRECT_MAC(      9,   2, 609, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 7),
 FALCON_DIRECT_MAC(      9,   2, 610, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 8),
 FALCON_DIRECT_MAC(      9,   2, 611, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 9),
 FALCON_DIRECT_MAC(      9,   2, 612, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 10),
 FALCON_DIRECT_MAC(      9,   2, 613, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 11),
 FALCON_DIRECT_MAC(      9,   2, 614, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 12),
 FALCON_DIRECT_MAC(      9,   2, 615, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 13),
 FALCON_DIRECT_MAC(      9,   2, 616, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 14),
 FALCON_DIRECT_MAC(      9,   2, 617, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 15),
 FALCON_DIRECT_MAC(      9,   2, 618, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 16),
 FALCON_DIRECT_MAC(      9,   2, 619, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 17),
 FALCON_DIRECT_MAC(      9,   2, 620, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 18),
 FALCON_DIRECT_MAC(      9,   2, 621, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 19),
 FALCON_DIRECT_MAC(      9,   2, 622, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 20),
 FALCON_DIRECT_MAC(      9,   2, 623, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 21),
 FALCON_DIRECT_MAC(      9,   2, 624, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 22),
 FALCON_DIRECT_MAC(      9,   2, 625, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 23),
 FALCON_DIRECT_MAC(      9,   2, 626, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 24),
 FALCON_DIRECT_MAC(      9,   2, 627, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 25),
 FALCON_DIRECT_MAC(      9,   2, 628, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 26),
 FALCON_DIRECT_MAC(      9,   2, 629, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 27),
 FALCON_DIRECT_MAC(      9,   2, 630, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 28),
 FALCON_DIRECT_MAC(      9,   2, 631, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 29),
 FALCON_DIRECT_MAC(      9,   2, 632, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 30),
 FALCON_DIRECT_MAC(      9,   2, 633, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_LAST_E),
 FALCON_DIRECT_MAC(     18,   1, 634, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E),
 FALCON_DIRECT_MAC(     18,   1, 635, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 1),
 FALCON_DIRECT_MAC(     18,   1, 636, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 2),
 FALCON_DIRECT_MAC(     18,   1, 637, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 3),
 FALCON_DIRECT_MAC(     18,   1, 638, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 4),
 FALCON_DIRECT_MAC(     18,   1, 639, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 5),
 FALCON_DIRECT_MAC(     18,   1, 640, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 6),
 FALCON_DIRECT_MAC(     18,   1, 641, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 7),
 FALCON_DIRECT_MAC(     18,   1, 642, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 8),
 FALCON_DIRECT_MAC(     18,   1, 643, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 9),
 FALCON_DIRECT_MAC(     18,   1, 644, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 10),
 FALCON_DIRECT_MAC(     18,   1, 645, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 11),
 FALCON_DIRECT_MAC(     18,   1, 646, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 12),
 FALCON_DIRECT_MAC(     18,   1, 647, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 13),
 FALCON_DIRECT_MAC(     18,   1, 648, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 14),
 FALCON_DIRECT_MAC(     18,   1, 649, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 15),
 FALCON_DIRECT_MAC(     18,   1, 650, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 16),
 FALCON_DIRECT_MAC(     18,   1, 651, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 17),
 FALCON_DIRECT_MAC(     18,   1, 652, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 18),
 FALCON_DIRECT_MAC(     18,   1, 653, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 19),
 FALCON_DIRECT_MAC(     18,   1, 654, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 20),
 FALCON_DIRECT_MAC(     18,   1, 655, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 21),
 FALCON_DIRECT_MAC(     18,   1, 656, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 22),
 FALCON_DIRECT_MAC(     18,   1, 657, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 23),
 FALCON_DIRECT_MAC(     18,   1, 658, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 24),
 FALCON_DIRECT_MAC(     18,   1, 659, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 25),
 FALCON_DIRECT_MAC(     18,   1, 660, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 26),
 FALCON_DIRECT_MAC(     18,   1, 661, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 27),
 FALCON_DIRECT_MAC(     18,   1, 662, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 28),
 FALCON_DIRECT_MAC(     18,   1, 663, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 29),
 FALCON_DIRECT_MAC(     18,   1, 664, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 30),
 FALCON_DIRECT_MAC(     18,   1, 665, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_LAST_E),
 FALCON_DIRECT_MAC(    314,   1, 666, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_E),
 FALCON_DIRECT_MAC(    314,   1, 667, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_E + 1),
 FALCON_DIRECT_MAC(    314,   1, 668, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_E + 2),
 FALCON_DIRECT_MAC(    314,   1, 669, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_LAST_E),
 FALCON_DIRECT_MAC(   1024,   1, 670, CPSS_DXCH_SIP6_TABLE_TTI_PORT_TO_QUEUE_TRANSLATION_TABLE_E),
 FALCON_DIRECT_MAC(   8192,   1, 671, CPSS_DXCH_SIP6_TABLE_TTI_VLAN_TO_VRF_ID_TABLE_E),
 FALCON_DIRECT_MAC(   1024,   1, 672, CPSS_DXCH_SIP6_TABLE_PREQ_CNC_PORT_MAPPING_E),
 FALCON_DIRECT_MAC(    768,   3, 673, CPSS_DXCH_SIP6_TABLE_PREQ_QUEUE_DP_CONFIGURATIONS_E),
 FALCON_DIRECT_MAC(    256,   3, 674, CPSS_DXCH_SIP6_TABLE_PREQ_QUEUE_CONFIGURATIONS_E),
 FALCON_DIRECT_MAC(     16,   4, 675, CPSS_DXCH_SIP6_TABLE_PREQ_PORT_PROFILE_E),
 FALCON_DIRECT_MAC(   1024,   1, 676, CPSS_DXCH_SIP6_TABLE_PREQ_TARGET_PHYSICAL_PORT_E),
 FALCON_DIRECT_MAC(    512,   5, 677, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE0_E),
 FALCON_DIRECT_MAC(    512,   5, 678, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE1_E),
 FALCON_DIRECT_MAC(    512,   5, 679, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE2_E),
 FALCON_DIRECT_MAC(    512,   5, 680, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE3_E),
 FALCON_DIRECT_MAC(   6144,   2, 681, CPSS_DXCH_SIP6_TABLE_IPVX_ECMP_E),
 FALCON_DIRECT_MAC(   1639,   4, 682, CPSS_DXCH_SIP6_TABLE_PBR_E),
 FALCON_DIRECT_MAC(  62920,   1, 683, CPSS_DXCH_SIP6_TABLE_LPM_AGING_E),
 FALCON_DIRECT_MAC(    512,   6, 684, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E),
 FALCON_DIRECT_MAC(    512,   6, 685, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 1),
 FALCON_DIRECT_MAC(    512,   6, 686, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 2),
 FALCON_DIRECT_MAC(    512,   6, 687, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 3),
 FALCON_DIRECT_MAC(    512,   6, 688, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 4),
 FALCON_DIRECT_MAC(    512,   6, 689, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 5),
 FALCON_DIRECT_MAC(    512,   6, 690, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 6),
 FALCON_DIRECT_MAC(    512,   6, 691, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 7),
 FALCON_DIRECT_MAC(    512,   6, 692, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 8),
 FALCON_DIRECT_MAC(    512,   6, 693, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 9),
 FALCON_DIRECT_MAC(    512,   6, 694, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 10),
 FALCON_DIRECT_MAC(    512,   6, 695, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 11),
 FALCON_DIRECT_MAC(    512,   6, 696, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 12),
 FALCON_DIRECT_MAC(    512,   6, 697, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 13),
 FALCON_DIRECT_MAC(    512,   6, 698, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 14),
 FALCON_DIRECT_MAC(    512,   6, 699, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 15),
 FALCON_DIRECT_MAC(    512,   6, 700, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 16),
 FALCON_DIRECT_MAC(    512,   6, 701, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 17),
 FALCON_DIRECT_MAC(    512,   6, 702, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 18),
 FALCON_DIRECT_MAC(    512,   6, 703, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 19),
 FALCON_DIRECT_MAC(    512,   6, 704, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 20),
 FALCON_DIRECT_MAC(    512,   6, 705, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 21),
 FALCON_DIRECT_MAC(    512,   6, 706, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 22),
 FALCON_DIRECT_MAC(    512,   6, 707, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 23),
 FALCON_DIRECT_MAC(    512,   6, 708, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 24),
 FALCON_DIRECT_MAC(    512,   6, 709, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 25),
 FALCON_DIRECT_MAC(    512,   6, 710, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 26),
 FALCON_DIRECT_MAC(    512,   6, 711, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 27),
 FALCON_DIRECT_MAC(    512,   6, 712, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 28),
 FALCON_DIRECT_MAC(    512,   6, 713, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 29),
 FALCON_DIRECT_MAC(    512,   6, 714, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 30),
 FALCON_DIRECT_MAC(    512,   6, 715, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_LAST_E),
 FALCON_DIRECT_MAC(    512,   3, 716, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E),
 FALCON_DIRECT_MAC(    512,   3, 717, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 1),
 FALCON_DIRECT_MAC(    512,   3, 718, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 2),
 FALCON_DIRECT_MAC(    512,   3, 719, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 3),
 FALCON_DIRECT_MAC(    512,   3, 720, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 4),
 FALCON_DIRECT_MAC(    512,   3, 721, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 5),
 FALCON_DIRECT_MAC(    512,   3, 722, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 6),
 FALCON_DIRECT_MAC(    512,   3, 723, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 7),
 FALCON_DIRECT_MAC(    512,   3, 724, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 8),
 FALCON_DIRECT_MAC(    512,   3, 725, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 9),
 FALCON_DIRECT_MAC(    512,   3, 726, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 10),
 FALCON_DIRECT_MAC(    512,   3, 727, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 11),
 FALCON_DIRECT_MAC(    512,   3, 728, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 12),
 FALCON_DIRECT_MAC(    512,   3, 729, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 13),
 FALCON_DIRECT_MAC(    512,   3, 730, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 14),
 FALCON_DIRECT_MAC(    512,   3, 731, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 15),
 FALCON_DIRECT_MAC(    512,   3, 732, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 16),
 FALCON_DIRECT_MAC(    512,   3, 733, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 17),
 FALCON_DIRECT_MAC(    512,   3, 734, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 18),
 FALCON_DIRECT_MAC(    512,   3, 735, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 19),
 FALCON_DIRECT_MAC(    512,   3, 736, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 20),
 FALCON_DIRECT_MAC(    512,   3, 737, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 21),
 FALCON_DIRECT_MAC(    512,   3, 738, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 22),
 FALCON_DIRECT_MAC(    512,   3, 739, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 23),
 FALCON_DIRECT_MAC(    512,   3, 740, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 24),
 FALCON_DIRECT_MAC(    512,   3, 741, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 25),
 FALCON_DIRECT_MAC(    512,   3, 742, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 26),
 FALCON_DIRECT_MAC(    512,   3, 743, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 27),
 FALCON_DIRECT_MAC(    512,   3, 744, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 28),
 FALCON_DIRECT_MAC(    512,   3, 745, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 29),
 FALCON_DIRECT_MAC(    512,   3, 746, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 30),
 FALCON_DIRECT_MAC(    512,   3, 747, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_LAST_E),
 FALCON_DIRECT_MAC(    256,   1, 748, CPSS_DXCH_SIP6_TABLE_PHA_PPA_THREADS_CONF_1_E),
 FALCON_DIRECT_MAC(    256,   5, 749, CPSS_DXCH_SIP6_TABLE_PHA_PPA_THREADS_CONF_2_E),
 FALCON_DIRECT_MAC(   1024,   1, 750, CPSS_DXCH_SIP6_TABLE_PHA_SOURCE_PHYSICAL_PORT_E),
 FALCON_DIRECT_MAC(   1024,   1, 751, CPSS_DXCH_SIP6_TABLE_PHA_TARGET_PHYSICAL_PORT_E),
 FALCON_DIRECT_MAC(   1024,   4, 752, CPSS_DXCH_SIP6_TABLE_PHA_FW_IMAGE_E),
 FALCON_DIRECT_MAC(   2048,   1, 753, CPSS_DXCH_SIP6_TABLE_PHA_SHARED_DMEM_E),
 FALCON_INDIRECT_MAC( 262144,   4, 0, CPSS_DXCH_TABLE_FDB_E),
 FALCON_INDIRECT_MAC(   1024,   4, 1, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_E),
 FALCON_INDIRECT_MAC(   1024,   4, 2, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_E),
 FALCON_INDIRECT_MAC( 131072,   4, 3, CPSS_DXCH_SIP6_TABLE_EXACT_MATCH_E),
};

/* Number of entries in Tables info array */
const GT_U32 prvCpssDxChFalcon_tablesInfoArrSize = sizeof(prvCpssDxChFalcon_tablesInfoArr)/sizeof(prvCpssDxChFalcon_tablesInfoArr[0]);

/* Macro for AC5P's Direct Info record in Table Info */
#define AC5P_DIRECT_MAC(_tblSize,_entrySize, _directTblIdx, _tableId) \
{ _tableId, {_tblSize, _entrySize, \
    PRV_CPSS_DXCH_DIRECT_ACCESS_E, &prvCpssDxChAc5p_directInfoArr[_directTblIdx],\
    PRV_CPSS_DXCH_DIRECT_ACCESS_E,&prvCpssDxChAc5p_directInfoArr[_directTblIdx]}}

/* Macro for AC5P's Indirect Info record in Table Info */
#define AC5P_INDIRECT_MAC(_tblSize,_entrySize, _indirectTblIdx, _tableId) \
{ _tableId, {_tblSize, _entrySize, \
    PRV_CPSS_DXCH_INDIRECT_ACCESS_E, &prvCpssDxChAc5p_indirectInfoArr[_indirectTblIdx],\
    PRV_CPSS_DXCH_INDIRECT_ACCESS_E,&prvCpssDxChAc5p_indirectInfoArr[_indirectTblIdx]}}

/* indirect table info for AC5P (Hawk) */
static const PRV_CPSS_DXCH_TABLES_INFO_INDIRECT_STC prvCpssDxChAc5p_indirectInfoArr[] =
{
    /* PRV_CPSS_SIP5_FDB_TABLE_INDIRECT_E  */
    {0x12800130, 0x12800134,   0,  2, PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS,
          PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS, 1},

    /* PRV_CPSS_SIP5_IOAM_TABLE_INDIRECT_E */
    {0x170000D0, 0x170000D4,    0, 16, PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS,
          PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS, 1},

    /* PRV_CPSS_SIP5_EOAM_TABLE_INDIRECT_E */
    {0x0F6000D0, 0x0F6000D4,    0, 16, PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS,
          PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS, 1},

   /* PRV_CPSS_SIP6_EXACT_MATCH_TABLE_INDIRECT_E */
    {0x12402000, 0x12402004,   0,  2, PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS,
          PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS, 1}
};

/* Direct tables info */
const PRV_CPSS_DXCH_TABLES_INFO_DIRECT_STC prvCpssDxChAc5p_directInfoArr[] =
{
 PRV_DIRECT_INFO_MAC(0x0C810000,   4, 4, CPSS_DXCH_TABLE_VLAN_PORT_PROTOCOL_E),
 PRV_DIRECT_INFO_MAC(0x16100000,   4, 4, CPSS_DXCH_TABLE_STATISTICAL_RATE_LIMIT_E),
 PRV_DIRECT_INFO_MAC(0x16120000,   4, 4, CPSS_DXCH_TABLE_CPU_CODE_E),
 PRV_DIRECT_INFO_MAC(0x13010000,   8, 4, CPSS_DXCH_TABLE_PCL_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x16110000,   4, 4, CPSS_DXCH_TABLE_QOS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x14CC0000,  16, 4, CPSS_DXCH_TABLE_MULTICAST_E),
 PRV_DIRECT_INFO_MAC(0x0E820000,   4, 4, CPSS_DXCH_TABLE_ROUTE_HA_MAC_SA_E),
 PRV_DIRECT_INFO_MAC(0x0E408000,   4, 4, CPSS_DXCH2_TABLE_EGRESS_PCL_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x0EC00000,  64, 4, CPSS_DXCH2_TABLE_TUNNEL_START_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x0C801600,  32, 4, CPSS_DXCH3_TABLE_MAC2ME_E),
 PRV_DIRECT_INFO_MAC(0x0C850000,   4, 4, CPSS_DXCH3_TABLE_INGRESS_VLAN_TRANSLATION_E),
 PRV_DIRECT_INFO_MAC(0x0E810000,   8, 4, CPSS_DXCH3_TABLE_EGRESS_VLAN_TRANSLATION_E),
 PRV_DIRECT_INFO_MAC(0x13030000,   8, 4, CPSS_DXCH_XCAT_TABLE_INGRESS_PCL_LOOKUP1_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x0C820000, 128, 4, CPSS_DXCH_XCAT_TABLE_INGRESS_PCL_UDB_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x0DC10000,   8, 4, CPSS_DXCH_XCAT_TABLE_EGRESS_POLICER_REMARKING_E),
 PRV_DIRECT_INFO_MAC(0x14C40000,  16, 4, CPSS_DXCH_LION_TABLE_PORT_ISOLATION_L2_E),
 PRV_DIRECT_INFO_MAC(0x14C60000,  16, 4, CPSS_DXCH_LION_TABLE_PORT_ISOLATION_L3_E),
 PRV_DIRECT_INFO_MAC(0x15880000,  32, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_METERING_E),
 PRV_DIRECT_INFO_MAC(0x15A00000,  32, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_COUNTING_E),
 PRV_DIRECT_INFO_MAC(0x13020000,   8, 4, CPSS_DXCH_XCAT2_TABLE_INGRESS_PCL_LOOKUP01_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x13002000,  32, 4, CPSS_DXCH_LION_TABLE_TRUNK_HASH_MASK_CRC_E),
 PRV_DIRECT_INFO_MAC(0x19440000,  16, 4, CPSS_DXCH_LION_TABLE_VLAN_INGRESS_E),
 PRV_DIRECT_INFO_MAC(0x14C00000,  16, 4, CPSS_DXCH_LION_TABLE_VLAN_EGRESS_E),
 PRV_DIRECT_INFO_MAC(0x19240000,  32, 4, CPSS_DXCH_LION_TABLE_STG_INGRESS_E),
 PRV_DIRECT_INFO_MAC(0x14CB0000,  16, 4, CPSS_DXCH_LION_TABLE_STG_EGRESS_E),
 PRV_DIRECT_INFO_MAC(0x14CF0000,  16, 4, CPSS_DXCH_LION_TABLE_TXQ_SOURCE_ID_MEMBERS_E),
 PRV_DIRECT_INFO_MAC(0x14CAC000,  16, 4, CPSS_DXCH_LION_TABLE_TXQ_NON_TRUNK_MEMBERS_E),
 PRV_DIRECT_INFO_MAC(0x14CAD000,  16, 4, CPSS_DXCH_LION_TABLE_TXQ_DESIGNATED_PORT_E),
 PRV_DIRECT_INFO_MAC(0x0C900000,  16, 4, CPSS_DXCH_SIP5_TABLE_TTI_PHYSICAL_PORT_ATTRIBUTE_E),
 PRV_DIRECT_INFO_MAC(0x0CA10000,  16, 4, CPSS_DXCH_SIP5_TABLE_PRE_TTI_LOOKUP_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x0CA40000,   4, 4, CPSS_DXCH_SIP5_TABLE_POST_TTI_LOOKUP_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x19500000,  16, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x19210000,   8, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_INGRESS_EPORT_LEARN_PRIO_E),
 PRV_DIRECT_INFO_MAC(0x19202000,   8, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_SOURCE_TRUNK_ATTRIBUTE_E),
 PRV_DIRECT_INFO_MAC(0x19200000,   4, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x19201000,   4, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_PHYSICAL_PORT_RATE_LIMIT_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x16700000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x1600B400,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_INGRESS_MIRROR_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x16160000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_TRUNK_LTT_E),
 PRV_DIRECT_INFO_MAC(0x16800000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_L2_ECMP_LTT_E),
 PRV_DIRECT_INFO_MAC(0x16900000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_L2_ECMP_E),
 PRV_DIRECT_INFO_MAC(0x16C00000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_EPORT_TO_PHYSICAL_PORT_TARGET_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x16130000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_TO_CPU_RATE_LIMITER_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x16A00000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_TX_PROTECTION_E),
 PRV_DIRECT_INFO_MAC(0x16A80000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_EPORT_TO_LOC_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x16B00000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_PROTECTION_LOC_E),
 PRV_DIRECT_INFO_MAC(0x18000000,  16, 4, CPSS_DXCH_SIP5_TABLE_LPM_MEM_E),
 PRV_DIRECT_INFO_MAC(0x18F10000,   4, 4, CPSS_DXCH_SIP5_TABLE_IPV4_VRF_E),
 PRV_DIRECT_INFO_MAC(0x18F20000,   4, 4, CPSS_DXCH_SIP5_TABLE_IPV6_VRF_E),
 PRV_DIRECT_INFO_MAC(0x18F30000,   4, 4, CPSS_DXCH_SIP5_TABLE_FCOE_VRF_E),
 PRV_DIRECT_INFO_MAC(0x15000000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_EFT_FAST_STACK_FAILOVER_SECONDARY_TARGET_PORT_E),
 PRV_DIRECT_INFO_MAC(0x14880000,   8, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_EGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x14800000,   8, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_EGRESS_VLAN_E),
 PRV_DIRECT_INFO_MAC(0x14897000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_TARGET_PORT_MAPPER_E),
 PRV_DIRECT_INFO_MAC(0x1489A000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_CPU_CODE_TO_LOOPBACK_MAPPER_E),
 PRV_DIRECT_INFO_MAC(0x14C78000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_EGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x14CA8000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_DEVICE_MAP_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x0E880000,  16, 4, CPSS_DXCH_SIP5_TABLE_HA_EGRESS_EPORT_1_E),
 PRV_DIRECT_INFO_MAC(0x0E860000,   4, 4, CPSS_DXCH_SIP5_TABLE_HA_EGRESS_EPORT_2_E),
 PRV_DIRECT_INFO_MAC(0x0E801000,   8, 4, CPSS_DXCH_SIP5_TABLE_HA_PHYSICAL_PORT_1_E),
 PRV_DIRECT_INFO_MAC(0x0E804000,  16, 4, CPSS_DXCH_SIP5_TABLE_HA_PHYSICAL_PORT_2_E),
 PRV_DIRECT_INFO_MAC(0x0E808000,   4, 4, CPSS_DXCH_SIP5_TABLE_HA_QOS_PROFILE_TO_EXP_E),
 PRV_DIRECT_INFO_MAC(0x0E802000, 128, 4, CPSS_DXCH_SIP5_TABLE_HA_EPCL_UDB_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x0E840000,   8, 4, CPSS_DXCH_SIP5_TABLE_HA_PTP_DOMAIN_E),
 PRV_DIRECT_INFO_MAC(0x0E850000, 128, 4, CPSS_DXCH_SIP5_TABLE_HA_GENERIC_TS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x0E809000,   8, 4, CPSS_DXCH_SIP5_TABLE_HA_GLOBAL_MAC_SA_E),
 PRV_DIRECT_INFO_MAC(0x17500000,  32, 4, CPSS_DXCH_SIP5_TABLE_IP_MLL_E),
 PRV_DIRECT_INFO_MAC(0x17500000,  32, 4, CPSS_DXCH_SIP5_TABLE_L2_MLL_E),
 PRV_DIRECT_INFO_MAC(0x17440000,   4, 4, CPSS_DXCH_SIP5_TABLE_L2_MLL_LTT_E),
 PRV_DIRECT_INFO_MAC(0x0C806000,  12, 4, CPSS_DXCH_SIP5_TABLE_ADJACENCY_E),
 PRV_DIRECT_INFO_MAC(0x15840000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_E_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x15810000,   8, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_REMARKING_E),
 PRV_DIRECT_INFO_MAC(0x15820000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_HIERARCHICAL_E),
 PRV_DIRECT_INFO_MAC(0x15C40000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_E_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x15C10000,   8, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_REMARKING_E),
 PRV_DIRECT_INFO_MAC(0x0DC40000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_E_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x17A00000,  16, 4, CPSS_DXCH_SIP5_TABLE_IPVX_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x17900000,  16, 4, CPSS_DXCH_SIP5_TABLE_IPVX_EVLAN_E),
 PRV_DIRECT_INFO_MAC(0x17C00000,  16, 4, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_NEXTHOP_E),
 PRV_DIRECT_INFO_MAC(0x17820000,   4, 4, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_NEXTHOP_AGE_BITS_E),
 PRV_DIRECT_INFO_MAC(0x17860000,  16, 4, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_ACCESS_MATRIX_E),
 PRV_DIRECT_INFO_MAC(0x17810000,   4, 4, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_QOS_PROFILE_OFFSETS_E),
 PRV_DIRECT_INFO_MAC(0x17007000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_KEEPALIVE_AGING_E),
 PRV_DIRECT_INFO_MAC(0x17010000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_MEG_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x17018000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_SOURCE_INTERFACE_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x17020000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_INVALID_KEEPALIVE_HASH_E),
 PRV_DIRECT_INFO_MAC(0x17028000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_KEEPALIVE_EXCESS_E),
 PRV_DIRECT_INFO_MAC(0x17030000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_EXCEPTION_SUMMARY_E),
 PRV_DIRECT_INFO_MAC(0x17038000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_RDI_STATUS_CHANGE_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x17040000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_TX_PERIOD_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x17060000,   8, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_OPCODE_PACKET_COMMAND_E),
 PRV_DIRECT_INFO_MAC(0x0F607000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_KEEPALIVE_AGING_E),
 PRV_DIRECT_INFO_MAC(0x0F610000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_MEG_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x0F618000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_SOURCE_INTERFACE_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x0F620000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_INVALID_KEEPALIVE_HASH_E),
 PRV_DIRECT_INFO_MAC(0x0F628000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_KEEPALIVE_EXCESS_E),
 PRV_DIRECT_INFO_MAC(0x0F630000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_EXCEPTION_SUMMARY_E),
 PRV_DIRECT_INFO_MAC(0x0F638000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_RDI_STATUS_CHANGE_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x0F640000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_TX_PERIOD_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x0F660000,   8, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_OPCODE_PACKET_COMMAND_E),
 PRV_DIRECT_INFO_MAC(0x0E002000,   4, 4, CPSS_DXCH_SIP5_TABLE_OAM_LM_OFFSET_E),
 PRV_DIRECT_INFO_MAC(0x0C800800, 128, 4, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_DSCP_TO_QOS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x0C800E00,  32, 4, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_UP_CFI_TO_QOS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x0C800700,  16, 4, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_EXP_TO_QOS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x0C800400,  64, 4, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_DSCP_TO_DSCP_E),
 PRV_DIRECT_INFO_MAC(0x0C840000,  64, 4, CPSS_DXCH_SIP5_TABLE_TTI_UDB_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x13040000, 128, 4, CPSS_DXCH_SIP5_TABLE_IPCL0_UDB_SELECT_E),
 PRV_DIRECT_INFO_MAC(0x13044000, 128, 4, CPSS_DXCH_SIP5_TABLE_IPCL1_UDB_SELECT_E),
 PRV_DIRECT_INFO_MAC(0x13048000, 128, 4, CPSS_DXCH_SIP5_TABLE_IPCL2_UDB_SELECT_E),
 PRV_DIRECT_INFO_MAC(0x10A00000,  32, 4, CPSS_DXCH_SIP5_TABLE_TCAM_PCL_TTI_ACTION_E),
 PRV_DIRECT_INFO_MAC(0x0E005000,   8, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_TIMESTAMP_CFG_E),
 PRV_DIRECT_INFO_MAC(0x0E100000,   4, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_LOCAL_ACTION_E),
 PRV_DIRECT_INFO_MAC(0x0E200000,  64, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_TARGET_PORT_E),
 PRV_DIRECT_INFO_MAC(0x0E300000,  64, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_SOURCE_PORT_E),
 PRV_DIRECT_INFO_MAC(0x0E003000,   4, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_QOS_DSCP_MAP_E),
 PRV_DIRECT_INFO_MAC(0x0E003300,   4, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_QOS_TC_DP_MAP_E),
 PRV_DIRECT_INFO_MAC(0x10800000,  16, 4, CPSS_DXCH_SIP5_TABLE_TCAM_E),
 PRV_DIRECT_INFO_MAC(0x19340000, 128, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_BRIDGE_PORT_MEMBERS_E),
 PRV_DIRECT_INFO_MAC(0x19218000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_SPAN_STATE_GROUP_INDEX_E),
 PRV_DIRECT_INFO_MAC(0x14C80000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_VLAN_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x14C88000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_VLAN_SPANNING_E),
 PRV_DIRECT_INFO_MAC(0x14C90000,  16, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_NON_TRUNK_MEMBERS2_E),
 PRV_DIRECT_INFO_MAC(0x0E410000,  64, 4, CPSS_DXCH_SIP5_TABLE_EPCL_UDB_SELECT_E),
 PRV_DIRECT_INFO_MAC(0x0F25A000,   4, 4, CPSS_DXCH_SIP5_TABLE_BMA_PORT_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x0F200000,   4, 4, CPSS_DXCH_SIP5_TABLE_BMA_MULTICAST_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x15806000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_IPFIX_ALERT_WRAPAROUND_E),
 PRV_DIRECT_INFO_MAC(0x15C06000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_IPFIX_ALERT_WRAPAROUND_E),
 PRV_DIRECT_INFO_MAC(0x0DC06000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_IPFIX_ALERT_WRAPAROUND_E),
 PRV_DIRECT_INFO_MAC(0x15808000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_IPFIX_ALERT_AGING_E),
 PRV_DIRECT_INFO_MAC(0x15C08000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_IPFIX_ALERT_AGING_E),
 PRV_DIRECT_INFO_MAC(0x0DC08000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_IPFIX_ALERT_AGING_E),
 PRV_DIRECT_INFO_MAC(0x13410000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x13412000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 1),
 PRV_DIRECT_INFO_MAC(0x13414000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 2),
 PRV_DIRECT_INFO_MAC(0x13416000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 3),
 PRV_DIRECT_INFO_MAC(0x13418000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 4),
 PRV_DIRECT_INFO_MAC(0x1341A000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 5),
 PRV_DIRECT_INFO_MAC(0x1341C000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 6),
 PRV_DIRECT_INFO_MAC(0x1341E000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 7),
 PRV_DIRECT_INFO_MAC(0x13420000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 8),
 PRV_DIRECT_INFO_MAC(0x13422000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 9),
 PRV_DIRECT_INFO_MAC(0x13424000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 10),
 PRV_DIRECT_INFO_MAC(0x13426000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 11),
 PRV_DIRECT_INFO_MAC(0x13428000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 12),
 PRV_DIRECT_INFO_MAC(0x1342A000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 13),
 PRV_DIRECT_INFO_MAC(0x1342C000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 14),
 PRV_DIRECT_INFO_MAC(0x1342E000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 15),
 PRV_DIRECT_INFO_MAC(0x13810000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 16),
 PRV_DIRECT_INFO_MAC(0x13812000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 17),
 PRV_DIRECT_INFO_MAC(0x13814000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 18),
 PRV_DIRECT_INFO_MAC(0x13816000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 19),
 PRV_DIRECT_INFO_MAC(0x13818000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 20),
 PRV_DIRECT_INFO_MAC(0x1381A000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 21),
 PRV_DIRECT_INFO_MAC(0x1381C000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 22),
 PRV_DIRECT_INFO_MAC(0x1381E000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 23),
 PRV_DIRECT_INFO_MAC(0x13820000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 24),
 PRV_DIRECT_INFO_MAC(0x13822000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 25),
 PRV_DIRECT_INFO_MAC(0x13824000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 26),
 PRV_DIRECT_INFO_MAC(0x13826000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 27),
 PRV_DIRECT_INFO_MAC(0x13828000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 28),
 PRV_DIRECT_INFO_MAC(0x1382A000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 29),
 PRV_DIRECT_INFO_MAC(0x1382C000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 30),
 PRV_DIRECT_INFO_MAC(0x1382E000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_31_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x15860000,   8, 4, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_0_METERING_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x15C60000,   8, 4, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_1_METERING_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x0DC60000,   8, 4, CPSS_DXCH_SIP5_15_TABLE_EGRESS_POLICER_METERING_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x15830000,   4, 4, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_0_METERING_CONFORM_SIGN_E),
 PRV_DIRECT_INFO_MAC(0x15C30000,   4, 4, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_1_METERING_CONFORM_SIGN_E),
 PRV_DIRECT_INFO_MAC(0x0DC30000,   4, 4, CPSS_DXCH_SIP5_15_TABLE_EGRESS_POLICER_METERING_CONFORM_SIGN_E),
 PRV_DIRECT_INFO_MAC(0x14898000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_PORT_SOURCE_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x14896000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_PORT_TARGET_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x0C960000,  32, 4, CPSS_DXCH_SIP5_20_TABLE_TTI_PHYSICAL_PORT_ATTRIBUTE_2_E),
 PRV_DIRECT_INFO_MAC(0x0CB00000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_TTI_QCN_TO_TIMER_PAUSE_MAP_E),
 PRV_DIRECT_INFO_MAC(0x16B10000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_EQ_TX_PROTECTION_LOC_E),
 PRV_DIRECT_INFO_MAC(0x14890000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_TC_DP_MAPPER_E),
 PRV_DIRECT_INFO_MAC(0x17B00000,   8, 4, CPSS_DXCH_SIP5_25_TABLE_IPVX_ROUTER_ECMP_POINTER_E),
 PRV_DIRECT_INFO_MAC(0x15805000,   4, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_0_QOS_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x15C05000,   4, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_1_QOS_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x0DC05000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_POLICER_QOS_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x15804000,   4, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_0_PORT_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x15C04000,   4, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_1_PORT_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x0DC04000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_POLICER_PORT_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x13001000,  32, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_PCL_HASH_MODE_CRC_E),
 PRV_DIRECT_INFO_MAC(0x0E416000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_EXACT_MATCH_PROFILE_ID_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x0E414000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_PORT_LATENCY_MONITORING_E),
 PRV_DIRECT_INFO_MAC(0x0E413000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_SOURCE_PHYSICAL_PORT_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x0E412000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_TARGET_PHYSICAL_PORT_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x03800000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDX_DX_QGRPMAP_E),
 PRV_DIRECT_INFO_MAC(0x04440000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x05040000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 1),
 PRV_DIRECT_INFO_MAC(0x06440000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 2),
 PRV_DIRECT_INFO_MAC(0x07040000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 3),
 PRV_DIRECT_INFO_MAC(0x04400000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E),
 PRV_DIRECT_INFO_MAC(0x05000000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 1),
 PRV_DIRECT_INFO_MAC(0x06400000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 2),
 PRV_DIRECT_INFO_MAC(0x07000000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 3),
 PRV_DIRECT_INFO_MAC(0x04420000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x05020000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 1),
 PRV_DIRECT_INFO_MAC(0x06420000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 2),
 PRV_DIRECT_INFO_MAC(0x07020000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 3),
 PRV_DIRECT_INFO_MAC(0x04410000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x05010000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 1),
 PRV_DIRECT_INFO_MAC(0x06410000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 2),
 PRV_DIRECT_INFO_MAC(0x07010000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 3),
 PRV_DIRECT_INFO_MAC(0x04438800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E),
 PRV_DIRECT_INFO_MAC(0x05038800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 1),
 PRV_DIRECT_INFO_MAC(0x06438800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 2),
 PRV_DIRECT_INFO_MAC(0x07038800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 3),
 PRV_DIRECT_INFO_MAC(0x04438000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E),
 PRV_DIRECT_INFO_MAC(0x05038000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 1),
 PRV_DIRECT_INFO_MAC(0x06438000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 2),
 PRV_DIRECT_INFO_MAC(0x07038000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 3),
 PRV_DIRECT_INFO_MAC(0x04437000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E),
 PRV_DIRECT_INFO_MAC(0x05037000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 1),
 PRV_DIRECT_INFO_MAC(0x06437000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 2),
 PRV_DIRECT_INFO_MAC(0x07037000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 3),
 PRV_DIRECT_INFO_MAC(0x04437800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E),
 PRV_DIRECT_INFO_MAC(0x05037800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 1),
 PRV_DIRECT_INFO_MAC(0x06437800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 2),
 PRV_DIRECT_INFO_MAC(0x07037800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 3),
 PRV_DIRECT_INFO_MAC(0x04439800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E),
 PRV_DIRECT_INFO_MAC(0x05039800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 1),
 PRV_DIRECT_INFO_MAC(0x06439800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 2),
 PRV_DIRECT_INFO_MAC(0x07039800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 3),
 PRV_DIRECT_INFO_MAC(0x04439000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E),
 PRV_DIRECT_INFO_MAC(0x05039000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 1),
 PRV_DIRECT_INFO_MAC(0x06439000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 2),
 PRV_DIRECT_INFO_MAC(0x07039000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 3),
 PRV_DIRECT_INFO_MAC(0x04002000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E),
 PRV_DIRECT_INFO_MAC(0x04C02000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 1),
 PRV_DIRECT_INFO_MAC(0x06002000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 2),
 PRV_DIRECT_INFO_MAC(0x06C02000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 3),
 PRV_DIRECT_INFO_MAC(0x04008000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E),
 PRV_DIRECT_INFO_MAC(0x04C08000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 1),
 PRV_DIRECT_INFO_MAC(0x06008000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 2),
 PRV_DIRECT_INFO_MAC(0x06C08000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 3),
 PRV_DIRECT_INFO_MAC(0x0400A000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E),
 PRV_DIRECT_INFO_MAC(0x04C0A000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 1),
 PRV_DIRECT_INFO_MAC(0x0600A000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 2),
 PRV_DIRECT_INFO_MAC(0x06C0A000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 3),
 PRV_DIRECT_INFO_MAC(0x04007200,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E),
 PRV_DIRECT_INFO_MAC(0x04C07200,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 1),
 PRV_DIRECT_INFO_MAC(0x06007200,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 2),
 PRV_DIRECT_INFO_MAC(0x06C07200,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 3),
 PRV_DIRECT_INFO_MAC(0x04007400,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E),
 PRV_DIRECT_INFO_MAC(0x04C07400,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 1),
 PRV_DIRECT_INFO_MAC(0x06007400,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 2),
 PRV_DIRECT_INFO_MAC(0x06C07400,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 3),
 PRV_DIRECT_INFO_MAC(0x03C01000,   4, 4, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_E),
 PRV_DIRECT_INFO_MAC(0x0FFFFFFF,   4, 4, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_E + 1),
 PRV_DIRECT_INFO_MAC(0x0FFFFFFF,   4, 4, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_E + 2),
 PRV_DIRECT_INFO_MAC(0x0FFFFFFF,   4, 4, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_LAST_E),
 PRV_DIRECT_INFO_MAC(0x0C860000,   4, 4, CPSS_DXCH_SIP6_TABLE_TTI_PORT_TO_QUEUE_TRANSLATION_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x0C870000,   4, 4, CPSS_DXCH_SIP6_TABLE_TTI_VLAN_TO_VRF_ID_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x0E610000,   4, 4, CPSS_DXCH_SIP6_TABLE_PREQ_CNC_PORT_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x0E640000,  16, 4, CPSS_DXCH_SIP6_TABLE_PREQ_QUEUE_DP_CONFIGURATIONS_E),
 PRV_DIRECT_INFO_MAC(0x0E630000,  16, 4, CPSS_DXCH_SIP6_TABLE_PREQ_QUEUE_CONFIGURATIONS_E),
 PRV_DIRECT_INFO_MAC(0x0E650000,  16, 4, CPSS_DXCH_SIP6_TABLE_PREQ_PORT_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x0E660000,   4, 4, CPSS_DXCH_SIP6_TABLE_PREQ_TARGET_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x160A0000,  32, 4, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE0_E),
 PRV_DIRECT_INFO_MAC(0x160B0000,  32, 4, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE1_E),
 PRV_DIRECT_INFO_MAC(0x160C0000,  32, 4, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE2_E),
 PRV_DIRECT_INFO_MAC(0x160D0000,  32, 4, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE3_E),
 PRV_DIRECT_INFO_MAC(0x17A50000,   8, 4, CPSS_DXCH_SIP6_TABLE_IPVX_ECMP_E),
 PRV_DIRECT_INFO_MAC(0x18000000,  16, 4, CPSS_DXCH_SIP6_TABLE_PBR_E),
 PRV_DIRECT_INFO_MAC(0x18F80000,   4, 4, CPSS_DXCH_SIP6_TABLE_LPM_AGING_E),
 PRV_DIRECT_INFO_MAC(0x34A00000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E),
 PRV_DIRECT_INFO_MAC(0x35200000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 1),
 PRV_DIRECT_INFO_MAC(0x32400000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 2),
 PRV_DIRECT_INFO_MAC(0x33400000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 3),
 PRV_DIRECT_INFO_MAC(0x34A04000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E),
 PRV_DIRECT_INFO_MAC(0x35204000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 1),
 PRV_DIRECT_INFO_MAC(0x32404000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 2),
 PRV_DIRECT_INFO_MAC(0x33404000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 3),
 PRV_DIRECT_INFO_MAC(0x0D7F0000,   4, 4, CPSS_DXCH_SIP6_TABLE_PHA_PPA_THREADS_CONF_1_E),
 PRV_DIRECT_INFO_MAC(0x0D7F8000,  32, 4, CPSS_DXCH_SIP6_TABLE_PHA_PPA_THREADS_CONF_2_E),
 PRV_DIRECT_INFO_MAC(0x0D7F4000,   4, 4, CPSS_DXCH_SIP6_TABLE_PHA_SOURCE_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x0D7F6000,   4, 4, CPSS_DXCH_SIP6_TABLE_PHA_TARGET_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x0D040000,  16, 4, CPSS_DXCH_SIP6_TABLE_PHA_FW_IMAGE_E),
 PRV_DIRECT_INFO_MAC(0x0D7C0000,   4, 4, CPSS_DXCH_SIP6_TABLE_PHA_SHARED_DMEM_E),
 PRV_DIRECT_INFO_MAC(0x15403000,  64, 4, CPSS_DXCH_SIP6_10_TABLE_PPU_ACTION_TABLE_0_E),
 PRV_DIRECT_INFO_MAC(0x15405000,  64, 4, CPSS_DXCH_SIP6_10_TABLE_PPU_ACTION_TABLE_1_E),
 PRV_DIRECT_INFO_MAC(0x15407000,  64, 4, CPSS_DXCH_SIP6_10_TABLE_PPU_ACTION_TABLE_2_E),
 PRV_DIRECT_INFO_MAC(0x15411000,  64, 4, CPSS_DXCH_SIP6_10_TABLE_PPU_DAU_PROFILE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x12440000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_EXACT_MATCH_AUTO_LEARNED_ENTRY_INDEX_E),
 PRV_DIRECT_INFO_MAC(0x0E417000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_EGRESS_PCL_QUEUE_GROUP_LATENCY_PROFILE_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x15870000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_INGRESS_POLICER_0_IPFIX_FIRST_N_PACKETS_E),
 PRV_DIRECT_INFO_MAC(0x15C70000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_INGRESS_POLICER_1_IPFIX_FIRST_N_PACKETS_E),
 PRV_DIRECT_INFO_MAC(0x0DC70000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_EGRESS_POLICER_IPFIX_FIRST_N_PACKETS_E),
 PRV_DIRECT_INFO_MAC(0x160E0000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_SOURCE_PORT_HASH_ENTRY_E),
 PRV_DIRECT_INFO_MAC(0x13003000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_IPCL0_SOURCE_PORT_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x13004000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_IPCL1_SOURCE_PORT_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x13005000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_IPCL2_SOURCE_PORT_CONFIG_E),
};

/* Number of entries in Direct tables info array */
const GT_U32 prvCpssDxChAc5p_directInfoArrSize = sizeof(prvCpssDxChAc5p_directInfoArr)/sizeof(prvCpssDxChAc5p_directInfoArr[0]);

/* Tables info array */
const PRV_CPSS_DXCH_TABLES_INFO_EXT_STC prvCpssDxChAc5p_tablesInfoArr[] =
{
 AC5P_DIRECT_MAC(   2048,   1,   0, CPSS_DXCH_TABLE_VLAN_PORT_PROTOCOL_E),
 AC5P_DIRECT_MAC(     32,   1,   1, CPSS_DXCH_TABLE_STATISTICAL_RATE_LIMIT_E),
 AC5P_DIRECT_MAC(    256,   1,   2, CPSS_DXCH_TABLE_CPU_CODE_E),
 AC5P_DIRECT_MAC(   6144,   2,   3, CPSS_DXCH_TABLE_PCL_CONFIG_E),
 AC5P_DIRECT_MAC(   1024,   1,   4, CPSS_DXCH_TABLE_QOS_PROFILE_E),
 AC5P_DIRECT_MAC(  12288,   4,   5, CPSS_DXCH_TABLE_MULTICAST_E),
 AC5P_DIRECT_MAC(   8192,   1,   6, CPSS_DXCH_TABLE_ROUTE_HA_MAC_SA_E),
 AC5P_DIRECT_MAC(   5120,   1,   7, CPSS_DXCH2_TABLE_EGRESS_PCL_CONFIG_E),
 AC5P_DIRECT_MAC(  32768,  12,   8, CPSS_DXCH2_TABLE_TUNNEL_START_CONFIG_E),
 AC5P_DIRECT_MAC(    128,   6,   9, CPSS_DXCH3_TABLE_MAC2ME_E),
 AC5P_DIRECT_MAC(   4096,   1,  10, CPSS_DXCH3_TABLE_INGRESS_VLAN_TRANSLATION_E),
 AC5P_DIRECT_MAC(   8192,   2,  11, CPSS_DXCH3_TABLE_EGRESS_VLAN_TRANSLATION_E),
 AC5P_DIRECT_MAC(   6144,   2,  12, CPSS_DXCH_XCAT_TABLE_INGRESS_PCL_LOOKUP1_CONFIG_E),
 AC5P_DIRECT_MAC(     16,  27,  13, CPSS_DXCH_XCAT_TABLE_INGRESS_PCL_UDB_CONFIG_E),
 AC5P_DIRECT_MAC(     80,   2,  14, CPSS_DXCH_XCAT_TABLE_EGRESS_POLICER_REMARKING_E),
 AC5P_DIRECT_MAC(   4224,   4,  15, CPSS_DXCH_LION_TABLE_PORT_ISOLATION_L2_E),
 AC5P_DIRECT_MAC(   4224,   4,  16, CPSS_DXCH_LION_TABLE_PORT_ISOLATION_L3_E),
 AC5P_DIRECT_MAC(   4096,   7,  17, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_METERING_E),
 AC5P_DIRECT_MAC(  65536,   8,  18, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_COUNTING_E),
 AC5P_DIRECT_MAC(   6144,   2,  19, CPSS_DXCH_XCAT2_TABLE_INGRESS_PCL_LOOKUP01_CONFIG_E),
 AC5P_DIRECT_MAC(     32,   5,  20, CPSS_DXCH_LION_TABLE_TRUNK_HASH_MASK_CRC_E),
 AC5P_DIRECT_MAC(   8192,   4,  21, CPSS_DXCH_LION_TABLE_VLAN_INGRESS_E),
 AC5P_DIRECT_MAC(   8192,   4,  22, CPSS_DXCH_LION_TABLE_VLAN_EGRESS_E),
 AC5P_DIRECT_MAC(   4096,   8,  23, CPSS_DXCH_LION_TABLE_STG_INGRESS_E),
 AC5P_DIRECT_MAC(   4096,   4,  24, CPSS_DXCH_LION_TABLE_STG_EGRESS_E),
 AC5P_DIRECT_MAC(   4096,   4,  25, CPSS_DXCH_LION_TABLE_TXQ_SOURCE_ID_MEMBERS_E),
 AC5P_DIRECT_MAC(    256,   4,  26, CPSS_DXCH_LION_TABLE_TXQ_NON_TRUNK_MEMBERS_E),
 AC5P_DIRECT_MAC(    128,   4,  27, CPSS_DXCH_LION_TABLE_TXQ_DESIGNATED_PORT_E),
 AC5P_DIRECT_MAC(    128,   3,  28, CPSS_DXCH_SIP5_TABLE_TTI_PHYSICAL_PORT_ATTRIBUTE_E),
 AC5P_DIRECT_MAC(    128,   4,  29, CPSS_DXCH_SIP5_TABLE_PRE_TTI_LOOKUP_INGRESS_EPORT_E),
 AC5P_DIRECT_MAC(   8192,   1,  30, CPSS_DXCH_SIP5_TABLE_POST_TTI_LOOKUP_INGRESS_EPORT_E),
 AC5P_DIRECT_MAC(   8192,   3,  31, CPSS_DXCH_SIP5_TABLE_BRIDGE_INGRESS_EPORT_E),
 AC5P_DIRECT_MAC(   1024,   2,  32, CPSS_DXCH_SIP5_TABLE_BRIDGE_INGRESS_EPORT_LEARN_PRIO_E),
 AC5P_DIRECT_MAC(    512,   2,  33, CPSS_DXCH_SIP5_TABLE_BRIDGE_SOURCE_TRUNK_ATTRIBUTE_E),
 AC5P_DIRECT_MAC(    128,   1,  34, CPSS_DXCH_SIP5_TABLE_BRIDGE_PHYSICAL_PORT_E),
 AC5P_DIRECT_MAC(    128,   1,  35, CPSS_DXCH_SIP5_TABLE_BRIDGE_PHYSICAL_PORT_RATE_LIMIT_COUNTERS_E),
 AC5P_DIRECT_MAC(   2048,   1,  36, CPSS_DXCH_SIP5_TABLE_EQ_INGRESS_EPORT_E),
 AC5P_DIRECT_MAC(     16,   1,  37, CPSS_DXCH_SIP5_TABLE_EQ_INGRESS_MIRROR_PHYSICAL_PORT_E),
 AC5P_DIRECT_MAC(   4096,   1,  38, CPSS_DXCH_SIP5_TABLE_EQ_TRUNK_LTT_E),
 AC5P_DIRECT_MAC(   8192,   1,  39, CPSS_DXCH_SIP5_TABLE_EQ_L2_ECMP_LTT_E),
 AC5P_DIRECT_MAC(   8192,   1,  40, CPSS_DXCH_SIP5_TABLE_EQ_L2_ECMP_E),
 AC5P_DIRECT_MAC(   8192,   1,  41, CPSS_DXCH_SIP5_TABLE_EQ_EPORT_TO_PHYSICAL_PORT_TARGET_MAPPING_E),
 AC5P_DIRECT_MAC(    256,   1,  42, CPSS_DXCH_SIP5_TABLE_EQ_TO_CPU_RATE_LIMITER_CONFIG_E),
 AC5P_DIRECT_MAC(    256,   1,  43, CPSS_DXCH_SIP5_TABLE_EQ_TX_PROTECTION_E),
 AC5P_DIRECT_MAC(   4096,   1,  44, CPSS_DXCH_SIP5_TABLE_EQ_EPORT_TO_LOC_MAPPING_E),
 AC5P_DIRECT_MAC(     64,   1,  45, CPSS_DXCH_SIP5_TABLE_EQ_PROTECTION_LOC_E),
 AC5P_DIRECT_MAC( 983040,   4,  46, CPSS_DXCH_SIP5_TABLE_LPM_MEM_E),
 AC5P_DIRECT_MAC(   4096,   1,  47, CPSS_DXCH_SIP5_TABLE_IPV4_VRF_E),
 AC5P_DIRECT_MAC(   4096,   1,  48, CPSS_DXCH_SIP5_TABLE_IPV6_VRF_E),
 AC5P_DIRECT_MAC(   4096,   1,  49, CPSS_DXCH_SIP5_TABLE_FCOE_VRF_E),
 AC5P_DIRECT_MAC(    128,   1,  50, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_EFT_FAST_STACK_FAILOVER_SECONDARY_TARGET_PORT_E),
 AC5P_DIRECT_MAC(   8192,   2,  51, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_EGRESS_EPORT_E),
 AC5P_DIRECT_MAC(  65536,   2,  52, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_EGRESS_VLAN_E),
 AC5P_DIRECT_MAC(    128,   1,  53, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_TARGET_PORT_MAPPER_E),
 AC5P_DIRECT_MAC(    256,   1,  54, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_CPU_CODE_TO_LOOPBACK_MAPPER_E),
 AC5P_DIRECT_MAC(   8192,   1,  55, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_EGRESS_EPORT_E),
 AC5P_DIRECT_MAC(   4096,   1,  56, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_DEVICE_MAP_TABLE_E),
 AC5P_DIRECT_MAC(   8192,   4,  57, CPSS_DXCH_SIP5_TABLE_HA_EGRESS_EPORT_1_E),
 AC5P_DIRECT_MAC(   8192,   1,  58, CPSS_DXCH_SIP5_TABLE_HA_EGRESS_EPORT_2_E),
 AC5P_DIRECT_MAC(    128,   2,  59, CPSS_DXCH_SIP5_TABLE_HA_PHYSICAL_PORT_1_E),
 AC5P_DIRECT_MAC(    128,   3,  60, CPSS_DXCH_SIP5_TABLE_HA_PHYSICAL_PORT_2_E),
 AC5P_DIRECT_MAC(   1024,   1,  61, CPSS_DXCH_SIP5_TABLE_HA_QOS_PROFILE_TO_EXP_E),
 AC5P_DIRECT_MAC(     16,  23,  62, CPSS_DXCH_SIP5_TABLE_HA_EPCL_UDB_CONFIG_E),
 AC5P_DIRECT_MAC(    640,   2,  63, CPSS_DXCH_SIP5_TABLE_HA_PTP_DOMAIN_E),
 AC5P_DIRECT_MAC(      8,  17,  64, CPSS_DXCH_SIP5_TABLE_HA_GENERIC_TS_PROFILE_E),
 AC5P_DIRECT_MAC(    256,   2,  65, CPSS_DXCH_SIP5_TABLE_HA_GLOBAL_MAC_SA_E),
 AC5P_DIRECT_MAC(   8192,   6,  66, CPSS_DXCH_SIP5_TABLE_IP_MLL_E),
 AC5P_DIRECT_MAC(   8192,   6,  67, CPSS_DXCH_SIP5_TABLE_L2_MLL_E),
 AC5P_DIRECT_MAC(  16384,   1,  68, CPSS_DXCH_SIP5_TABLE_L2_MLL_LTT_E),
 AC5P_DIRECT_MAC(    128,   3,  69, CPSS_DXCH_SIP5_TABLE_ADJACENCY_E),
 AC5P_DIRECT_MAC(   8192,   1,  70, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_E_ATTRIBUTES_E),
 AC5P_DIRECT_MAC(   1024,   2,  71, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_REMARKING_E),
 AC5P_DIRECT_MAC(   4096,   1,  72, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_HIERARCHICAL_E),
 AC5P_DIRECT_MAC(   8192,   1,  73, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_E_ATTRIBUTES_E),
 AC5P_DIRECT_MAC(   1024,   2,  74, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_REMARKING_E),
 AC5P_DIRECT_MAC(   8192,   1,  75, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_E_ATTRIBUTES_E),
 AC5P_DIRECT_MAC(    512,   4,  76, CPSS_DXCH_SIP5_TABLE_IPVX_INGRESS_EPORT_E),
 AC5P_DIRECT_MAC(   8192,   3,  77, CPSS_DXCH_SIP5_TABLE_IPVX_EVLAN_E),
 AC5P_DIRECT_MAC(  16384,   4,  78, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_NEXTHOP_E),
 AC5P_DIRECT_MAC(    512,   1,  79, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_NEXTHOP_AGE_BITS_E),
 AC5P_DIRECT_MAC(    192,   4,  80, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_ACCESS_MATRIX_E),
 AC5P_DIRECT_MAC(    256,   1,  81, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_QOS_PROFILE_OFFSETS_E),
 AC5P_DIRECT_MAC(     64,   1,  82, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_KEEPALIVE_AGING_E),
 AC5P_DIRECT_MAC(     64,   1,  83, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_MEG_EXCEPTION_E),
 AC5P_DIRECT_MAC(     64,   1,  84, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_SOURCE_INTERFACE_EXCEPTION_E),
 AC5P_DIRECT_MAC(     64,   1,  85, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_INVALID_KEEPALIVE_HASH_E),
 AC5P_DIRECT_MAC(     64,   1,  86, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_KEEPALIVE_EXCESS_E),
 AC5P_DIRECT_MAC(     64,   1,  87, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_EXCEPTION_SUMMARY_E),
 AC5P_DIRECT_MAC(     64,   1,  88, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_RDI_STATUS_CHANGE_EXCEPTION_E),
 AC5P_DIRECT_MAC(     64,   1,  89, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_TX_PERIOD_EXCEPTION_E),
 AC5P_DIRECT_MAC(    256,   2,  90, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_OPCODE_PACKET_COMMAND_E),
 AC5P_DIRECT_MAC(     64,   1,  91, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_KEEPALIVE_AGING_E),
 AC5P_DIRECT_MAC(     64,   1,  92, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_MEG_EXCEPTION_E),
 AC5P_DIRECT_MAC(     64,   1,  93, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_SOURCE_INTERFACE_EXCEPTION_E),
 AC5P_DIRECT_MAC(     64,   1,  94, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_INVALID_KEEPALIVE_HASH_E),
 AC5P_DIRECT_MAC(     64,   1,  95, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_KEEPALIVE_EXCESS_E),
 AC5P_DIRECT_MAC(     64,   1,  96, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_EXCEPTION_SUMMARY_E),
 AC5P_DIRECT_MAC(     64,   1,  97, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_RDI_STATUS_CHANGE_EXCEPTION_E),
 AC5P_DIRECT_MAC(     64,   1,  98, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_TX_PERIOD_EXCEPTION_E),
 AC5P_DIRECT_MAC(    256,   2,  99, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_OPCODE_PACKET_COMMAND_E),
 AC5P_DIRECT_MAC(    128,   1, 100, CPSS_DXCH_SIP5_TABLE_OAM_LM_OFFSET_E),
 AC5P_DIRECT_MAC(     12,  20, 101, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_DSCP_TO_QOS_PROFILE_E),
 AC5P_DIRECT_MAC(     12,   5, 102, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_UP_CFI_TO_QOS_PROFILE_E),
 AC5P_DIRECT_MAC(     12,   3, 103, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_EXP_TO_QOS_PROFILE_E),
 AC5P_DIRECT_MAC(     12,  12, 104, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_DSCP_TO_DSCP_E),
 AC5P_DIRECT_MAC(     20,  12, 105, CPSS_DXCH_SIP5_TABLE_TTI_UDB_CONFIG_E),
 AC5P_DIRECT_MAC(    112,  17, 106, CPSS_DXCH_SIP5_TABLE_IPCL0_UDB_SELECT_E),
 AC5P_DIRECT_MAC(    112,  17, 107, CPSS_DXCH_SIP5_TABLE_IPCL1_UDB_SELECT_E),
 AC5P_DIRECT_MAC(    112,  17, 108, CPSS_DXCH_SIP5_TABLE_IPCL2_UDB_SELECT_E),
 AC5P_DIRECT_MAC(  65536,   8, 109, CPSS_DXCH_SIP5_TABLE_TCAM_PCL_TTI_ACTION_E),
 AC5P_DIRECT_MAC(    128,   2, 110, CPSS_DXCH_SIP5_TABLE_ERMRK_TIMESTAMP_CFG_E),
 AC5P_DIRECT_MAC(   2048,   1, 111, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_LOCAL_ACTION_E),
 AC5P_DIRECT_MAC(    128,  11, 112, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_TARGET_PORT_E),
 AC5P_DIRECT_MAC(    128,  11, 113, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_SOURCE_PORT_E),
 AC5P_DIRECT_MAC(    192,   1, 114, CPSS_DXCH_SIP5_TABLE_ERMRK_QOS_DSCP_MAP_E),
 AC5P_DIRECT_MAC(    192,   1, 115, CPSS_DXCH_SIP5_TABLE_ERMRK_QOS_TC_DP_MAP_E),
 AC5P_DIRECT_MAC( 131072,   3, 116, CPSS_DXCH_SIP5_TABLE_TCAM_E),
 AC5P_DIRECT_MAC(   1024,  32, 117, CPSS_DXCH_SIP5_TABLE_INGRESS_BRIDGE_PORT_MEMBERS_E),
 AC5P_DIRECT_MAC(   8192,   1, 118, CPSS_DXCH_SIP5_TABLE_INGRESS_SPAN_STATE_GROUP_INDEX_E),
 AC5P_DIRECT_MAC(   8192,   1, 119, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_VLAN_ATTRIBUTES_E),
 AC5P_DIRECT_MAC(   8192,   1, 120, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_VLAN_SPANNING_E),
 AC5P_DIRECT_MAC(   4096,   4, 121, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_NON_TRUNK_MEMBERS2_E),
 AC5P_DIRECT_MAC(     96,  12, 122, CPSS_DXCH_SIP5_TABLE_EPCL_UDB_SELECT_E),
 AC5P_DIRECT_MAC(    128,   1, 123, CPSS_DXCH_SIP5_TABLE_BMA_PORT_MAPPING_E),
 AC5P_DIRECT_MAC(   1344,   1, 124, CPSS_DXCH_SIP5_TABLE_BMA_MULTICAST_COUNTERS_E),
 AC5P_DIRECT_MAC(   2048,   1, 125, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_IPFIX_ALERT_WRAPAROUND_E),
 AC5P_DIRECT_MAC(   2048,   1, 126, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_IPFIX_ALERT_WRAPAROUND_E),
 AC5P_DIRECT_MAC(   2048,   1, 127, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_IPFIX_ALERT_WRAPAROUND_E),
 AC5P_DIRECT_MAC(   2048,   1, 128, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_IPFIX_ALERT_AGING_E),
 AC5P_DIRECT_MAC(   2048,   1, 129, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_IPFIX_ALERT_AGING_E),
 AC5P_DIRECT_MAC(   2048,   1, 130, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_IPFIX_ALERT_AGING_E),
 AC5P_DIRECT_MAC(   1024,   2, 131, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E),
 AC5P_DIRECT_MAC(   1024,   2, 132, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 1),
 AC5P_DIRECT_MAC(   1024,   2, 133, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 2),
 AC5P_DIRECT_MAC(   1024,   2, 134, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 3),
 AC5P_DIRECT_MAC(   1024,   2, 135, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 4),
 AC5P_DIRECT_MAC(   1024,   2, 136, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 5),
 AC5P_DIRECT_MAC(   1024,   2, 137, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 6),
 AC5P_DIRECT_MAC(   1024,   2, 138, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 7),
 AC5P_DIRECT_MAC(   1024,   2, 139, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 8),
 AC5P_DIRECT_MAC(   1024,   2, 140, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 9),
 AC5P_DIRECT_MAC(   1024,   2, 141, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 10),
 AC5P_DIRECT_MAC(   1024,   2, 142, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 11),
 AC5P_DIRECT_MAC(   1024,   2, 143, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 12),
 AC5P_DIRECT_MAC(   1024,   2, 144, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 13),
 AC5P_DIRECT_MAC(   1024,   2, 145, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 14),
 AC5P_DIRECT_MAC(   1024,   2, 146, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 15),
 AC5P_DIRECT_MAC(   1024,   2, 147, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 16),
 AC5P_DIRECT_MAC(   1024,   2, 148, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 17),
 AC5P_DIRECT_MAC(   1024,   2, 149, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 18),
 AC5P_DIRECT_MAC(   1024,   2, 150, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 19),
 AC5P_DIRECT_MAC(   1024,   2, 151, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 20),
 AC5P_DIRECT_MAC(   1024,   2, 152, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 21),
 AC5P_DIRECT_MAC(   1024,   2, 153, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 22),
 AC5P_DIRECT_MAC(   1024,   2, 154, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 23),
 AC5P_DIRECT_MAC(   1024,   2, 155, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 24),
 AC5P_DIRECT_MAC(   1024,   2, 156, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 25),
 AC5P_DIRECT_MAC(   1024,   2, 157, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 26),
 AC5P_DIRECT_MAC(   1024,   2, 158, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 27),
 AC5P_DIRECT_MAC(   1024,   2, 159, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 28),
 AC5P_DIRECT_MAC(   1024,   2, 160, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 29),
 AC5P_DIRECT_MAC(   1024,   2, 161, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 30),
 AC5P_DIRECT_MAC(   1024,   2, 162, CPSS_DXCH_SIP5_TABLE_CNC_31_COUNTERS_E),
 AC5P_DIRECT_MAC(   4096,   2, 163, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_0_METERING_CONFIG_E),
 AC5P_DIRECT_MAC(   4096,   2, 164, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_1_METERING_CONFIG_E),
 AC5P_DIRECT_MAC(   4096,   2, 165, CPSS_DXCH_SIP5_15_TABLE_EGRESS_POLICER_METERING_CONFIG_E),
 AC5P_DIRECT_MAC(   4096,   1, 166, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_0_METERING_CONFORM_SIGN_E),
 AC5P_DIRECT_MAC(   4096,   1, 167, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_1_METERING_CONFORM_SIGN_E),
 AC5P_DIRECT_MAC(   4096,   1, 168, CPSS_DXCH_SIP5_15_TABLE_EGRESS_POLICER_METERING_CONFORM_SIGN_E),
 AC5P_DIRECT_MAC(    128,   1, 169, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_PORT_SOURCE_ATTRIBUTES_E),
 AC5P_DIRECT_MAC(    128,   1, 170, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_PORT_TARGET_ATTRIBUTES_E),
 AC5P_DIRECT_MAC(    128,   8, 171, CPSS_DXCH_SIP5_20_TABLE_TTI_PHYSICAL_PORT_ATTRIBUTE_2_E),
 AC5P_DIRECT_MAC(     64,   1, 172, CPSS_DXCH_SIP5_20_TABLE_TTI_QCN_TO_TIMER_PAUSE_MAP_E),
 AC5P_DIRECT_MAC(     64,   1, 173, CPSS_DXCH_SIP5_20_TABLE_EQ_TX_PROTECTION_LOC_E),
 AC5P_DIRECT_MAC(   4096,   1, 174, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_TC_DP_MAPPER_E),
 AC5P_DIRECT_MAC(   4096,   2, 175, CPSS_DXCH_SIP5_25_TABLE_IPVX_ROUTER_ECMP_POINTER_E),
 AC5P_DIRECT_MAC(    256,   1, 176, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_0_QOS_ATTRIBUTE_TABLE_E),
 AC5P_DIRECT_MAC(    256,   1, 177, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_1_QOS_ATTRIBUTE_TABLE_E),
 AC5P_DIRECT_MAC(    256,   1, 178, CPSS_DXCH_SIP6_TABLE_EGRESS_POLICER_QOS_ATTRIBUTE_TABLE_E),
 AC5P_DIRECT_MAC(    128,   1, 179, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_0_PORT_ATTRIBUTE_TABLE_E),
 AC5P_DIRECT_MAC(    128,   1, 180, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_1_PORT_ATTRIBUTE_TABLE_E),
 AC5P_DIRECT_MAC(    128,   1, 181, CPSS_DXCH_SIP6_TABLE_EGRESS_POLICER_PORT_ATTRIBUTE_TABLE_E),
 AC5P_DIRECT_MAC(     16,   5, 182, CPSS_DXCH_SIP6_TABLE_INGRESS_PCL_HASH_MODE_CRC_E),
 AC5P_DIRECT_MAC(    256,   1, 183, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_EXACT_MATCH_PROFILE_ID_MAPPING_E),
 AC5P_DIRECT_MAC(   2048,   1, 184, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_PORT_LATENCY_MONITORING_E),
 AC5P_DIRECT_MAC(    128,   1, 185, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_SOURCE_PHYSICAL_PORT_MAPPING_E),
 AC5P_DIRECT_MAC(    128,   1, 186, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_TARGET_PHYSICAL_PORT_MAPPING_E),
 AC5P_DIRECT_MAC(    128,   1, 187, CPSS_DXCH_SIP6_TXQ_PDX_DX_QGRPMAP_E),
 AC5P_DIRECT_MAC(    256,   2, 188, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E),
 AC5P_DIRECT_MAC(    256,   2, 189, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 1),
 AC5P_DIRECT_MAC(    256,   2, 190, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 2),
 AC5P_DIRECT_MAC(    256,   2, 191, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 3),
 AC5P_DIRECT_MAC(   4080,   2, 192, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E),
 AC5P_DIRECT_MAC(   4080,   2, 193, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 1),
 AC5P_DIRECT_MAC(   4080,   2, 194, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 2),
 AC5P_DIRECT_MAC(   4080,   2, 195, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 3),
 AC5P_DIRECT_MAC(   2236,   1, 196, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E),
 AC5P_DIRECT_MAC(   2236,   1, 197, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 1),
 AC5P_DIRECT_MAC(   2236,   1, 198, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 2),
 AC5P_DIRECT_MAC(   2236,   1, 199, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 3),
 AC5P_DIRECT_MAC(   8944,   1, 200, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E),
 AC5P_DIRECT_MAC(   8944,   1, 201, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 1),
 AC5P_DIRECT_MAC(   8944,   1, 202, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 2),
 AC5P_DIRECT_MAC(   8944,   1, 203, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 3),
 AC5P_DIRECT_MAC(    256,   1, 204, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E),
 AC5P_DIRECT_MAC(    256,   1, 205, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 1),
 AC5P_DIRECT_MAC(    256,   1, 206, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 2),
 AC5P_DIRECT_MAC(    256,   1, 207, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 3),
 AC5P_DIRECT_MAC(    256,   1, 208, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E),
 AC5P_DIRECT_MAC(    256,   1, 209, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 1),
 AC5P_DIRECT_MAC(    256,   1, 210, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 2),
 AC5P_DIRECT_MAC(    256,   1, 211, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 3),
 AC5P_DIRECT_MAC(    256,   1, 212, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E),
 AC5P_DIRECT_MAC(    256,   1, 213, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 1),
 AC5P_DIRECT_MAC(    256,   1, 214, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 2),
 AC5P_DIRECT_MAC(    256,   1, 215, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 3),
 AC5P_DIRECT_MAC(    256,   1, 216, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E),
 AC5P_DIRECT_MAC(    256,   1, 217, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 1),
 AC5P_DIRECT_MAC(    256,   1, 218, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 2),
 AC5P_DIRECT_MAC(    256,   1, 219, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 3),
 AC5P_DIRECT_MAC(    256,   1, 220, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E),
 AC5P_DIRECT_MAC(    256,   1, 221, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 1),
 AC5P_DIRECT_MAC(    256,   1, 222, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 2),
 AC5P_DIRECT_MAC(    256,   1, 223, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 3),
 AC5P_DIRECT_MAC(    256,   1, 224, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E),
 AC5P_DIRECT_MAC(    256,   1, 225, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 1),
 AC5P_DIRECT_MAC(    256,   1, 226, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 2),
 AC5P_DIRECT_MAC(    256,   1, 227, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 3),
 AC5P_DIRECT_MAC(    256,   2, 228, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E),
 AC5P_DIRECT_MAC(    256,   2, 229, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 1),
 AC5P_DIRECT_MAC(    256,   2, 230, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 2),
 AC5P_DIRECT_MAC(    256,   2, 231, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 3),
 AC5P_DIRECT_MAC(    256,   2, 232, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E),
 AC5P_DIRECT_MAC(    256,   2, 233, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 1),
 AC5P_DIRECT_MAC(    256,   2, 234, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 2),
 AC5P_DIRECT_MAC(    256,   2, 235, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 3),
 AC5P_DIRECT_MAC(    256,   1, 236, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E),
 AC5P_DIRECT_MAC(    256,   1, 237, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 1),
 AC5P_DIRECT_MAC(    256,   1, 238, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 2),
 AC5P_DIRECT_MAC(    256,   1, 239, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 3),
 AC5P_DIRECT_MAC(     27,   2, 240, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E),
 AC5P_DIRECT_MAC(     27,   2, 241, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 1),
 AC5P_DIRECT_MAC(     27,   2, 242, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 2),
 AC5P_DIRECT_MAC(     27,   2, 243, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 3),
 AC5P_DIRECT_MAC(     54,   1, 244, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E),
 AC5P_DIRECT_MAC(     54,   1, 245, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 1),
 AC5P_DIRECT_MAC(     54,   1, 246, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 2),
 AC5P_DIRECT_MAC(     54,   1, 247, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 3),
 AC5P_DIRECT_MAC(    148,   1, 248, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_E),
 AC5P_DIRECT_MAC(    314,   1, 249, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_E + 1),
 AC5P_DIRECT_MAC(    314,   1, 250, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_E + 2),
 AC5P_DIRECT_MAC(    314,   1, 251, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_LAST_E),
 AC5P_DIRECT_MAC(    128,   1, 252, CPSS_DXCH_SIP6_TABLE_TTI_PORT_TO_QUEUE_TRANSLATION_TABLE_E),
 AC5P_DIRECT_MAC(   8192,   1, 253, CPSS_DXCH_SIP6_TABLE_TTI_VLAN_TO_VRF_ID_TABLE_E),
 AC5P_DIRECT_MAC(   1024,   1, 254, CPSS_DXCH_SIP6_TABLE_PREQ_CNC_PORT_MAPPING_E),
 AC5P_DIRECT_MAC(    768,   3, 255, CPSS_DXCH_SIP6_TABLE_PREQ_QUEUE_DP_CONFIGURATIONS_E),
 AC5P_DIRECT_MAC(    256,   3, 256, CPSS_DXCH_SIP6_TABLE_PREQ_QUEUE_CONFIGURATIONS_E),
 AC5P_DIRECT_MAC(     16,   4, 257, CPSS_DXCH_SIP6_TABLE_PREQ_PORT_PROFILE_E),
 AC5P_DIRECT_MAC(    128,   1, 258, CPSS_DXCH_SIP6_TABLE_PREQ_TARGET_PHYSICAL_PORT_E),
 AC5P_DIRECT_MAC(    512,   5, 259, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE0_E),
 AC5P_DIRECT_MAC(    512,   5, 260, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE1_E),
 AC5P_DIRECT_MAC(    512,   5, 261, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE2_E),
 AC5P_DIRECT_MAC(    512,   5, 262, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE3_E),
 AC5P_DIRECT_MAC(   2048,   2, 263, CPSS_DXCH_SIP6_TABLE_IPVX_ECMP_E),
 AC5P_DIRECT_MAC(   1639,   4, 264, CPSS_DXCH_SIP6_TABLE_PBR_E),
 AC5P_DIRECT_MAC(  45056,   1, 265, CPSS_DXCH_SIP6_TABLE_LPM_AGING_E),
 AC5P_DIRECT_MAC(    512,   8, 266, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E),
 AC5P_DIRECT_MAC(    512,   8, 267, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 1),
 AC5P_DIRECT_MAC(    512,   8, 268, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 2),
 AC5P_DIRECT_MAC(    512,   8, 269, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 3),
 AC5P_DIRECT_MAC(    512,   3, 270, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E),
 AC5P_DIRECT_MAC(    512,   3, 271, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 1),
 AC5P_DIRECT_MAC(    512,   3, 272, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 2),
 AC5P_DIRECT_MAC(    512,   3, 273, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 3),
 AC5P_DIRECT_MAC(    256,   1, 274, CPSS_DXCH_SIP6_TABLE_PHA_PPA_THREADS_CONF_1_E),
 AC5P_DIRECT_MAC(    256,   5, 275, CPSS_DXCH_SIP6_TABLE_PHA_PPA_THREADS_CONF_2_E),
 AC5P_DIRECT_MAC(    128,   1, 276, CPSS_DXCH_SIP6_TABLE_PHA_SOURCE_PHYSICAL_PORT_E),
 AC5P_DIRECT_MAC(    128,   1, 277, CPSS_DXCH_SIP6_TABLE_PHA_TARGET_PHYSICAL_PORT_E),
 AC5P_DIRECT_MAC(   1024,   4, 278, CPSS_DXCH_SIP6_TABLE_PHA_FW_IMAGE_E),
 AC5P_DIRECT_MAC(   2048,   1, 279, CPSS_DXCH_SIP6_TABLE_PHA_SHARED_DMEM_E),
 AC5P_DIRECT_MAC(     64,  12, 280, CPSS_DXCH_SIP6_10_TABLE_PPU_ACTION_TABLE_0_E),
 AC5P_DIRECT_MAC(     64,  12, 281, CPSS_DXCH_SIP6_10_TABLE_PPU_ACTION_TABLE_1_E),
 AC5P_DIRECT_MAC(     64,  12, 282, CPSS_DXCH_SIP6_10_TABLE_PPU_ACTION_TABLE_2_E),
 AC5P_DIRECT_MAC(     16,  15, 283, CPSS_DXCH_SIP6_10_TABLE_PPU_DAU_PROFILE_TABLE_E),
 AC5P_DIRECT_MAC(  65536,   1, 284, CPSS_DXCH_SIP6_10_TABLE_EXACT_MATCH_AUTO_LEARNED_ENTRY_INDEX_E),
 AC5P_DIRECT_MAC(    128,   1, 285, CPSS_DXCH_SIP6_10_TABLE_EGRESS_PCL_QUEUE_GROUP_LATENCY_PROFILE_CONFIG_E),
 AC5P_DIRECT_MAC(   2048,   1, 286, CPSS_DXCH_SIP6_10_TABLE_INGRESS_POLICER_0_IPFIX_FIRST_N_PACKETS_E),
 AC5P_DIRECT_MAC(   2048,   1, 287, CPSS_DXCH_SIP6_10_TABLE_INGRESS_POLICER_1_IPFIX_FIRST_N_PACKETS_E),
 AC5P_DIRECT_MAC(   2048,   1, 288, CPSS_DXCH_SIP6_10_TABLE_EGRESS_POLICER_IPFIX_FIRST_N_PACKETS_E),
 AC5P_DIRECT_MAC(    128,   1, 289, CPSS_DXCH_SIP6_10_TABLE_SOURCE_PORT_HASH_ENTRY_E),
 AC5P_DIRECT_MAC(    128,   1, 290, CPSS_DXCH_SIP6_10_TABLE_IPCL0_SOURCE_PORT_CONFIG_E),
 AC5P_DIRECT_MAC(    128,   1, 291, CPSS_DXCH_SIP6_10_TABLE_IPCL1_SOURCE_PORT_CONFIG_E),
 AC5P_DIRECT_MAC(    128,   1, 292, CPSS_DXCH_SIP6_10_TABLE_IPCL2_SOURCE_PORT_CONFIG_E),
 AC5P_INDIRECT_MAC( 262144,   4, 0, CPSS_DXCH_TABLE_FDB_E),
 AC5P_INDIRECT_MAC(   2048,   4, 1, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_E),
 AC5P_INDIRECT_MAC(   2048,   4, 2, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_E),
 AC5P_INDIRECT_MAC( 262144,   4, 3, CPSS_DXCH_SIP6_TABLE_EXACT_MATCH_E),
};

/* Number of entries in Tables info array */
const GT_U32 prvCpssDxChAc5p_tablesInfoArrSize = sizeof(prvCpssDxChAc5p_tablesInfoArr)/sizeof(prvCpssDxChAc5p_tablesInfoArr[0]);

/* Macro for AC5X's Direct Info record in Table Info */
#define AC5X_DIRECT_MAC(_tblSize,_entrySize, _directTblIdx, _tableId) \
{ _tableId, {_tblSize, _entrySize, \
    PRV_CPSS_DXCH_DIRECT_ACCESS_E, &prvCpssDxChAc5x_directInfoArr[_directTblIdx],\
    PRV_CPSS_DXCH_DIRECT_ACCESS_E,&prvCpssDxChAc5x_directInfoArr[_directTblIdx]}}

/* Macro for AC5X's Indirect Info record in Table Info */
#define AC5X_INDIRECT_MAC(_tblSize,_entrySize, _indirectTblIdx, _tableId) \
{ _tableId, {_tblSize, _entrySize, \
    PRV_CPSS_DXCH_INDIRECT_ACCESS_E, &prvCpssDxChAc5x_indirectInfoArr[_indirectTblIdx],\
    PRV_CPSS_DXCH_INDIRECT_ACCESS_E,&prvCpssDxChAc5x_indirectInfoArr[_indirectTblIdx]}}


/* indirect table info for AC5X (Phoenix) */
static const PRV_CPSS_DXCH_TABLES_INFO_INDIRECT_STC prvCpssDxChAc5x_indirectInfoArr[] =
{
    /* PRV_CPSS_SIP5_FDB_TABLE_INDIRECT_E  */
    {0x8D800130, 0x8D800134,   0,  2, PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS,
          PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS, 1},

    /* PRV_CPSS_SIP5_IOAM_TABLE_INDIRECT_E */
    {0x888000D0, 0x888000D4,    0, 16, PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS,
          PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS, 1},

    /* PRV_CPSS_SIP5_EOAM_TABLE_INDIRECT_E */
    {0x8F8000D0, 0x8F8000D4,    0, 16, PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS,
          PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS, 1},

   /* PRV_CPSS_SIP6_EXACT_MATCH_TABLE_INDIRECT_E */
    {0x8D402000, 0x8D402004,   0,  2, PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS,
          PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS, 1}
};

/* Direct tables info */
const PRV_CPSS_DXCH_TABLES_INFO_DIRECT_STC prvCpssDxChAc5x_directInfoArr[] =
{
 PRV_DIRECT_INFO_MAC(0x84010000,   4, 4, CPSS_DXCH_TABLE_VLAN_PORT_PROTOCOL_E),
 PRV_DIRECT_INFO_MAC(0x89100000,   4, 4, CPSS_DXCH_TABLE_STATISTICAL_RATE_LIMIT_E),
 PRV_DIRECT_INFO_MAC(0x89120000,   4, 4, CPSS_DXCH_TABLE_CPU_CODE_E),
 PRV_DIRECT_INFO_MAC(0x84A10000,   8, 4, CPSS_DXCH_TABLE_PCL_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x89110000,   4, 4, CPSS_DXCH_TABLE_QOS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x8BCC0000,  16, 4, CPSS_DXCH_TABLE_MULTICAST_E),
 PRV_DIRECT_INFO_MAC(0x90020000,   4, 4, CPSS_DXCH_TABLE_ROUTE_HA_MAC_SA_E),
 PRV_DIRECT_INFO_MAC(0x8EC08000,   4, 4, CPSS_DXCH2_TABLE_EGRESS_PCL_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x90400000,  64, 4, CPSS_DXCH2_TABLE_TUNNEL_START_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x84001600,  32, 4, CPSS_DXCH3_TABLE_MAC2ME_E),
 PRV_DIRECT_INFO_MAC(0x84050000,   4, 4, CPSS_DXCH3_TABLE_INGRESS_VLAN_TRANSLATION_E),
 PRV_DIRECT_INFO_MAC(0x90010000,   8, 4, CPSS_DXCH3_TABLE_EGRESS_VLAN_TRANSLATION_E),
 PRV_DIRECT_INFO_MAC(0x84A30000,   8, 4, CPSS_DXCH_XCAT_TABLE_INGRESS_PCL_LOOKUP1_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x84020000, 128, 4, CPSS_DXCH_XCAT_TABLE_INGRESS_PCL_UDB_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x8F410000,   8, 4, CPSS_DXCH_XCAT_TABLE_EGRESS_POLICER_REMARKING_E),
 PRV_DIRECT_INFO_MAC(0x8BC40000,  16, 4, CPSS_DXCH_LION_TABLE_PORT_ISOLATION_L2_E),
 PRV_DIRECT_INFO_MAC(0x8BC60000,  16, 4, CPSS_DXCH_LION_TABLE_PORT_ISOLATION_L3_E),
 PRV_DIRECT_INFO_MAC(0x88080000,  32, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_METERING_E),
 PRV_DIRECT_INFO_MAC(0x88200000,  32, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_COUNTING_E),
 PRV_DIRECT_INFO_MAC(0x84A20000,   8, 4, CPSS_DXCH_XCAT2_TABLE_INGRESS_PCL_LOOKUP01_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x84A02000,  32, 4, CPSS_DXCH_LION_TABLE_TRUNK_HASH_MASK_CRC_E),
 PRV_DIRECT_INFO_MAC(0x86440000,  16, 4, CPSS_DXCH_LION_TABLE_VLAN_INGRESS_E),
 PRV_DIRECT_INFO_MAC(0x8BC00000,  16, 4, CPSS_DXCH_LION_TABLE_VLAN_EGRESS_E),
 PRV_DIRECT_INFO_MAC(0x86240000,  32, 4, CPSS_DXCH_LION_TABLE_STG_INGRESS_E),
 PRV_DIRECT_INFO_MAC(0x8BCB0000,  16, 4, CPSS_DXCH_LION_TABLE_STG_EGRESS_E),
 PRV_DIRECT_INFO_MAC(0x8BCF0000,  16, 4, CPSS_DXCH_LION_TABLE_TXQ_SOURCE_ID_MEMBERS_E),
 PRV_DIRECT_INFO_MAC(0x8BCAC000,  16, 4, CPSS_DXCH_LION_TABLE_TXQ_NON_TRUNK_MEMBERS_E),
 PRV_DIRECT_INFO_MAC(0x8BCAD000,  16, 4, CPSS_DXCH_LION_TABLE_TXQ_DESIGNATED_PORT_E),
 PRV_DIRECT_INFO_MAC(0x84100000,  16, 4, CPSS_DXCH_SIP5_TABLE_TTI_PHYSICAL_PORT_ATTRIBUTE_E),
 PRV_DIRECT_INFO_MAC(0x84210000,  16, 4, CPSS_DXCH_SIP5_TABLE_PRE_TTI_LOOKUP_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x84240000,   4, 4, CPSS_DXCH_SIP5_TABLE_POST_TTI_LOOKUP_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x86500000,  16, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x86210000,   8, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_INGRESS_EPORT_LEARN_PRIO_E),
 PRV_DIRECT_INFO_MAC(0x86202000,   8, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_SOURCE_TRUNK_ATTRIBUTE_E),
 PRV_DIRECT_INFO_MAC(0x86200000,   4, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x86201000,   4, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_PHYSICAL_PORT_RATE_LIMIT_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x89700000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x8900B400,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_INGRESS_MIRROR_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x89160000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_TRUNK_LTT_E),
 PRV_DIRECT_INFO_MAC(0x89800000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_L2_ECMP_LTT_E),
 PRV_DIRECT_INFO_MAC(0x89900000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_L2_ECMP_E),
 PRV_DIRECT_INFO_MAC(0x89C00000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_EPORT_TO_PHYSICAL_PORT_TARGET_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x89130000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_TO_CPU_RATE_LIMITER_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x89A00000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_TX_PROTECTION_E),
 PRV_DIRECT_INFO_MAC(0x89A80000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_EPORT_TO_LOC_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x89B00000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_PROTECTION_LOC_E),
 PRV_DIRECT_INFO_MAC(0x87000000,  16, 4, CPSS_DXCH_SIP5_TABLE_LPM_MEM_E),
 PRV_DIRECT_INFO_MAC(0x87F10000,   4, 4, CPSS_DXCH_SIP5_TABLE_IPV4_VRF_E),
 PRV_DIRECT_INFO_MAC(0x87F20000,   4, 4, CPSS_DXCH_SIP5_TABLE_IPV6_VRF_E),
 PRV_DIRECT_INFO_MAC(0x87F30000,   4, 4, CPSS_DXCH_SIP5_TABLE_FCOE_VRF_E),
 PRV_DIRECT_INFO_MAC(0x8B400000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_EFT_FAST_STACK_FAILOVER_SECONDARY_TARGET_PORT_E),
 PRV_DIRECT_INFO_MAC(0x8B880000,   8, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_EGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x8B800000,   8, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_EGRESS_VLAN_E),
 PRV_DIRECT_INFO_MAC(0x8B897000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_TARGET_PORT_MAPPER_E),
 PRV_DIRECT_INFO_MAC(0x8B89A000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_CPU_CODE_TO_LOOPBACK_MAPPER_E),
 PRV_DIRECT_INFO_MAC(0x8BC78000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_EGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x8BCA8000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_DEVICE_MAP_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x90080000,  16, 4, CPSS_DXCH_SIP5_TABLE_HA_EGRESS_EPORT_1_E),
 PRV_DIRECT_INFO_MAC(0x90060000,   4, 4, CPSS_DXCH_SIP5_TABLE_HA_EGRESS_EPORT_2_E),
 PRV_DIRECT_INFO_MAC(0x90001000,   8, 4, CPSS_DXCH_SIP5_TABLE_HA_PHYSICAL_PORT_1_E),
 PRV_DIRECT_INFO_MAC(0x90004000,  16, 4, CPSS_DXCH_SIP5_TABLE_HA_PHYSICAL_PORT_2_E),
 PRV_DIRECT_INFO_MAC(0x90008000,   4, 4, CPSS_DXCH_SIP5_TABLE_HA_QOS_PROFILE_TO_EXP_E),
 PRV_DIRECT_INFO_MAC(0x90002000, 128, 4, CPSS_DXCH_SIP5_TABLE_HA_EPCL_UDB_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x90040000,   8, 4, CPSS_DXCH_SIP5_TABLE_HA_PTP_DOMAIN_E),
 PRV_DIRECT_INFO_MAC(0x90050000, 128, 4, CPSS_DXCH_SIP5_TABLE_HA_GENERIC_TS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x90009000,   8, 4, CPSS_DXCH_SIP5_TABLE_HA_GLOBAL_MAC_SA_E),
 PRV_DIRECT_INFO_MAC(0x88D00000,  32, 4, CPSS_DXCH_SIP5_TABLE_IP_MLL_E),
 PRV_DIRECT_INFO_MAC(0x88D00000,  32, 4, CPSS_DXCH_SIP5_TABLE_L2_MLL_E),
 PRV_DIRECT_INFO_MAC(0x88C40000,   4, 4, CPSS_DXCH_SIP5_TABLE_L2_MLL_LTT_E),
 PRV_DIRECT_INFO_MAC(0x84006000,  12, 4, CPSS_DXCH_SIP5_TABLE_ADJACENCY_E),
 PRV_DIRECT_INFO_MAC(0x88040000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_E_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x88010000,   8, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_REMARKING_E),
 PRV_DIRECT_INFO_MAC(0x88020000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_HIERARCHICAL_E),
 PRV_DIRECT_INFO_MAC(0x88440000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_E_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x88410000,   8, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_REMARKING_E),
 PRV_DIRECT_INFO_MAC(0x8F440000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_E_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x85A00000,  16, 4, CPSS_DXCH_SIP5_TABLE_IPVX_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x85900000,  16, 4, CPSS_DXCH_SIP5_TABLE_IPVX_EVLAN_E),
 PRV_DIRECT_INFO_MAC(0x85C00000,  16, 4, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_NEXTHOP_E),
 PRV_DIRECT_INFO_MAC(0x85820000,   4, 4, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_NEXTHOP_AGE_BITS_E),
 PRV_DIRECT_INFO_MAC(0x85860000,  16, 4, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_ACCESS_MATRIX_E),
 PRV_DIRECT_INFO_MAC(0x85810000,   4, 4, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_QOS_PROFILE_OFFSETS_E),
 PRV_DIRECT_INFO_MAC(0x88807000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_KEEPALIVE_AGING_E),
 PRV_DIRECT_INFO_MAC(0x88810000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_MEG_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x88818000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_SOURCE_INTERFACE_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x88820000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_INVALID_KEEPALIVE_HASH_E),
 PRV_DIRECT_INFO_MAC(0x88828000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_KEEPALIVE_EXCESS_E),
 PRV_DIRECT_INFO_MAC(0x88830000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_EXCEPTION_SUMMARY_E),
 PRV_DIRECT_INFO_MAC(0x88838000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_RDI_STATUS_CHANGE_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x88840000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_TX_PERIOD_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x88860000,   8, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_OPCODE_PACKET_COMMAND_E),
 PRV_DIRECT_INFO_MAC(0x8F807000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_KEEPALIVE_AGING_E),
 PRV_DIRECT_INFO_MAC(0x8F810000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_MEG_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x8F818000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_SOURCE_INTERFACE_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x8F820000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_INVALID_KEEPALIVE_HASH_E),
 PRV_DIRECT_INFO_MAC(0x8F828000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_KEEPALIVE_EXCESS_E),
 PRV_DIRECT_INFO_MAC(0x8F830000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_EXCEPTION_SUMMARY_E),
 PRV_DIRECT_INFO_MAC(0x8F838000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_RDI_STATUS_CHANGE_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x8F840000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_TX_PERIOD_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x8F860000,   8, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_OPCODE_PACKET_COMMAND_E),
 PRV_DIRECT_INFO_MAC(0x8E802000,   4, 4, CPSS_DXCH_SIP5_TABLE_OAM_LM_OFFSET_E),
 PRV_DIRECT_INFO_MAC(0x84000800, 128, 4, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_DSCP_TO_QOS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x84000E00,  32, 4, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_UP_CFI_TO_QOS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x84000700,  16, 4, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_EXP_TO_QOS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x84000400,  64, 4, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_DSCP_TO_DSCP_E),
 PRV_DIRECT_INFO_MAC(0x84040000,  64, 4, CPSS_DXCH_SIP5_TABLE_TTI_UDB_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x84A40000, 128, 4, CPSS_DXCH_SIP5_TABLE_IPCL0_UDB_SELECT_E),
 PRV_DIRECT_INFO_MAC(0x84A44000, 128, 4, CPSS_DXCH_SIP5_TABLE_IPCL1_UDB_SELECT_E),
 PRV_DIRECT_INFO_MAC(0x84A48000, 128, 4, CPSS_DXCH_SIP5_TABLE_IPCL2_UDB_SELECT_E),
 PRV_DIRECT_INFO_MAC(0x8E200000,  32, 4, CPSS_DXCH_SIP5_TABLE_TCAM_PCL_TTI_ACTION_E),
 PRV_DIRECT_INFO_MAC(0x8E805000,   8, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_TIMESTAMP_CFG_E),
 PRV_DIRECT_INFO_MAC(0x8E900000,   4, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_LOCAL_ACTION_E),
 PRV_DIRECT_INFO_MAC(0x8EA00000,  64, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_TARGET_PORT_E),
 PRV_DIRECT_INFO_MAC(0x8EB00000,  64, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_SOURCE_PORT_E),
 PRV_DIRECT_INFO_MAC(0x8E803000,   4, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_QOS_DSCP_MAP_E),
 PRV_DIRECT_INFO_MAC(0x8E803300,   4, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_QOS_TC_DP_MAP_E),
 PRV_DIRECT_INFO_MAC(0x8E000000,  16, 4, CPSS_DXCH_SIP5_TABLE_TCAM_E),
 PRV_DIRECT_INFO_MAC(0x86340000, 128, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_BRIDGE_PORT_MEMBERS_E),
 PRV_DIRECT_INFO_MAC(0x86218000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_SPAN_STATE_GROUP_INDEX_E),
 PRV_DIRECT_INFO_MAC(0x8BC80000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_VLAN_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x8BC88000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_VLAN_SPANNING_E),
 PRV_DIRECT_INFO_MAC(0x8BC90000,  16, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_NON_TRUNK_MEMBERS2_E),
 PRV_DIRECT_INFO_MAC(0x8EC10000,  64, 4, CPSS_DXCH_SIP5_TABLE_EPCL_UDB_SELECT_E),
 PRV_DIRECT_INFO_MAC(0x8CE5A000,   4, 4, CPSS_DXCH_SIP5_TABLE_BMA_PORT_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x8CE00000,   4, 4, CPSS_DXCH_SIP5_TABLE_BMA_MULTICAST_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x88006000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_IPFIX_ALERT_WRAPAROUND_E),
 PRV_DIRECT_INFO_MAC(0x88406000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_IPFIX_ALERT_WRAPAROUND_E),
 PRV_DIRECT_INFO_MAC(0x8F406000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_IPFIX_ALERT_WRAPAROUND_E),
 PRV_DIRECT_INFO_MAC(0x88008000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_IPFIX_ALERT_AGING_E),
 PRV_DIRECT_INFO_MAC(0x88408000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_IPFIX_ALERT_AGING_E),
 PRV_DIRECT_INFO_MAC(0x8F408000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_IPFIX_ALERT_AGING_E),
 PRV_DIRECT_INFO_MAC(0x84C10000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x84C12000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 1),
 PRV_DIRECT_INFO_MAC(0x84C14000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 2),
 PRV_DIRECT_INFO_MAC(0x84C16000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 3),
 PRV_DIRECT_INFO_MAC(0x84C18000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 4),
 PRV_DIRECT_INFO_MAC(0x84C1A000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 5),
 PRV_DIRECT_INFO_MAC(0x84C1C000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 6),
 PRV_DIRECT_INFO_MAC(0x84C1E000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 7),
 PRV_DIRECT_INFO_MAC(0x84C20000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 8),
 PRV_DIRECT_INFO_MAC(0x84C22000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 9),
 PRV_DIRECT_INFO_MAC(0x84C24000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 10),
 PRV_DIRECT_INFO_MAC(0x84C26000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 11),
 PRV_DIRECT_INFO_MAC(0x84C28000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 12),
 PRV_DIRECT_INFO_MAC(0x84C2A000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 13),
 PRV_DIRECT_INFO_MAC(0x84C2C000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 14),
 PRV_DIRECT_INFO_MAC(0x84C2E000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 15),
 PRV_DIRECT_INFO_MAC(0x88060000,   8, 4, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_0_METERING_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x88460000,   8, 4, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_1_METERING_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x8F460000,   8, 4, CPSS_DXCH_SIP5_15_TABLE_EGRESS_POLICER_METERING_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x88030000,   4, 4, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_0_METERING_CONFORM_SIGN_E),
 PRV_DIRECT_INFO_MAC(0x88430000,   4, 4, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_1_METERING_CONFORM_SIGN_E),
 PRV_DIRECT_INFO_MAC(0x8F430000,   4, 4, CPSS_DXCH_SIP5_15_TABLE_EGRESS_POLICER_METERING_CONFORM_SIGN_E),
 PRV_DIRECT_INFO_MAC(0x8B898000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_PORT_SOURCE_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x8B896000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_PORT_TARGET_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x84160000,  32, 4, CPSS_DXCH_SIP5_20_TABLE_TTI_PHYSICAL_PORT_ATTRIBUTE_2_E),
 PRV_DIRECT_INFO_MAC(0x84300000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_TTI_QCN_TO_TIMER_PAUSE_MAP_E),
 PRV_DIRECT_INFO_MAC(0x89B10000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_EQ_TX_PROTECTION_LOC_E),
 PRV_DIRECT_INFO_MAC(0x8B890000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_TC_DP_MAPPER_E),
 PRV_DIRECT_INFO_MAC(0x85B00000,   8, 4, CPSS_DXCH_SIP5_25_TABLE_IPVX_ROUTER_ECMP_POINTER_E),
 PRV_DIRECT_INFO_MAC(0x88005000,   4, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_0_QOS_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x88405000,   4, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_1_QOS_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x8F405000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_POLICER_QOS_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x88004000,   4, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_0_PORT_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x88404000,   4, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_1_PORT_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x8F404000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_POLICER_PORT_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x84A01000,  32, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_PCL_HASH_MODE_CRC_E),
 PRV_DIRECT_INFO_MAC(0x8EC16000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_EXACT_MATCH_PROFILE_ID_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x8EC14000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_PORT_LATENCY_MONITORING_E),
 PRV_DIRECT_INFO_MAC(0x8EC13000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_SOURCE_PHYSICAL_PORT_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x8EC12000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_TARGET_PHYSICAL_PORT_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x96000000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDX_DX_QGRPMAP_E),
 PRV_DIRECT_INFO_MAC(0x95440000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x95400000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E),
 PRV_DIRECT_INFO_MAC(0x95420000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x95410000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x95438800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E),
 PRV_DIRECT_INFO_MAC(0x95438000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E),
 PRV_DIRECT_INFO_MAC(0x95437000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E),
 PRV_DIRECT_INFO_MAC(0x95437800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E),
 PRV_DIRECT_INFO_MAC(0x95439800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E),
 PRV_DIRECT_INFO_MAC(0x95439000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E),
 PRV_DIRECT_INFO_MAC(0x95802000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E),
 PRV_DIRECT_INFO_MAC(0x95809000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E),
 PRV_DIRECT_INFO_MAC(0x9580B000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E),
 PRV_DIRECT_INFO_MAC(0x95808200,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E),
 PRV_DIRECT_INFO_MAC(0x95808600,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E),
 PRV_DIRECT_INFO_MAC(0x96401000,   4, 4, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_E),
 PRV_DIRECT_INFO_MAC(0x84060000,   4, 4, CPSS_DXCH_SIP6_TABLE_TTI_PORT_TO_QUEUE_TRANSLATION_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x84070000,   4, 4, CPSS_DXCH_SIP6_TABLE_TTI_VLAN_TO_VRF_ID_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x8FC10000,   4, 4, CPSS_DXCH_SIP6_TABLE_PREQ_CNC_PORT_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x8FC40000,  16, 4, CPSS_DXCH_SIP6_TABLE_PREQ_QUEUE_DP_CONFIGURATIONS_E),
 PRV_DIRECT_INFO_MAC(0x8FC30000,  16, 4, CPSS_DXCH_SIP6_TABLE_PREQ_QUEUE_CONFIGURATIONS_E),
 PRV_DIRECT_INFO_MAC(0x8FC50000,  16, 4, CPSS_DXCH_SIP6_TABLE_PREQ_PORT_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x8FC60000,   4, 4, CPSS_DXCH_SIP6_TABLE_PREQ_TARGET_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x890A0000,  32, 4, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE0_E),
 PRV_DIRECT_INFO_MAC(0x890B0000,  32, 4, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE1_E),
 PRV_DIRECT_INFO_MAC(0x890C0000,  32, 4, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE2_E),
 PRV_DIRECT_INFO_MAC(0x890D0000,  32, 4, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE3_E),
 PRV_DIRECT_INFO_MAC(0x85A50000,   8, 4, CPSS_DXCH_SIP6_TABLE_IPVX_ECMP_E),
 PRV_DIRECT_INFO_MAC(0x87000000,  16, 4, CPSS_DXCH_SIP6_TABLE_PBR_E),
 PRV_DIRECT_INFO_MAC(0x87F80000,   4, 4, CPSS_DXCH_SIP6_TABLE_LPM_AGING_E),
 PRV_DIRECT_INFO_MAC(0x9A000000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E),
 PRV_DIRECT_INFO_MAC(0x9A004000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E),
 PRV_DIRECT_INFO_MAC(0x8C7F0000,   4, 4, CPSS_DXCH_SIP6_TABLE_PHA_PPA_THREADS_CONF_1_E),
 PRV_DIRECT_INFO_MAC(0x8C7F8000,  32, 4, CPSS_DXCH_SIP6_TABLE_PHA_PPA_THREADS_CONF_2_E),
 PRV_DIRECT_INFO_MAC(0x8C7F4000,   4, 4, CPSS_DXCH_SIP6_TABLE_PHA_SOURCE_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x8C7F6000,   4, 4, CPSS_DXCH_SIP6_TABLE_PHA_TARGET_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x8C040000,  16, 4, CPSS_DXCH_SIP6_TABLE_PHA_FW_IMAGE_E),
 PRV_DIRECT_INFO_MAC(0x8C7C0000,   4, 4, CPSS_DXCH_SIP6_TABLE_PHA_SHARED_DMEM_E),
 PRV_DIRECT_INFO_MAC(0x84803000,  64, 4, CPSS_DXCH_SIP6_10_TABLE_PPU_ACTION_TABLE_0_E),
 PRV_DIRECT_INFO_MAC(0x84805000,  64, 4, CPSS_DXCH_SIP6_10_TABLE_PPU_ACTION_TABLE_1_E),
 PRV_DIRECT_INFO_MAC(0x84807000,  64, 4, CPSS_DXCH_SIP6_10_TABLE_PPU_ACTION_TABLE_2_E),
 PRV_DIRECT_INFO_MAC(0x84811000,  64, 4, CPSS_DXCH_SIP6_10_TABLE_PPU_DAU_PROFILE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x8D440000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_EXACT_MATCH_AUTO_LEARNED_ENTRY_INDEX_E),
 PRV_DIRECT_INFO_MAC(0x8EC17000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_EGRESS_PCL_QUEUE_GROUP_LATENCY_PROFILE_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x88070000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_INGRESS_POLICER_0_IPFIX_FIRST_N_PACKETS_E),
 PRV_DIRECT_INFO_MAC(0x88470000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_INGRESS_POLICER_1_IPFIX_FIRST_N_PACKETS_E),
 PRV_DIRECT_INFO_MAC(0x8F470000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_EGRESS_POLICER_IPFIX_FIRST_N_PACKETS_E),
 PRV_DIRECT_INFO_MAC(0x890E0000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_SOURCE_PORT_HASH_ENTRY_E),
 PRV_DIRECT_INFO_MAC(0x84A03000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_IPCL0_SOURCE_PORT_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x84A04000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_IPCL1_SOURCE_PORT_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x84A05000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_IPCL2_SOURCE_PORT_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x95808400,   4, 4, CPSS_DXCH_SIP6_15_TXQ_SDQ_PORT_PFC_STATE_E)
};

/* Number of entries in Direct tables info array */
const GT_U32 prvCpssDxChAc5x_directInfoArrSize = sizeof(prvCpssDxChAc5x_directInfoArr)/sizeof(prvCpssDxChAc5x_directInfoArr[0]);

/* Tables info array */
const PRV_CPSS_DXCH_TABLES_INFO_EXT_STC prvCpssDxChAc5x_tablesInfoArr[] =
{
 AC5X_DIRECT_MAC(   2048,   1,   0, CPSS_DXCH_TABLE_VLAN_PORT_PROTOCOL_E),
 AC5X_DIRECT_MAC(     32,   1,   1, CPSS_DXCH_TABLE_STATISTICAL_RATE_LIMIT_E),
 AC5X_DIRECT_MAC(    256,   1,   2, CPSS_DXCH_TABLE_CPU_CODE_E),
 AC5X_DIRECT_MAC(   4224,   2,   3, CPSS_DXCH_TABLE_PCL_CONFIG_E),
 AC5X_DIRECT_MAC(   1024,   1,   4, CPSS_DXCH_TABLE_QOS_PROFILE_E),
 AC5X_DIRECT_MAC(  12288,   4,   5, CPSS_DXCH_TABLE_MULTICAST_E),
 AC5X_DIRECT_MAC(   6144,   1,   6, CPSS_DXCH_TABLE_ROUTE_HA_MAC_SA_E),
 AC5X_DIRECT_MAC(   4224,   1,   7, CPSS_DXCH2_TABLE_EGRESS_PCL_CONFIG_E),
 AC5X_DIRECT_MAC(   2048,  12,   8, CPSS_DXCH2_TABLE_TUNNEL_START_CONFIG_E),
 AC5X_DIRECT_MAC(    128,   6,   9, CPSS_DXCH3_TABLE_MAC2ME_E),
 AC5X_DIRECT_MAC(   4096,   1,  10, CPSS_DXCH3_TABLE_INGRESS_VLAN_TRANSLATION_E),
 AC5X_DIRECT_MAC(   6144,   2,  11, CPSS_DXCH3_TABLE_EGRESS_VLAN_TRANSLATION_E),
 AC5X_DIRECT_MAC(   4224,   2,  12, CPSS_DXCH_XCAT_TABLE_INGRESS_PCL_LOOKUP1_CONFIG_E),
 AC5X_DIRECT_MAC(     16,  27,  13, CPSS_DXCH_XCAT_TABLE_INGRESS_PCL_UDB_CONFIG_E),
 AC5X_DIRECT_MAC(     80,   2,  14, CPSS_DXCH_XCAT_TABLE_EGRESS_POLICER_REMARKING_E),
 AC5X_DIRECT_MAC(   4224,   4,  15, CPSS_DXCH_LION_TABLE_PORT_ISOLATION_L2_E),
 AC5X_DIRECT_MAC(   4224,   4,  16, CPSS_DXCH_LION_TABLE_PORT_ISOLATION_L3_E),
 AC5X_DIRECT_MAC(   2048,   7,  17, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_METERING_E),
 AC5X_DIRECT_MAC(  16384,   8,  18, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_COUNTING_E),
 AC5X_DIRECT_MAC(   4224,   2,  19, CPSS_DXCH_XCAT2_TABLE_INGRESS_PCL_LOOKUP01_CONFIG_E),
 AC5X_DIRECT_MAC(     32,   5,  20, CPSS_DXCH_LION_TABLE_TRUNK_HASH_MASK_CRC_E),
 AC5X_DIRECT_MAC(   6144,   4,  21, CPSS_DXCH_LION_TABLE_VLAN_INGRESS_E),
 AC5X_DIRECT_MAC(   6144,   4,  22, CPSS_DXCH_LION_TABLE_VLAN_EGRESS_E),
 AC5X_DIRECT_MAC(   1024,   8,  23, CPSS_DXCH_LION_TABLE_STG_INGRESS_E),
 AC5X_DIRECT_MAC(   1024,   4,  24, CPSS_DXCH_LION_TABLE_STG_EGRESS_E),
 AC5X_DIRECT_MAC(   4096,   4,  25, CPSS_DXCH_LION_TABLE_TXQ_SOURCE_ID_MEMBERS_E),
 AC5X_DIRECT_MAC(    256,   4,  26, CPSS_DXCH_LION_TABLE_TXQ_NON_TRUNK_MEMBERS_E),
 AC5X_DIRECT_MAC(    128,   4,  27, CPSS_DXCH_LION_TABLE_TXQ_DESIGNATED_PORT_E),
 AC5X_DIRECT_MAC(    128,   3,  28, CPSS_DXCH_SIP5_TABLE_TTI_PHYSICAL_PORT_ATTRIBUTE_E),
 AC5X_DIRECT_MAC(    128,   4,  29, CPSS_DXCH_SIP5_TABLE_PRE_TTI_LOOKUP_INGRESS_EPORT_E),
 AC5X_DIRECT_MAC(   8192,   1,  30, CPSS_DXCH_SIP5_TABLE_POST_TTI_LOOKUP_INGRESS_EPORT_E),
 AC5X_DIRECT_MAC(   8192,   3,  31, CPSS_DXCH_SIP5_TABLE_BRIDGE_INGRESS_EPORT_E),
 AC5X_DIRECT_MAC(   1024,   2,  32, CPSS_DXCH_SIP5_TABLE_BRIDGE_INGRESS_EPORT_LEARN_PRIO_E),
 AC5X_DIRECT_MAC(    512,   2,  33, CPSS_DXCH_SIP5_TABLE_BRIDGE_SOURCE_TRUNK_ATTRIBUTE_E),
 AC5X_DIRECT_MAC(    128,   1,  34, CPSS_DXCH_SIP5_TABLE_BRIDGE_PHYSICAL_PORT_E),
 AC5X_DIRECT_MAC(    128,   1,  35, CPSS_DXCH_SIP5_TABLE_BRIDGE_PHYSICAL_PORT_RATE_LIMIT_COUNTERS_E),
 AC5X_DIRECT_MAC(   2048,   1,  36, CPSS_DXCH_SIP5_TABLE_EQ_INGRESS_EPORT_E),
 AC5X_DIRECT_MAC(     16,   1,  37, CPSS_DXCH_SIP5_TABLE_EQ_INGRESS_MIRROR_PHYSICAL_PORT_E),
 AC5X_DIRECT_MAC(   4096,   1,  38, CPSS_DXCH_SIP5_TABLE_EQ_TRUNK_LTT_E),
 AC5X_DIRECT_MAC(   8192,   1,  39, CPSS_DXCH_SIP5_TABLE_EQ_L2_ECMP_LTT_E),
 AC5X_DIRECT_MAC(   8192,   1,  40, CPSS_DXCH_SIP5_TABLE_EQ_L2_ECMP_E),
 AC5X_DIRECT_MAC(   8192,   1,  41, CPSS_DXCH_SIP5_TABLE_EQ_EPORT_TO_PHYSICAL_PORT_TARGET_MAPPING_E),
 AC5X_DIRECT_MAC(    256,   1,  42, CPSS_DXCH_SIP5_TABLE_EQ_TO_CPU_RATE_LIMITER_CONFIG_E),
 AC5X_DIRECT_MAC(    256,   1,  43, CPSS_DXCH_SIP5_TABLE_EQ_TX_PROTECTION_E),
 AC5X_DIRECT_MAC(   4096,   1,  44, CPSS_DXCH_SIP5_TABLE_EQ_EPORT_TO_LOC_MAPPING_E),
 AC5X_DIRECT_MAC(     64,   1,  45, CPSS_DXCH_SIP5_TABLE_EQ_PROTECTION_LOC_E),
 AC5X_DIRECT_MAC( 983040,   4,  46, CPSS_DXCH_SIP5_TABLE_LPM_MEM_E),
 AC5X_DIRECT_MAC(   4096,   1,  47, CPSS_DXCH_SIP5_TABLE_IPV4_VRF_E),
 AC5X_DIRECT_MAC(   4096,   1,  48, CPSS_DXCH_SIP5_TABLE_IPV6_VRF_E),
 AC5X_DIRECT_MAC(   4096,   1,  49, CPSS_DXCH_SIP5_TABLE_FCOE_VRF_E),
 AC5X_DIRECT_MAC(    128,   1,  50, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_EFT_FAST_STACK_FAILOVER_SECONDARY_TARGET_PORT_E),
 AC5X_DIRECT_MAC(   8192,   2,  51, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_EGRESS_EPORT_E),
 AC5X_DIRECT_MAC(  49152,   2,  52, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_EGRESS_VLAN_E),
 AC5X_DIRECT_MAC(    128,   1,  53, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_TARGET_PORT_MAPPER_E),
 AC5X_DIRECT_MAC(    256,   1,  54, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_CPU_CODE_TO_LOOPBACK_MAPPER_E),
 AC5X_DIRECT_MAC(   8192,   1,  55, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_EGRESS_EPORT_E),
 AC5X_DIRECT_MAC(   4096,   1,  56, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_DEVICE_MAP_TABLE_E),
 AC5X_DIRECT_MAC(   8192,   4,  57, CPSS_DXCH_SIP5_TABLE_HA_EGRESS_EPORT_1_E),
 AC5X_DIRECT_MAC(   8192,   1,  58, CPSS_DXCH_SIP5_TABLE_HA_EGRESS_EPORT_2_E),
 AC5X_DIRECT_MAC(    128,   2,  59, CPSS_DXCH_SIP5_TABLE_HA_PHYSICAL_PORT_1_E),
 AC5X_DIRECT_MAC(    128,   3,  60, CPSS_DXCH_SIP5_TABLE_HA_PHYSICAL_PORT_2_E),
 AC5X_DIRECT_MAC(   1024,   1,  61, CPSS_DXCH_SIP5_TABLE_HA_QOS_PROFILE_TO_EXP_E),
 AC5X_DIRECT_MAC(     16,  23,  62, CPSS_DXCH_SIP5_TABLE_HA_EPCL_UDB_CONFIG_E),
 AC5X_DIRECT_MAC(    640,   2,  63, CPSS_DXCH_SIP5_TABLE_HA_PTP_DOMAIN_E),
 AC5X_DIRECT_MAC(      8,  17,  64, CPSS_DXCH_SIP5_TABLE_HA_GENERIC_TS_PROFILE_E),
 AC5X_DIRECT_MAC(    256,   2,  65, CPSS_DXCH_SIP5_TABLE_HA_GLOBAL_MAC_SA_E),
 AC5X_DIRECT_MAC(   4096,   6,  66, CPSS_DXCH_SIP5_TABLE_IP_MLL_E),
 AC5X_DIRECT_MAC(   4096,   6,  67, CPSS_DXCH_SIP5_TABLE_L2_MLL_E),
 AC5X_DIRECT_MAC(  12288,   1,  68, CPSS_DXCH_SIP5_TABLE_L2_MLL_LTT_E),
 AC5X_DIRECT_MAC(    128,   3,  69, CPSS_DXCH_SIP5_TABLE_ADJACENCY_E),
 AC5X_DIRECT_MAC(   8192,   1,  70, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_E_ATTRIBUTES_E),
 AC5X_DIRECT_MAC(   1024,   2,  71, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_REMARKING_E),
 AC5X_DIRECT_MAC(   2048,   1,  72, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_HIERARCHICAL_E),
 AC5X_DIRECT_MAC(   8192,   1,  73, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_E_ATTRIBUTES_E),
 AC5X_DIRECT_MAC(   1024,   2,  74, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_REMARKING_E),
 AC5X_DIRECT_MAC(   8192,   1,  75, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_E_ATTRIBUTES_E),
 AC5X_DIRECT_MAC(    512,   4,  76, CPSS_DXCH_SIP5_TABLE_IPVX_INGRESS_EPORT_E),
 AC5X_DIRECT_MAC(   6144,   3,  77, CPSS_DXCH_SIP5_TABLE_IPVX_EVLAN_E),
 AC5X_DIRECT_MAC(   8192,   4,  78, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_NEXTHOP_E),
 AC5X_DIRECT_MAC(    256,   1,  79, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_NEXTHOP_AGE_BITS_E),
 AC5X_DIRECT_MAC(    192,   4,  80, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_ACCESS_MATRIX_E),
 AC5X_DIRECT_MAC(    256,   1,  81, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_QOS_PROFILE_OFFSETS_E),
 AC5X_DIRECT_MAC(     64,   1,  82, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_KEEPALIVE_AGING_E),
 AC5X_DIRECT_MAC(     64,   1,  83, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_MEG_EXCEPTION_E),
 AC5X_DIRECT_MAC(     64,   1,  84, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_SOURCE_INTERFACE_EXCEPTION_E),
 AC5X_DIRECT_MAC(     64,   1,  85, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_INVALID_KEEPALIVE_HASH_E),
 AC5X_DIRECT_MAC(     64,   1,  86, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_KEEPALIVE_EXCESS_E),
 AC5X_DIRECT_MAC(     64,   1,  87, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_EXCEPTION_SUMMARY_E),
 AC5X_DIRECT_MAC(     64,   1,  88, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_RDI_STATUS_CHANGE_EXCEPTION_E),
 AC5X_DIRECT_MAC(     64,   1,  89, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_TX_PERIOD_EXCEPTION_E),
 AC5X_DIRECT_MAC(    256,   2,  90, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_OPCODE_PACKET_COMMAND_E),
 AC5X_DIRECT_MAC(     64,   1,  91, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_KEEPALIVE_AGING_E),
 AC5X_DIRECT_MAC(     64,   1,  92, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_MEG_EXCEPTION_E),
 AC5X_DIRECT_MAC(     64,   1,  93, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_SOURCE_INTERFACE_EXCEPTION_E),
 AC5X_DIRECT_MAC(     64,   1,  94, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_INVALID_KEEPALIVE_HASH_E),
 AC5X_DIRECT_MAC(     64,   1,  95, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_KEEPALIVE_EXCESS_E),
 AC5X_DIRECT_MAC(     64,   1,  96, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_EXCEPTION_SUMMARY_E),
 AC5X_DIRECT_MAC(     64,   1,  97, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_RDI_STATUS_CHANGE_EXCEPTION_E),
 AC5X_DIRECT_MAC(     64,   1,  98, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_TX_PERIOD_EXCEPTION_E),
 AC5X_DIRECT_MAC(    256,   2,  99, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_OPCODE_PACKET_COMMAND_E),
 AC5X_DIRECT_MAC(    128,   1, 100, CPSS_DXCH_SIP5_TABLE_OAM_LM_OFFSET_E),
 AC5X_DIRECT_MAC(     12,  20, 101, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_DSCP_TO_QOS_PROFILE_E),
 AC5X_DIRECT_MAC(     12,   5, 102, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_UP_CFI_TO_QOS_PROFILE_E),
 AC5X_DIRECT_MAC(     12,   3, 103, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_EXP_TO_QOS_PROFILE_E),
 AC5X_DIRECT_MAC(     12,  12, 104, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_DSCP_TO_DSCP_E),
 AC5X_DIRECT_MAC(     20,  12, 105, CPSS_DXCH_SIP5_TABLE_TTI_UDB_CONFIG_E),
 AC5X_DIRECT_MAC(    112,  17, 106, CPSS_DXCH_SIP5_TABLE_IPCL0_UDB_SELECT_E),
 AC5X_DIRECT_MAC(    112,  17, 107, CPSS_DXCH_SIP5_TABLE_IPCL1_UDB_SELECT_E),
 AC5X_DIRECT_MAC(    112,  17, 108, CPSS_DXCH_SIP5_TABLE_IPCL2_UDB_SELECT_E),
 AC5X_DIRECT_MAC(  24576,   8, 109, CPSS_DXCH_SIP5_TABLE_TCAM_PCL_TTI_ACTION_E),
 AC5X_DIRECT_MAC(    128,   2, 110, CPSS_DXCH_SIP5_TABLE_ERMRK_TIMESTAMP_CFG_E),
 AC5X_DIRECT_MAC(   2048,   1, 111, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_LOCAL_ACTION_E),
 AC5X_DIRECT_MAC(    128,  11, 112, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_TARGET_PORT_E),
 AC5X_DIRECT_MAC(    128,  11, 113, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_SOURCE_PORT_E),
 AC5X_DIRECT_MAC(    192,   1, 114, CPSS_DXCH_SIP5_TABLE_ERMRK_QOS_DSCP_MAP_E),
 AC5X_DIRECT_MAC(    192,   1, 115, CPSS_DXCH_SIP5_TABLE_ERMRK_QOS_TC_DP_MAP_E),
 AC5X_DIRECT_MAC(  49152,   3, 116, CPSS_DXCH_SIP5_TABLE_TCAM_E),
 AC5X_DIRECT_MAC(   1024,  32, 117, CPSS_DXCH_SIP5_TABLE_INGRESS_BRIDGE_PORT_MEMBERS_E),
 AC5X_DIRECT_MAC(   6144,   1, 118, CPSS_DXCH_SIP5_TABLE_INGRESS_SPAN_STATE_GROUP_INDEX_E),
 AC5X_DIRECT_MAC(   6144,   1, 119, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_VLAN_ATTRIBUTES_E),
 AC5X_DIRECT_MAC(   6144,   1, 120, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_VLAN_SPANNING_E),
 AC5X_DIRECT_MAC(   4096,   4, 121, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_NON_TRUNK_MEMBERS2_E),
 AC5X_DIRECT_MAC(     96,  12, 122, CPSS_DXCH_SIP5_TABLE_EPCL_UDB_SELECT_E),
 AC5X_DIRECT_MAC(    128,   1, 123, CPSS_DXCH_SIP5_TABLE_BMA_PORT_MAPPING_E),
 AC5X_DIRECT_MAC(   1344,   1, 124, CPSS_DXCH_SIP5_TABLE_BMA_MULTICAST_COUNTERS_E),
 AC5X_DIRECT_MAC(    512,   1, 125, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_IPFIX_ALERT_WRAPAROUND_E),
 AC5X_DIRECT_MAC(    512,   1, 126, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_IPFIX_ALERT_WRAPAROUND_E),
 AC5X_DIRECT_MAC(    512,   1, 127, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_IPFIX_ALERT_WRAPAROUND_E),
 AC5X_DIRECT_MAC(    512,   1, 128, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_IPFIX_ALERT_AGING_E),
 AC5X_DIRECT_MAC(    512,   1, 129, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_IPFIX_ALERT_AGING_E),
 AC5X_DIRECT_MAC(    512,   1, 130, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_IPFIX_ALERT_AGING_E),
 AC5X_DIRECT_MAC(   1024,   2, 131, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E),
 AC5X_DIRECT_MAC(   1024,   2, 132, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 1),
 AC5X_DIRECT_MAC(   1024,   2, 133, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 2),
 AC5X_DIRECT_MAC(   1024,   2, 134, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 3),
 AC5X_DIRECT_MAC(   1024,   2, 135, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 4),
 AC5X_DIRECT_MAC(   1024,   2, 136, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 5),
 AC5X_DIRECT_MAC(   1024,   2, 137, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 6),
 AC5X_DIRECT_MAC(   1024,   2, 138, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 7),
 AC5X_DIRECT_MAC(   1024,   2, 139, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 8),
 AC5X_DIRECT_MAC(   1024,   2, 140, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 9),
 AC5X_DIRECT_MAC(   1024,   2, 141, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 10),
 AC5X_DIRECT_MAC(   1024,   2, 142, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 11),
 AC5X_DIRECT_MAC(   1024,   2, 143, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 12),
 AC5X_DIRECT_MAC(   1024,   2, 144, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 13),
 AC5X_DIRECT_MAC(   1024,   2, 145, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 14),
 AC5X_DIRECT_MAC(   1024,   2, 146, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 15),
 AC5X_DIRECT_MAC(   2048,   2, 147, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_0_METERING_CONFIG_E),
 AC5X_DIRECT_MAC(   2048,   2, 148, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_1_METERING_CONFIG_E),
 AC5X_DIRECT_MAC(   2048,   2, 149, CPSS_DXCH_SIP5_15_TABLE_EGRESS_POLICER_METERING_CONFIG_E),
 AC5X_DIRECT_MAC(   2048,   1, 150, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_0_METERING_CONFORM_SIGN_E),
 AC5X_DIRECT_MAC(   2048,   1, 151, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_1_METERING_CONFORM_SIGN_E),
 AC5X_DIRECT_MAC(   2048,   1, 152, CPSS_DXCH_SIP5_15_TABLE_EGRESS_POLICER_METERING_CONFORM_SIGN_E),
 AC5X_DIRECT_MAC(    128,   1, 153, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_PORT_SOURCE_ATTRIBUTES_E),
 AC5X_DIRECT_MAC(    128,   1, 154, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_PORT_TARGET_ATTRIBUTES_E),
 AC5X_DIRECT_MAC(    128,   8, 155, CPSS_DXCH_SIP5_20_TABLE_TTI_PHYSICAL_PORT_ATTRIBUTE_2_E),
 AC5X_DIRECT_MAC(     64,   1, 156, CPSS_DXCH_SIP5_20_TABLE_TTI_QCN_TO_TIMER_PAUSE_MAP_E),
 AC5X_DIRECT_MAC(     64,   1, 157, CPSS_DXCH_SIP5_20_TABLE_EQ_TX_PROTECTION_LOC_E),
 AC5X_DIRECT_MAC(   4096,   1, 158, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_TC_DP_MAPPER_E),
 AC5X_DIRECT_MAC(   2048,   2, 159, CPSS_DXCH_SIP5_25_TABLE_IPVX_ROUTER_ECMP_POINTER_E),
 AC5X_DIRECT_MAC(    256,   1, 160, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_0_QOS_ATTRIBUTE_TABLE_E),
 AC5X_DIRECT_MAC(    256,   1, 161, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_1_QOS_ATTRIBUTE_TABLE_E),
 AC5X_DIRECT_MAC(    256,   1, 162, CPSS_DXCH_SIP6_TABLE_EGRESS_POLICER_QOS_ATTRIBUTE_TABLE_E),
 AC5X_DIRECT_MAC(    128,   1, 163, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_0_PORT_ATTRIBUTE_TABLE_E),
 AC5X_DIRECT_MAC(    128,   1, 164, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_1_PORT_ATTRIBUTE_TABLE_E),
 AC5X_DIRECT_MAC(    128,   1, 165, CPSS_DXCH_SIP6_TABLE_EGRESS_POLICER_PORT_ATTRIBUTE_TABLE_E),
 AC5X_DIRECT_MAC(     16,   5, 166, CPSS_DXCH_SIP6_TABLE_INGRESS_PCL_HASH_MODE_CRC_E),
 AC5X_DIRECT_MAC(    256,   1, 167, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_EXACT_MATCH_PROFILE_ID_MAPPING_E),
 AC5X_DIRECT_MAC(   2048,   1, 168, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_PORT_LATENCY_MONITORING_E),
 AC5X_DIRECT_MAC(    128,   1, 169, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_SOURCE_PHYSICAL_PORT_MAPPING_E),
 AC5X_DIRECT_MAC(    128,   1, 170, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_TARGET_PHYSICAL_PORT_MAPPING_E),
 AC5X_DIRECT_MAC(     64,   1, 171, CPSS_DXCH_SIP6_TXQ_PDX_DX_QGRPMAP_E),
 AC5X_DIRECT_MAC(    512,   2, 172, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E),
 AC5X_DIRECT_MAC(   4080,   2, 173, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E),
 AC5X_DIRECT_MAC(   3452,   1, 174, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E),
 AC5X_DIRECT_MAC(   8944,   1, 175, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E),
 AC5X_DIRECT_MAC(    512,   1, 176, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E),
 AC5X_DIRECT_MAC(    512,   1, 177, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E),
 AC5X_DIRECT_MAC(    512,   1, 178, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E),
 AC5X_DIRECT_MAC(    512,   1, 179, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E),
 AC5X_DIRECT_MAC(    512,   1, 180, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E),
 AC5X_DIRECT_MAC(    512,   1, 181, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E),
 AC5X_DIRECT_MAC(    512,   2, 182, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E),
 AC5X_DIRECT_MAC(    512,   2, 183, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E),
 AC5X_DIRECT_MAC(    512,   1, 184, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E),
 AC5X_DIRECT_MAC(     56,   2, 185, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E),
 AC5X_DIRECT_MAC(    112,   1, 186, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E),
 AC5X_DIRECT_MAC(     96,   1, 187, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_E),
 AC5X_DIRECT_MAC(    128,   1, 188, CPSS_DXCH_SIP6_TABLE_TTI_PORT_TO_QUEUE_TRANSLATION_TABLE_E),
 AC5X_DIRECT_MAC(   6144,   1, 189, CPSS_DXCH_SIP6_TABLE_TTI_VLAN_TO_VRF_ID_TABLE_E),
 AC5X_DIRECT_MAC(   1024,   1, 190, CPSS_DXCH_SIP6_TABLE_PREQ_CNC_PORT_MAPPING_E),
 AC5X_DIRECT_MAC(    768,   3, 191, CPSS_DXCH_SIP6_TABLE_PREQ_QUEUE_DP_CONFIGURATIONS_E),
 AC5X_DIRECT_MAC(    256,   3, 192, CPSS_DXCH_SIP6_TABLE_PREQ_QUEUE_CONFIGURATIONS_E),
 AC5X_DIRECT_MAC(     16,   4, 193, CPSS_DXCH_SIP6_TABLE_PREQ_PORT_PROFILE_E),
 AC5X_DIRECT_MAC(    128,   1, 194, CPSS_DXCH_SIP6_TABLE_PREQ_TARGET_PHYSICAL_PORT_E),
 AC5X_DIRECT_MAC(    512,   5, 195, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE0_E),
 AC5X_DIRECT_MAC(    512,   5, 196, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE1_E),
 AC5X_DIRECT_MAC(    512,   5, 197, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE2_E),
 AC5X_DIRECT_MAC(    512,   5, 198, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE3_E),
 AC5X_DIRECT_MAC(   2048,   2, 199, CPSS_DXCH_SIP6_TABLE_IPVX_ECMP_E),
 AC5X_DIRECT_MAC(   1024,   4, 200, CPSS_DXCH_SIP6_TABLE_PBR_E),
 AC5X_DIRECT_MAC(   4680,   1, 201, CPSS_DXCH_SIP6_TABLE_LPM_AGING_E),
 AC5X_DIRECT_MAC(    512,   8, 202, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E),
 AC5X_DIRECT_MAC(    512,   3, 203, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E),
 AC5X_DIRECT_MAC(    256,   1, 204, CPSS_DXCH_SIP6_TABLE_PHA_PPA_THREADS_CONF_1_E),
 AC5X_DIRECT_MAC(    256,   5, 205, CPSS_DXCH_SIP6_TABLE_PHA_PPA_THREADS_CONF_2_E),
 AC5X_DIRECT_MAC(    128,   1, 206, CPSS_DXCH_SIP6_TABLE_PHA_SOURCE_PHYSICAL_PORT_E),
 AC5X_DIRECT_MAC(    128,   1, 207, CPSS_DXCH_SIP6_TABLE_PHA_TARGET_PHYSICAL_PORT_E),
 AC5X_DIRECT_MAC(   1024,   4, 208, CPSS_DXCH_SIP6_TABLE_PHA_FW_IMAGE_E),
 AC5X_DIRECT_MAC(   2048,   1, 209, CPSS_DXCH_SIP6_TABLE_PHA_SHARED_DMEM_E),
 AC5X_DIRECT_MAC(     64,  12, 210, CPSS_DXCH_SIP6_10_TABLE_PPU_ACTION_TABLE_0_E),
 AC5X_DIRECT_MAC(     64,  12, 211, CPSS_DXCH_SIP6_10_TABLE_PPU_ACTION_TABLE_1_E),
 AC5X_DIRECT_MAC(     64,  12, 212, CPSS_DXCH_SIP6_10_TABLE_PPU_ACTION_TABLE_2_E),
 AC5X_DIRECT_MAC(     16,  15, 213, CPSS_DXCH_SIP6_10_TABLE_PPU_DAU_PROFILE_TABLE_E),
 AC5X_DIRECT_MAC(  16384,   1, 214, CPSS_DXCH_SIP6_10_TABLE_EXACT_MATCH_AUTO_LEARNED_ENTRY_INDEX_E),
 AC5X_DIRECT_MAC(    128,   1, 215, CPSS_DXCH_SIP6_10_TABLE_EGRESS_PCL_QUEUE_GROUP_LATENCY_PROFILE_CONFIG_E),
 AC5X_DIRECT_MAC(    512,   1, 216, CPSS_DXCH_SIP6_10_TABLE_INGRESS_POLICER_0_IPFIX_FIRST_N_PACKETS_E),
 AC5X_DIRECT_MAC(    512,   1, 217, CPSS_DXCH_SIP6_10_TABLE_INGRESS_POLICER_1_IPFIX_FIRST_N_PACKETS_E),
 AC5X_DIRECT_MAC(    512,   1, 218, CPSS_DXCH_SIP6_10_TABLE_EGRESS_POLICER_IPFIX_FIRST_N_PACKETS_E),
 AC5X_DIRECT_MAC(    128,   1, 219, CPSS_DXCH_SIP6_10_TABLE_SOURCE_PORT_HASH_ENTRY_E),
 AC5X_DIRECT_MAC(    128,   1, 220, CPSS_DXCH_SIP6_10_TABLE_IPCL0_SOURCE_PORT_CONFIG_E),
 AC5X_DIRECT_MAC(    128,   1, 221, CPSS_DXCH_SIP6_10_TABLE_IPCL1_SOURCE_PORT_CONFIG_E),
 AC5X_DIRECT_MAC(    128,   1, 222, CPSS_DXCH_SIP6_10_TABLE_IPCL2_SOURCE_PORT_CONFIG_E),
 AC5X_DIRECT_MAC(     56,   1, 223, CPSS_DXCH_SIP6_15_TXQ_SDQ_PORT_PFC_STATE_E),
 AC5X_INDIRECT_MAC(  32768,   4, 0, CPSS_DXCH_TABLE_FDB_E),
 AC5X_INDIRECT_MAC(   2048,   4, 1, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_E),
 AC5X_INDIRECT_MAC(   2048,   4, 2, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_E),
 AC5X_INDIRECT_MAC(  32768,   4, 3, CPSS_DXCH_SIP6_TABLE_EXACT_MATCH_E)
};

/* Number of entries in Tables info array */
const GT_U32 prvCpssDxChAc5x_tablesInfoArrSize = sizeof(prvCpssDxChAc5x_tablesInfoArr)/sizeof(prvCpssDxChAc5x_tablesInfoArr[0]);

/* Macro for Harrier's Direct Info record in Table Info */
#define HARRIER_DIRECT_MAC(_tblSize,_entrySize, _directTblIdx, _tableId) \
{ _tableId, {_tblSize, _entrySize, \
    PRV_CPSS_DXCH_DIRECT_ACCESS_E, &prvCpssDxChHarrier_directInfoArr[_directTblIdx],\
    PRV_CPSS_DXCH_DIRECT_ACCESS_E,&prvCpssDxChHarrier_directInfoArr[_directTblIdx]}}

/* Macro for Harrier's Indirect Info record in Table Info */
#define HARRIER_INDIRECT_MAC(_tblSize,_entrySize, _indirectTblIdx, _tableId) \
{ _tableId, {_tblSize, _entrySize, \
    PRV_CPSS_DXCH_INDIRECT_ACCESS_E, &prvCpssDxChHarrier_indirectInfoArr[_indirectTblIdx],\
    PRV_CPSS_DXCH_INDIRECT_ACCESS_E,&prvCpssDxChHarrier_indirectInfoArr[_indirectTblIdx]}}

/* indirect table info for Harrier  */
static const PRV_CPSS_DXCH_TABLES_INFO_INDIRECT_STC prvCpssDxChHarrier_indirectInfoArr[] =
{
    /* PRV_CPSS_SIP5_FDB_TABLE_INDIRECT_E  */
    {0x04000130, 0x04000134,   0,  2, PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS,
          PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS, 1},

    /* PRV_CPSS_SIP5_IOAM_TABLE_INDIRECT_E */
    {0x058000D0, 0x058000D4,    0, 16, PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS,
          PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS, 1},

    /* PRV_CPSS_SIP5_EOAM_TABLE_INDIRECT_E */
    {0x0A0000D0, 0x0A0000D4,    0, 16, PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS,
          PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS, 1},

   /* PRV_CPSS_SIP6_EXACT_MATCH_TABLE_INDIRECT_E */
    {0x05002000, 0x05002004,   0,  2, PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS,
          PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS, 1}
};

/* Direct tables info */
const PRV_CPSS_DXCH_TABLES_INFO_DIRECT_STC  prvCpssDxChHarrier_directInfoArr[] =
{
 PRV_DIRECT_INFO_MAC(0x01810000,   4, 4, CPSS_DXCH_TABLE_VLAN_PORT_PROTOCOL_E),
 PRV_DIRECT_INFO_MAC(0x06100000,   4, 4, CPSS_DXCH_TABLE_STATISTICAL_RATE_LIMIT_E),
 PRV_DIRECT_INFO_MAC(0x06120000,   4, 4, CPSS_DXCH_TABLE_CPU_CODE_E),
 PRV_DIRECT_INFO_MAC(0x01E10000,   8, 4, CPSS_DXCH_TABLE_PCL_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x06110000,   4, 4, CPSS_DXCH_TABLE_QOS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x07AC0000,  16, 4, CPSS_DXCH_TABLE_MULTICAST_E),
 PRV_DIRECT_INFO_MAC(0x09820000,   4, 4, CPSS_DXCH_TABLE_ROUTE_HA_MAC_SA_E),
 PRV_DIRECT_INFO_MAC(0x09008000,   4, 4, CPSS_DXCH2_TABLE_EGRESS_PCL_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x09C00000,  64, 4, CPSS_DXCH2_TABLE_TUNNEL_START_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x01801600,  32, 4, CPSS_DXCH3_TABLE_MAC2ME_E),
 PRV_DIRECT_INFO_MAC(0x01850000,   4, 4, CPSS_DXCH3_TABLE_INGRESS_VLAN_TRANSLATION_E),
 PRV_DIRECT_INFO_MAC(0x09810000,   8, 4, CPSS_DXCH3_TABLE_EGRESS_VLAN_TRANSLATION_E),
 PRV_DIRECT_INFO_MAC(0x01E30000,   8, 4, CPSS_DXCH_XCAT_TABLE_INGRESS_PCL_LOOKUP1_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x01820000, 128, 4, CPSS_DXCH_XCAT_TABLE_INGRESS_PCL_UDB_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x09410000,   8, 4, CPSS_DXCH_XCAT_TABLE_EGRESS_POLICER_REMARKING_E),
 PRV_DIRECT_INFO_MAC(0x07A40000,  16, 4, CPSS_DXCH_LION_TABLE_PORT_ISOLATION_L2_E),
 PRV_DIRECT_INFO_MAC(0x07A60000,  16, 4, CPSS_DXCH_LION_TABLE_PORT_ISOLATION_L3_E),
 PRV_DIRECT_INFO_MAC(0x07080000,  32, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_METERING_E),
 PRV_DIRECT_INFO_MAC(0x07200000,  32, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_COUNTING_E),
 PRV_DIRECT_INFO_MAC(0x01E20000,   8, 4, CPSS_DXCH_XCAT2_TABLE_INGRESS_PCL_LOOKUP01_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x01E02000,  32, 4, CPSS_DXCH_LION_TABLE_TRUNK_HASH_MASK_CRC_E),
 PRV_DIRECT_INFO_MAC(0x03C40000,  16, 4, CPSS_DXCH_LION_TABLE_VLAN_INGRESS_E),
 PRV_DIRECT_INFO_MAC(0x07A00000,  16, 4, CPSS_DXCH_LION_TABLE_VLAN_EGRESS_E),
 PRV_DIRECT_INFO_MAC(0x03A40000,  32, 4, CPSS_DXCH_LION_TABLE_STG_INGRESS_E),
 PRV_DIRECT_INFO_MAC(0x07AB0000,  16, 4, CPSS_DXCH_LION_TABLE_STG_EGRESS_E),
 PRV_DIRECT_INFO_MAC(0x07AF0000,  16, 4, CPSS_DXCH_LION_TABLE_TXQ_SOURCE_ID_MEMBERS_E),
 PRV_DIRECT_INFO_MAC(0x07AAC000,  16, 4, CPSS_DXCH_LION_TABLE_TXQ_NON_TRUNK_MEMBERS_E),
 PRV_DIRECT_INFO_MAC(0x07AAD000,  16, 4, CPSS_DXCH_LION_TABLE_TXQ_DESIGNATED_PORT_E),
 PRV_DIRECT_INFO_MAC(0x01900000,  16, 4, CPSS_DXCH_SIP5_TABLE_TTI_PHYSICAL_PORT_ATTRIBUTE_E),
 PRV_DIRECT_INFO_MAC(0x01A10000,  16, 4, CPSS_DXCH_SIP5_TABLE_PRE_TTI_LOOKUP_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x01A40000,   4, 4, CPSS_DXCH_SIP5_TABLE_POST_TTI_LOOKUP_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x03D00000,  16, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x03A10000,   8, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_INGRESS_EPORT_LEARN_PRIO_E),
 PRV_DIRECT_INFO_MAC(0x03A02000,   8, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_SOURCE_TRUNK_ATTRIBUTE_E),
 PRV_DIRECT_INFO_MAC(0x03A00000,   4, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x03A01000,   4, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_PHYSICAL_PORT_RATE_LIMIT_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x06700000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x0600B400,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_INGRESS_MIRROR_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x06160000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_TRUNK_LTT_E),
 PRV_DIRECT_INFO_MAC(0x06800000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_L2_ECMP_LTT_E),
 PRV_DIRECT_INFO_MAC(0x06900000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_L2_ECMP_E),
 PRV_DIRECT_INFO_MAC(0x06C00000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_EPORT_TO_PHYSICAL_PORT_TARGET_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x06130000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_TO_CPU_RATE_LIMITER_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x06A00000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_TX_PROTECTION_E),
 PRV_DIRECT_INFO_MAC(0x06A80000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_EPORT_TO_LOC_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x06B00000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_PROTECTION_LOC_E),
 PRV_DIRECT_INFO_MAC(0x02000000,  16, 4, CPSS_DXCH_SIP5_TABLE_LPM_MEM_E),
 PRV_DIRECT_INFO_MAC(0x02F10000,   4, 4, CPSS_DXCH_SIP5_TABLE_IPV4_VRF_E),
 PRV_DIRECT_INFO_MAC(0x02F20000,   4, 4, CPSS_DXCH_SIP5_TABLE_IPV6_VRF_E),
 PRV_DIRECT_INFO_MAC(0x02F30000,   4, 4, CPSS_DXCH_SIP5_TABLE_FCOE_VRF_E),
 PRV_DIRECT_INFO_MAC(0x07800000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_EFT_FAST_STACK_FAILOVER_SECONDARY_TARGET_PORT_E),
 PRV_DIRECT_INFO_MAC(0x07980000,   8, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_EGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x07900000,   8, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_EGRESS_VLAN_E),
 PRV_DIRECT_INFO_MAC(0x07997000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_TARGET_PORT_MAPPER_E),
 PRV_DIRECT_INFO_MAC(0x0799A000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_CPU_CODE_TO_LOOPBACK_MAPPER_E),
 PRV_DIRECT_INFO_MAC(0x07A78000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_EGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x07AA8000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_DEVICE_MAP_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x09880000,  16, 4, CPSS_DXCH_SIP5_TABLE_HA_EGRESS_EPORT_1_E),
 PRV_DIRECT_INFO_MAC(0x09860000,   4, 4, CPSS_DXCH_SIP5_TABLE_HA_EGRESS_EPORT_2_E),
 PRV_DIRECT_INFO_MAC(0x09801000,   8, 4, CPSS_DXCH_SIP5_TABLE_HA_PHYSICAL_PORT_1_E),
 PRV_DIRECT_INFO_MAC(0x09804000,  16, 4, CPSS_DXCH_SIP5_TABLE_HA_PHYSICAL_PORT_2_E),
 PRV_DIRECT_INFO_MAC(0x09808000,   4, 4, CPSS_DXCH_SIP5_TABLE_HA_QOS_PROFILE_TO_EXP_E),
 PRV_DIRECT_INFO_MAC(0x09802000, 128, 4, CPSS_DXCH_SIP5_TABLE_HA_EPCL_UDB_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x09840000,   8, 4, CPSS_DXCH_SIP5_TABLE_HA_PTP_DOMAIN_E),
 PRV_DIRECT_INFO_MAC(0x09850000, 128, 4, CPSS_DXCH_SIP5_TABLE_HA_GENERIC_TS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x09809000,   8, 4, CPSS_DXCH_SIP5_TABLE_HA_GLOBAL_MAC_SA_E),
 PRV_DIRECT_INFO_MAC(0x05D00000,  32, 4, CPSS_DXCH_SIP5_TABLE_IP_MLL_E),
 PRV_DIRECT_INFO_MAC(0x05D00000,  32, 4, CPSS_DXCH_SIP5_TABLE_L2_MLL_E),
 PRV_DIRECT_INFO_MAC(0x05C40000,   4, 4, CPSS_DXCH_SIP5_TABLE_L2_MLL_LTT_E),
 PRV_DIRECT_INFO_MAC(0x01806000,  12, 4, CPSS_DXCH_SIP5_TABLE_ADJACENCY_E),
 PRV_DIRECT_INFO_MAC(0x07040000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_E_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x07010000,   8, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_REMARKING_E),
 PRV_DIRECT_INFO_MAC(0x07020000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_HIERARCHICAL_E),
 PRV_DIRECT_INFO_MAC(0x07440000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_E_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x07410000,   8, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_REMARKING_E),
 PRV_DIRECT_INFO_MAC(0x09440000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_E_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x03200000,  16, 4, CPSS_DXCH_SIP5_TABLE_IPVX_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x03100000,  16, 4, CPSS_DXCH_SIP5_TABLE_IPVX_EVLAN_E),
 PRV_DIRECT_INFO_MAC(0x03400000,  16, 4, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_NEXTHOP_E),
 PRV_DIRECT_INFO_MAC(0x03020000,   4, 4, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_NEXTHOP_AGE_BITS_E),
 PRV_DIRECT_INFO_MAC(0x03060000,  16, 4, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_ACCESS_MATRIX_E),
 PRV_DIRECT_INFO_MAC(0x03010000,   4, 4, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_QOS_PROFILE_OFFSETS_E),
 PRV_DIRECT_INFO_MAC(0x05807000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_KEEPALIVE_AGING_E),
 PRV_DIRECT_INFO_MAC(0x05810000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_MEG_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x05818000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_SOURCE_INTERFACE_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x05820000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_INVALID_KEEPALIVE_HASH_E),
 PRV_DIRECT_INFO_MAC(0x05828000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_KEEPALIVE_EXCESS_E),
 PRV_DIRECT_INFO_MAC(0x05830000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_EXCEPTION_SUMMARY_E),
 PRV_DIRECT_INFO_MAC(0x05838000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_RDI_STATUS_CHANGE_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x05840000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_TX_PERIOD_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x05860000,   8, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_OPCODE_PACKET_COMMAND_E),
 PRV_DIRECT_INFO_MAC(0x0A007000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_KEEPALIVE_AGING_E),
 PRV_DIRECT_INFO_MAC(0x0A010000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_MEG_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x0A018000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_SOURCE_INTERFACE_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x0A020000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_INVALID_KEEPALIVE_HASH_E),
 PRV_DIRECT_INFO_MAC(0x0A028000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_KEEPALIVE_EXCESS_E),
 PRV_DIRECT_INFO_MAC(0x0A030000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_EXCEPTION_SUMMARY_E),
 PRV_DIRECT_INFO_MAC(0x0A038000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_RDI_STATUS_CHANGE_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x0A040000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_TX_PERIOD_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x0A060000,   8, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_OPCODE_PACKET_COMMAND_E),
 PRV_DIRECT_INFO_MAC(0x08C02000,   4, 4, CPSS_DXCH_SIP5_TABLE_OAM_LM_OFFSET_E),
 PRV_DIRECT_INFO_MAC(0x01800800, 128, 4, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_DSCP_TO_QOS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x01800E00,  32, 4, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_UP_CFI_TO_QOS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x01800700,  16, 4, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_EXP_TO_QOS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x01800400,  64, 4, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_DSCP_TO_DSCP_E),
 PRV_DIRECT_INFO_MAC(0x01840000,  64, 4, CPSS_DXCH_SIP5_TABLE_TTI_UDB_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x01E40000, 128, 4, CPSS_DXCH_SIP5_TABLE_IPCL0_UDB_SELECT_E),
 PRV_DIRECT_INFO_MAC(0x01E44000, 128, 4, CPSS_DXCH_SIP5_TABLE_IPCL1_UDB_SELECT_E),
 PRV_DIRECT_INFO_MAC(0x01E48000, 128, 4, CPSS_DXCH_SIP5_TABLE_IPCL2_UDB_SELECT_E),
 PRV_DIRECT_INFO_MAC(0x04A00000,  32, 4, CPSS_DXCH_SIP5_TABLE_TCAM_PCL_TTI_ACTION_E),
 PRV_DIRECT_INFO_MAC(0x08C05000,   8, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_TIMESTAMP_CFG_E),
 PRV_DIRECT_INFO_MAC(0x08D00000,   4, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_LOCAL_ACTION_E),
 PRV_DIRECT_INFO_MAC(0x08E00000,  64, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_TARGET_PORT_E),
 PRV_DIRECT_INFO_MAC(0x08F00000,  64, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_SOURCE_PORT_E),
 PRV_DIRECT_INFO_MAC(0x08C03000,   4, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_QOS_DSCP_MAP_E),
 PRV_DIRECT_INFO_MAC(0x08C03300,   4, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_QOS_TC_DP_MAP_E),
 PRV_DIRECT_INFO_MAC(0x04800000,  16, 4, CPSS_DXCH_SIP5_TABLE_TCAM_E),
 PRV_DIRECT_INFO_MAC(0x03B40000, 128, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_BRIDGE_PORT_MEMBERS_E),
 PRV_DIRECT_INFO_MAC(0x03A18000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_SPAN_STATE_GROUP_INDEX_E),
 PRV_DIRECT_INFO_MAC(0x07A80000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_VLAN_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x07A88000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_VLAN_SPANNING_E),
 PRV_DIRECT_INFO_MAC(0x07A90000,  16, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_NON_TRUNK_MEMBERS2_E),
 PRV_DIRECT_INFO_MAC(0x09010000,  64, 4, CPSS_DXCH_SIP5_TABLE_EPCL_UDB_SELECT_E),
 PRV_DIRECT_INFO_MAC(0x08A5A000,   4, 4, CPSS_DXCH_SIP5_TABLE_BMA_PORT_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x08A00000,   4, 4, CPSS_DXCH_SIP5_TABLE_BMA_MULTICAST_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x07006000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_IPFIX_ALERT_WRAPAROUND_E),
 PRV_DIRECT_INFO_MAC(0x07406000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_IPFIX_ALERT_WRAPAROUND_E),
 PRV_DIRECT_INFO_MAC(0x09406000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_IPFIX_ALERT_WRAPAROUND_E),
 PRV_DIRECT_INFO_MAC(0x07008000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_IPFIX_ALERT_AGING_E),
 PRV_DIRECT_INFO_MAC(0x07408000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_IPFIX_ALERT_AGING_E),
 PRV_DIRECT_INFO_MAC(0x09408000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_IPFIX_ALERT_AGING_E),
 PRV_DIRECT_INFO_MAC(0x01F10000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x01F12000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 1),
 PRV_DIRECT_INFO_MAC(0x01F14000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 2),
 PRV_DIRECT_INFO_MAC(0x01F16000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 3),
 PRV_DIRECT_INFO_MAC(0x01F18000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 4),
 PRV_DIRECT_INFO_MAC(0x01F1A000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 5),
 PRV_DIRECT_INFO_MAC(0x01F1C000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 6),
 PRV_DIRECT_INFO_MAC(0x01F1E000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 7),
 PRV_DIRECT_INFO_MAC(0x01F20000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 8),
 PRV_DIRECT_INFO_MAC(0x01F22000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 9),
 PRV_DIRECT_INFO_MAC(0x01F24000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 10),
 PRV_DIRECT_INFO_MAC(0x01F26000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 11),
 PRV_DIRECT_INFO_MAC(0x01F28000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 12),
 PRV_DIRECT_INFO_MAC(0x01F2A000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 13),
 PRV_DIRECT_INFO_MAC(0x01F2C000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 14),
 PRV_DIRECT_INFO_MAC(0x01F2E000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 15),
 PRV_DIRECT_INFO_MAC(0x07060000,   8, 4, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_0_METERING_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x07460000,   8, 4, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_1_METERING_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x09460000,   8, 4, CPSS_DXCH_SIP5_15_TABLE_EGRESS_POLICER_METERING_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x07030000,   4, 4, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_0_METERING_CONFORM_SIGN_E),
 PRV_DIRECT_INFO_MAC(0x07430000,   4, 4, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_1_METERING_CONFORM_SIGN_E),
 PRV_DIRECT_INFO_MAC(0x09430000,   4, 4, CPSS_DXCH_SIP5_15_TABLE_EGRESS_POLICER_METERING_CONFORM_SIGN_E),
 PRV_DIRECT_INFO_MAC(0x07998000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_PORT_SOURCE_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x07996000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_PORT_TARGET_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x01960000,  32, 4, CPSS_DXCH_SIP5_20_TABLE_TTI_PHYSICAL_PORT_ATTRIBUTE_2_E),
 PRV_DIRECT_INFO_MAC(0x01B00000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_TTI_QCN_TO_TIMER_PAUSE_MAP_E),
 PRV_DIRECT_INFO_MAC(0x06B10000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_EQ_TX_PROTECTION_LOC_E),
 PRV_DIRECT_INFO_MAC(0x07990000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_TC_DP_MAPPER_E),
 PRV_DIRECT_INFO_MAC(0x03300000,   8, 4, CPSS_DXCH_SIP5_25_TABLE_IPVX_ROUTER_ECMP_POINTER_E),
 PRV_DIRECT_INFO_MAC(0x07005000,   4, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_0_QOS_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x07405000,   4, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_1_QOS_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x09405000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_POLICER_QOS_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x07004000,   4, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_0_PORT_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x07404000,   4, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_1_PORT_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x09404000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_POLICER_PORT_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x01E01000,  32, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_PCL_HASH_MODE_CRC_E),
 PRV_DIRECT_INFO_MAC(0x09016000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_EXACT_MATCH_PROFILE_ID_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x09014000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_PORT_LATENCY_MONITORING_E),
 PRV_DIRECT_INFO_MAC(0x09013000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_SOURCE_PHYSICAL_PORT_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x09012000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_TARGET_PHYSICAL_PORT_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x0C700000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDX_DX_QGRPMAP_E),
 PRV_DIRECT_INFO_MAC(0x0C040000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x0C440000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 1),
 PRV_DIRECT_INFO_MAC(0x0CA40000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 2),
 PRV_DIRECT_INFO_MAC(0x0C000000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E),
 PRV_DIRECT_INFO_MAC(0x0C400000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 1),
 PRV_DIRECT_INFO_MAC(0x0CA00000,   8, 4, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 2),
 PRV_DIRECT_INFO_MAC(0x0C020000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x0C420000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 1),
 PRV_DIRECT_INFO_MAC(0x0CA20000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 2),
 PRV_DIRECT_INFO_MAC(0x0C010000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x0C410000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 1),
 PRV_DIRECT_INFO_MAC(0x0CA10000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 2),
 PRV_DIRECT_INFO_MAC(0x0C038800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E),
 PRV_DIRECT_INFO_MAC(0x0C438800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 1),
 PRV_DIRECT_INFO_MAC(0x0CA38800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 2),
 PRV_DIRECT_INFO_MAC(0x0C038000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E),
 PRV_DIRECT_INFO_MAC(0x0C438000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 1),
 PRV_DIRECT_INFO_MAC(0x0CA38000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 2),
 PRV_DIRECT_INFO_MAC(0x0C037000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E),
 PRV_DIRECT_INFO_MAC(0x0C437000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 1),
 PRV_DIRECT_INFO_MAC(0x0CA37000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 2),
 PRV_DIRECT_INFO_MAC(0x0C037800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E),
 PRV_DIRECT_INFO_MAC(0x0C437800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 1),
 PRV_DIRECT_INFO_MAC(0x0CA37800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 2),
 PRV_DIRECT_INFO_MAC(0x0C039800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E),
 PRV_DIRECT_INFO_MAC(0x0C439800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 1),
 PRV_DIRECT_INFO_MAC(0x0CA39800,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 2),
 PRV_DIRECT_INFO_MAC(0x0C039000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E),
 PRV_DIRECT_INFO_MAC(0x0C439000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 1),
 PRV_DIRECT_INFO_MAC(0x0CA39000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 2),
 PRV_DIRECT_INFO_MAC(0x0C102000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E),
 PRV_DIRECT_INFO_MAC(0x0C502000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 1),
 PRV_DIRECT_INFO_MAC(0x0CB02000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 2),
 PRV_DIRECT_INFO_MAC(0x0C109000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E),
 PRV_DIRECT_INFO_MAC(0x0C500001,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 1),
 PRV_DIRECT_INFO_MAC(0x0CB00001,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 2),
 PRV_DIRECT_INFO_MAC(0x0C10B000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E),
 PRV_DIRECT_INFO_MAC(0x0C50B000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 1),
 PRV_DIRECT_INFO_MAC(0x0CB0B000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 2),
 PRV_DIRECT_INFO_MAC(0x0C108200,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E),
 PRV_DIRECT_INFO_MAC(0x0C508200,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 1),
 PRV_DIRECT_INFO_MAC(0x0CB08200,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 2),
 PRV_DIRECT_INFO_MAC(0x0C108600,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E),
 PRV_DIRECT_INFO_MAC(0x0C508600,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 1),
 PRV_DIRECT_INFO_MAC(0x0CB08600,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 2),
 PRV_DIRECT_INFO_MAC(0x0C801000,   4, 4, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_E),
 PRV_DIRECT_INFO_MAC(0x01860000,   4, 4, CPSS_DXCH_SIP6_TABLE_TTI_PORT_TO_QUEUE_TRANSLATION_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x01870000,   4, 4, CPSS_DXCH_SIP6_TABLE_TTI_VLAN_TO_VRF_ID_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x0A210000,   4, 4, CPSS_DXCH_SIP6_TABLE_PREQ_CNC_PORT_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x0A240000,  16, 4, CPSS_DXCH_SIP6_TABLE_PREQ_QUEUE_DP_CONFIGURATIONS_E),
 PRV_DIRECT_INFO_MAC(0x0A230000,  16, 4, CPSS_DXCH_SIP6_TABLE_PREQ_QUEUE_CONFIGURATIONS_E),
 PRV_DIRECT_INFO_MAC(0x0A250000,  16, 4, CPSS_DXCH_SIP6_TABLE_PREQ_PORT_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x0A260000,   4, 4, CPSS_DXCH_SIP6_TABLE_PREQ_TARGET_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x060A0000,  32, 4, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE0_E),
 PRV_DIRECT_INFO_MAC(0x060B0000,  32, 4, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE1_E),
 PRV_DIRECT_INFO_MAC(0x060C0000,  32, 4, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE2_E),
 PRV_DIRECT_INFO_MAC(0x060D0000,  32, 4, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE3_E),
 PRV_DIRECT_INFO_MAC(0x03250000,   8, 4, CPSS_DXCH_SIP6_TABLE_IPVX_ECMP_E),
 PRV_DIRECT_INFO_MAC(0x02000000,  16, 4, CPSS_DXCH_SIP6_TABLE_PBR_E),
 PRV_DIRECT_INFO_MAC(0x02F80000,   4, 4, CPSS_DXCH_SIP6_TABLE_LPM_AGING_E),
 PRV_DIRECT_INFO_MAC(0x0E100000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E),
 PRV_DIRECT_INFO_MAC(0x10100000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 1),
 PRV_DIRECT_INFO_MAC(0x00500000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 2),
 PRV_DIRECT_INFO_MAC(0x0E104000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E),
 PRV_DIRECT_INFO_MAC(0x10104000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 1),
 PRV_DIRECT_INFO_MAC(0x00504000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 2),
 PRV_DIRECT_INFO_MAC(0x087F0000,   4, 4, CPSS_DXCH_SIP6_TABLE_PHA_PPA_THREADS_CONF_1_E),
 PRV_DIRECT_INFO_MAC(0x087F8000,  32, 4, CPSS_DXCH_SIP6_TABLE_PHA_PPA_THREADS_CONF_2_E),
 PRV_DIRECT_INFO_MAC(0x087F4000,   4, 4, CPSS_DXCH_SIP6_TABLE_PHA_SOURCE_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x087F6000,   4, 4, CPSS_DXCH_SIP6_TABLE_PHA_TARGET_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x08040000,  16, 4, CPSS_DXCH_SIP6_TABLE_PHA_FW_IMAGE_E),
 PRV_DIRECT_INFO_MAC(0x087C0000,   4, 4, CPSS_DXCH_SIP6_TABLE_PHA_SHARED_DMEM_E),
 PRV_DIRECT_INFO_MAC(0x01D03000,  64, 4, CPSS_DXCH_SIP6_10_TABLE_PPU_ACTION_TABLE_0_E),
 PRV_DIRECT_INFO_MAC(0x01D05000,  64, 4, CPSS_DXCH_SIP6_10_TABLE_PPU_ACTION_TABLE_1_E),
 PRV_DIRECT_INFO_MAC(0x01D07000,  64, 4, CPSS_DXCH_SIP6_10_TABLE_PPU_ACTION_TABLE_2_E),
 PRV_DIRECT_INFO_MAC(0x01D11000,  64, 4, CPSS_DXCH_SIP6_10_TABLE_PPU_DAU_PROFILE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x05040000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_EXACT_MATCH_AUTO_LEARNED_ENTRY_INDEX_E),
 PRV_DIRECT_INFO_MAC(0x09017000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_EGRESS_PCL_QUEUE_GROUP_LATENCY_PROFILE_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x07070000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_INGRESS_POLICER_0_IPFIX_FIRST_N_PACKETS_E),
 PRV_DIRECT_INFO_MAC(0x07470000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_INGRESS_POLICER_1_IPFIX_FIRST_N_PACKETS_E),
 PRV_DIRECT_INFO_MAC(0x09470000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_EGRESS_POLICER_IPFIX_FIRST_N_PACKETS_E),
 PRV_DIRECT_INFO_MAC(0x060E0000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_SOURCE_PORT_HASH_ENTRY_E),
 PRV_DIRECT_INFO_MAC(0x01E03000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_IPCL0_SOURCE_PORT_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x01E04000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_IPCL1_SOURCE_PORT_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x01E05000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_IPCL2_SOURCE_PORT_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x0C108400,   4, 4, CPSS_DXCH_SIP6_15_TXQ_SDQ_PORT_PFC_STATE_E),
 PRV_DIRECT_INFO_MAC(0x079A8000,   4, 4, CPSS_DXCH_SIP6_20_EGF_QAG_PORT_VLAN_Q_OFFSET_E)
};

/* Number of entries in Direct tables info array */
const GT_U32 prvCpssDxChHarrier_directInfoArrSize = sizeof(prvCpssDxChHarrier_directInfoArr)/sizeof(prvCpssDxChHarrier_directInfoArr[0]);

/* Tables info array */
const PRV_CPSS_DXCH_TABLES_INFO_EXT_STC prvCpssDxChHarrier_tablesInfoArr[] =
{
 HARRIER_DIRECT_MAC(   2048,   1,   0, CPSS_DXCH_TABLE_VLAN_PORT_PROTOCOL_E),
 HARRIER_DIRECT_MAC(     32,   1,   1, CPSS_DXCH_TABLE_STATISTICAL_RATE_LIMIT_E),
 HARRIER_DIRECT_MAC(    256,   1,   2, CPSS_DXCH_TABLE_CPU_CODE_E),
 HARRIER_DIRECT_MAC(   4224,   2,   3, CPSS_DXCH_TABLE_PCL_CONFIG_E),
 HARRIER_DIRECT_MAC(   1024,   1,   4, CPSS_DXCH_TABLE_QOS_PROFILE_E),
 HARRIER_DIRECT_MAC(  12288,   4,   5, CPSS_DXCH_TABLE_MULTICAST_E),
 HARRIER_DIRECT_MAC(   6144,   1,   6, CPSS_DXCH_TABLE_ROUTE_HA_MAC_SA_E),
 HARRIER_DIRECT_MAC(   4224,   1,   7, CPSS_DXCH2_TABLE_EGRESS_PCL_CONFIG_E),
 HARRIER_DIRECT_MAC(   2048,  12,   8, CPSS_DXCH2_TABLE_TUNNEL_START_CONFIG_E),
 HARRIER_DIRECT_MAC(    128,   6,   9, CPSS_DXCH3_TABLE_MAC2ME_E),
 HARRIER_DIRECT_MAC(   4096,   1,  10, CPSS_DXCH3_TABLE_INGRESS_VLAN_TRANSLATION_E),
 HARRIER_DIRECT_MAC(   6144,   2,  11, CPSS_DXCH3_TABLE_EGRESS_VLAN_TRANSLATION_E),
 HARRIER_DIRECT_MAC(   4224,   2,  12, CPSS_DXCH_XCAT_TABLE_INGRESS_PCL_LOOKUP1_CONFIG_E),
 HARRIER_DIRECT_MAC(     16,  27,  13, CPSS_DXCH_XCAT_TABLE_INGRESS_PCL_UDB_CONFIG_E),
 HARRIER_DIRECT_MAC(     80,   2,  14, CPSS_DXCH_XCAT_TABLE_EGRESS_POLICER_REMARKING_E),
 HARRIER_DIRECT_MAC(   4224,   4,  15, CPSS_DXCH_LION_TABLE_PORT_ISOLATION_L2_E),
 HARRIER_DIRECT_MAC(   4224,   4,  16, CPSS_DXCH_LION_TABLE_PORT_ISOLATION_L3_E),
 HARRIER_DIRECT_MAC(   2048,   7,  17, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_METERING_E),
 HARRIER_DIRECT_MAC(   4096,   8,  18, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_COUNTING_E),
 HARRIER_DIRECT_MAC(   4224,   2,  19, CPSS_DXCH_XCAT2_TABLE_INGRESS_PCL_LOOKUP01_CONFIG_E),
 HARRIER_DIRECT_MAC(     32,   5,  20, CPSS_DXCH_LION_TABLE_TRUNK_HASH_MASK_CRC_E),
 HARRIER_DIRECT_MAC(   6144,   4,  21, CPSS_DXCH_LION_TABLE_VLAN_INGRESS_E),
 HARRIER_DIRECT_MAC(   6144,   4,  22, CPSS_DXCH_LION_TABLE_VLAN_EGRESS_E),
 HARRIER_DIRECT_MAC(   1024,   8,  23, CPSS_DXCH_LION_TABLE_STG_INGRESS_E),
 HARRIER_DIRECT_MAC(   1024,   4,  24, CPSS_DXCH_LION_TABLE_STG_EGRESS_E),
 HARRIER_DIRECT_MAC(   4096,   4,  25, CPSS_DXCH_LION_TABLE_TXQ_SOURCE_ID_MEMBERS_E),
 HARRIER_DIRECT_MAC(    256,   4,  26, CPSS_DXCH_LION_TABLE_TXQ_NON_TRUNK_MEMBERS_E),
 HARRIER_DIRECT_MAC(    128,   4,  27, CPSS_DXCH_LION_TABLE_TXQ_DESIGNATED_PORT_E),
 HARRIER_DIRECT_MAC(    128,   3,  28, CPSS_DXCH_SIP5_TABLE_TTI_PHYSICAL_PORT_ATTRIBUTE_E),
 HARRIER_DIRECT_MAC(    128,   4,  29, CPSS_DXCH_SIP5_TABLE_PRE_TTI_LOOKUP_INGRESS_EPORT_E),
 HARRIER_DIRECT_MAC(   8192,   1,  30, CPSS_DXCH_SIP5_TABLE_POST_TTI_LOOKUP_INGRESS_EPORT_E),
 HARRIER_DIRECT_MAC(   8192,   3,  31, CPSS_DXCH_SIP5_TABLE_BRIDGE_INGRESS_EPORT_E),
 HARRIER_DIRECT_MAC(   1024,   2,  32, CPSS_DXCH_SIP5_TABLE_BRIDGE_INGRESS_EPORT_LEARN_PRIO_E),
 HARRIER_DIRECT_MAC(    512,   2,  33, CPSS_DXCH_SIP5_TABLE_BRIDGE_SOURCE_TRUNK_ATTRIBUTE_E),
 HARRIER_DIRECT_MAC(    128,   1,  34, CPSS_DXCH_SIP5_TABLE_BRIDGE_PHYSICAL_PORT_E),
 HARRIER_DIRECT_MAC(    128,   1,  35, CPSS_DXCH_SIP5_TABLE_BRIDGE_PHYSICAL_PORT_RATE_LIMIT_COUNTERS_E),
 HARRIER_DIRECT_MAC(   2048,   1,  36, CPSS_DXCH_SIP5_TABLE_EQ_INGRESS_EPORT_E),
 HARRIER_DIRECT_MAC(     16,   1,  37, CPSS_DXCH_SIP5_TABLE_EQ_INGRESS_MIRROR_PHYSICAL_PORT_E),
 HARRIER_DIRECT_MAC(   4096,   1,  38, CPSS_DXCH_SIP5_TABLE_EQ_TRUNK_LTT_E),
 HARRIER_DIRECT_MAC(   8192,   1,  39, CPSS_DXCH_SIP5_TABLE_EQ_L2_ECMP_LTT_E),
 HARRIER_DIRECT_MAC(   8192,   1,  40, CPSS_DXCH_SIP5_TABLE_EQ_L2_ECMP_E),
 HARRIER_DIRECT_MAC(   8192,   1,  41, CPSS_DXCH_SIP5_TABLE_EQ_EPORT_TO_PHYSICAL_PORT_TARGET_MAPPING_E),
 HARRIER_DIRECT_MAC(    256,   1,  42, CPSS_DXCH_SIP5_TABLE_EQ_TO_CPU_RATE_LIMITER_CONFIG_E),
 HARRIER_DIRECT_MAC(    256,   1,  43, CPSS_DXCH_SIP5_TABLE_EQ_TX_PROTECTION_E),
 HARRIER_DIRECT_MAC(   4096,   1,  44, CPSS_DXCH_SIP5_TABLE_EQ_EPORT_TO_LOC_MAPPING_E),
 HARRIER_DIRECT_MAC(     64,   1,  45, CPSS_DXCH_SIP5_TABLE_EQ_PROTECTION_LOC_E),
 HARRIER_DIRECT_MAC( 983040,   4,  46, CPSS_DXCH_SIP5_TABLE_LPM_MEM_E),
 HARRIER_DIRECT_MAC(   4096,   1,  47, CPSS_DXCH_SIP5_TABLE_IPV4_VRF_E),
 HARRIER_DIRECT_MAC(   4096,   1,  48, CPSS_DXCH_SIP5_TABLE_IPV6_VRF_E),
 HARRIER_DIRECT_MAC(   4096,   1,  49, CPSS_DXCH_SIP5_TABLE_FCOE_VRF_E),
 HARRIER_DIRECT_MAC(    128,   1,  50, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_EFT_FAST_STACK_FAILOVER_SECONDARY_TARGET_PORT_E),
 HARRIER_DIRECT_MAC(   8192,   2,  51, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_EGRESS_EPORT_E),
 HARRIER_DIRECT_MAC(  49152,   2,  52, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_EGRESS_VLAN_E),
 HARRIER_DIRECT_MAC(    128,   1,  53, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_TARGET_PORT_MAPPER_E),
 HARRIER_DIRECT_MAC(    256,   1,  54, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_CPU_CODE_TO_LOOPBACK_MAPPER_E),
 HARRIER_DIRECT_MAC(   8192,   1,  55, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_EGRESS_EPORT_E),
 HARRIER_DIRECT_MAC(   4096,   1,  56, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_DEVICE_MAP_TABLE_E),
 HARRIER_DIRECT_MAC(   8192,   4,  57, CPSS_DXCH_SIP5_TABLE_HA_EGRESS_EPORT_1_E),
 HARRIER_DIRECT_MAC(   8192,   1,  58, CPSS_DXCH_SIP5_TABLE_HA_EGRESS_EPORT_2_E),
 HARRIER_DIRECT_MAC(    128,   2,  59, CPSS_DXCH_SIP5_TABLE_HA_PHYSICAL_PORT_1_E),
 HARRIER_DIRECT_MAC(    128,   3,  60, CPSS_DXCH_SIP5_TABLE_HA_PHYSICAL_PORT_2_E),
 HARRIER_DIRECT_MAC(   1024,   1,  61, CPSS_DXCH_SIP5_TABLE_HA_QOS_PROFILE_TO_EXP_E),
 HARRIER_DIRECT_MAC(     16,  23,  62, CPSS_DXCH_SIP5_TABLE_HA_EPCL_UDB_CONFIG_E),
 HARRIER_DIRECT_MAC(    640,   2,  63, CPSS_DXCH_SIP5_TABLE_HA_PTP_DOMAIN_E),
 HARRIER_DIRECT_MAC(      8,  17,  64, CPSS_DXCH_SIP5_TABLE_HA_GENERIC_TS_PROFILE_E),
 HARRIER_DIRECT_MAC(    256,   2,  65, CPSS_DXCH_SIP5_TABLE_HA_GLOBAL_MAC_SA_E),
 HARRIER_DIRECT_MAC(   4096,   6,  66, CPSS_DXCH_SIP5_TABLE_IP_MLL_E),
 HARRIER_DIRECT_MAC(   4096,   6,  67, CPSS_DXCH_SIP5_TABLE_L2_MLL_E),
 HARRIER_DIRECT_MAC(   8192,   1,  68, CPSS_DXCH_SIP5_TABLE_L2_MLL_LTT_E),
 HARRIER_DIRECT_MAC(    128,   3,  69, CPSS_DXCH_SIP5_TABLE_ADJACENCY_E),
 HARRIER_DIRECT_MAC(   8192,   1,  70, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_E_ATTRIBUTES_E),
 HARRIER_DIRECT_MAC(   1024,   2,  71, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_REMARKING_E),
 HARRIER_DIRECT_MAC(   2048,   1,  72, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_HIERARCHICAL_E),
 HARRIER_DIRECT_MAC(   8192,   1,  73, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_E_ATTRIBUTES_E),
 HARRIER_DIRECT_MAC(   1024,   2,  74, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_REMARKING_E),
 HARRIER_DIRECT_MAC(   8192,   1,  75, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_E_ATTRIBUTES_E),
 HARRIER_DIRECT_MAC(    512,   4,  76, CPSS_DXCH_SIP5_TABLE_IPVX_INGRESS_EPORT_E),
 HARRIER_DIRECT_MAC(   6144,   3,  77, CPSS_DXCH_SIP5_TABLE_IPVX_EVLAN_E),
 HARRIER_DIRECT_MAC(   8192,   4,  78, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_NEXTHOP_E),
 HARRIER_DIRECT_MAC(    256,   1,  79, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_NEXTHOP_AGE_BITS_E),
 HARRIER_DIRECT_MAC(    192,   4,  80, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_ACCESS_MATRIX_E),
 HARRIER_DIRECT_MAC(    256,   1,  81, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_QOS_PROFILE_OFFSETS_E),
 HARRIER_DIRECT_MAC(     64,   1,  82, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_KEEPALIVE_AGING_E),
 HARRIER_DIRECT_MAC(     64,   1,  83, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_MEG_EXCEPTION_E),
 HARRIER_DIRECT_MAC(     64,   1,  84, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_SOURCE_INTERFACE_EXCEPTION_E),
 HARRIER_DIRECT_MAC(     64,   1,  85, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_INVALID_KEEPALIVE_HASH_E),
 HARRIER_DIRECT_MAC(     64,   1,  86, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_KEEPALIVE_EXCESS_E),
 HARRIER_DIRECT_MAC(     64,   1,  87, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_EXCEPTION_SUMMARY_E),
 HARRIER_DIRECT_MAC(     64,   1,  88, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_RDI_STATUS_CHANGE_EXCEPTION_E),
 HARRIER_DIRECT_MAC(     64,   1,  89, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_TX_PERIOD_EXCEPTION_E),
 HARRIER_DIRECT_MAC(    256,   2,  90, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_OPCODE_PACKET_COMMAND_E),
 HARRIER_DIRECT_MAC(     64,   1,  91, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_KEEPALIVE_AGING_E),
 HARRIER_DIRECT_MAC(     64,   1,  92, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_MEG_EXCEPTION_E),
 HARRIER_DIRECT_MAC(     64,   1,  93, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_SOURCE_INTERFACE_EXCEPTION_E),
 HARRIER_DIRECT_MAC(     64,   1,  94, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_INVALID_KEEPALIVE_HASH_E),
 HARRIER_DIRECT_MAC(     64,   1,  95, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_KEEPALIVE_EXCESS_E),
 HARRIER_DIRECT_MAC(     64,   1,  96, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_EXCEPTION_SUMMARY_E),
 HARRIER_DIRECT_MAC(     64,   1,  97, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_RDI_STATUS_CHANGE_EXCEPTION_E),
 HARRIER_DIRECT_MAC(     64,   1,  98, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_TX_PERIOD_EXCEPTION_E),
 HARRIER_DIRECT_MAC(    256,   2,  99, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_OPCODE_PACKET_COMMAND_E),
 HARRIER_DIRECT_MAC(    128,   1, 100, CPSS_DXCH_SIP5_TABLE_OAM_LM_OFFSET_E),
 HARRIER_DIRECT_MAC(     12,  20, 101, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_DSCP_TO_QOS_PROFILE_E),
 HARRIER_DIRECT_MAC(     12,   5, 102, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_UP_CFI_TO_QOS_PROFILE_E),
 HARRIER_DIRECT_MAC(     12,   3, 103, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_EXP_TO_QOS_PROFILE_E),
 HARRIER_DIRECT_MAC(     12,  12, 104, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_DSCP_TO_DSCP_E),
 HARRIER_DIRECT_MAC(     20,  12, 105, CPSS_DXCH_SIP5_TABLE_TTI_UDB_CONFIG_E),
 HARRIER_DIRECT_MAC(    112,  17, 106, CPSS_DXCH_SIP5_TABLE_IPCL0_UDB_SELECT_E),
 HARRIER_DIRECT_MAC(    112,  17, 107, CPSS_DXCH_SIP5_TABLE_IPCL1_UDB_SELECT_E),
 HARRIER_DIRECT_MAC(    112,  17, 108, CPSS_DXCH_SIP5_TABLE_IPCL2_UDB_SELECT_E),
 HARRIER_DIRECT_MAC(  12288,   8, 109, CPSS_DXCH_SIP5_TABLE_TCAM_PCL_TTI_ACTION_E),
 HARRIER_DIRECT_MAC(    128,   2, 110, CPSS_DXCH_SIP5_TABLE_ERMRK_TIMESTAMP_CFG_E),
 HARRIER_DIRECT_MAC(   2048,   1, 111, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_LOCAL_ACTION_E),
 HARRIER_DIRECT_MAC(    128,  11, 112, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_TARGET_PORT_E),
 HARRIER_DIRECT_MAC(    128,  11, 113, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_SOURCE_PORT_E),
 HARRIER_DIRECT_MAC(    192,   1, 114, CPSS_DXCH_SIP5_TABLE_ERMRK_QOS_DSCP_MAP_E),
 HARRIER_DIRECT_MAC(    192,   1, 115, CPSS_DXCH_SIP5_TABLE_ERMRK_QOS_TC_DP_MAP_E),
 HARRIER_DIRECT_MAC(  24576,   3, 116, CPSS_DXCH_SIP5_TABLE_TCAM_E),
 HARRIER_DIRECT_MAC(   1024,  32, 117, CPSS_DXCH_SIP5_TABLE_INGRESS_BRIDGE_PORT_MEMBERS_E),
 HARRIER_DIRECT_MAC(   6144,   1, 118, CPSS_DXCH_SIP5_TABLE_INGRESS_SPAN_STATE_GROUP_INDEX_E),
 HARRIER_DIRECT_MAC(   6144,   1, 119, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_VLAN_ATTRIBUTES_E),
 HARRIER_DIRECT_MAC(   6144,   1, 120, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_VLAN_SPANNING_E),
 HARRIER_DIRECT_MAC(   4096,   4, 121, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_NON_TRUNK_MEMBERS2_E),
 HARRIER_DIRECT_MAC(     96,  12, 122, CPSS_DXCH_SIP5_TABLE_EPCL_UDB_SELECT_E),
 HARRIER_DIRECT_MAC(    128,   1, 123, CPSS_DXCH_SIP5_TABLE_BMA_PORT_MAPPING_E),
 HARRIER_DIRECT_MAC(   1344,   1, 124, CPSS_DXCH_SIP5_TABLE_BMA_MULTICAST_COUNTERS_E),
 HARRIER_DIRECT_MAC(    128,   1, 125, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_IPFIX_ALERT_WRAPAROUND_E),
 HARRIER_DIRECT_MAC(    128,   1, 126, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_IPFIX_ALERT_WRAPAROUND_E),
 HARRIER_DIRECT_MAC(    128,   1, 127, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_IPFIX_ALERT_WRAPAROUND_E),
 HARRIER_DIRECT_MAC(    128,   1, 128, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_IPFIX_ALERT_AGING_E),
 HARRIER_DIRECT_MAC(    128,   1, 129, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_IPFIX_ALERT_AGING_E),
 HARRIER_DIRECT_MAC(    128,   1, 130, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_IPFIX_ALERT_AGING_E),
 HARRIER_DIRECT_MAC(   1024,   2, 131, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E),
 HARRIER_DIRECT_MAC(   1024,   2, 132, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 1),
 HARRIER_DIRECT_MAC(   1024,   2, 133, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 2),
 HARRIER_DIRECT_MAC(   1024,   2, 134, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 3),
 HARRIER_DIRECT_MAC(   1024,   2, 135, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 4),
 HARRIER_DIRECT_MAC(   1024,   2, 136, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 5),
 HARRIER_DIRECT_MAC(   1024,   2, 137, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 6),
 HARRIER_DIRECT_MAC(   1024,   2, 138, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 7),
 HARRIER_DIRECT_MAC(   1024,   2, 139, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 8),
 HARRIER_DIRECT_MAC(   1024,   2, 140, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 9),
 HARRIER_DIRECT_MAC(   1024,   2, 141, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 10),
 HARRIER_DIRECT_MAC(   1024,   2, 142, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 11),
 HARRIER_DIRECT_MAC(   1024,   2, 143, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 12),
 HARRIER_DIRECT_MAC(   1024,   2, 144, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 13),
 HARRIER_DIRECT_MAC(   1024,   2, 145, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 14),
 HARRIER_DIRECT_MAC(   1024,   2, 146, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 15),
 HARRIER_DIRECT_MAC(   2048,   2, 147, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_0_METERING_CONFIG_E),
 HARRIER_DIRECT_MAC(   2048,   2, 148, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_1_METERING_CONFIG_E),
 HARRIER_DIRECT_MAC(   2048,   2, 149, CPSS_DXCH_SIP5_15_TABLE_EGRESS_POLICER_METERING_CONFIG_E),
 HARRIER_DIRECT_MAC(   2048,   1, 150, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_0_METERING_CONFORM_SIGN_E),
 HARRIER_DIRECT_MAC(   2048,   1, 151, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_1_METERING_CONFORM_SIGN_E),
 HARRIER_DIRECT_MAC(   2048,   1, 152, CPSS_DXCH_SIP5_15_TABLE_EGRESS_POLICER_METERING_CONFORM_SIGN_E),
 HARRIER_DIRECT_MAC(    128,   1, 153, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_PORT_SOURCE_ATTRIBUTES_E),
 HARRIER_DIRECT_MAC(    128,   1, 154, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_PORT_TARGET_ATTRIBUTES_E),
 HARRIER_DIRECT_MAC(    128,   8, 155, CPSS_DXCH_SIP5_20_TABLE_TTI_PHYSICAL_PORT_ATTRIBUTE_2_E),
 HARRIER_DIRECT_MAC(     64,   1, 156, CPSS_DXCH_SIP5_20_TABLE_TTI_QCN_TO_TIMER_PAUSE_MAP_E),
 HARRIER_DIRECT_MAC(     64,   1, 157, CPSS_DXCH_SIP5_20_TABLE_EQ_TX_PROTECTION_LOC_E),
 HARRIER_DIRECT_MAC(   4096,   1, 158, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_TC_DP_MAPPER_E),
 HARRIER_DIRECT_MAC(   2048,   2, 159, CPSS_DXCH_SIP5_25_TABLE_IPVX_ROUTER_ECMP_POINTER_E),
 HARRIER_DIRECT_MAC(    256,   1, 160, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_0_QOS_ATTRIBUTE_TABLE_E),
 HARRIER_DIRECT_MAC(    256,   1, 161, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_1_QOS_ATTRIBUTE_TABLE_E),
 HARRIER_DIRECT_MAC(    256,   1, 162, CPSS_DXCH_SIP6_TABLE_EGRESS_POLICER_QOS_ATTRIBUTE_TABLE_E),
 HARRIER_DIRECT_MAC(    128,   1, 163, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_0_PORT_ATTRIBUTE_TABLE_E),
 HARRIER_DIRECT_MAC(    128,   1, 164, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_1_PORT_ATTRIBUTE_TABLE_E),
 HARRIER_DIRECT_MAC(    128,   1, 165, CPSS_DXCH_SIP6_TABLE_EGRESS_POLICER_PORT_ATTRIBUTE_TABLE_E),
 HARRIER_DIRECT_MAC(     16,   5, 166, CPSS_DXCH_SIP6_TABLE_INGRESS_PCL_HASH_MODE_CRC_E),
 HARRIER_DIRECT_MAC(    256,   1, 167, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_EXACT_MATCH_PROFILE_ID_MAPPING_E),
 HARRIER_DIRECT_MAC(   2048,   1, 168, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_PORT_LATENCY_MONITORING_E),
 HARRIER_DIRECT_MAC(    128,   1, 169, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_SOURCE_PHYSICAL_PORT_MAPPING_E),
 HARRIER_DIRECT_MAC(    128,   1, 170, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_TARGET_PHYSICAL_PORT_MAPPING_E),
 HARRIER_DIRECT_MAC(    128,   1, 171, CPSS_DXCH_SIP6_TXQ_PDX_DX_QGRPMAP_E),
 HARRIER_DIRECT_MAC(    256,   2, 172, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E),
 HARRIER_DIRECT_MAC(    256,   2, 173, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 1),
 HARRIER_DIRECT_MAC(    256,   2, 174, CPSS_DXCH_SIP6_TXQ_PDS_PER_QUEUE_COUNTERS_E + 2),
 HARRIER_DIRECT_MAC(   4080,   2, 175, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E),
 HARRIER_DIRECT_MAC(   4080,   2, 176, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 1),
 HARRIER_DIRECT_MAC(   4080,   2, 177, CPSS_DXCH_SIP6_TXQ_PDS_DATA_STORAGE_E + 2),
 HARRIER_DIRECT_MAC(   2236,   1, 178, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E),
 HARRIER_DIRECT_MAC(   2236,   1, 179, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 1),
 HARRIER_DIRECT_MAC(   2236,   1, 180, CPSS_DXCH_SIP6_TXQ_PDS_NXT_TABLE_E + 2),
 HARRIER_DIRECT_MAC(   8944,   1, 181, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E),
 HARRIER_DIRECT_MAC(   8944,   1, 182, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 1),
 HARRIER_DIRECT_MAC(   8944,   1, 183, CPSS_DXCH_SIP6_TXQ_PDS_PID_TABLE_E + 2),
 HARRIER_DIRECT_MAC(    256,   1, 184, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E),
 HARRIER_DIRECT_MAC(    256,   1, 185, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 1),
 HARRIER_DIRECT_MAC(    256,   1, 186, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_HEAD_E + 2),
 HARRIER_DIRECT_MAC(    256,   1, 187, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E),
 HARRIER_DIRECT_MAC(    256,   1, 188, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 1),
 HARRIER_DIRECT_MAC(    256,   1, 189, CPSS_DXCH_SIP6_TXQ_PDS_HEAD_TAIL_E + 2),
 HARRIER_DIRECT_MAC(    256,   1, 190, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E),
 HARRIER_DIRECT_MAC(    256,   1, 191, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 1),
 HARRIER_DIRECT_MAC(    256,   1, 192, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_TAIL_E + 2),
 HARRIER_DIRECT_MAC(    256,   1, 193, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E),
 HARRIER_DIRECT_MAC(    256,   1, 194, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 1),
 HARRIER_DIRECT_MAC(    256,   1, 195, CPSS_DXCH_SIP6_TXQ_PDS_TAIL_HEAD_E + 2),
 HARRIER_DIRECT_MAC(    256,   1, 196, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E),
 HARRIER_DIRECT_MAC(    256,   1, 197, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 1),
 HARRIER_DIRECT_MAC(    256,   1, 198, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_HEAD_E + 2),
 HARRIER_DIRECT_MAC(    256,   1, 199, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E),
 HARRIER_DIRECT_MAC(    256,   1, 200, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 1),
 HARRIER_DIRECT_MAC(    256,   1, 201, CPSS_DXCH_SIP6_TXQ_PDS_FRAG_TAIL_E + 2),
 HARRIER_DIRECT_MAC(    256,   2, 202, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E),
 HARRIER_DIRECT_MAC(    256,   2, 203, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 1),
 HARRIER_DIRECT_MAC(    256,   2, 204, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E + 2),
 HARRIER_DIRECT_MAC(    256,   2, 205, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E),
 HARRIER_DIRECT_MAC(    256,   2, 206, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 1),
 HARRIER_DIRECT_MAC(    256,   2, 207, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E + 2),
 HARRIER_DIRECT_MAC(    256,   1, 208, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E),
 HARRIER_DIRECT_MAC(    256,   1, 209, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 1),
 HARRIER_DIRECT_MAC(    256,   1, 210, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E + 2),
 HARRIER_DIRECT_MAC(     27,   2, 211, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E),
 HARRIER_DIRECT_MAC(     27,   2, 212, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 1),
 HARRIER_DIRECT_MAC(     27,   2, 213, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E + 2),
 HARRIER_DIRECT_MAC(     54,   1, 214, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E),
 HARRIER_DIRECT_MAC(     54,   1, 215, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 1),
 HARRIER_DIRECT_MAC(     54,   1, 216, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E + 2),
 HARRIER_DIRECT_MAC(    148,   1, 217, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_E),
 HARRIER_DIRECT_MAC(    128,   1, 218, CPSS_DXCH_SIP6_TABLE_TTI_PORT_TO_QUEUE_TRANSLATION_TABLE_E),
 HARRIER_DIRECT_MAC(   6144,   1, 219, CPSS_DXCH_SIP6_TABLE_TTI_VLAN_TO_VRF_ID_TABLE_E),
 HARRIER_DIRECT_MAC(   1024,   1, 220, CPSS_DXCH_SIP6_TABLE_PREQ_CNC_PORT_MAPPING_E),
 HARRIER_DIRECT_MAC(    768,   3, 221, CPSS_DXCH_SIP6_TABLE_PREQ_QUEUE_DP_CONFIGURATIONS_E),
 HARRIER_DIRECT_MAC(    256,   3, 222, CPSS_DXCH_SIP6_TABLE_PREQ_QUEUE_CONFIGURATIONS_E),
 HARRIER_DIRECT_MAC(     16,   4, 223, CPSS_DXCH_SIP6_TABLE_PREQ_PORT_PROFILE_E),
 HARRIER_DIRECT_MAC(    128,   1, 224, CPSS_DXCH_SIP6_TABLE_PREQ_TARGET_PHYSICAL_PORT_E),
 HARRIER_DIRECT_MAC(    512,   5, 225, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE0_E),
 HARRIER_DIRECT_MAC(    512,   5, 226, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE1_E),
 HARRIER_DIRECT_MAC(    512,   5, 227, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE2_E),
 HARRIER_DIRECT_MAC(    512,   5, 228, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE3_E),
 HARRIER_DIRECT_MAC(   2048,   2, 229, CPSS_DXCH_SIP6_TABLE_IPVX_ECMP_E),
 HARRIER_DIRECT_MAC(   1024,   4, 230, CPSS_DXCH_SIP6_TABLE_PBR_E),
 HARRIER_DIRECT_MAC(   4680,   1, 231, CPSS_DXCH_SIP6_TABLE_LPM_AGING_E),
 HARRIER_DIRECT_MAC(    512,   8, 232, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E),
 HARRIER_DIRECT_MAC(    512,   8, 233, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 1),
 HARRIER_DIRECT_MAC(    512,   8, 234, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E + 2),
 HARRIER_DIRECT_MAC(    512,   3, 235, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E),
 HARRIER_DIRECT_MAC(    512,   3, 236, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 1),
 HARRIER_DIRECT_MAC(    512,   3, 237, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E + 2),
 HARRIER_DIRECT_MAC(    256,   1, 238, CPSS_DXCH_SIP6_TABLE_PHA_PPA_THREADS_CONF_1_E),
 HARRIER_DIRECT_MAC(    256,   5, 239, CPSS_DXCH_SIP6_TABLE_PHA_PPA_THREADS_CONF_2_E),
 HARRIER_DIRECT_MAC(    128,   1, 240, CPSS_DXCH_SIP6_TABLE_PHA_SOURCE_PHYSICAL_PORT_E),
 HARRIER_DIRECT_MAC(    128,   1, 241, CPSS_DXCH_SIP6_TABLE_PHA_TARGET_PHYSICAL_PORT_E),
 HARRIER_DIRECT_MAC(   1024,   4, 242, CPSS_DXCH_SIP6_TABLE_PHA_FW_IMAGE_E),
 HARRIER_DIRECT_MAC(   2048,   1, 243, CPSS_DXCH_SIP6_TABLE_PHA_SHARED_DMEM_E),
 HARRIER_DIRECT_MAC(     64,  12, 244, CPSS_DXCH_SIP6_10_TABLE_PPU_ACTION_TABLE_0_E),
 HARRIER_DIRECT_MAC(     64,  12, 245, CPSS_DXCH_SIP6_10_TABLE_PPU_ACTION_TABLE_1_E),
 HARRIER_DIRECT_MAC(     64,  12, 246, CPSS_DXCH_SIP6_10_TABLE_PPU_ACTION_TABLE_2_E),
 HARRIER_DIRECT_MAC(     16,  15, 247, CPSS_DXCH_SIP6_10_TABLE_PPU_DAU_PROFILE_TABLE_E),
 HARRIER_DIRECT_MAC(   4096,   1, 248, CPSS_DXCH_SIP6_10_TABLE_EXACT_MATCH_AUTO_LEARNED_ENTRY_INDEX_E),
 HARRIER_DIRECT_MAC(    128,   1, 249, CPSS_DXCH_SIP6_10_TABLE_EGRESS_PCL_QUEUE_GROUP_LATENCY_PROFILE_CONFIG_E),
 HARRIER_DIRECT_MAC(    128,   1, 250, CPSS_DXCH_SIP6_10_TABLE_INGRESS_POLICER_0_IPFIX_FIRST_N_PACKETS_E),
 HARRIER_DIRECT_MAC(    128,   1, 251, CPSS_DXCH_SIP6_10_TABLE_INGRESS_POLICER_1_IPFIX_FIRST_N_PACKETS_E),
 HARRIER_DIRECT_MAC(    128,   1, 252, CPSS_DXCH_SIP6_10_TABLE_EGRESS_POLICER_IPFIX_FIRST_N_PACKETS_E),
 HARRIER_DIRECT_MAC(    128,   1, 253, CPSS_DXCH_SIP6_10_TABLE_SOURCE_PORT_HASH_ENTRY_E),
 HARRIER_DIRECT_MAC(    128,   1, 254, CPSS_DXCH_SIP6_10_TABLE_IPCL0_SOURCE_PORT_CONFIG_E),
 HARRIER_DIRECT_MAC(    128,   1, 255, CPSS_DXCH_SIP6_10_TABLE_IPCL1_SOURCE_PORT_CONFIG_E),
 HARRIER_DIRECT_MAC(    128,   1, 256, CPSS_DXCH_SIP6_10_TABLE_IPCL2_SOURCE_PORT_CONFIG_E),
 HARRIER_DIRECT_MAC(     27,   1, 257, CPSS_DXCH_SIP6_15_TXQ_SDQ_PORT_PFC_STATE_E),
 HARRIER_DIRECT_MAC(   6144,   1, 258, CPSS_DXCH_SIP6_20_EGF_QAG_PORT_VLAN_Q_OFFSET_E),
 HARRIER_INDIRECT_MAC(  32768,   4, 0, CPSS_DXCH_TABLE_FDB_E),
 HARRIER_INDIRECT_MAC(   2048,   4, 1, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_E),
 HARRIER_INDIRECT_MAC(   2048,   4, 2, CPSS_DXCH_SIP5_TABLE_EGRESS_OAM_E),
 HARRIER_INDIRECT_MAC(  32768,   4, 3, CPSS_DXCH_SIP6_TABLE_EXACT_MATCH_E)
};

/* Number of entries in Tables info array */
const GT_U32 prvCpssDxChHarrier_tablesInfoArrSize = sizeof(prvCpssDxChHarrier_tablesInfoArr)/sizeof(prvCpssDxChHarrier_tablesInfoArr[0]);

/* Macro for Iron Man's Direct Info record in Table Info */
#define IRONMAN_DIRECT_MAC(_tblSize,_entrySize, _directTblIdx, _tableId) \
{ _tableId, {_tblSize, _entrySize, \
    PRV_CPSS_DXCH_DIRECT_ACCESS_E, &prvCpssDxChIronMan_directInfoArr[_directTblIdx],\
    PRV_CPSS_DXCH_DIRECT_ACCESS_E,&prvCpssDxChIronMan_directInfoArr[_directTblIdx]}}

/* Macro for Iron Man's Indirect Info record in Table Info */
#define IRONMAN_INDIRECT_MAC(_tblSize,_entrySize, _indirectTblIdx, _tableId) \
{ _tableId, {_tblSize, _entrySize, \
    PRV_CPSS_DXCH_INDIRECT_ACCESS_E, &prvCpssDxChIronMan_indirectInfoArr[_indirectTblIdx],\
    PRV_CPSS_DXCH_INDIRECT_ACCESS_E,&prvCpssDxChIronMan_indirectInfoArr[_indirectTblIdx]}}

/* indirect table info for IronMan  */
static const PRV_CPSS_DXCH_TABLES_INFO_INDIRECT_STC prvCpssDxChIronMan_indirectInfoArr[] =
{
    /* PRV_CPSS_SIP5_FDB_TABLE_INDIRECT_E  */
    {PRV_CPSS_IRONMAN_FDB_BASE_ADDRESS_CNS + 0x00000130,
     PRV_CPSS_IRONMAN_FDB_BASE_ADDRESS_CNS + 0x00000134,
     0,  2, PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS,
          PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS, 1},

    /* PRV_CPSS_SIP5_IOAM_TABLE_INDIRECT_E */
    {PRV_CPSS_IRONMAN_IOAM_BASE_ADDRESS_CNS + 0x000000D0,
     PRV_CPSS_IRONMAN_IOAM_BASE_ADDRESS_CNS + 0x000000D4,
     0, 16, PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS,
          PRV_CPSS_DXCH_TABLE_NON_MULTI_MODE_CNS, 1}
};

/* Direct tables info */
const PRV_CPSS_DXCH_TABLES_INFO_DIRECT_STC  prvCpssDxChIronMan_directInfoArr[] =
{
 PRV_DIRECT_INFO_MAC(0x84410000,   4, 4, CPSS_DXCH_TABLE_VLAN_PORT_PROTOCOL_E),
 PRV_DIRECT_INFO_MAC(0x88100000,   4, 4, CPSS_DXCH_TABLE_STATISTICAL_RATE_LIMIT_E),
 PRV_DIRECT_INFO_MAC(0x88120000,   4, 4, CPSS_DXCH_TABLE_CPU_CODE_E),
 PRV_DIRECT_INFO_MAC(0x84220000,   8, 4, CPSS_DXCH_TABLE_PCL_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x88110000,   4, 4, CPSS_DXCH_TABLE_QOS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x8A2C0000,   8, 4, CPSS_DXCH_TABLE_MULTICAST_E),
 PRV_DIRECT_INFO_MAC(0x8B020000,   4, 4, CPSS_DXCH_TABLE_ROUTE_HA_MAC_SA_E),
 PRV_DIRECT_INFO_MAC(0x8B808000,   4, 4, CPSS_DXCH2_TABLE_EGRESS_PCL_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x8B400000,  64, 4, CPSS_DXCH2_TABLE_TUNNEL_START_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x84401600,  32, 4, CPSS_DXCH3_TABLE_MAC2ME_E),
 PRV_DIRECT_INFO_MAC(0x84450000,   4, 4, CPSS_DXCH3_TABLE_INGRESS_VLAN_TRANSLATION_E),
 PRV_DIRECT_INFO_MAC(0x8B010000,   8, 4, CPSS_DXCH3_TABLE_EGRESS_VLAN_TRANSLATION_E),
 PRV_DIRECT_INFO_MAC(0x84420000, 128, 4, CPSS_DXCH_XCAT_TABLE_INGRESS_PCL_UDB_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x8BC10000,   8, 4, CPSS_DXCH_XCAT_TABLE_EGRESS_POLICER_REMARKING_E),
 PRV_DIRECT_INFO_MAC(0x8A240000,   8, 4, CPSS_DXCH_LION_TABLE_PORT_ISOLATION_L2_E),
 PRV_DIRECT_INFO_MAC(0x8A260000,   8, 4, CPSS_DXCH_LION_TABLE_PORT_ISOLATION_L3_E),
 PRV_DIRECT_INFO_MAC(0x89480000,  32, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_METERING_E),
 PRV_DIRECT_INFO_MAC(0x89600000,  32, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_COUNTING_E),
 PRV_DIRECT_INFO_MAC(0x84230000,   8, 4, CPSS_DXCH_XCAT2_TABLE_INGRESS_PCL_LOOKUP01_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x84202000,  32, 4, CPSS_DXCH_LION_TABLE_TRUNK_HASH_MASK_CRC_E),
 PRV_DIRECT_INFO_MAC(0x86440000,  16, 4, CPSS_DXCH_LION_TABLE_VLAN_INGRESS_E),
 PRV_DIRECT_INFO_MAC(0x8A200000,   8, 4, CPSS_DXCH_LION_TABLE_VLAN_EGRESS_E),
 PRV_DIRECT_INFO_MAC(0x86240000,  16, 4, CPSS_DXCH_LION_TABLE_STG_INGRESS_E),
 PRV_DIRECT_INFO_MAC(0x8A2B0000,   8, 4, CPSS_DXCH_LION_TABLE_STG_EGRESS_E),
 PRV_DIRECT_INFO_MAC(0x8A2F0000,   8, 4, CPSS_DXCH_LION_TABLE_TXQ_SOURCE_ID_MEMBERS_E),
 PRV_DIRECT_INFO_MAC(0x8A2AC000,   8, 4, CPSS_DXCH_LION_TABLE_TXQ_NON_TRUNK_MEMBERS_E),
 PRV_DIRECT_INFO_MAC(0x8A2AD000,   8, 4, CPSS_DXCH_LION_TABLE_TXQ_DESIGNATED_PORT_E),
 PRV_DIRECT_INFO_MAC(0x84500000,  16, 4, CPSS_DXCH_SIP5_TABLE_TTI_PHYSICAL_PORT_ATTRIBUTE_E),
 PRV_DIRECT_INFO_MAC(0x84610000,  32, 4, CPSS_DXCH_SIP5_TABLE_PRE_TTI_LOOKUP_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x84640000,   4, 4, CPSS_DXCH_SIP5_TABLE_POST_TTI_LOOKUP_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x86500000,  16, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x86210000,   8, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_INGRESS_EPORT_LEARN_PRIO_E),
 PRV_DIRECT_INFO_MAC(0x86202000,   8, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_SOURCE_TRUNK_ATTRIBUTE_E),
 PRV_DIRECT_INFO_MAC(0x86200000,   4, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x86201000,   4, 4, CPSS_DXCH_SIP5_TABLE_BRIDGE_PHYSICAL_PORT_RATE_LIMIT_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x88700000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x8800B400,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_INGRESS_MIRROR_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x88160000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_TRUNK_LTT_E),
 PRV_DIRECT_INFO_MAC(0x88800000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_L2_ECMP_LTT_E),
 PRV_DIRECT_INFO_MAC(0x88900000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_L2_ECMP_E),
 PRV_DIRECT_INFO_MAC(0x88C00000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_EPORT_TO_PHYSICAL_PORT_TARGET_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x88130000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_TO_CPU_RATE_LIMITER_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x88A00000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_TX_PROTECTION_E),
 PRV_DIRECT_INFO_MAC(0x88A80000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_EPORT_TO_LOC_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x88B00000,   4, 4, CPSS_DXCH_SIP5_TABLE_EQ_PROTECTION_LOC_E),
 PRV_DIRECT_INFO_MAC(0x87000000,  16, 4, CPSS_DXCH_SIP5_TABLE_LPM_MEM_E),
 PRV_DIRECT_INFO_MAC(0x87F10000,   4, 4, CPSS_DXCH_SIP5_TABLE_IPV4_VRF_E),
 PRV_DIRECT_INFO_MAC(0x87F20000,   4, 4, CPSS_DXCH_SIP5_TABLE_IPV6_VRF_E),
 PRV_DIRECT_INFO_MAC(0x87F30000,   4, 4, CPSS_DXCH_SIP5_TABLE_FCOE_VRF_E),
 PRV_DIRECT_INFO_MAC(0x8A000000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_EFT_FAST_STACK_FAILOVER_SECONDARY_TARGET_PORT_E),
 PRV_DIRECT_INFO_MAC(0x8A180000,   8, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_EGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x8A100000,   8, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_EGRESS_VLAN_E),
 PRV_DIRECT_INFO_MAC(0x8A197000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_TARGET_PORT_MAPPER_E),
 PRV_DIRECT_INFO_MAC(0x8A19A000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_CPU_CODE_TO_LOOPBACK_MAPPER_E),
 PRV_DIRECT_INFO_MAC(0x8A278000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_EGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x8A2A8000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_DEVICE_MAP_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x8B080000,  16, 4, CPSS_DXCH_SIP5_TABLE_HA_EGRESS_EPORT_1_E),
 PRV_DIRECT_INFO_MAC(0x8B060000,   4, 4, CPSS_DXCH_SIP5_TABLE_HA_EGRESS_EPORT_2_E),
 PRV_DIRECT_INFO_MAC(0x8B001000,  16, 4, CPSS_DXCH_SIP5_TABLE_HA_PHYSICAL_PORT_1_E),
 PRV_DIRECT_INFO_MAC(0x8B004000,  16, 4, CPSS_DXCH_SIP5_TABLE_HA_PHYSICAL_PORT_2_E),
 PRV_DIRECT_INFO_MAC(0x8B008000,   4, 4, CPSS_DXCH_SIP5_TABLE_HA_QOS_PROFILE_TO_EXP_E),
 PRV_DIRECT_INFO_MAC(0x8B002000, 128, 4, CPSS_DXCH_SIP5_TABLE_HA_EPCL_UDB_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x8B040000,   8, 4, CPSS_DXCH_SIP5_TABLE_HA_PTP_DOMAIN_E),
 PRV_DIRECT_INFO_MAC(0x8B050000, 128, 4, CPSS_DXCH_SIP5_TABLE_HA_GENERIC_TS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x8B009000,   8, 4, CPSS_DXCH_SIP5_TABLE_HA_GLOBAL_MAC_SA_E),
 PRV_DIRECT_INFO_MAC(0x89100000,  32, 4, CPSS_DXCH_SIP5_TABLE_IP_MLL_E),
 PRV_DIRECT_INFO_MAC(0x89100000,  32, 4, CPSS_DXCH_SIP5_TABLE_L2_MLL_E),
 PRV_DIRECT_INFO_MAC(0x89040000,   4, 4, CPSS_DXCH_SIP5_TABLE_L2_MLL_LTT_E),
 PRV_DIRECT_INFO_MAC(0x89440000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_E_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x89410000,   8, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_REMARKING_E),
 PRV_DIRECT_INFO_MAC(0x89420000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_HIERARCHICAL_E),
 PRV_DIRECT_INFO_MAC(0x89840000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_E_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x89810000,   8, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_REMARKING_E),
 PRV_DIRECT_INFO_MAC(0x8BC40000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_E_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x85A00000,  16, 4, CPSS_DXCH_SIP5_TABLE_IPVX_INGRESS_EPORT_E),
 PRV_DIRECT_INFO_MAC(0x85900000,  16, 4, CPSS_DXCH_SIP5_TABLE_IPVX_EVLAN_E),
 PRV_DIRECT_INFO_MAC(0x85C00000,  16, 4, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_NEXTHOP_E),
 PRV_DIRECT_INFO_MAC(0x85820000,   4, 4, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_NEXTHOP_AGE_BITS_E),
 PRV_DIRECT_INFO_MAC(0x85860000,  16, 4, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_ACCESS_MATRIX_E),
 PRV_DIRECT_INFO_MAC(0x85810000,   4, 4, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_QOS_PROFILE_OFFSETS_E),
 PRV_DIRECT_INFO_MAC(0x89207000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_KEEPALIVE_AGING_E),
 PRV_DIRECT_INFO_MAC(0x89210000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_MEG_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x89218000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_SOURCE_INTERFACE_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x89220000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_INVALID_KEEPALIVE_HASH_E),
 PRV_DIRECT_INFO_MAC(0x89228000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_KEEPALIVE_EXCESS_E),
 PRV_DIRECT_INFO_MAC(0x89230000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_EXCEPTION_SUMMARY_E),
 PRV_DIRECT_INFO_MAC(0x89238000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_RDI_STATUS_CHANGE_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x89240000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_TX_PERIOD_EXCEPTION_E),
 PRV_DIRECT_INFO_MAC(0x89260000,   8, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_OPCODE_PACKET_COMMAND_E),
 PRV_DIRECT_INFO_MAC(0x8A802000,   4, 4, CPSS_DXCH_SIP5_TABLE_OAM_LM_OFFSET_E),
 PRV_DIRECT_INFO_MAC(0x84400800, 128, 4, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_DSCP_TO_QOS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x84400E00,  32, 4, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_UP_CFI_TO_QOS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x84400700,  16, 4, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_EXP_TO_QOS_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x84400400,  64, 4, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_DSCP_TO_DSCP_E),
 PRV_DIRECT_INFO_MAC(0x84440000,  64, 4, CPSS_DXCH_SIP5_TABLE_TTI_UDB_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x84244000,  64, 4, CPSS_DXCH_SIP5_TABLE_IPCL0_UDB_SELECT_E),
 PRV_DIRECT_INFO_MAC(0x84A00000,  32, 4, CPSS_DXCH_SIP5_TABLE_TCAM_PCL_TTI_ACTION_E),
 PRV_DIRECT_INFO_MAC(0x8A805000,   8, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_TIMESTAMP_CFG_E),
 PRV_DIRECT_INFO_MAC(0x8A900000,   4, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_LOCAL_ACTION_E),
 PRV_DIRECT_INFO_MAC(0x8AA00000,  64, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_TARGET_PORT_E),
 PRV_DIRECT_INFO_MAC(0x8AB00000,  64, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_SOURCE_PORT_E),
 PRV_DIRECT_INFO_MAC(0x8A803000,   4, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_QOS_DSCP_MAP_E),
 PRV_DIRECT_INFO_MAC(0x8A803300,   4, 4, CPSS_DXCH_SIP5_TABLE_ERMRK_QOS_TC_DP_MAP_E),
 PRV_DIRECT_INFO_MAC(0x84800000,  16, 4, CPSS_DXCH_SIP5_TABLE_TCAM_E),
 PRV_DIRECT_INFO_MAC(0x86340000,   8, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_BRIDGE_PORT_MEMBERS_E),
 PRV_DIRECT_INFO_MAC(0x86218000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_SPAN_STATE_GROUP_INDEX_E),
 PRV_DIRECT_INFO_MAC(0x8A280000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_VLAN_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x8A288000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_VLAN_SPANNING_E),
 PRV_DIRECT_INFO_MAC(0x8A290000,   8, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_NON_TRUNK_MEMBERS2_E),
 PRV_DIRECT_INFO_MAC(0x8525A000,   4, 4, CPSS_DXCH_SIP5_TABLE_BMA_PORT_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x85200000,   4, 4, CPSS_DXCH_SIP5_TABLE_BMA_MULTICAST_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x89406000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_IPFIX_ALERT_WRAPAROUND_E),
 PRV_DIRECT_INFO_MAC(0x89806000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_IPFIX_ALERT_WRAPAROUND_E),
 PRV_DIRECT_INFO_MAC(0x8BC06000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_IPFIX_ALERT_WRAPAROUND_E),
 PRV_DIRECT_INFO_MAC(0x89408000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_IPFIX_ALERT_AGING_E),
 PRV_DIRECT_INFO_MAC(0x89808000,   4, 4, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_IPFIX_ALERT_AGING_E),
 PRV_DIRECT_INFO_MAC(0x8BC08000,   4, 4, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_IPFIX_ALERT_AGING_E),
 PRV_DIRECT_INFO_MAC(0x85010000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x85012000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 1),
 PRV_DIRECT_INFO_MAC(0x85014000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 2),
 PRV_DIRECT_INFO_MAC(0x85016000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 3),
 PRV_DIRECT_INFO_MAC(0x85018000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 4),
 PRV_DIRECT_INFO_MAC(0x8501A000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 5),
 PRV_DIRECT_INFO_MAC(0x8501C000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 6),
 PRV_DIRECT_INFO_MAC(0x8501E000,   8, 4, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 7),
 PRV_DIRECT_INFO_MAC(0x89460000,   8, 4, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_0_METERING_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x89860000,   8, 4, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_1_METERING_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x8BC60000,   8, 4, CPSS_DXCH_SIP5_15_TABLE_EGRESS_POLICER_METERING_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x89430000,   4, 4, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_0_METERING_CONFORM_SIGN_E),
 PRV_DIRECT_INFO_MAC(0x89830000,   4, 4, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_1_METERING_CONFORM_SIGN_E),
 PRV_DIRECT_INFO_MAC(0x8BC30000,   4, 4, CPSS_DXCH_SIP5_15_TABLE_EGRESS_POLICER_METERING_CONFORM_SIGN_E),
 PRV_DIRECT_INFO_MAC(0x8A198000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_PORT_SOURCE_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x8A196000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_PORT_TARGET_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x84560000,  32, 4, CPSS_DXCH_SIP5_20_TABLE_TTI_PHYSICAL_PORT_ATTRIBUTE_2_E),
 PRV_DIRECT_INFO_MAC(0x84700000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_TTI_QCN_TO_TIMER_PAUSE_MAP_E),
 PRV_DIRECT_INFO_MAC(0x88B10000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_EQ_TX_PROTECTION_LOC_E),
 PRV_DIRECT_INFO_MAC(0x8A190000,   4, 4, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_TC_DP_MAPPER_E),
 PRV_DIRECT_INFO_MAC(0x85B00000,   8, 4, CPSS_DXCH_SIP5_25_TABLE_IPVX_ROUTER_ECMP_POINTER_E),
 PRV_DIRECT_INFO_MAC(0x89405000,   4, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_0_QOS_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x89805000,   4, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_1_QOS_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x8BC05000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_POLICER_QOS_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x89404000,   4, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_0_PORT_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x89804000,   4, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_1_PORT_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x8BC04000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_POLICER_PORT_ATTRIBUTE_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x84201000,  32, 4, CPSS_DXCH_SIP6_TABLE_INGRESS_PCL_HASH_MODE_CRC_E),
 PRV_DIRECT_INFO_MAC(0x8B816000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_EXACT_MATCH_PROFILE_ID_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x8B814000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_PORT_LATENCY_MONITORING_E),
 PRV_DIRECT_INFO_MAC(0x8B813000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_SOURCE_PHYSICAL_PORT_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x8B812000,   4, 4, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_TARGET_PHYSICAL_PORT_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x8D400000,   4, 4, CPSS_DXCH_SIP6_TXQ_PDX_DX_QGRPMAP_E),
 PRV_DIRECT_INFO_MAC(0x8D502000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E),
 PRV_DIRECT_INFO_MAC(0x8D50D000,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E),
 PRV_DIRECT_INFO_MAC(0x8D50F000,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E),
 PRV_DIRECT_INFO_MAC(0x8D50B200,   8, 4, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E),
 PRV_DIRECT_INFO_MAC(0x8D50B600,   4, 4, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E),
 PRV_DIRECT_INFO_MAC(0x8D201000,   4, 4, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_E),
 PRV_DIRECT_INFO_MAC(0x84460000,   4, 4, CPSS_DXCH_SIP6_TABLE_TTI_PORT_TO_QUEUE_TRANSLATION_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x84470000,   4, 4, CPSS_DXCH_SIP6_TABLE_TTI_VLAN_TO_VRF_ID_TABLE_E),
 PRV_DIRECT_INFO_MAC(0x8A610000,   4, 4, CPSS_DXCH_SIP6_TABLE_PREQ_CNC_PORT_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x8A640000,  16, 4, CPSS_DXCH_SIP6_TABLE_PREQ_QUEUE_DP_CONFIGURATIONS_E),
 PRV_DIRECT_INFO_MAC(0x8A630000,  16, 4, CPSS_DXCH_SIP6_TABLE_PREQ_QUEUE_CONFIGURATIONS_E),
 PRV_DIRECT_INFO_MAC(0x8A650000,  16, 4, CPSS_DXCH_SIP6_TABLE_PREQ_PORT_PROFILE_E),
 PRV_DIRECT_INFO_MAC(0x8A660000,   4, 4, CPSS_DXCH_SIP6_TABLE_PREQ_TARGET_PHYSICAL_PORT_E),
 PRV_DIRECT_INFO_MAC(0x880A0000,  32, 4, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE0_E),
 PRV_DIRECT_INFO_MAC(0x880B0000,  32, 4, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE1_E),
 PRV_DIRECT_INFO_MAC(0x880C0000,  32, 4, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE2_E),
 PRV_DIRECT_INFO_MAC(0x880D0000,  32, 4, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE3_E),
 PRV_DIRECT_INFO_MAC(0x85A50000,   8, 4, CPSS_DXCH_SIP6_TABLE_IPVX_ECMP_E),
 PRV_DIRECT_INFO_MAC(0x87E80000,  16, 4, CPSS_DXCH_SIP6_TABLE_PBR_E),
 PRV_DIRECT_INFO_MAC(0x87F80000,   4, 4, CPSS_DXCH_SIP6_TABLE_LPM_AGING_E),
 PRV_DIRECT_INFO_MAC(0x91080000,  32, 4, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E),
 PRV_DIRECT_INFO_MAC(0x91084000,  16, 4, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E),
 PRV_DIRECT_INFO_MAC(0x8B817000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_EGRESS_PCL_QUEUE_GROUP_LATENCY_PROFILE_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x89470000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_INGRESS_POLICER_0_IPFIX_FIRST_N_PACKETS_E),
 PRV_DIRECT_INFO_MAC(0x89870000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_INGRESS_POLICER_1_IPFIX_FIRST_N_PACKETS_E),
 PRV_DIRECT_INFO_MAC(0x8BC70000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_EGRESS_POLICER_IPFIX_FIRST_N_PACKETS_E),
 PRV_DIRECT_INFO_MAC(0x880E0000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_SOURCE_PORT_HASH_ENTRY_E),
 PRV_DIRECT_INFO_MAC(0x84204000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_IPCL0_SOURCE_PORT_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x84205000,   4, 4, CPSS_DXCH_SIP6_10_TABLE_IPCL1_SOURCE_PORT_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x8D50B400,   4, 4, CPSS_DXCH_SIP6_15_TXQ_SDQ_PORT_PFC_STATE_E),
 PRV_DIRECT_INFO_MAC(0x84252000,   4, 4, CPSS_DXCH_SIP6_30_TABLE_IPCL0_UDB_REPLACEMENT_E),
 PRV_DIRECT_INFO_MAC(0x84254000,   4, 4, CPSS_DXCH_SIP6_30_TABLE_IPCL1_UDB_REPLACEMENT_E),
 PRV_DIRECT_INFO_MAC(0x89C04000,   8, 4, CPSS_DXCH_SIP6_30_TABLE_SMU_IRF_SNG_E),
 PRV_DIRECT_INFO_MAC(0x89C20000,  32, 4, CPSS_DXCH_SIP6_30_TABLE_SMU_IRF_COUNTING_E),
 PRV_DIRECT_INFO_MAC(0x8D100000,  16, 4, CPSS_DXCH_SIP6_30_TABLE_TXQ_PDS_NEXT_DESC_E),
 PRV_DIRECT_INFO_MAC(0x8D162000,   4, 4, CPSS_DXCH_SIP6_30_TABLE_TXQ_PDS_WRITE_POINTER_E),
 PRV_DIRECT_INFO_MAC(0x8D163000,   4, 4, CPSS_DXCH_SIP6_30_TABLE_TXQ_PDS_READ_POINTER_E),
 PRV_DIRECT_INFO_MAC(0x8D510000,   8, 4, CPSS_DXCH_SIP6_30_TXQ_SDQ_QBV_CFG_E),
 PRV_DIRECT_INFO_MAC(0x8A670000,  16, 4, CPSS_DXCH_SIP6_30_TABLE_PREQ_SRF_MAPPING_E),
 PRV_DIRECT_INFO_MAC(0x8A680000,  16, 4, CPSS_DXCH_SIP6_30_TABLE_PREQ_SRF_CONFIG_E),
 PRV_DIRECT_INFO_MAC(0x8A6B0000,  32, 4, CPSS_DXCH_SIP6_30_TABLE_PREQ_SRF_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x8A690000,  16, 4, CPSS_DXCH_SIP6_30_TABLE_PREQ_SRF_DAEMON_E),
 PRV_DIRECT_INFO_MAC(0x8A6A0000,  16, 4, CPSS_DXCH_SIP6_30_TABLE_PREQ_SRF_HISTORY_BUFFER_E),
 PRV_DIRECT_INFO_MAC(0x8A6C0000,   4, 4, CPSS_DXCH_SIP6_30_TABLE_PREQ_SRF_ZERO_BIT_VECTOR_0_E),
 PRV_DIRECT_INFO_MAC(0x8A6C1000,   4, 4, CPSS_DXCH_SIP6_30_TABLE_PREQ_SRF_ZERO_BIT_VECTOR_1_E),
 PRV_DIRECT_INFO_MAC(0x89C41000,   4, 4, CPSS_DXCH_SIP6_30_TABLE_SMU_SGC_INTERVAL_MAX_E),
 PRV_DIRECT_INFO_MAC(0x89C44000,   4, 4, CPSS_DXCH_SIP6_30_TABLE_SMU_SGC_OCTET_COUNTERS_E),
 PRV_DIRECT_INFO_MAC(0x89C42000,  16, 4, CPSS_DXCH_SIP6_30_TABLE_SMU_SGC_TABLE_SET_TIME_CONFIGURATIONS_E),
 PRV_DIRECT_INFO_MAC(0x89C80000,  16, 4, CPSS_DXCH_SIP6_30_TABLE_SMU_SGC_TIME_SLOT_ATTRIBUTES_E),
 PRV_DIRECT_INFO_MAC(0x89C50000,   4, 4, CPSS_DXCH_SIP6_30_TABLE_SMU_SGC_TIME_TO_ADVANCE_E)
};

/* Number of entries in Direct tables info array */
const GT_U32 prvCpssDxChIronMan_directInfoArrSize = sizeof(prvCpssDxChIronMan_directInfoArr)/sizeof(prvCpssDxChIronMan_directInfoArr[0]);

/* Tables info array */
const PRV_CPSS_DXCH_TABLES_INFO_EXT_STC prvCpssDxChIronMan_tablesInfoArr[] =
{
 IRONMAN_DIRECT_MAC(   1024,   1,   0, CPSS_DXCH_TABLE_VLAN_PORT_PROTOCOL_E),
 IRONMAN_DIRECT_MAC(     32,   1,   1, CPSS_DXCH_TABLE_STATISTICAL_RATE_LIMIT_E),
 IRONMAN_DIRECT_MAC(    256,   1,   2, CPSS_DXCH_TABLE_CPU_CODE_E),
 IRONMAN_DIRECT_MAC(   4160,   2,   3, CPSS_DXCH_TABLE_PCL_CONFIG_E),
 IRONMAN_DIRECT_MAC(   1024,   1,   4, CPSS_DXCH_TABLE_QOS_PROFILE_E),
 IRONMAN_DIRECT_MAC(   4096,   2,   5, CPSS_DXCH_TABLE_MULTICAST_E),
 IRONMAN_DIRECT_MAC(   4608,   1,   6, CPSS_DXCH_TABLE_ROUTE_HA_MAC_SA_E),
 IRONMAN_DIRECT_MAC(   4160,   1,   7, CPSS_DXCH2_TABLE_EGRESS_PCL_CONFIG_E),
 IRONMAN_DIRECT_MAC(    512,  12,   8, CPSS_DXCH2_TABLE_TUNNEL_START_CONFIG_E),
 IRONMAN_DIRECT_MAC(     16,   6,   9, CPSS_DXCH3_TABLE_MAC2ME_E),
 IRONMAN_DIRECT_MAC(   4096,   1,  10, CPSS_DXCH3_TABLE_INGRESS_VLAN_TRANSLATION_E),
 IRONMAN_DIRECT_MAC(   4608,   2,  11, CPSS_DXCH3_TABLE_EGRESS_VLAN_TRANSLATION_E),
 IRONMAN_DIRECT_MAC(     16,  27,  12, CPSS_DXCH_XCAT_TABLE_INGRESS_PCL_UDB_CONFIG_E),
 IRONMAN_DIRECT_MAC(     80,   2,  13, CPSS_DXCH_XCAT_TABLE_EGRESS_POLICER_REMARKING_E),
 IRONMAN_DIRECT_MAC(   4160,   2,  14, CPSS_DXCH_LION_TABLE_PORT_ISOLATION_L2_E),
 IRONMAN_DIRECT_MAC(   4160,   2,  15, CPSS_DXCH_LION_TABLE_PORT_ISOLATION_L3_E),
 IRONMAN_DIRECT_MAC(   2048,   7,  16, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_METERING_E),
 IRONMAN_DIRECT_MAC(   2048,   8,  17, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_COUNTING_E),
 IRONMAN_DIRECT_MAC(   4160,   2,  18, CPSS_DXCH_XCAT2_TABLE_INGRESS_PCL_LOOKUP01_CONFIG_E),
 IRONMAN_DIRECT_MAC(     32,   5,  19, CPSS_DXCH_LION_TABLE_TRUNK_HASH_MASK_CRC_E),
 IRONMAN_DIRECT_MAC(   4608,   4,  20, CPSS_DXCH_LION_TABLE_VLAN_INGRESS_E),
 IRONMAN_DIRECT_MAC(   4608,   2,  21, CPSS_DXCH_LION_TABLE_VLAN_EGRESS_E),
 IRONMAN_DIRECT_MAC(   1024,   4,  22, CPSS_DXCH_LION_TABLE_STG_INGRESS_E),
 IRONMAN_DIRECT_MAC(   1024,   2,  23, CPSS_DXCH_LION_TABLE_STG_EGRESS_E),
 IRONMAN_DIRECT_MAC(   4096,   2,  24, CPSS_DXCH_LION_TABLE_TXQ_SOURCE_ID_MEMBERS_E),
 IRONMAN_DIRECT_MAC(    256,   2,  25, CPSS_DXCH_LION_TABLE_TXQ_NON_TRUNK_MEMBERS_E),
 IRONMAN_DIRECT_MAC(    128,   2,  26, CPSS_DXCH_LION_TABLE_TXQ_DESIGNATED_PORT_E),
 IRONMAN_DIRECT_MAC(     64,   3,  27, CPSS_DXCH_SIP5_TABLE_TTI_PHYSICAL_PORT_ATTRIBUTE_E),
 IRONMAN_DIRECT_MAC(     64,   5,  28, CPSS_DXCH_SIP5_TABLE_PRE_TTI_LOOKUP_INGRESS_EPORT_E),
 IRONMAN_DIRECT_MAC(   1024,   1,  29, CPSS_DXCH_SIP5_TABLE_POST_TTI_LOOKUP_INGRESS_EPORT_E),
 IRONMAN_DIRECT_MAC(   1024,   3,  30, CPSS_DXCH_SIP5_TABLE_BRIDGE_INGRESS_EPORT_E),
 IRONMAN_DIRECT_MAC(    128,   2,  31, CPSS_DXCH_SIP5_TABLE_BRIDGE_INGRESS_EPORT_LEARN_PRIO_E),
 IRONMAN_DIRECT_MAC(     32,   2,  32, CPSS_DXCH_SIP5_TABLE_BRIDGE_SOURCE_TRUNK_ATTRIBUTE_E),
 IRONMAN_DIRECT_MAC(     64,   1,  33, CPSS_DXCH_SIP5_TABLE_BRIDGE_PHYSICAL_PORT_E),
 IRONMAN_DIRECT_MAC(     64,   1,  34, CPSS_DXCH_SIP5_TABLE_BRIDGE_PHYSICAL_PORT_RATE_LIMIT_COUNTERS_E),
 IRONMAN_DIRECT_MAC(    256,   1,  35, CPSS_DXCH_SIP5_TABLE_EQ_INGRESS_EPORT_E),
 IRONMAN_DIRECT_MAC(      8,   1,  36, CPSS_DXCH_SIP5_TABLE_EQ_INGRESS_MIRROR_PHYSICAL_PORT_E),
 IRONMAN_DIRECT_MAC(    256,   1,  37, CPSS_DXCH_SIP5_TABLE_EQ_TRUNK_LTT_E),
 IRONMAN_DIRECT_MAC(   1024,   1,  38, CPSS_DXCH_SIP5_TABLE_EQ_L2_ECMP_LTT_E),
 IRONMAN_DIRECT_MAC(   1024,   1,  39, CPSS_DXCH_SIP5_TABLE_EQ_L2_ECMP_E),
 IRONMAN_DIRECT_MAC(   1024,   1,  40, CPSS_DXCH_SIP5_TABLE_EQ_EPORT_TO_PHYSICAL_PORT_TARGET_MAPPING_E),
 IRONMAN_DIRECT_MAC(    256,   1,  41, CPSS_DXCH_SIP5_TABLE_EQ_TO_CPU_RATE_LIMITER_CONFIG_E),
 IRONMAN_DIRECT_MAC(     32,   1,  42, CPSS_DXCH_SIP5_TABLE_EQ_TX_PROTECTION_E),
 IRONMAN_DIRECT_MAC(    512,   1,  43, CPSS_DXCH_SIP5_TABLE_EQ_EPORT_TO_LOC_MAPPING_E),
 IRONMAN_DIRECT_MAC(      4,   1,  44, CPSS_DXCH_SIP5_TABLE_EQ_PROTECTION_LOC_E),
 IRONMAN_DIRECT_MAC( 294912,   4,  45, CPSS_DXCH_SIP5_TABLE_LPM_MEM_E),
 IRONMAN_DIRECT_MAC(   4096,   1,  46, CPSS_DXCH_SIP5_TABLE_IPV4_VRF_E),
 IRONMAN_DIRECT_MAC(   4096,   1,  47, CPSS_DXCH_SIP5_TABLE_IPV6_VRF_E),
 IRONMAN_DIRECT_MAC(   4096,   1,  48, CPSS_DXCH_SIP5_TABLE_FCOE_VRF_E),
 IRONMAN_DIRECT_MAC(     64,   1,  49, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_EFT_FAST_STACK_FAILOVER_SECONDARY_TARGET_PORT_E),
 IRONMAN_DIRECT_MAC(   1024,   2,  50, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_EGRESS_EPORT_E),
 IRONMAN_DIRECT_MAC(  18432,   2,  51, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_EGRESS_VLAN_E),
 IRONMAN_DIRECT_MAC(     64,   1,  52, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_TARGET_PORT_MAPPER_E),
 IRONMAN_DIRECT_MAC(    256,   1,  53, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_QAG_CPU_CODE_TO_LOOPBACK_MAPPER_E),
 IRONMAN_DIRECT_MAC(   1024,   1,  54, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_EGRESS_EPORT_E),
 IRONMAN_DIRECT_MAC(   4096,   1,  55, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_DEVICE_MAP_TABLE_E),
 IRONMAN_DIRECT_MAC(   1024,   4,  56, CPSS_DXCH_SIP5_TABLE_HA_EGRESS_EPORT_1_E),
 IRONMAN_DIRECT_MAC(   1024,   1,  57, CPSS_DXCH_SIP5_TABLE_HA_EGRESS_EPORT_2_E),
 IRONMAN_DIRECT_MAC(     64,   3,  58, CPSS_DXCH_SIP5_TABLE_HA_PHYSICAL_PORT_1_E),
 IRONMAN_DIRECT_MAC(     64,   4,  59, CPSS_DXCH_SIP5_TABLE_HA_PHYSICAL_PORT_2_E),
 IRONMAN_DIRECT_MAC(   1024,   1,  60, CPSS_DXCH_SIP5_TABLE_HA_QOS_PROFILE_TO_EXP_E),
 IRONMAN_DIRECT_MAC(     16,  23,  61, CPSS_DXCH_SIP5_TABLE_HA_EPCL_UDB_CONFIG_E),
 IRONMAN_DIRECT_MAC(    320,   2,  62, CPSS_DXCH_SIP5_TABLE_HA_PTP_DOMAIN_E),
 IRONMAN_DIRECT_MAC(      8,  17,  63, CPSS_DXCH_SIP5_TABLE_HA_GENERIC_TS_PROFILE_E),
 IRONMAN_DIRECT_MAC(    256,   2,  64, CPSS_DXCH_SIP5_TABLE_HA_GLOBAL_MAC_SA_E),
 IRONMAN_DIRECT_MAC(   4096,   6,  65, CPSS_DXCH_SIP5_TABLE_IP_MLL_E),
 IRONMAN_DIRECT_MAC(   4096,   6,  66, CPSS_DXCH_SIP5_TABLE_L2_MLL_E),
 IRONMAN_DIRECT_MAC(   4096,   1,  67, CPSS_DXCH_SIP5_TABLE_L2_MLL_LTT_E),
 IRONMAN_DIRECT_MAC(   4608,   1,  68, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_E_ATTRIBUTES_E),
 IRONMAN_DIRECT_MAC(   1024,   2,  69, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_REMARKING_E),
 IRONMAN_DIRECT_MAC(   2048,   1,  70, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_HIERARCHICAL_E),
 IRONMAN_DIRECT_MAC(   4608,   1,  71, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_E_ATTRIBUTES_E),
 IRONMAN_DIRECT_MAC(   1024,   2,  72, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_REMARKING_E),
 IRONMAN_DIRECT_MAC(   4608,   1,  73, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_E_ATTRIBUTES_E),
 IRONMAN_DIRECT_MAC(     64,   4,  74, CPSS_DXCH_SIP5_TABLE_IPVX_INGRESS_EPORT_E),
 IRONMAN_DIRECT_MAC(   4608,   3,  75, CPSS_DXCH_SIP5_TABLE_IPVX_EVLAN_E),
 IRONMAN_DIRECT_MAC(   1536,   4,  76, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_NEXTHOP_E),
 IRONMAN_DIRECT_MAC(     48,   1,  77, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_NEXTHOP_AGE_BITS_E),
 IRONMAN_DIRECT_MAC(    192,   4,  78, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_ACCESS_MATRIX_E),
 IRONMAN_DIRECT_MAC(    256,   1,  79, CPSS_DXCH_SIP5_TABLE_IPVX_ROUTER_QOS_PROFILE_OFFSETS_E),
 IRONMAN_DIRECT_MAC(      4,   1,  80, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_KEEPALIVE_AGING_E),
 IRONMAN_DIRECT_MAC(      4,   1,  81, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_MEG_EXCEPTION_E),
 IRONMAN_DIRECT_MAC(      4,   1,  82, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_SOURCE_INTERFACE_EXCEPTION_E),
 IRONMAN_DIRECT_MAC(      4,   1,  83, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_INVALID_KEEPALIVE_HASH_E),
 IRONMAN_DIRECT_MAC(      4,   1,  84, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_KEEPALIVE_EXCESS_E),
 IRONMAN_DIRECT_MAC(      4,   1,  85, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_EXCEPTION_SUMMARY_E),
 IRONMAN_DIRECT_MAC(      4,   1,  86, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_RDI_STATUS_CHANGE_EXCEPTION_E),
 IRONMAN_DIRECT_MAC(      4,   1,  87, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_TX_PERIOD_EXCEPTION_E),
 IRONMAN_DIRECT_MAC(    256,   2,  88, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_OPCODE_PACKET_COMMAND_E),
 IRONMAN_DIRECT_MAC(    128,   1,  89, CPSS_DXCH_SIP5_TABLE_OAM_LM_OFFSET_E),
 IRONMAN_DIRECT_MAC(     12,  20,  90, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_DSCP_TO_QOS_PROFILE_E),
 IRONMAN_DIRECT_MAC(     12,   5,  91, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_UP_CFI_TO_QOS_PROFILE_E),
 IRONMAN_DIRECT_MAC(     12,   3,  92, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_EXP_TO_QOS_PROFILE_E),
 IRONMAN_DIRECT_MAC(     12,  12,  93, CPSS_DXCH_SIP5_TABLE_TTI_QOS_MAP_DSCP_TO_DSCP_E),
 IRONMAN_DIRECT_MAC(     20,  12,  94, CPSS_DXCH_SIP5_TABLE_TTI_UDB_CONFIG_E),
 IRONMAN_DIRECT_MAC(    112,  16,  95, CPSS_DXCH_SIP5_TABLE_IPCL0_UDB_SELECT_E),
 IRONMAN_DIRECT_MAC(  16384,   8,  96, CPSS_DXCH_SIP5_TABLE_TCAM_PCL_TTI_ACTION_E),
 IRONMAN_DIRECT_MAC(    128,   2,  97, CPSS_DXCH_SIP5_TABLE_ERMRK_TIMESTAMP_CFG_E),
 IRONMAN_DIRECT_MAC(   1024,   1,  98, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_LOCAL_ACTION_E),
 IRONMAN_DIRECT_MAC(     64,  11,  99, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_TARGET_PORT_E),
 IRONMAN_DIRECT_MAC(     64,  11, 100, CPSS_DXCH_SIP5_TABLE_ERMRK_PTP_SOURCE_PORT_E),
 IRONMAN_DIRECT_MAC(    192,   1, 101, CPSS_DXCH_SIP5_TABLE_ERMRK_QOS_DSCP_MAP_E),
 IRONMAN_DIRECT_MAC(    192,   1, 102, CPSS_DXCH_SIP5_TABLE_ERMRK_QOS_TC_DP_MAP_E),
 IRONMAN_DIRECT_MAC(  32768,   3, 103, CPSS_DXCH_SIP5_TABLE_TCAM_E),
 IRONMAN_DIRECT_MAC(   4608,   2, 104, CPSS_DXCH_SIP5_TABLE_INGRESS_BRIDGE_PORT_MEMBERS_E),
 IRONMAN_DIRECT_MAC(   4608,   1, 105, CPSS_DXCH_SIP5_TABLE_INGRESS_SPAN_STATE_GROUP_INDEX_E),
 IRONMAN_DIRECT_MAC(   4608,   1, 106, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_VLAN_ATTRIBUTES_E),
 IRONMAN_DIRECT_MAC(   4608,   1, 107, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_VLAN_SPANNING_E),
 IRONMAN_DIRECT_MAC(    256,   2, 108, CPSS_DXCH_SIP5_TABLE_EGRESS_EGF_SHT_NON_TRUNK_MEMBERS2_E),
 IRONMAN_DIRECT_MAC(    128,   1, 109, CPSS_DXCH_SIP5_TABLE_BMA_PORT_MAPPING_E),
 IRONMAN_DIRECT_MAC(   1344,   1, 110, CPSS_DXCH_SIP5_TABLE_BMA_MULTICAST_COUNTERS_E),
 IRONMAN_DIRECT_MAC(     64,   1, 111, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_IPFIX_ALERT_WRAPAROUND_E),
 IRONMAN_DIRECT_MAC(     64,   1, 112, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_IPFIX_ALERT_WRAPAROUND_E),
 IRONMAN_DIRECT_MAC(     64,   1, 113, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_IPFIX_ALERT_WRAPAROUND_E),
 IRONMAN_DIRECT_MAC(     64,   1, 114, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_0_IPFIX_ALERT_AGING_E),
 IRONMAN_DIRECT_MAC(     64,   1, 115, CPSS_DXCH_SIP5_TABLE_INGRESS_POLICER_1_IPFIX_ALERT_AGING_E),
 IRONMAN_DIRECT_MAC(     64,   1, 116, CPSS_DXCH_SIP5_TABLE_EGRESS_POLICER_IPFIX_ALERT_AGING_E),
 IRONMAN_DIRECT_MAC(   1024,   2, 117, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E),
 IRONMAN_DIRECT_MAC(   1024,   2, 118, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 1),
 IRONMAN_DIRECT_MAC(   1024,   2, 119, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 2),
 IRONMAN_DIRECT_MAC(   1024,   2, 120, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 3),
 IRONMAN_DIRECT_MAC(   1024,   2, 121, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 4),
 IRONMAN_DIRECT_MAC(   1024,   2, 122, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 5),
 IRONMAN_DIRECT_MAC(   1024,   2, 123, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 6),
 IRONMAN_DIRECT_MAC(   1024,   2, 124, CPSS_DXCH_SIP5_TABLE_CNC_0_COUNTERS_E + 7),
 IRONMAN_DIRECT_MAC(   2048,   2, 125, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_0_METERING_CONFIG_E),
 IRONMAN_DIRECT_MAC(   2048,   2, 126, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_1_METERING_CONFIG_E),
 IRONMAN_DIRECT_MAC(   2048,   2, 127, CPSS_DXCH_SIP5_15_TABLE_EGRESS_POLICER_METERING_CONFIG_E),
 IRONMAN_DIRECT_MAC(   2048,   1, 128, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_0_METERING_CONFORM_SIGN_E),
 IRONMAN_DIRECT_MAC(   2048,   1, 129, CPSS_DXCH_SIP5_15_TABLE_INGRESS_POLICER_1_METERING_CONFORM_SIGN_E),
 IRONMAN_DIRECT_MAC(   2048,   1, 130, CPSS_DXCH_SIP5_15_TABLE_EGRESS_POLICER_METERING_CONFORM_SIGN_E),
 IRONMAN_DIRECT_MAC(     64,   1, 131, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_PORT_SOURCE_ATTRIBUTES_E),
 IRONMAN_DIRECT_MAC(     64,   1, 132, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_PORT_TARGET_ATTRIBUTES_E),
 IRONMAN_DIRECT_MAC(     64,   8, 133, CPSS_DXCH_SIP5_20_TABLE_TTI_PHYSICAL_PORT_ATTRIBUTE_2_E),
 IRONMAN_DIRECT_MAC(     64,   1, 134, CPSS_DXCH_SIP5_20_TABLE_TTI_QCN_TO_TIMER_PAUSE_MAP_E),
 IRONMAN_DIRECT_MAC(      4,   1, 135, CPSS_DXCH_SIP5_20_TABLE_EQ_TX_PROTECTION_LOC_E),
 IRONMAN_DIRECT_MAC(   4096,   1, 136, CPSS_DXCH_SIP5_20_TABLE_EGF_QAG_TC_DP_MAPPER_E),
 IRONMAN_DIRECT_MAC(    384,   2, 137, CPSS_DXCH_SIP5_25_TABLE_IPVX_ROUTER_ECMP_POINTER_E),
 IRONMAN_DIRECT_MAC(    256,   1, 138, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_0_QOS_ATTRIBUTE_TABLE_E),
 IRONMAN_DIRECT_MAC(    256,   1, 139, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_1_QOS_ATTRIBUTE_TABLE_E),
 IRONMAN_DIRECT_MAC(    256,   1, 140, CPSS_DXCH_SIP6_TABLE_EGRESS_POLICER_QOS_ATTRIBUTE_TABLE_E),
 IRONMAN_DIRECT_MAC(     64,   1, 141, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_0_PORT_ATTRIBUTE_TABLE_E),
 IRONMAN_DIRECT_MAC(     64,   1, 142, CPSS_DXCH_SIP6_TABLE_INGRESS_POLICER_1_PORT_ATTRIBUTE_TABLE_E),
 IRONMAN_DIRECT_MAC(     64,   1, 143, CPSS_DXCH_SIP6_TABLE_EGRESS_POLICER_PORT_ATTRIBUTE_TABLE_E),
 IRONMAN_DIRECT_MAC(     16,   5, 144, CPSS_DXCH_SIP6_TABLE_INGRESS_PCL_HASH_MODE_CRC_E),
 IRONMAN_DIRECT_MAC(    256,   1, 145, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_EXACT_MATCH_PROFILE_ID_MAPPING_E),
 IRONMAN_DIRECT_MAC(   2048,   1, 146, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_PORT_LATENCY_MONITORING_E),
 IRONMAN_DIRECT_MAC(     64,   1, 147, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_SOURCE_PHYSICAL_PORT_MAPPING_E),
 IRONMAN_DIRECT_MAC(     64,   1, 148, CPSS_DXCH_SIP6_TABLE_EGRESS_PCL_TARGET_PHYSICAL_PORT_MAPPING_E),
 IRONMAN_DIRECT_MAC(     64,   1, 149, CPSS_DXCH_SIP6_TXQ_PDX_DX_QGRPMAP_E),
 IRONMAN_DIRECT_MAC(    456,   2, 150, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CFG_E),
 IRONMAN_DIRECT_MAC(    456,   2, 151, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_CRDT_BLNC_E),
 IRONMAN_DIRECT_MAC(    456,   1, 152, CPSS_DXCH_SIP6_TXQ_SDQ_QUEUE_ELIG_STATE_E),
 IRONMAN_DIRECT_MAC(     57,   2, 153, CPSS_DXCH_SIP6_TXQ_SDQ_PORT_CRDT_BLNC_E),
 IRONMAN_DIRECT_MAC(    114,   1, 154, CPSS_DXCH_SIP6_TXQ_SDQ_SEL_LIST_PTRS_E),
 IRONMAN_DIRECT_MAC(     81,   1, 155, CPSS_DXCH_SIP6_TXQ_PFCC_PFCC_CFG_E),
 IRONMAN_DIRECT_MAC(     64,   1, 156, CPSS_DXCH_SIP6_TABLE_TTI_PORT_TO_QUEUE_TRANSLATION_TABLE_E),
 IRONMAN_DIRECT_MAC(   4608,   1, 157, CPSS_DXCH_SIP6_TABLE_TTI_VLAN_TO_VRF_ID_TABLE_E),
 IRONMAN_DIRECT_MAC(     57,   1, 158, CPSS_DXCH_SIP6_TABLE_PREQ_CNC_PORT_MAPPING_E),
 IRONMAN_DIRECT_MAC(    768,   3, 159, CPSS_DXCH_SIP6_TABLE_PREQ_QUEUE_DP_CONFIGURATIONS_E),
 IRONMAN_DIRECT_MAC(    256,   3, 160, CPSS_DXCH_SIP6_TABLE_PREQ_QUEUE_CONFIGURATIONS_E),
 IRONMAN_DIRECT_MAC(     16,   4, 161, CPSS_DXCH_SIP6_TABLE_PREQ_PORT_PROFILE_E),
 IRONMAN_DIRECT_MAC(     64,   1, 162, CPSS_DXCH_SIP6_TABLE_PREQ_TARGET_PHYSICAL_PORT_E),
 IRONMAN_DIRECT_MAC(    512,   5, 163, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE0_E),
 IRONMAN_DIRECT_MAC(    512,   5, 164, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE1_E),
 IRONMAN_DIRECT_MAC(    512,   5, 165, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE2_E),
 IRONMAN_DIRECT_MAC(    512,   5, 166, CPSS_DXCH_SIP6_TABLE_EQ_L2ECMP_PATH_UTILIZATION_TABLE3_E),
 IRONMAN_DIRECT_MAC(    384,   2, 167, CPSS_DXCH_SIP6_TABLE_IPVX_ECMP_E),
 IRONMAN_DIRECT_MAC(    205,   4, 168, CPSS_DXCH_SIP6_TABLE_PBR_E),
 IRONMAN_DIRECT_MAC(   4680,   1, 169, CPSS_DXCH_SIP6_TABLE_LPM_AGING_E),
 IRONMAN_DIRECT_MAC(    512,   8, 170, CPSS_DXCH_SIP6_TABLE_LMU_STATISTICS_E),
 IRONMAN_DIRECT_MAC(    512,   3, 171, CPSS_DXCH_SIP6_TABLE_LMU_CONFIGURATION_E),
 IRONMAN_DIRECT_MAC(     57,   1, 172, CPSS_DXCH_SIP6_10_TABLE_EGRESS_PCL_QUEUE_GROUP_LATENCY_PROFILE_CONFIG_E),
 IRONMAN_DIRECT_MAC(     64,   1, 173, CPSS_DXCH_SIP6_10_TABLE_INGRESS_POLICER_0_IPFIX_FIRST_N_PACKETS_E),
 IRONMAN_DIRECT_MAC(     64,   1, 174, CPSS_DXCH_SIP6_10_TABLE_INGRESS_POLICER_1_IPFIX_FIRST_N_PACKETS_E),
 IRONMAN_DIRECT_MAC(     64,   1, 175, CPSS_DXCH_SIP6_10_TABLE_EGRESS_POLICER_IPFIX_FIRST_N_PACKETS_E),
 IRONMAN_DIRECT_MAC(     64,   1, 176, CPSS_DXCH_SIP6_10_TABLE_SOURCE_PORT_HASH_ENTRY_E),
 IRONMAN_DIRECT_MAC(     64,   1, 177, CPSS_DXCH_SIP6_10_TABLE_IPCL0_SOURCE_PORT_CONFIG_E),
 IRONMAN_DIRECT_MAC(     64,   1, 178, CPSS_DXCH_SIP6_10_TABLE_IPCL1_SOURCE_PORT_CONFIG_E),
 IRONMAN_DIRECT_MAC(     57,   1, 179, CPSS_DXCH_SIP6_15_TXQ_SDQ_PORT_PFC_STATE_E),
 IRONMAN_DIRECT_MAC(    112,   1, 180, CPSS_DXCH_SIP6_30_TABLE_IPCL0_UDB_REPLACEMENT_E),
 IRONMAN_DIRECT_MAC(    112,   1, 181, CPSS_DXCH_SIP6_30_TABLE_IPCL1_UDB_REPLACEMENT_E),
 IRONMAN_DIRECT_MAC(   2048,   2, 182, CPSS_DXCH_SIP6_30_TABLE_SMU_IRF_SNG_E),
 IRONMAN_DIRECT_MAC(   2048,   5, 183, CPSS_DXCH_SIP6_30_TABLE_SMU_IRF_COUNTING_E),
 IRONMAN_DIRECT_MAC(  25064,   3, 184, CPSS_DXCH_SIP6_30_TABLE_TXQ_PDS_NEXT_DESC_E),
 IRONMAN_DIRECT_MAC(    456,   1, 185, CPSS_DXCH_SIP6_30_TABLE_TXQ_PDS_WRITE_POINTER_E),
 IRONMAN_DIRECT_MAC(    456,   1, 186, CPSS_DXCH_SIP6_30_TABLE_TXQ_PDS_READ_POINTER_E),
 IRONMAN_DIRECT_MAC(   7424,   2, 187, CPSS_DXCH_SIP6_30_TXQ_SDQ_QBV_CFG_E),
 IRONMAN_DIRECT_MAC(   2048,   3, 188, CPSS_DXCH_SIP6_30_TABLE_PREQ_SRF_MAPPING_E),
 IRONMAN_DIRECT_MAC(   1024,   3, 189, CPSS_DXCH_SIP6_30_TABLE_PREQ_SRF_CONFIG_E),
 IRONMAN_DIRECT_MAC(   1024,   5, 190, CPSS_DXCH_SIP6_30_TABLE_PREQ_SRF_COUNTERS_E),
 IRONMAN_DIRECT_MAC(   1024,   3, 191, CPSS_DXCH_SIP6_30_TABLE_PREQ_SRF_DAEMON_E),
 IRONMAN_DIRECT_MAC(   1024,   4, 192, CPSS_DXCH_SIP6_30_TABLE_PREQ_SRF_HISTORY_BUFFER_E),
 IRONMAN_DIRECT_MAC(     32,   1, 193, CPSS_DXCH_SIP6_30_TABLE_PREQ_SRF_ZERO_BIT_VECTOR_0_E),
 IRONMAN_DIRECT_MAC(     32,   1, 194, CPSS_DXCH_SIP6_30_TABLE_PREQ_SRF_ZERO_BIT_VECTOR_1_E),
 IRONMAN_DIRECT_MAC(    256,   1, 195, CPSS_DXCH_SIP6_30_TABLE_SMU_SGC_INTERVAL_MAX_E),
 IRONMAN_DIRECT_MAC(    464,   1, 196, CPSS_DXCH_SIP6_30_TABLE_SMU_SGC_OCTET_COUNTERS_E),
 IRONMAN_DIRECT_MAC(     58,   4, 197, CPSS_DXCH_SIP6_30_TABLE_SMU_SGC_TABLE_SET_TIME_CONFIGURATIONS_E),
 IRONMAN_DIRECT_MAC(  14848,   4, 198, CPSS_DXCH_SIP6_30_TABLE_SMU_SGC_TIME_SLOT_ATTRIBUTES_E),
 IRONMAN_DIRECT_MAC(  14848,   1, 199, CPSS_DXCH_SIP6_30_TABLE_SMU_SGC_TIME_TO_ADVANCE_E),
 IRONMAN_INDIRECT_MAC(  32768,   4, 0, CPSS_DXCH_TABLE_FDB_E),
 IRONMAN_INDIRECT_MAC(    128,   4, 1, CPSS_DXCH_SIP5_TABLE_INGRESS_OAM_E)
};

/* Number of entries in Tables info array */
const GT_U32 prvCpssDxChIronMan_tablesInfoArrSize = sizeof(prvCpssDxChIronMan_tablesInfoArr)/sizeof(prvCpssDxChIronMan_tablesInfoArr[0]);


