#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001196cc48930 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001196ccd99d0_0 .net "PC", 31 0, L_000001196cd60fd0;  1 drivers
v000001196ccdb050_0 .net "cycles_consumed", 31 0, v000001196ccdadd0_0;  1 drivers
v000001196ccdb690_0 .var "input_clk", 0 0;
v000001196ccd9750_0 .var "rst", 0 0;
S_000001196ca79f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001196cc48930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001196cc18bf0 .functor NOR 1, v000001196ccdb690_0, v000001196cccabc0_0, C4<0>, C4<0>;
L_000001196cc19130 .functor AND 1, v000001196ccb0380_0, v000001196ccb01a0_0, C4<1>, C4<1>;
L_000001196cc198a0 .functor AND 1, L_000001196cc19130, L_000001196ccdb230, C4<1>, C4<1>;
L_000001196cc18b80 .functor AND 1, v000001196cca0b40_0, v000001196cca08c0_0, C4<1>, C4<1>;
L_000001196cc19b40 .functor AND 1, L_000001196cc18b80, L_000001196ccdb370, C4<1>, C4<1>;
L_000001196cc19440 .functor AND 1, v000001196cccaa80_0, v000001196cccb020_0, C4<1>, C4<1>;
L_000001196cc18a30 .functor AND 1, L_000001196cc19440, L_000001196ccdb410, C4<1>, C4<1>;
L_000001196cc1a1d0 .functor AND 1, v000001196ccb0380_0, v000001196ccb01a0_0, C4<1>, C4<1>;
L_000001196cc19360 .functor AND 1, L_000001196cc1a1d0, L_000001196ccdb730, C4<1>, C4<1>;
L_000001196cc193d0 .functor AND 1, v000001196cca0b40_0, v000001196cca08c0_0, C4<1>, C4<1>;
L_000001196cc18aa0 .functor AND 1, L_000001196cc193d0, L_000001196ccd9610, C4<1>, C4<1>;
L_000001196cc19f30 .functor AND 1, v000001196cccaa80_0, v000001196cccb020_0, C4<1>, C4<1>;
L_000001196cc1a080 .functor AND 1, L_000001196cc19f30, L_000001196ccd96b0, C4<1>, C4<1>;
L_000001196cce5860 .functor NOT 1, L_000001196cc18bf0, C4<0>, C4<0>, C4<0>;
L_000001196cce6900 .functor NOT 1, L_000001196cc18bf0, C4<0>, C4<0>, C4<0>;
L_000001196ccfcb50 .functor NOT 1, L_000001196cc18bf0, C4<0>, C4<0>, C4<0>;
L_000001196ccfd170 .functor NOT 1, L_000001196cc18bf0, C4<0>, C4<0>, C4<0>;
L_000001196ccfcfb0 .functor NOT 1, L_000001196cc18bf0, C4<0>, C4<0>, C4<0>;
L_000001196cd60fd0 .functor BUFZ 32, v000001196ccc7ec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001196cccc560_0 .net "EX1_ALU_OPER1", 31 0, L_000001196cce6d60;  1 drivers
v000001196cccc7e0_0 .net "EX1_ALU_OPER2", 31 0, L_000001196ccfc920;  1 drivers
v000001196cccdb40_0 .net "EX1_PC", 31 0, v000001196ccade00_0;  1 drivers
v000001196cccbac0_0 .net "EX1_PFC", 31 0, v000001196ccae6c0_0;  1 drivers
v000001196cccd8c0_0 .net "EX1_PFC_to_IF", 31 0, L_000001196cce0690;  1 drivers
v000001196cccc9c0_0 .net "EX1_forward_to_B", 31 0, v000001196ccae260_0;  1 drivers
v000001196cccbf20_0 .net "EX1_is_beq", 0 0, v000001196ccada40_0;  1 drivers
v000001196ccccec0_0 .net "EX1_is_bne", 0 0, v000001196ccae800_0;  1 drivers
v000001196cccc600_0 .net "EX1_is_jal", 0 0, v000001196ccadea0_0;  1 drivers
v000001196cccd320_0 .net "EX1_is_jr", 0 0, v000001196ccaf8e0_0;  1 drivers
v000001196cccc6a0_0 .net "EX1_is_oper2_immed", 0 0, v000001196ccae8a0_0;  1 drivers
v000001196cccbc00_0 .net "EX1_memread", 0 0, v000001196ccaf480_0;  1 drivers
v000001196cccd960_0 .net "EX1_memwrite", 0 0, v000001196ccae940_0;  1 drivers
v000001196cccc740_0 .net "EX1_opcode", 11 0, v000001196ccaf5c0_0;  1 drivers
v000001196ccccd80_0 .net "EX1_predicted", 0 0, v000001196ccae300_0;  1 drivers
v000001196cccc920_0 .net "EX1_rd_ind", 4 0, v000001196ccadf40_0;  1 drivers
v000001196cccca60_0 .net "EX1_rd_indzero", 0 0, v000001196ccaf340_0;  1 drivers
v000001196cccbe80_0 .net "EX1_regwrite", 0 0, v000001196ccafc00_0;  1 drivers
v000001196ccccb00_0 .net "EX1_rs1", 31 0, v000001196ccae3a0_0;  1 drivers
v000001196cccd140_0 .net "EX1_rs1_ind", 4 0, v000001196ccafe80_0;  1 drivers
v000001196cccda00_0 .net "EX1_rs2", 31 0, v000001196ccae9e0_0;  1 drivers
v000001196cccdfa0_0 .net "EX1_rs2_ind", 4 0, v000001196ccadfe0_0;  1 drivers
v000001196cccd1e0_0 .net "EX1_rs2_out", 31 0, L_000001196ccfb9d0;  1 drivers
v000001196cccc4c0_0 .net "EX2_ALU_OPER1", 31 0, v000001196ccb1320_0;  1 drivers
v000001196ccce180_0 .net "EX2_ALU_OPER2", 31 0, v000001196ccb0100_0;  1 drivers
v000001196cccdaa0_0 .net "EX2_ALU_OUT", 31 0, L_000001196cce0730;  1 drivers
v000001196ccccba0_0 .net "EX2_PC", 31 0, v000001196ccb0ce0_0;  1 drivers
v000001196cccbca0_0 .net "EX2_PFC_to_IF", 31 0, v000001196ccb0ec0_0;  1 drivers
v000001196cccc420_0 .net "EX2_forward_to_B", 31 0, v000001196ccb0600_0;  1 drivers
v000001196ccccc40_0 .net "EX2_is_beq", 0 0, v000001196ccb15a0_0;  1 drivers
v000001196cccd3c0_0 .net "EX2_is_bne", 0 0, v000001196ccb04c0_0;  1 drivers
v000001196cccdc80_0 .net "EX2_is_jal", 0 0, v000001196ccb13c0_0;  1 drivers
v000001196cccdbe0_0 .net "EX2_is_jr", 0 0, v000001196ccb10a0_0;  1 drivers
v000001196cccd000_0 .net "EX2_is_oper2_immed", 0 0, v000001196ccb0740_0;  1 drivers
v000001196cccdd20_0 .net "EX2_memread", 0 0, v000001196ccb0f60_0;  1 drivers
v000001196cccddc0_0 .net "EX2_memwrite", 0 0, v000001196ccb0240_0;  1 drivers
v000001196cccdf00_0 .net "EX2_opcode", 11 0, v000001196ccb1500_0;  1 drivers
v000001196ccccce0_0 .net "EX2_predicted", 0 0, v000001196ccb1280_0;  1 drivers
v000001196cccce20_0 .net "EX2_rd_ind", 4 0, v000001196ccb1460_0;  1 drivers
v000001196ccccf60_0 .net "EX2_rd_indzero", 0 0, v000001196ccb01a0_0;  1 drivers
v000001196cccbde0_0 .net "EX2_regwrite", 0 0, v000001196ccb0380_0;  1 drivers
v000001196cccbfc0_0 .net "EX2_rs1", 31 0, v000001196ccb1640_0;  1 drivers
v000001196ccce220_0 .net "EX2_rs1_ind", 4 0, v000001196ccb16e0_0;  1 drivers
v000001196cccd0a0_0 .net "EX2_rs2_ind", 4 0, v000001196ccb02e0_0;  1 drivers
v000001196cccc380_0 .net "EX2_rs2_out", 31 0, v000001196ccb0420_0;  1 drivers
v000001196cccd280_0 .net "ID_INST", 31 0, v000001196ccb27d0_0;  1 drivers
v000001196cccd460_0 .net "ID_PC", 31 0, v000001196ccb29b0_0;  1 drivers
v000001196ccce0e0_0 .net "ID_PFC_to_EX", 31 0, L_000001196ccdd0d0;  1 drivers
v000001196cccd640_0 .net "ID_PFC_to_IF", 31 0, L_000001196ccddad0;  1 drivers
v000001196cccde60_0 .net "ID_forward_to_B", 31 0, L_000001196ccdc770;  1 drivers
v000001196cccbb60_0 .net "ID_is_beq", 0 0, L_000001196ccdbf50;  1 drivers
v000001196cccd6e0_0 .net "ID_is_bne", 0 0, L_000001196ccdbff0;  1 drivers
v000001196cccd780_0 .net "ID_is_j", 0 0, L_000001196ccde750;  1 drivers
v000001196cccd820_0 .net "ID_is_jal", 0 0, L_000001196cce00f0;  1 drivers
v000001196ccce040_0 .net "ID_is_jr", 0 0, L_000001196ccdc090;  1 drivers
v000001196cccc060_0 .net "ID_is_oper2_immed", 0 0, L_000001196cce5a90;  1 drivers
v000001196cccc100_0 .net "ID_memread", 0 0, L_000001196cce0050;  1 drivers
v000001196cccc1a0_0 .net "ID_memwrite", 0 0, L_000001196ccde110;  1 drivers
v000001196cccc240_0 .net "ID_opcode", 11 0, v000001196ccc8780_0;  1 drivers
v000001196cccc2e0_0 .net "ID_predicted", 0 0, v000001196ccb5c50_0;  1 drivers
v000001196ccce4a0_0 .net "ID_rd_ind", 4 0, v000001196ccc7ce0_0;  1 drivers
v000001196ccce860_0 .net "ID_regwrite", 0 0, L_000001196cce0370;  1 drivers
v000001196ccce540_0 .net "ID_rs1", 31 0, v000001196ccba250_0;  1 drivers
v000001196ccce9a0_0 .net "ID_rs1_ind", 4 0, v000001196ccc8e60_0;  1 drivers
v000001196ccce900_0 .net "ID_rs2", 31 0, v000001196ccb9c10_0;  1 drivers
v000001196ccce5e0_0 .net "ID_rs2_ind", 4 0, v000001196ccc72e0_0;  1 drivers
v000001196ccce680_0 .net "IF_INST", 31 0, L_000001196cce6740;  1 drivers
v000001196ccce720_0 .net "IF_pc", 31 0, v000001196ccc7ec0_0;  1 drivers
v000001196ccce2c0_0 .net "MEM_ALU_OUT", 31 0, v000001196cca19a0_0;  1 drivers
v000001196ccce7c0_0 .net "MEM_Data_mem_out", 31 0, v000001196ccca1c0_0;  1 drivers
v000001196ccce360_0 .net "MEM_memread", 0 0, v000001196cca12c0_0;  1 drivers
v000001196ccce400_0 .net "MEM_memwrite", 0 0, v000001196cca10e0_0;  1 drivers
v000001196ccdb550_0 .net "MEM_opcode", 11 0, v000001196cca0e60_0;  1 drivers
v000001196ccd9f70_0 .net "MEM_rd_ind", 4 0, v000001196cca0a00_0;  1 drivers
v000001196ccd9070_0 .net "MEM_rd_indzero", 0 0, v000001196cca08c0_0;  1 drivers
v000001196ccda830_0 .net "MEM_regwrite", 0 0, v000001196cca0b40_0;  1 drivers
v000001196ccda470_0 .net "MEM_rs2", 31 0, v000001196cca0320_0;  1 drivers
v000001196ccd9890_0 .net "PC", 31 0, L_000001196cd60fd0;  alias, 1 drivers
v000001196ccda510_0 .net "STALL_ID1_FLUSH", 0 0, v000001196ccb5e30_0;  1 drivers
v000001196ccd9a70_0 .net "STALL_ID2_FLUSH", 0 0, v000001196ccb5250_0;  1 drivers
v000001196ccdb0f0_0 .net "STALL_IF_FLUSH", 0 0, v000001196ccb7d70_0;  1 drivers
v000001196ccd9b10_0 .net "WB_ALU_OUT", 31 0, v000001196cccad00_0;  1 drivers
v000001196ccd97f0_0 .net "WB_Data_mem_out", 31 0, v000001196cccb7a0_0;  1 drivers
v000001196ccd9c50_0 .net "WB_memread", 0 0, v000001196ccc92c0_0;  1 drivers
v000001196ccda5b0_0 .net "WB_rd_ind", 4 0, v000001196cccaee0_0;  1 drivers
v000001196ccda970_0 .net "WB_rd_indzero", 0 0, v000001196cccb020_0;  1 drivers
v000001196ccd94d0_0 .net "WB_regwrite", 0 0, v000001196cccaa80_0;  1 drivers
v000001196ccd9390_0 .net "Wrong_prediction", 0 0, L_000001196ccfd1e0;  1 drivers
v000001196ccda650_0 .net *"_ivl_1", 0 0, L_000001196cc19130;  1 drivers
v000001196ccd9bb0_0 .net *"_ivl_13", 0 0, L_000001196cc19440;  1 drivers
v000001196ccdac90_0 .net *"_ivl_14", 0 0, L_000001196ccdb410;  1 drivers
v000001196ccd9cf0_0 .net *"_ivl_19", 0 0, L_000001196cc1a1d0;  1 drivers
v000001196ccd9d90_0 .net *"_ivl_2", 0 0, L_000001196ccdb230;  1 drivers
v000001196ccd91b0_0 .net *"_ivl_20", 0 0, L_000001196ccdb730;  1 drivers
v000001196ccd9e30_0 .net *"_ivl_25", 0 0, L_000001196cc193d0;  1 drivers
v000001196ccda330_0 .net *"_ivl_26", 0 0, L_000001196ccd9610;  1 drivers
v000001196ccd9ed0_0 .net *"_ivl_31", 0 0, L_000001196cc19f30;  1 drivers
v000001196ccda010_0 .net *"_ivl_32", 0 0, L_000001196ccd96b0;  1 drivers
v000001196ccda6f0_0 .net *"_ivl_40", 31 0, L_000001196ccde570;  1 drivers
L_000001196cd00c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001196ccda0b0_0 .net *"_ivl_43", 26 0, L_000001196cd00c58;  1 drivers
L_000001196cd00ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001196ccdad30_0 .net/2u *"_ivl_44", 31 0, L_000001196cd00ca0;  1 drivers
v000001196ccda150_0 .net *"_ivl_52", 31 0, L_000001196cd57650;  1 drivers
L_000001196cd00d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001196ccdb5f0_0 .net *"_ivl_55", 26 0, L_000001196cd00d30;  1 drivers
L_000001196cd00d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001196ccda790_0 .net/2u *"_ivl_56", 31 0, L_000001196cd00d78;  1 drivers
v000001196ccda8d0_0 .net *"_ivl_7", 0 0, L_000001196cc18b80;  1 drivers
v000001196ccda1f0_0 .net *"_ivl_8", 0 0, L_000001196ccdb370;  1 drivers
v000001196ccdb7d0_0 .net "alu_selA", 1 0, L_000001196ccdb4b0;  1 drivers
v000001196ccda290_0 .net "alu_selB", 1 0, L_000001196ccdc9f0;  1 drivers
v000001196ccda3d0_0 .net "clk", 0 0, L_000001196cc18bf0;  1 drivers
v000001196ccdadd0_0 .var "cycles_consumed", 31 0;
v000001196ccdaa10_0 .net "exhaz", 0 0, L_000001196cc19b40;  1 drivers
v000001196ccd9110_0 .net "exhaz2", 0 0, L_000001196cc18aa0;  1 drivers
v000001196ccdaab0_0 .net "hlt", 0 0, v000001196cccabc0_0;  1 drivers
v000001196ccd9250_0 .net "idhaz", 0 0, L_000001196cc198a0;  1 drivers
v000001196ccdab50_0 .net "idhaz2", 0 0, L_000001196cc19360;  1 drivers
v000001196ccd92f0_0 .net "if_id_write", 0 0, v000001196ccb9710_0;  1 drivers
v000001196ccd9430_0 .net "input_clk", 0 0, v000001196ccdb690_0;  1 drivers
v000001196ccdb190_0 .net "is_branch_and_taken", 0 0, L_000001196cce56a0;  1 drivers
v000001196ccd9930_0 .net "memhaz", 0 0, L_000001196cc18a30;  1 drivers
v000001196ccdabf0_0 .net "memhaz2", 0 0, L_000001196cc1a080;  1 drivers
v000001196ccd9570_0 .net "pc_src", 2 0, L_000001196ccdd210;  1 drivers
v000001196ccdaf10_0 .net "pc_write", 0 0, v000001196ccb7ff0_0;  1 drivers
v000001196ccdae70_0 .net "rst", 0 0, v000001196ccd9750_0;  1 drivers
v000001196ccdb2d0_0 .net "store_rs2_forward", 1 0, L_000001196ccdcdb0;  1 drivers
v000001196ccdafb0_0 .net "wdata_to_reg_file", 31 0, L_000001196ccfd100;  1 drivers
E_000001196cc3a730/0 .event negedge, v000001196ccb6a10_0;
E_000001196cc3a730/1 .event posedge, v000001196cca0fa0_0;
E_000001196cc3a730 .event/or E_000001196cc3a730/0, E_000001196cc3a730/1;
L_000001196ccdb230 .cmp/eq 5, v000001196ccb1460_0, v000001196ccafe80_0;
L_000001196ccdb370 .cmp/eq 5, v000001196cca0a00_0, v000001196ccafe80_0;
L_000001196ccdb410 .cmp/eq 5, v000001196cccaee0_0, v000001196ccafe80_0;
L_000001196ccdb730 .cmp/eq 5, v000001196ccb1460_0, v000001196ccadfe0_0;
L_000001196ccd9610 .cmp/eq 5, v000001196cca0a00_0, v000001196ccadfe0_0;
L_000001196ccd96b0 .cmp/eq 5, v000001196cccaee0_0, v000001196ccadfe0_0;
L_000001196ccde570 .concat [ 5 27 0 0], v000001196ccc7ce0_0, L_000001196cd00c58;
L_000001196cce0190 .cmp/ne 32, L_000001196ccde570, L_000001196cd00ca0;
L_000001196cd57650 .concat [ 5 27 0 0], v000001196ccb1460_0, L_000001196cd00d30;
L_000001196cd57010 .cmp/ne 32, L_000001196cd57650, L_000001196cd00d78;
S_000001196c9fd800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001196ca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001196cc191a0 .functor NOT 1, L_000001196cc19b40, C4<0>, C4<0>, C4<0>;
L_000001196cc194b0 .functor AND 1, L_000001196cc18a30, L_000001196cc191a0, C4<1>, C4<1>;
L_000001196cc19910 .functor OR 1, L_000001196cc198a0, L_000001196cc194b0, C4<0>, C4<0>;
L_000001196cc19210 .functor OR 1, L_000001196cc198a0, L_000001196cc19b40, C4<0>, C4<0>;
v000001196cc375a0_0 .net *"_ivl_12", 0 0, L_000001196cc19210;  1 drivers
v000001196cc37d20_0 .net *"_ivl_2", 0 0, L_000001196cc191a0;  1 drivers
v000001196cc376e0_0 .net *"_ivl_5", 0 0, L_000001196cc194b0;  1 drivers
v000001196cc37960_0 .net *"_ivl_7", 0 0, L_000001196cc19910;  1 drivers
v000001196cc36b00_0 .net "alu_selA", 1 0, L_000001196ccdb4b0;  alias, 1 drivers
v000001196cc378c0_0 .net "exhaz", 0 0, L_000001196cc19b40;  alias, 1 drivers
v000001196cc373c0_0 .net "idhaz", 0 0, L_000001196cc198a0;  alias, 1 drivers
v000001196cc371e0_0 .net "memhaz", 0 0, L_000001196cc18a30;  alias, 1 drivers
L_000001196ccdb4b0 .concat8 [ 1 1 0 0], L_000001196cc19910, L_000001196cc19210;
S_000001196c9fd990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001196ca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001196cc18c60 .functor NOT 1, L_000001196cc18aa0, C4<0>, C4<0>, C4<0>;
L_000001196cc18b10 .functor AND 1, L_000001196cc1a080, L_000001196cc18c60, C4<1>, C4<1>;
L_000001196cc18cd0 .functor OR 1, L_000001196cc19360, L_000001196cc18b10, C4<0>, C4<0>;
L_000001196cc19590 .functor NOT 1, v000001196ccae8a0_0, C4<0>, C4<0>, C4<0>;
L_000001196cc19980 .functor AND 1, L_000001196cc18cd0, L_000001196cc19590, C4<1>, C4<1>;
L_000001196cc199f0 .functor OR 1, L_000001196cc19360, L_000001196cc18aa0, C4<0>, C4<0>;
L_000001196cc19fa0 .functor NOT 1, v000001196ccae8a0_0, C4<0>, C4<0>, C4<0>;
L_000001196cc1a0f0 .functor AND 1, L_000001196cc199f0, L_000001196cc19fa0, C4<1>, C4<1>;
v000001196cc37e60_0 .net "EX1_is_oper2_immed", 0 0, v000001196ccae8a0_0;  alias, 1 drivers
v000001196cc36d80_0 .net *"_ivl_11", 0 0, L_000001196cc19980;  1 drivers
v000001196cc37dc0_0 .net *"_ivl_16", 0 0, L_000001196cc199f0;  1 drivers
v000001196cc36f60_0 .net *"_ivl_17", 0 0, L_000001196cc19fa0;  1 drivers
v000001196cc38400_0 .net *"_ivl_2", 0 0, L_000001196cc18c60;  1 drivers
v000001196cc37320_0 .net *"_ivl_20", 0 0, L_000001196cc1a0f0;  1 drivers
v000001196cc380e0_0 .net *"_ivl_5", 0 0, L_000001196cc18b10;  1 drivers
v000001196cc37f00_0 .net *"_ivl_7", 0 0, L_000001196cc18cd0;  1 drivers
v000001196cc37780_0 .net *"_ivl_8", 0 0, L_000001196cc19590;  1 drivers
v000001196cc37fa0_0 .net "alu_selB", 1 0, L_000001196ccdc9f0;  alias, 1 drivers
v000001196cc38180_0 .net "exhaz", 0 0, L_000001196cc18aa0;  alias, 1 drivers
v000001196cc38220_0 .net "idhaz", 0 0, L_000001196cc19360;  alias, 1 drivers
v000001196cc37280_0 .net "memhaz", 0 0, L_000001196cc1a080;  alias, 1 drivers
L_000001196ccdc9f0 .concat8 [ 1 1 0 0], L_000001196cc19980, L_000001196cc1a0f0;
S_000001196c9f69c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001196ca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001196cc1a320 .functor NOT 1, L_000001196cc18aa0, C4<0>, C4<0>, C4<0>;
L_000001196cc1a550 .functor AND 1, L_000001196cc1a080, L_000001196cc1a320, C4<1>, C4<1>;
L_000001196cc1a400 .functor OR 1, L_000001196cc19360, L_000001196cc1a550, C4<0>, C4<0>;
L_000001196cc1a240 .functor OR 1, L_000001196cc19360, L_000001196cc18aa0, C4<0>, C4<0>;
v000001196cc384a0_0 .net *"_ivl_12", 0 0, L_000001196cc1a240;  1 drivers
v000001196cc37640_0 .net *"_ivl_2", 0 0, L_000001196cc1a320;  1 drivers
v000001196cc38540_0 .net *"_ivl_5", 0 0, L_000001196cc1a550;  1 drivers
v000001196cc366a0_0 .net *"_ivl_7", 0 0, L_000001196cc1a400;  1 drivers
v000001196cc36740_0 .net "exhaz", 0 0, L_000001196cc18aa0;  alias, 1 drivers
v000001196cc36920_0 .net "idhaz", 0 0, L_000001196cc19360;  alias, 1 drivers
v000001196cbc2170_0 .net "memhaz", 0 0, L_000001196cc1a080;  alias, 1 drivers
v000001196cbc3c50_0 .net "store_rs2_forward", 1 0, L_000001196ccdcdb0;  alias, 1 drivers
L_000001196ccdcdb0 .concat8 [ 1 1 0 0], L_000001196cc1a400, L_000001196cc1a240;
S_000001196c9f6b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001196ca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001196cbc34d0_0 .net "EX_ALU_OUT", 31 0, L_000001196cce0730;  alias, 1 drivers
v000001196cbc22b0_0 .net "EX_memread", 0 0, v000001196ccb0f60_0;  alias, 1 drivers
v000001196cb9e910_0 .net "EX_memwrite", 0 0, v000001196ccb0240_0;  alias, 1 drivers
v000001196cb9f090_0 .net "EX_opcode", 11 0, v000001196ccb1500_0;  alias, 1 drivers
v000001196cca14a0_0 .net "EX_rd_ind", 4 0, v000001196ccb1460_0;  alias, 1 drivers
v000001196cca0960_0 .net "EX_rd_indzero", 0 0, L_000001196cd57010;  1 drivers
v000001196cca0aa0_0 .net "EX_regwrite", 0 0, v000001196ccb0380_0;  alias, 1 drivers
v000001196cca1720_0 .net "EX_rs2_out", 31 0, v000001196ccb0420_0;  alias, 1 drivers
v000001196cca19a0_0 .var "MEM_ALU_OUT", 31 0;
v000001196cca12c0_0 .var "MEM_memread", 0 0;
v000001196cca10e0_0 .var "MEM_memwrite", 0 0;
v000001196cca0e60_0 .var "MEM_opcode", 11 0;
v000001196cca0a00_0 .var "MEM_rd_ind", 4 0;
v000001196cca08c0_0 .var "MEM_rd_indzero", 0 0;
v000001196cca0b40_0 .var "MEM_regwrite", 0 0;
v000001196cca0320_0 .var "MEM_rs2", 31 0;
v000001196cca1540_0 .net "clk", 0 0, L_000001196ccfd170;  1 drivers
v000001196cca0fa0_0 .net "rst", 0 0, v000001196ccd9750_0;  alias, 1 drivers
E_000001196cc3a030 .event posedge, v000001196cca0fa0_0, v000001196cca1540_0;
S_000001196ca69aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001196ca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001196ca51490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001196ca514c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001196ca51500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001196ca51538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001196ca51570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001196ca515a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001196ca515e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001196ca51618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001196ca51650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001196ca51688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001196ca516c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001196ca516f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001196ca51730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001196ca51768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001196ca517a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001196ca517d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001196ca51810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001196ca51848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001196ca51880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001196ca518b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001196ca518f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001196ca51928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001196ca51960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001196ca51998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001196ca519d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001196ccfb7a0 .functor XOR 1, L_000001196ccfc290, v000001196ccb1280_0, C4<0>, C4<0>;
L_000001196ccfb8f0 .functor NOT 1, L_000001196ccfb7a0, C4<0>, C4<0>, C4<0>;
L_000001196ccfd250 .functor OR 1, v000001196ccd9750_0, L_000001196ccfb8f0, C4<0>, C4<0>;
L_000001196ccfd1e0 .functor NOT 1, L_000001196ccfd250, C4<0>, C4<0>, C4<0>;
v000001196cca22b0_0 .net "ALU_OP", 3 0, v000001196cca2210_0;  1 drivers
v000001196cca4830_0 .net "BranchDecision", 0 0, L_000001196ccfc290;  1 drivers
v000001196cca45b0_0 .net "CF", 0 0, v000001196cca1e50_0;  1 drivers
v000001196cca46f0_0 .net "EX_opcode", 11 0, v000001196ccb1500_0;  alias, 1 drivers
v000001196cca5050_0 .net "Wrong_prediction", 0 0, L_000001196ccfd1e0;  alias, 1 drivers
v000001196cca4c90_0 .net "ZF", 0 0, L_000001196ccfb6c0;  1 drivers
L_000001196cd00ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001196cca4a10_0 .net/2u *"_ivl_0", 31 0, L_000001196cd00ce8;  1 drivers
v000001196cca50f0_0 .net *"_ivl_11", 0 0, L_000001196ccfd250;  1 drivers
v000001196cca4650_0 .net *"_ivl_2", 31 0, L_000001196ccdff10;  1 drivers
v000001196cca5550_0 .net *"_ivl_6", 0 0, L_000001196ccfb7a0;  1 drivers
v000001196cca59b0_0 .net *"_ivl_8", 0 0, L_000001196ccfb8f0;  1 drivers
v000001196cca4f10_0 .net "alu_out", 31 0, L_000001196cce0730;  alias, 1 drivers
v000001196cca4970_0 .net "alu_outw", 31 0, v000001196cca2170_0;  1 drivers
v000001196cca4fb0_0 .net "is_beq", 0 0, v000001196ccb15a0_0;  alias, 1 drivers
v000001196cca4b50_0 .net "is_bne", 0 0, v000001196ccb04c0_0;  alias, 1 drivers
v000001196cca57d0_0 .net "is_jal", 0 0, v000001196ccb13c0_0;  alias, 1 drivers
v000001196cca4d30_0 .net "oper1", 31 0, v000001196ccb1320_0;  alias, 1 drivers
v000001196cca48d0_0 .net "oper2", 31 0, v000001196ccb0100_0;  alias, 1 drivers
v000001196cca4330_0 .net "pc", 31 0, v000001196ccb0ce0_0;  alias, 1 drivers
v000001196cca5870_0 .net "predicted", 0 0, v000001196ccb1280_0;  alias, 1 drivers
v000001196cca4790_0 .net "rst", 0 0, v000001196ccd9750_0;  alias, 1 drivers
L_000001196ccdff10 .arith/sum 32, v000001196ccb0ce0_0, L_000001196cd00ce8;
L_000001196cce0730 .functor MUXZ 32, v000001196cca2170_0, L_000001196ccdff10, v000001196ccb13c0_0, C4<>;
S_000001196ca69c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001196ca69aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001196ccfb490 .functor AND 1, v000001196ccb15a0_0, L_000001196ccfcd80, C4<1>, C4<1>;
L_000001196ccfced0 .functor NOT 1, L_000001196ccfcd80, C4<0>, C4<0>, C4<0>;
L_000001196ccfb500 .functor AND 1, v000001196ccb04c0_0, L_000001196ccfced0, C4<1>, C4<1>;
L_000001196ccfc290 .functor OR 1, L_000001196ccfb490, L_000001196ccfb500, C4<0>, C4<0>;
v000001196cca1d10_0 .net "BranchDecision", 0 0, L_000001196ccfc290;  alias, 1 drivers
v000001196cca40b0_0 .net *"_ivl_2", 0 0, L_000001196ccfced0;  1 drivers
v000001196cca3750_0 .net "is_beq", 0 0, v000001196ccb15a0_0;  alias, 1 drivers
v000001196cca37f0_0 .net "is_beq_taken", 0 0, L_000001196ccfb490;  1 drivers
v000001196cca3e30_0 .net "is_bne", 0 0, v000001196ccb04c0_0;  alias, 1 drivers
v000001196cca28f0_0 .net "is_bne_taken", 0 0, L_000001196ccfb500;  1 drivers
v000001196cca3f70_0 .net "is_eq", 0 0, L_000001196ccfcd80;  1 drivers
v000001196cca4010_0 .net "oper1", 31 0, v000001196ccb1320_0;  alias, 1 drivers
v000001196cca1bd0_0 .net "oper2", 31 0, v000001196ccb0100_0;  alias, 1 drivers
S_000001196cab0140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001196ca69c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001196ccfc530 .functor XOR 1, L_000001196cce0d70, L_000001196cce0b90, C4<0>, C4<0>;
L_000001196ccfcc30 .functor XOR 1, L_000001196cce0870, L_000001196cce0cd0, C4<0>, C4<0>;
L_000001196ccfc680 .functor XOR 1, L_000001196cce0f50, L_000001196cce0eb0, C4<0>, C4<0>;
L_000001196ccfbc70 .functor XOR 1, L_000001196cce0910, L_000001196cce0c30, C4<0>, C4<0>;
L_000001196ccfc6f0 .functor XOR 1, L_000001196cce0e10, L_000001196cce09b0, C4<0>, C4<0>;
L_000001196ccfb730 .functor XOR 1, L_000001196cce0a50, L_000001196cce0af0, C4<0>, C4<0>;
L_000001196ccfbce0 .functor XOR 1, L_000001196cd54130, L_000001196cd537d0, C4<0>, C4<0>;
L_000001196ccfbd50 .functor XOR 1, L_000001196cd543b0, L_000001196cd52d30, C4<0>, C4<0>;
L_000001196ccfc760 .functor XOR 1, L_000001196cd52c90, L_000001196cd541d0, C4<0>, C4<0>;
L_000001196ccfbea0 .functor XOR 1, L_000001196cd53b90, L_000001196cd53370, C4<0>, C4<0>;
L_000001196ccfba40 .functor XOR 1, L_000001196cd53f50, L_000001196cd53050, C4<0>, C4<0>;
L_000001196ccfbdc0 .functor XOR 1, L_000001196cd53eb0, L_000001196cd54b30, C4<0>, C4<0>;
L_000001196ccfc7d0 .functor XOR 1, L_000001196cd53230, L_000001196cd53c30, C4<0>, C4<0>;
L_000001196ccfb5e0 .functor XOR 1, L_000001196cd54310, L_000001196cd53730, C4<0>, C4<0>;
L_000001196ccfc300 .functor XOR 1, L_000001196cd532d0, L_000001196cd53d70, C4<0>, C4<0>;
L_000001196ccfbf10 .functor XOR 1, L_000001196cd53870, L_000001196cd548b0, C4<0>, C4<0>;
L_000001196ccfbf80 .functor XOR 1, L_000001196cd53ff0, L_000001196cd52dd0, C4<0>, C4<0>;
L_000001196ccfbff0 .functor XOR 1, L_000001196cd54270, L_000001196cd54770, C4<0>, C4<0>;
L_000001196ccfca00 .functor XOR 1, L_000001196cd54590, L_000001196cd52830, C4<0>, C4<0>;
L_000001196ccfc060 .functor XOR 1, L_000001196cd54810, L_000001196cd534b0, C4<0>, C4<0>;
L_000001196ccfb880 .functor XOR 1, L_000001196cd53690, L_000001196cd54450, C4<0>, C4<0>;
L_000001196ccfb570 .functor XOR 1, L_000001196cd544f0, L_000001196cd53410, C4<0>, C4<0>;
L_000001196ccfc0d0 .functor XOR 1, L_000001196cd53cd0, L_000001196cd52b50, C4<0>, C4<0>;
L_000001196ccfca70 .functor XOR 1, L_000001196cd52bf0, L_000001196cd53910, C4<0>, C4<0>;
L_000001196ccfcae0 .functor XOR 1, L_000001196cd52e70, L_000001196cd52790, C4<0>, C4<0>;
L_000001196ccfc370 .functor XOR 1, L_000001196cd54630, L_000001196cd52ab0, C4<0>, C4<0>;
L_000001196ccfcbc0 .functor XOR 1, L_000001196cd52f10, L_000001196cd54bd0, C4<0>, C4<0>;
L_000001196ccfc140 .functor XOR 1, L_000001196cd54a90, L_000001196cd52fb0, C4<0>, C4<0>;
L_000001196ccfc1b0 .functor XOR 1, L_000001196cd54db0, L_000001196cd546d0, C4<0>, C4<0>;
L_000001196ccfcca0 .functor XOR 1, L_000001196cd54950, L_000001196cd54c70, C4<0>, C4<0>;
L_000001196ccfce60 .functor XOR 1, L_000001196cd54090, L_000001196cd549f0, C4<0>, C4<0>;
L_000001196ccfc220 .functor XOR 1, L_000001196cd53550, L_000001196cd54e50, C4<0>, C4<0>;
L_000001196ccfcd80/0/0 .functor OR 1, L_000001196cd54ef0, L_000001196cd535f0, L_000001196cd539b0, L_000001196cd530f0;
L_000001196ccfcd80/0/4 .functor OR 1, L_000001196cd528d0, L_000001196cd52970, L_000001196cd52a10, L_000001196cd53190;
L_000001196ccfcd80/0/8 .functor OR 1, L_000001196cd53a50, L_000001196cd53af0, L_000001196cd53e10, L_000001196cd56890;
L_000001196ccfcd80/0/12 .functor OR 1, L_000001196cd553f0, L_000001196cd56390, L_000001196cd55a30, L_000001196cd56bb0;
L_000001196ccfcd80/0/16 .functor OR 1, L_000001196cd55ad0, L_000001196cd55b70, L_000001196cd550d0, L_000001196cd55c10;
L_000001196ccfcd80/0/20 .functor OR 1, L_000001196cd56250, L_000001196cd55cb0, L_000001196cd55d50, L_000001196cd56430;
L_000001196ccfcd80/0/24 .functor OR 1, L_000001196cd55350, L_000001196cd55fd0, L_000001196cd56c50, L_000001196cd567f0;
L_000001196ccfcd80/0/28 .functor OR 1, L_000001196cd56e30, L_000001196cd57470, L_000001196cd54f90, L_000001196cd55990;
L_000001196ccfcd80/1/0 .functor OR 1, L_000001196ccfcd80/0/0, L_000001196ccfcd80/0/4, L_000001196ccfcd80/0/8, L_000001196ccfcd80/0/12;
L_000001196ccfcd80/1/4 .functor OR 1, L_000001196ccfcd80/0/16, L_000001196ccfcd80/0/20, L_000001196ccfcd80/0/24, L_000001196ccfcd80/0/28;
L_000001196ccfcd80 .functor NOR 1, L_000001196ccfcd80/1/0, L_000001196ccfcd80/1/4, C4<0>, C4<0>;
v000001196cca0c80_0 .net *"_ivl_0", 0 0, L_000001196ccfc530;  1 drivers
v000001196cca0f00_0 .net *"_ivl_101", 0 0, L_000001196cd52dd0;  1 drivers
v000001196cca1180_0 .net *"_ivl_102", 0 0, L_000001196ccfbff0;  1 drivers
v000001196cca0640_0 .net *"_ivl_105", 0 0, L_000001196cd54270;  1 drivers
v000001196cca1040_0 .net *"_ivl_107", 0 0, L_000001196cd54770;  1 drivers
v000001196cca15e0_0 .net *"_ivl_108", 0 0, L_000001196ccfca00;  1 drivers
v000001196cca1680_0 .net *"_ivl_11", 0 0, L_000001196cce0cd0;  1 drivers
v000001196cca17c0_0 .net *"_ivl_111", 0 0, L_000001196cd54590;  1 drivers
v000001196cca1360_0 .net *"_ivl_113", 0 0, L_000001196cd52830;  1 drivers
v000001196cca06e0_0 .net *"_ivl_114", 0 0, L_000001196ccfc060;  1 drivers
v000001196cca0780_0 .net *"_ivl_117", 0 0, L_000001196cd54810;  1 drivers
v000001196cca1400_0 .net *"_ivl_119", 0 0, L_000001196cd534b0;  1 drivers
v000001196cca0d20_0 .net *"_ivl_12", 0 0, L_000001196ccfc680;  1 drivers
v000001196cca0be0_0 .net *"_ivl_120", 0 0, L_000001196ccfb880;  1 drivers
v000001196cca03c0_0 .net *"_ivl_123", 0 0, L_000001196cd53690;  1 drivers
v000001196cca1860_0 .net *"_ivl_125", 0 0, L_000001196cd54450;  1 drivers
v000001196cca0dc0_0 .net *"_ivl_126", 0 0, L_000001196ccfb570;  1 drivers
v000001196cca1900_0 .net *"_ivl_129", 0 0, L_000001196cd544f0;  1 drivers
v000001196cca0460_0 .net *"_ivl_131", 0 0, L_000001196cd53410;  1 drivers
v000001196cca0500_0 .net *"_ivl_132", 0 0, L_000001196ccfc0d0;  1 drivers
v000001196cca05a0_0 .net *"_ivl_135", 0 0, L_000001196cd53cd0;  1 drivers
v000001196cca0820_0 .net *"_ivl_137", 0 0, L_000001196cd52b50;  1 drivers
v000001196cc9fc40_0 .net *"_ivl_138", 0 0, L_000001196ccfca70;  1 drivers
v000001196cca0280_0 .net *"_ivl_141", 0 0, L_000001196cd52bf0;  1 drivers
v000001196cc9ff60_0 .net *"_ivl_143", 0 0, L_000001196cd53910;  1 drivers
v000001196cc9e5c0_0 .net *"_ivl_144", 0 0, L_000001196ccfcae0;  1 drivers
v000001196cc9fa60_0 .net *"_ivl_147", 0 0, L_000001196cd52e70;  1 drivers
v000001196cc9dda0_0 .net *"_ivl_149", 0 0, L_000001196cd52790;  1 drivers
v000001196cc9e8e0_0 .net *"_ivl_15", 0 0, L_000001196cce0f50;  1 drivers
v000001196cc9f600_0 .net *"_ivl_150", 0 0, L_000001196ccfc370;  1 drivers
v000001196cc9f560_0 .net *"_ivl_153", 0 0, L_000001196cd54630;  1 drivers
v000001196cc9f6a0_0 .net *"_ivl_155", 0 0, L_000001196cd52ab0;  1 drivers
v000001196cc9db20_0 .net *"_ivl_156", 0 0, L_000001196ccfcbc0;  1 drivers
v000001196cc9e340_0 .net *"_ivl_159", 0 0, L_000001196cd52f10;  1 drivers
v000001196cc9efc0_0 .net *"_ivl_161", 0 0, L_000001196cd54bd0;  1 drivers
v000001196cc9e520_0 .net *"_ivl_162", 0 0, L_000001196ccfc140;  1 drivers
v000001196cc9e2a0_0 .net *"_ivl_165", 0 0, L_000001196cd54a90;  1 drivers
v000001196cc9e700_0 .net *"_ivl_167", 0 0, L_000001196cd52fb0;  1 drivers
v000001196cc9ea20_0 .net *"_ivl_168", 0 0, L_000001196ccfc1b0;  1 drivers
v000001196cc9df80_0 .net *"_ivl_17", 0 0, L_000001196cce0eb0;  1 drivers
v000001196cc9f740_0 .net *"_ivl_171", 0 0, L_000001196cd54db0;  1 drivers
v000001196cc9f2e0_0 .net *"_ivl_173", 0 0, L_000001196cd546d0;  1 drivers
v000001196cc9e3e0_0 .net *"_ivl_174", 0 0, L_000001196ccfcca0;  1 drivers
v000001196cc9f420_0 .net *"_ivl_177", 0 0, L_000001196cd54950;  1 drivers
v000001196cc9f4c0_0 .net *"_ivl_179", 0 0, L_000001196cd54c70;  1 drivers
v000001196cc9e840_0 .net *"_ivl_18", 0 0, L_000001196ccfbc70;  1 drivers
v000001196cc9e980_0 .net *"_ivl_180", 0 0, L_000001196ccfce60;  1 drivers
v000001196cc9dee0_0 .net *"_ivl_183", 0 0, L_000001196cd54090;  1 drivers
v000001196cc9f1a0_0 .net *"_ivl_185", 0 0, L_000001196cd549f0;  1 drivers
v000001196cc9f380_0 .net *"_ivl_186", 0 0, L_000001196ccfc220;  1 drivers
v000001196cc9e020_0 .net *"_ivl_190", 0 0, L_000001196cd53550;  1 drivers
v000001196cc9f7e0_0 .net *"_ivl_192", 0 0, L_000001196cd54e50;  1 drivers
v000001196cc9e480_0 .net *"_ivl_194", 0 0, L_000001196cd54ef0;  1 drivers
v000001196cc9e660_0 .net *"_ivl_196", 0 0, L_000001196cd535f0;  1 drivers
v000001196cc9f9c0_0 .net *"_ivl_198", 0 0, L_000001196cd539b0;  1 drivers
v000001196cc9e0c0_0 .net *"_ivl_200", 0 0, L_000001196cd530f0;  1 drivers
v000001196cca0000_0 .net *"_ivl_202", 0 0, L_000001196cd528d0;  1 drivers
v000001196cc9dbc0_0 .net *"_ivl_204", 0 0, L_000001196cd52970;  1 drivers
v000001196cc9ede0_0 .net *"_ivl_206", 0 0, L_000001196cd52a10;  1 drivers
v000001196cc9f240_0 .net *"_ivl_208", 0 0, L_000001196cd53190;  1 drivers
v000001196cc9e160_0 .net *"_ivl_21", 0 0, L_000001196cce0910;  1 drivers
v000001196cc9e7a0_0 .net *"_ivl_210", 0 0, L_000001196cd53a50;  1 drivers
v000001196cc9f880_0 .net *"_ivl_212", 0 0, L_000001196cd53af0;  1 drivers
v000001196cc9e200_0 .net *"_ivl_214", 0 0, L_000001196cd53e10;  1 drivers
v000001196cc9eac0_0 .net *"_ivl_216", 0 0, L_000001196cd56890;  1 drivers
v000001196cc9eb60_0 .net *"_ivl_218", 0 0, L_000001196cd553f0;  1 drivers
v000001196cc9f920_0 .net *"_ivl_220", 0 0, L_000001196cd56390;  1 drivers
v000001196cc9ec00_0 .net *"_ivl_222", 0 0, L_000001196cd55a30;  1 drivers
v000001196cc9dc60_0 .net *"_ivl_224", 0 0, L_000001196cd56bb0;  1 drivers
v000001196cc9fb00_0 .net *"_ivl_226", 0 0, L_000001196cd55ad0;  1 drivers
v000001196cc9dd00_0 .net *"_ivl_228", 0 0, L_000001196cd55b70;  1 drivers
v000001196cc9fd80_0 .net *"_ivl_23", 0 0, L_000001196cce0c30;  1 drivers
v000001196cc9de40_0 .net *"_ivl_230", 0 0, L_000001196cd550d0;  1 drivers
v000001196cc9eca0_0 .net *"_ivl_232", 0 0, L_000001196cd55c10;  1 drivers
v000001196cc9ed40_0 .net *"_ivl_234", 0 0, L_000001196cd56250;  1 drivers
v000001196cc9fe20_0 .net *"_ivl_236", 0 0, L_000001196cd55cb0;  1 drivers
v000001196cc9fba0_0 .net *"_ivl_238", 0 0, L_000001196cd55d50;  1 drivers
v000001196cc9ee80_0 .net *"_ivl_24", 0 0, L_000001196ccfc6f0;  1 drivers
v000001196cc9ef20_0 .net *"_ivl_240", 0 0, L_000001196cd56430;  1 drivers
v000001196cc9f060_0 .net *"_ivl_242", 0 0, L_000001196cd55350;  1 drivers
v000001196cc9f100_0 .net *"_ivl_244", 0 0, L_000001196cd55fd0;  1 drivers
v000001196cc9fce0_0 .net *"_ivl_246", 0 0, L_000001196cd56c50;  1 drivers
v000001196cc9fec0_0 .net *"_ivl_248", 0 0, L_000001196cd567f0;  1 drivers
v000001196cca00a0_0 .net *"_ivl_250", 0 0, L_000001196cd56e30;  1 drivers
v000001196cca0140_0 .net *"_ivl_252", 0 0, L_000001196cd57470;  1 drivers
v000001196cca01e0_0 .net *"_ivl_254", 0 0, L_000001196cd54f90;  1 drivers
v000001196cbc2fd0_0 .net *"_ivl_256", 0 0, L_000001196cd55990;  1 drivers
v000001196cca1b30_0 .net *"_ivl_27", 0 0, L_000001196cce0e10;  1 drivers
v000001196cca2a30_0 .net *"_ivl_29", 0 0, L_000001196cce09b0;  1 drivers
v000001196cca3bb0_0 .net *"_ivl_3", 0 0, L_000001196cce0d70;  1 drivers
v000001196cca34d0_0 .net *"_ivl_30", 0 0, L_000001196ccfb730;  1 drivers
v000001196cca2350_0 .net *"_ivl_33", 0 0, L_000001196cce0a50;  1 drivers
v000001196cca2f30_0 .net *"_ivl_35", 0 0, L_000001196cce0af0;  1 drivers
v000001196cca2030_0 .net *"_ivl_36", 0 0, L_000001196ccfbce0;  1 drivers
v000001196cca2e90_0 .net *"_ivl_39", 0 0, L_000001196cd54130;  1 drivers
v000001196cca2cb0_0 .net *"_ivl_41", 0 0, L_000001196cd537d0;  1 drivers
v000001196cca2c10_0 .net *"_ivl_42", 0 0, L_000001196ccfbd50;  1 drivers
v000001196cca3930_0 .net *"_ivl_45", 0 0, L_000001196cd543b0;  1 drivers
v000001196cca3430_0 .net *"_ivl_47", 0 0, L_000001196cd52d30;  1 drivers
v000001196cca23f0_0 .net *"_ivl_48", 0 0, L_000001196ccfc760;  1 drivers
v000001196cca2ad0_0 .net *"_ivl_5", 0 0, L_000001196cce0b90;  1 drivers
v000001196cca3110_0 .net *"_ivl_51", 0 0, L_000001196cd52c90;  1 drivers
v000001196cca3ed0_0 .net *"_ivl_53", 0 0, L_000001196cd541d0;  1 drivers
v000001196cca2850_0 .net *"_ivl_54", 0 0, L_000001196ccfbea0;  1 drivers
v000001196cca1c70_0 .net *"_ivl_57", 0 0, L_000001196cd53b90;  1 drivers
v000001196cca2fd0_0 .net *"_ivl_59", 0 0, L_000001196cd53370;  1 drivers
v000001196cca3390_0 .net *"_ivl_6", 0 0, L_000001196ccfcc30;  1 drivers
v000001196cca39d0_0 .net *"_ivl_60", 0 0, L_000001196ccfba40;  1 drivers
v000001196cca3cf0_0 .net *"_ivl_63", 0 0, L_000001196cd53f50;  1 drivers
v000001196cca3a70_0 .net *"_ivl_65", 0 0, L_000001196cd53050;  1 drivers
v000001196cca3890_0 .net *"_ivl_66", 0 0, L_000001196ccfbdc0;  1 drivers
v000001196cca3c50_0 .net *"_ivl_69", 0 0, L_000001196cd53eb0;  1 drivers
v000001196cca3250_0 .net *"_ivl_71", 0 0, L_000001196cd54b30;  1 drivers
v000001196cca2b70_0 .net *"_ivl_72", 0 0, L_000001196ccfc7d0;  1 drivers
v000001196cca20d0_0 .net *"_ivl_75", 0 0, L_000001196cd53230;  1 drivers
v000001196cca2d50_0 .net *"_ivl_77", 0 0, L_000001196cd53c30;  1 drivers
v000001196cca2490_0 .net *"_ivl_78", 0 0, L_000001196ccfb5e0;  1 drivers
v000001196cca27b0_0 .net *"_ivl_81", 0 0, L_000001196cd54310;  1 drivers
v000001196cca3570_0 .net *"_ivl_83", 0 0, L_000001196cd53730;  1 drivers
v000001196cca2530_0 .net *"_ivl_84", 0 0, L_000001196ccfc300;  1 drivers
v000001196cca3b10_0 .net *"_ivl_87", 0 0, L_000001196cd532d0;  1 drivers
v000001196cca4290_0 .net *"_ivl_89", 0 0, L_000001196cd53d70;  1 drivers
v000001196cca3070_0 .net *"_ivl_9", 0 0, L_000001196cce0870;  1 drivers
v000001196cca2670_0 .net *"_ivl_90", 0 0, L_000001196ccfbf10;  1 drivers
v000001196cca31b0_0 .net *"_ivl_93", 0 0, L_000001196cd53870;  1 drivers
v000001196cca2df0_0 .net *"_ivl_95", 0 0, L_000001196cd548b0;  1 drivers
v000001196cca32f0_0 .net *"_ivl_96", 0 0, L_000001196ccfbf80;  1 drivers
v000001196cca25d0_0 .net *"_ivl_99", 0 0, L_000001196cd53ff0;  1 drivers
v000001196cca3610_0 .net "a", 31 0, v000001196ccb1320_0;  alias, 1 drivers
v000001196cca2710_0 .net "b", 31 0, v000001196ccb0100_0;  alias, 1 drivers
v000001196cca36b0_0 .net "out", 0 0, L_000001196ccfcd80;  alias, 1 drivers
v000001196cca3d90_0 .net "temp", 31 0, L_000001196cd54d10;  1 drivers
L_000001196cce0d70 .part v000001196ccb1320_0, 0, 1;
L_000001196cce0b90 .part v000001196ccb0100_0, 0, 1;
L_000001196cce0870 .part v000001196ccb1320_0, 1, 1;
L_000001196cce0cd0 .part v000001196ccb0100_0, 1, 1;
L_000001196cce0f50 .part v000001196ccb1320_0, 2, 1;
L_000001196cce0eb0 .part v000001196ccb0100_0, 2, 1;
L_000001196cce0910 .part v000001196ccb1320_0, 3, 1;
L_000001196cce0c30 .part v000001196ccb0100_0, 3, 1;
L_000001196cce0e10 .part v000001196ccb1320_0, 4, 1;
L_000001196cce09b0 .part v000001196ccb0100_0, 4, 1;
L_000001196cce0a50 .part v000001196ccb1320_0, 5, 1;
L_000001196cce0af0 .part v000001196ccb0100_0, 5, 1;
L_000001196cd54130 .part v000001196ccb1320_0, 6, 1;
L_000001196cd537d0 .part v000001196ccb0100_0, 6, 1;
L_000001196cd543b0 .part v000001196ccb1320_0, 7, 1;
L_000001196cd52d30 .part v000001196ccb0100_0, 7, 1;
L_000001196cd52c90 .part v000001196ccb1320_0, 8, 1;
L_000001196cd541d0 .part v000001196ccb0100_0, 8, 1;
L_000001196cd53b90 .part v000001196ccb1320_0, 9, 1;
L_000001196cd53370 .part v000001196ccb0100_0, 9, 1;
L_000001196cd53f50 .part v000001196ccb1320_0, 10, 1;
L_000001196cd53050 .part v000001196ccb0100_0, 10, 1;
L_000001196cd53eb0 .part v000001196ccb1320_0, 11, 1;
L_000001196cd54b30 .part v000001196ccb0100_0, 11, 1;
L_000001196cd53230 .part v000001196ccb1320_0, 12, 1;
L_000001196cd53c30 .part v000001196ccb0100_0, 12, 1;
L_000001196cd54310 .part v000001196ccb1320_0, 13, 1;
L_000001196cd53730 .part v000001196ccb0100_0, 13, 1;
L_000001196cd532d0 .part v000001196ccb1320_0, 14, 1;
L_000001196cd53d70 .part v000001196ccb0100_0, 14, 1;
L_000001196cd53870 .part v000001196ccb1320_0, 15, 1;
L_000001196cd548b0 .part v000001196ccb0100_0, 15, 1;
L_000001196cd53ff0 .part v000001196ccb1320_0, 16, 1;
L_000001196cd52dd0 .part v000001196ccb0100_0, 16, 1;
L_000001196cd54270 .part v000001196ccb1320_0, 17, 1;
L_000001196cd54770 .part v000001196ccb0100_0, 17, 1;
L_000001196cd54590 .part v000001196ccb1320_0, 18, 1;
L_000001196cd52830 .part v000001196ccb0100_0, 18, 1;
L_000001196cd54810 .part v000001196ccb1320_0, 19, 1;
L_000001196cd534b0 .part v000001196ccb0100_0, 19, 1;
L_000001196cd53690 .part v000001196ccb1320_0, 20, 1;
L_000001196cd54450 .part v000001196ccb0100_0, 20, 1;
L_000001196cd544f0 .part v000001196ccb1320_0, 21, 1;
L_000001196cd53410 .part v000001196ccb0100_0, 21, 1;
L_000001196cd53cd0 .part v000001196ccb1320_0, 22, 1;
L_000001196cd52b50 .part v000001196ccb0100_0, 22, 1;
L_000001196cd52bf0 .part v000001196ccb1320_0, 23, 1;
L_000001196cd53910 .part v000001196ccb0100_0, 23, 1;
L_000001196cd52e70 .part v000001196ccb1320_0, 24, 1;
L_000001196cd52790 .part v000001196ccb0100_0, 24, 1;
L_000001196cd54630 .part v000001196ccb1320_0, 25, 1;
L_000001196cd52ab0 .part v000001196ccb0100_0, 25, 1;
L_000001196cd52f10 .part v000001196ccb1320_0, 26, 1;
L_000001196cd54bd0 .part v000001196ccb0100_0, 26, 1;
L_000001196cd54a90 .part v000001196ccb1320_0, 27, 1;
L_000001196cd52fb0 .part v000001196ccb0100_0, 27, 1;
L_000001196cd54db0 .part v000001196ccb1320_0, 28, 1;
L_000001196cd546d0 .part v000001196ccb0100_0, 28, 1;
L_000001196cd54950 .part v000001196ccb1320_0, 29, 1;
L_000001196cd54c70 .part v000001196ccb0100_0, 29, 1;
L_000001196cd54090 .part v000001196ccb1320_0, 30, 1;
L_000001196cd549f0 .part v000001196ccb0100_0, 30, 1;
LS_000001196cd54d10_0_0 .concat8 [ 1 1 1 1], L_000001196ccfc530, L_000001196ccfcc30, L_000001196ccfc680, L_000001196ccfbc70;
LS_000001196cd54d10_0_4 .concat8 [ 1 1 1 1], L_000001196ccfc6f0, L_000001196ccfb730, L_000001196ccfbce0, L_000001196ccfbd50;
LS_000001196cd54d10_0_8 .concat8 [ 1 1 1 1], L_000001196ccfc760, L_000001196ccfbea0, L_000001196ccfba40, L_000001196ccfbdc0;
LS_000001196cd54d10_0_12 .concat8 [ 1 1 1 1], L_000001196ccfc7d0, L_000001196ccfb5e0, L_000001196ccfc300, L_000001196ccfbf10;
LS_000001196cd54d10_0_16 .concat8 [ 1 1 1 1], L_000001196ccfbf80, L_000001196ccfbff0, L_000001196ccfca00, L_000001196ccfc060;
LS_000001196cd54d10_0_20 .concat8 [ 1 1 1 1], L_000001196ccfb880, L_000001196ccfb570, L_000001196ccfc0d0, L_000001196ccfca70;
LS_000001196cd54d10_0_24 .concat8 [ 1 1 1 1], L_000001196ccfcae0, L_000001196ccfc370, L_000001196ccfcbc0, L_000001196ccfc140;
LS_000001196cd54d10_0_28 .concat8 [ 1 1 1 1], L_000001196ccfc1b0, L_000001196ccfcca0, L_000001196ccfce60, L_000001196ccfc220;
LS_000001196cd54d10_1_0 .concat8 [ 4 4 4 4], LS_000001196cd54d10_0_0, LS_000001196cd54d10_0_4, LS_000001196cd54d10_0_8, LS_000001196cd54d10_0_12;
LS_000001196cd54d10_1_4 .concat8 [ 4 4 4 4], LS_000001196cd54d10_0_16, LS_000001196cd54d10_0_20, LS_000001196cd54d10_0_24, LS_000001196cd54d10_0_28;
L_000001196cd54d10 .concat8 [ 16 16 0 0], LS_000001196cd54d10_1_0, LS_000001196cd54d10_1_4;
L_000001196cd53550 .part v000001196ccb1320_0, 31, 1;
L_000001196cd54e50 .part v000001196ccb0100_0, 31, 1;
L_000001196cd54ef0 .part L_000001196cd54d10, 0, 1;
L_000001196cd535f0 .part L_000001196cd54d10, 1, 1;
L_000001196cd539b0 .part L_000001196cd54d10, 2, 1;
L_000001196cd530f0 .part L_000001196cd54d10, 3, 1;
L_000001196cd528d0 .part L_000001196cd54d10, 4, 1;
L_000001196cd52970 .part L_000001196cd54d10, 5, 1;
L_000001196cd52a10 .part L_000001196cd54d10, 6, 1;
L_000001196cd53190 .part L_000001196cd54d10, 7, 1;
L_000001196cd53a50 .part L_000001196cd54d10, 8, 1;
L_000001196cd53af0 .part L_000001196cd54d10, 9, 1;
L_000001196cd53e10 .part L_000001196cd54d10, 10, 1;
L_000001196cd56890 .part L_000001196cd54d10, 11, 1;
L_000001196cd553f0 .part L_000001196cd54d10, 12, 1;
L_000001196cd56390 .part L_000001196cd54d10, 13, 1;
L_000001196cd55a30 .part L_000001196cd54d10, 14, 1;
L_000001196cd56bb0 .part L_000001196cd54d10, 15, 1;
L_000001196cd55ad0 .part L_000001196cd54d10, 16, 1;
L_000001196cd55b70 .part L_000001196cd54d10, 17, 1;
L_000001196cd550d0 .part L_000001196cd54d10, 18, 1;
L_000001196cd55c10 .part L_000001196cd54d10, 19, 1;
L_000001196cd56250 .part L_000001196cd54d10, 20, 1;
L_000001196cd55cb0 .part L_000001196cd54d10, 21, 1;
L_000001196cd55d50 .part L_000001196cd54d10, 22, 1;
L_000001196cd56430 .part L_000001196cd54d10, 23, 1;
L_000001196cd55350 .part L_000001196cd54d10, 24, 1;
L_000001196cd55fd0 .part L_000001196cd54d10, 25, 1;
L_000001196cd56c50 .part L_000001196cd54d10, 26, 1;
L_000001196cd567f0 .part L_000001196cd54d10, 27, 1;
L_000001196cd56e30 .part L_000001196cd54d10, 28, 1;
L_000001196cd57470 .part L_000001196cd54d10, 29, 1;
L_000001196cd54f90 .part L_000001196cd54d10, 30, 1;
L_000001196cd55990 .part L_000001196cd54d10, 31, 1;
S_000001196cab02d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001196ca69aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001196cc39fb0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001196ccfb6c0 .functor NOT 1, L_000001196ccdfbf0, C4<0>, C4<0>, C4<0>;
v000001196cca1db0_0 .net "A", 31 0, v000001196ccb1320_0;  alias, 1 drivers
v000001196cca4150_0 .net "ALUOP", 3 0, v000001196cca2210_0;  alias, 1 drivers
v000001196cca41f0_0 .net "B", 31 0, v000001196ccb0100_0;  alias, 1 drivers
v000001196cca1e50_0 .var "CF", 0 0;
v000001196cca1ef0_0 .net "ZF", 0 0, L_000001196ccfb6c0;  alias, 1 drivers
v000001196cca1f90_0 .net *"_ivl_1", 0 0, L_000001196ccdfbf0;  1 drivers
v000001196cca2170_0 .var "res", 31 0;
E_000001196cc39db0 .event anyedge, v000001196cca4150_0, v000001196cca3610_0, v000001196cca2710_0, v000001196cca1e50_0;
L_000001196ccdfbf0 .reduce/or v000001196cca2170_0;
S_000001196caad8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001196ca69aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001196cca62f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001196cca6328 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001196cca6360 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001196cca6398 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001196cca63d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001196cca6408 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001196cca6440 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001196cca6478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001196cca64b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001196cca64e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001196cca6520 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001196cca6558 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001196cca6590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001196cca65c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001196cca6600 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001196cca6638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001196cca6670 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001196cca66a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001196cca66e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001196cca6718 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001196cca6750 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001196cca6788 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001196cca67c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001196cca67f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001196cca6830 .param/l "xori" 0 9 12, C4<001110000000>;
v000001196cca2210_0 .var "ALU_OP", 3 0;
v000001196cca2990_0 .net "opcode", 11 0, v000001196ccb1500_0;  alias, 1 drivers
E_000001196cc3a770 .event anyedge, v000001196cb9f090_0;
S_000001196caada30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001196ca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001196ccadcc0_0 .net "EX1_forward_to_B", 31 0, v000001196ccae260_0;  alias, 1 drivers
v000001196ccaf520_0 .net "EX_PFC", 31 0, v000001196ccae6c0_0;  alias, 1 drivers
v000001196ccaf840_0 .net "EX_PFC_to_IF", 31 0, L_000001196cce0690;  alias, 1 drivers
v000001196ccaf2a0_0 .net "alu_selA", 1 0, L_000001196ccdb4b0;  alias, 1 drivers
v000001196ccae120_0 .net "alu_selB", 1 0, L_000001196ccdc9f0;  alias, 1 drivers
v000001196ccafde0_0 .net "ex_haz", 31 0, v000001196cca19a0_0;  alias, 1 drivers
v000001196ccae580_0 .net "id_haz", 31 0, L_000001196cce0730;  alias, 1 drivers
v000001196ccae760_0 .net "is_jr", 0 0, v000001196ccaf8e0_0;  alias, 1 drivers
v000001196ccadd60_0 .net "mem_haz", 31 0, L_000001196ccfd100;  alias, 1 drivers
v000001196ccaec60_0 .net "oper1", 31 0, L_000001196cce6d60;  alias, 1 drivers
v000001196ccae620_0 .net "oper2", 31 0, L_000001196ccfc920;  alias, 1 drivers
v000001196ccaffc0_0 .net "pc", 31 0, v000001196ccade00_0;  alias, 1 drivers
v000001196ccb0060_0 .net "rs1", 31 0, v000001196ccae3a0_0;  alias, 1 drivers
v000001196ccafa20_0 .net "rs2_in", 31 0, v000001196ccae9e0_0;  alias, 1 drivers
v000001196ccae1c0_0 .net "rs2_out", 31 0, L_000001196ccfb9d0;  alias, 1 drivers
v000001196ccadae0_0 .net "store_rs2_forward", 1 0, L_000001196ccdcdb0;  alias, 1 drivers
L_000001196cce0690 .functor MUXZ 32, v000001196ccae6c0_0, L_000001196cce6d60, v000001196ccaf8e0_0, C4<>;
S_000001196ca68200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001196caada30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001196cc3a570 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001196cce64a0 .functor NOT 1, L_000001196cce0230, C4<0>, C4<0>, C4<0>;
L_000001196cce6510 .functor NOT 1, L_000001196ccdfdd0, C4<0>, C4<0>, C4<0>;
L_000001196cce5940 .functor NOT 1, L_000001196cce04b0, C4<0>, C4<0>, C4<0>;
L_000001196cce5ef0 .functor NOT 1, L_000001196ccde9d0, C4<0>, C4<0>, C4<0>;
L_000001196cce69e0 .functor AND 32, L_000001196cce5400, v000001196ccae3a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001196cce6ac0 .functor AND 32, L_000001196cce6970, L_000001196ccfd100, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001196cce5470 .functor OR 32, L_000001196cce69e0, L_000001196cce6ac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001196cce54e0 .functor AND 32, L_000001196cce6b30, v000001196cca19a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001196cce5630 .functor OR 32, L_000001196cce5470, L_000001196cce54e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001196cce6eb0 .functor AND 32, L_000001196cce6a50, L_000001196cce0730, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001196cce6d60 .functor OR 32, L_000001196cce5630, L_000001196cce6eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001196cca5410_0 .net *"_ivl_1", 0 0, L_000001196cce0230;  1 drivers
v000001196cca55f0_0 .net *"_ivl_13", 0 0, L_000001196cce04b0;  1 drivers
v000001196cca5690_0 .net *"_ivl_14", 0 0, L_000001196cce5940;  1 drivers
v000001196cca5910_0 .net *"_ivl_19", 0 0, L_000001196ccdfc90;  1 drivers
v000001196cca4510_0 .net *"_ivl_2", 0 0, L_000001196cce64a0;  1 drivers
v000001196cca9be0_0 .net *"_ivl_23", 0 0, L_000001196ccdecf0;  1 drivers
v000001196cca81a0_0 .net *"_ivl_27", 0 0, L_000001196ccde9d0;  1 drivers
v000001196cca8ec0_0 .net *"_ivl_28", 0 0, L_000001196cce5ef0;  1 drivers
v000001196cca9960_0 .net *"_ivl_33", 0 0, L_000001196ccdffb0;  1 drivers
v000001196cca9b40_0 .net *"_ivl_37", 0 0, L_000001196ccdfab0;  1 drivers
v000001196cca7980_0 .net *"_ivl_40", 31 0, L_000001196cce69e0;  1 drivers
v000001196cca8240_0 .net *"_ivl_42", 31 0, L_000001196cce6ac0;  1 drivers
v000001196cca7de0_0 .net *"_ivl_44", 31 0, L_000001196cce5470;  1 drivers
v000001196cca82e0_0 .net *"_ivl_46", 31 0, L_000001196cce54e0;  1 drivers
v000001196cca8600_0 .net *"_ivl_48", 31 0, L_000001196cce5630;  1 drivers
v000001196cca90a0_0 .net *"_ivl_50", 31 0, L_000001196cce6eb0;  1 drivers
v000001196cca8380_0 .net *"_ivl_7", 0 0, L_000001196ccdfdd0;  1 drivers
v000001196cca9500_0 .net *"_ivl_8", 0 0, L_000001196cce6510;  1 drivers
v000001196cca8420_0 .net "ina", 31 0, v000001196ccae3a0_0;  alias, 1 drivers
v000001196cca9140_0 .net "inb", 31 0, L_000001196ccfd100;  alias, 1 drivers
v000001196cca8100_0 .net "inc", 31 0, v000001196cca19a0_0;  alias, 1 drivers
v000001196cca7a20_0 .net "ind", 31 0, L_000001196cce0730;  alias, 1 drivers
v000001196cca7ca0_0 .net "out", 31 0, L_000001196cce6d60;  alias, 1 drivers
v000001196cca95a0_0 .net "s0", 31 0, L_000001196cce5400;  1 drivers
v000001196cca8560_0 .net "s1", 31 0, L_000001196cce6970;  1 drivers
v000001196cca9460_0 .net "s2", 31 0, L_000001196cce6b30;  1 drivers
v000001196cca8920_0 .net "s3", 31 0, L_000001196cce6a50;  1 drivers
v000001196cca8f60_0 .net "sel", 1 0, L_000001196ccdb4b0;  alias, 1 drivers
L_000001196cce0230 .part L_000001196ccdb4b0, 1, 1;
LS_000001196ccdec50_0_0 .concat [ 1 1 1 1], L_000001196cce64a0, L_000001196cce64a0, L_000001196cce64a0, L_000001196cce64a0;
LS_000001196ccdec50_0_4 .concat [ 1 1 1 1], L_000001196cce64a0, L_000001196cce64a0, L_000001196cce64a0, L_000001196cce64a0;
LS_000001196ccdec50_0_8 .concat [ 1 1 1 1], L_000001196cce64a0, L_000001196cce64a0, L_000001196cce64a0, L_000001196cce64a0;
LS_000001196ccdec50_0_12 .concat [ 1 1 1 1], L_000001196cce64a0, L_000001196cce64a0, L_000001196cce64a0, L_000001196cce64a0;
LS_000001196ccdec50_0_16 .concat [ 1 1 1 1], L_000001196cce64a0, L_000001196cce64a0, L_000001196cce64a0, L_000001196cce64a0;
LS_000001196ccdec50_0_20 .concat [ 1 1 1 1], L_000001196cce64a0, L_000001196cce64a0, L_000001196cce64a0, L_000001196cce64a0;
LS_000001196ccdec50_0_24 .concat [ 1 1 1 1], L_000001196cce64a0, L_000001196cce64a0, L_000001196cce64a0, L_000001196cce64a0;
LS_000001196ccdec50_0_28 .concat [ 1 1 1 1], L_000001196cce64a0, L_000001196cce64a0, L_000001196cce64a0, L_000001196cce64a0;
LS_000001196ccdec50_1_0 .concat [ 4 4 4 4], LS_000001196ccdec50_0_0, LS_000001196ccdec50_0_4, LS_000001196ccdec50_0_8, LS_000001196ccdec50_0_12;
LS_000001196ccdec50_1_4 .concat [ 4 4 4 4], LS_000001196ccdec50_0_16, LS_000001196ccdec50_0_20, LS_000001196ccdec50_0_24, LS_000001196ccdec50_0_28;
L_000001196ccdec50 .concat [ 16 16 0 0], LS_000001196ccdec50_1_0, LS_000001196ccdec50_1_4;
L_000001196ccdfdd0 .part L_000001196ccdb4b0, 0, 1;
LS_000001196ccdf790_0_0 .concat [ 1 1 1 1], L_000001196cce6510, L_000001196cce6510, L_000001196cce6510, L_000001196cce6510;
LS_000001196ccdf790_0_4 .concat [ 1 1 1 1], L_000001196cce6510, L_000001196cce6510, L_000001196cce6510, L_000001196cce6510;
LS_000001196ccdf790_0_8 .concat [ 1 1 1 1], L_000001196cce6510, L_000001196cce6510, L_000001196cce6510, L_000001196cce6510;
LS_000001196ccdf790_0_12 .concat [ 1 1 1 1], L_000001196cce6510, L_000001196cce6510, L_000001196cce6510, L_000001196cce6510;
LS_000001196ccdf790_0_16 .concat [ 1 1 1 1], L_000001196cce6510, L_000001196cce6510, L_000001196cce6510, L_000001196cce6510;
LS_000001196ccdf790_0_20 .concat [ 1 1 1 1], L_000001196cce6510, L_000001196cce6510, L_000001196cce6510, L_000001196cce6510;
LS_000001196ccdf790_0_24 .concat [ 1 1 1 1], L_000001196cce6510, L_000001196cce6510, L_000001196cce6510, L_000001196cce6510;
LS_000001196ccdf790_0_28 .concat [ 1 1 1 1], L_000001196cce6510, L_000001196cce6510, L_000001196cce6510, L_000001196cce6510;
LS_000001196ccdf790_1_0 .concat [ 4 4 4 4], LS_000001196ccdf790_0_0, LS_000001196ccdf790_0_4, LS_000001196ccdf790_0_8, LS_000001196ccdf790_0_12;
LS_000001196ccdf790_1_4 .concat [ 4 4 4 4], LS_000001196ccdf790_0_16, LS_000001196ccdf790_0_20, LS_000001196ccdf790_0_24, LS_000001196ccdf790_0_28;
L_000001196ccdf790 .concat [ 16 16 0 0], LS_000001196ccdf790_1_0, LS_000001196ccdf790_1_4;
L_000001196cce04b0 .part L_000001196ccdb4b0, 1, 1;
LS_000001196ccde390_0_0 .concat [ 1 1 1 1], L_000001196cce5940, L_000001196cce5940, L_000001196cce5940, L_000001196cce5940;
LS_000001196ccde390_0_4 .concat [ 1 1 1 1], L_000001196cce5940, L_000001196cce5940, L_000001196cce5940, L_000001196cce5940;
LS_000001196ccde390_0_8 .concat [ 1 1 1 1], L_000001196cce5940, L_000001196cce5940, L_000001196cce5940, L_000001196cce5940;
LS_000001196ccde390_0_12 .concat [ 1 1 1 1], L_000001196cce5940, L_000001196cce5940, L_000001196cce5940, L_000001196cce5940;
LS_000001196ccde390_0_16 .concat [ 1 1 1 1], L_000001196cce5940, L_000001196cce5940, L_000001196cce5940, L_000001196cce5940;
LS_000001196ccde390_0_20 .concat [ 1 1 1 1], L_000001196cce5940, L_000001196cce5940, L_000001196cce5940, L_000001196cce5940;
LS_000001196ccde390_0_24 .concat [ 1 1 1 1], L_000001196cce5940, L_000001196cce5940, L_000001196cce5940, L_000001196cce5940;
LS_000001196ccde390_0_28 .concat [ 1 1 1 1], L_000001196cce5940, L_000001196cce5940, L_000001196cce5940, L_000001196cce5940;
LS_000001196ccde390_1_0 .concat [ 4 4 4 4], LS_000001196ccde390_0_0, LS_000001196ccde390_0_4, LS_000001196ccde390_0_8, LS_000001196ccde390_0_12;
LS_000001196ccde390_1_4 .concat [ 4 4 4 4], LS_000001196ccde390_0_16, LS_000001196ccde390_0_20, LS_000001196ccde390_0_24, LS_000001196ccde390_0_28;
L_000001196ccde390 .concat [ 16 16 0 0], LS_000001196ccde390_1_0, LS_000001196ccde390_1_4;
L_000001196ccdfc90 .part L_000001196ccdb4b0, 0, 1;
LS_000001196ccde930_0_0 .concat [ 1 1 1 1], L_000001196ccdfc90, L_000001196ccdfc90, L_000001196ccdfc90, L_000001196ccdfc90;
LS_000001196ccde930_0_4 .concat [ 1 1 1 1], L_000001196ccdfc90, L_000001196ccdfc90, L_000001196ccdfc90, L_000001196ccdfc90;
LS_000001196ccde930_0_8 .concat [ 1 1 1 1], L_000001196ccdfc90, L_000001196ccdfc90, L_000001196ccdfc90, L_000001196ccdfc90;
LS_000001196ccde930_0_12 .concat [ 1 1 1 1], L_000001196ccdfc90, L_000001196ccdfc90, L_000001196ccdfc90, L_000001196ccdfc90;
LS_000001196ccde930_0_16 .concat [ 1 1 1 1], L_000001196ccdfc90, L_000001196ccdfc90, L_000001196ccdfc90, L_000001196ccdfc90;
LS_000001196ccde930_0_20 .concat [ 1 1 1 1], L_000001196ccdfc90, L_000001196ccdfc90, L_000001196ccdfc90, L_000001196ccdfc90;
LS_000001196ccde930_0_24 .concat [ 1 1 1 1], L_000001196ccdfc90, L_000001196ccdfc90, L_000001196ccdfc90, L_000001196ccdfc90;
LS_000001196ccde930_0_28 .concat [ 1 1 1 1], L_000001196ccdfc90, L_000001196ccdfc90, L_000001196ccdfc90, L_000001196ccdfc90;
LS_000001196ccde930_1_0 .concat [ 4 4 4 4], LS_000001196ccde930_0_0, LS_000001196ccde930_0_4, LS_000001196ccde930_0_8, LS_000001196ccde930_0_12;
LS_000001196ccde930_1_4 .concat [ 4 4 4 4], LS_000001196ccde930_0_16, LS_000001196ccde930_0_20, LS_000001196ccde930_0_24, LS_000001196ccde930_0_28;
L_000001196ccde930 .concat [ 16 16 0 0], LS_000001196ccde930_1_0, LS_000001196ccde930_1_4;
L_000001196ccdecf0 .part L_000001196ccdb4b0, 1, 1;
LS_000001196ccded90_0_0 .concat [ 1 1 1 1], L_000001196ccdecf0, L_000001196ccdecf0, L_000001196ccdecf0, L_000001196ccdecf0;
LS_000001196ccded90_0_4 .concat [ 1 1 1 1], L_000001196ccdecf0, L_000001196ccdecf0, L_000001196ccdecf0, L_000001196ccdecf0;
LS_000001196ccded90_0_8 .concat [ 1 1 1 1], L_000001196ccdecf0, L_000001196ccdecf0, L_000001196ccdecf0, L_000001196ccdecf0;
LS_000001196ccded90_0_12 .concat [ 1 1 1 1], L_000001196ccdecf0, L_000001196ccdecf0, L_000001196ccdecf0, L_000001196ccdecf0;
LS_000001196ccded90_0_16 .concat [ 1 1 1 1], L_000001196ccdecf0, L_000001196ccdecf0, L_000001196ccdecf0, L_000001196ccdecf0;
LS_000001196ccded90_0_20 .concat [ 1 1 1 1], L_000001196ccdecf0, L_000001196ccdecf0, L_000001196ccdecf0, L_000001196ccdecf0;
LS_000001196ccded90_0_24 .concat [ 1 1 1 1], L_000001196ccdecf0, L_000001196ccdecf0, L_000001196ccdecf0, L_000001196ccdecf0;
LS_000001196ccded90_0_28 .concat [ 1 1 1 1], L_000001196ccdecf0, L_000001196ccdecf0, L_000001196ccdecf0, L_000001196ccdecf0;
LS_000001196ccded90_1_0 .concat [ 4 4 4 4], LS_000001196ccded90_0_0, LS_000001196ccded90_0_4, LS_000001196ccded90_0_8, LS_000001196ccded90_0_12;
LS_000001196ccded90_1_4 .concat [ 4 4 4 4], LS_000001196ccded90_0_16, LS_000001196ccded90_0_20, LS_000001196ccded90_0_24, LS_000001196ccded90_0_28;
L_000001196ccded90 .concat [ 16 16 0 0], LS_000001196ccded90_1_0, LS_000001196ccded90_1_4;
L_000001196ccde9d0 .part L_000001196ccdb4b0, 0, 1;
LS_000001196ccde6b0_0_0 .concat [ 1 1 1 1], L_000001196cce5ef0, L_000001196cce5ef0, L_000001196cce5ef0, L_000001196cce5ef0;
LS_000001196ccde6b0_0_4 .concat [ 1 1 1 1], L_000001196cce5ef0, L_000001196cce5ef0, L_000001196cce5ef0, L_000001196cce5ef0;
LS_000001196ccde6b0_0_8 .concat [ 1 1 1 1], L_000001196cce5ef0, L_000001196cce5ef0, L_000001196cce5ef0, L_000001196cce5ef0;
LS_000001196ccde6b0_0_12 .concat [ 1 1 1 1], L_000001196cce5ef0, L_000001196cce5ef0, L_000001196cce5ef0, L_000001196cce5ef0;
LS_000001196ccde6b0_0_16 .concat [ 1 1 1 1], L_000001196cce5ef0, L_000001196cce5ef0, L_000001196cce5ef0, L_000001196cce5ef0;
LS_000001196ccde6b0_0_20 .concat [ 1 1 1 1], L_000001196cce5ef0, L_000001196cce5ef0, L_000001196cce5ef0, L_000001196cce5ef0;
LS_000001196ccde6b0_0_24 .concat [ 1 1 1 1], L_000001196cce5ef0, L_000001196cce5ef0, L_000001196cce5ef0, L_000001196cce5ef0;
LS_000001196ccde6b0_0_28 .concat [ 1 1 1 1], L_000001196cce5ef0, L_000001196cce5ef0, L_000001196cce5ef0, L_000001196cce5ef0;
LS_000001196ccde6b0_1_0 .concat [ 4 4 4 4], LS_000001196ccde6b0_0_0, LS_000001196ccde6b0_0_4, LS_000001196ccde6b0_0_8, LS_000001196ccde6b0_0_12;
LS_000001196ccde6b0_1_4 .concat [ 4 4 4 4], LS_000001196ccde6b0_0_16, LS_000001196ccde6b0_0_20, LS_000001196ccde6b0_0_24, LS_000001196ccde6b0_0_28;
L_000001196ccde6b0 .concat [ 16 16 0 0], LS_000001196ccde6b0_1_0, LS_000001196ccde6b0_1_4;
L_000001196ccdffb0 .part L_000001196ccdb4b0, 1, 1;
LS_000001196ccde250_0_0 .concat [ 1 1 1 1], L_000001196ccdffb0, L_000001196ccdffb0, L_000001196ccdffb0, L_000001196ccdffb0;
LS_000001196ccde250_0_4 .concat [ 1 1 1 1], L_000001196ccdffb0, L_000001196ccdffb0, L_000001196ccdffb0, L_000001196ccdffb0;
LS_000001196ccde250_0_8 .concat [ 1 1 1 1], L_000001196ccdffb0, L_000001196ccdffb0, L_000001196ccdffb0, L_000001196ccdffb0;
LS_000001196ccde250_0_12 .concat [ 1 1 1 1], L_000001196ccdffb0, L_000001196ccdffb0, L_000001196ccdffb0, L_000001196ccdffb0;
LS_000001196ccde250_0_16 .concat [ 1 1 1 1], L_000001196ccdffb0, L_000001196ccdffb0, L_000001196ccdffb0, L_000001196ccdffb0;
LS_000001196ccde250_0_20 .concat [ 1 1 1 1], L_000001196ccdffb0, L_000001196ccdffb0, L_000001196ccdffb0, L_000001196ccdffb0;
LS_000001196ccde250_0_24 .concat [ 1 1 1 1], L_000001196ccdffb0, L_000001196ccdffb0, L_000001196ccdffb0, L_000001196ccdffb0;
LS_000001196ccde250_0_28 .concat [ 1 1 1 1], L_000001196ccdffb0, L_000001196ccdffb0, L_000001196ccdffb0, L_000001196ccdffb0;
LS_000001196ccde250_1_0 .concat [ 4 4 4 4], LS_000001196ccde250_0_0, LS_000001196ccde250_0_4, LS_000001196ccde250_0_8, LS_000001196ccde250_0_12;
LS_000001196ccde250_1_4 .concat [ 4 4 4 4], LS_000001196ccde250_0_16, LS_000001196ccde250_0_20, LS_000001196ccde250_0_24, LS_000001196ccde250_0_28;
L_000001196ccde250 .concat [ 16 16 0 0], LS_000001196ccde250_1_0, LS_000001196ccde250_1_4;
L_000001196ccdfab0 .part L_000001196ccdb4b0, 0, 1;
LS_000001196ccdf0b0_0_0 .concat [ 1 1 1 1], L_000001196ccdfab0, L_000001196ccdfab0, L_000001196ccdfab0, L_000001196ccdfab0;
LS_000001196ccdf0b0_0_4 .concat [ 1 1 1 1], L_000001196ccdfab0, L_000001196ccdfab0, L_000001196ccdfab0, L_000001196ccdfab0;
LS_000001196ccdf0b0_0_8 .concat [ 1 1 1 1], L_000001196ccdfab0, L_000001196ccdfab0, L_000001196ccdfab0, L_000001196ccdfab0;
LS_000001196ccdf0b0_0_12 .concat [ 1 1 1 1], L_000001196ccdfab0, L_000001196ccdfab0, L_000001196ccdfab0, L_000001196ccdfab0;
LS_000001196ccdf0b0_0_16 .concat [ 1 1 1 1], L_000001196ccdfab0, L_000001196ccdfab0, L_000001196ccdfab0, L_000001196ccdfab0;
LS_000001196ccdf0b0_0_20 .concat [ 1 1 1 1], L_000001196ccdfab0, L_000001196ccdfab0, L_000001196ccdfab0, L_000001196ccdfab0;
LS_000001196ccdf0b0_0_24 .concat [ 1 1 1 1], L_000001196ccdfab0, L_000001196ccdfab0, L_000001196ccdfab0, L_000001196ccdfab0;
LS_000001196ccdf0b0_0_28 .concat [ 1 1 1 1], L_000001196ccdfab0, L_000001196ccdfab0, L_000001196ccdfab0, L_000001196ccdfab0;
LS_000001196ccdf0b0_1_0 .concat [ 4 4 4 4], LS_000001196ccdf0b0_0_0, LS_000001196ccdf0b0_0_4, LS_000001196ccdf0b0_0_8, LS_000001196ccdf0b0_0_12;
LS_000001196ccdf0b0_1_4 .concat [ 4 4 4 4], LS_000001196ccdf0b0_0_16, LS_000001196ccdf0b0_0_20, LS_000001196ccdf0b0_0_24, LS_000001196ccdf0b0_0_28;
L_000001196ccdf0b0 .concat [ 16 16 0 0], LS_000001196ccdf0b0_1_0, LS_000001196ccdf0b0_1_4;
S_000001196ca68390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001196ca68200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001196cce5400 .functor AND 32, L_000001196ccdec50, L_000001196ccdf790, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001196cca4ab0_0 .net "in1", 31 0, L_000001196ccdec50;  1 drivers
v000001196cca43d0_0 .net "in2", 31 0, L_000001196ccdf790;  1 drivers
v000001196cca4bf0_0 .net "out", 31 0, L_000001196cce5400;  alias, 1 drivers
S_000001196caa0940 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001196ca68200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001196cce6970 .functor AND 32, L_000001196ccde390, L_000001196ccde930, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001196cca5190_0 .net "in1", 31 0, L_000001196ccde390;  1 drivers
v000001196cca4dd0_0 .net "in2", 31 0, L_000001196ccde930;  1 drivers
v000001196cca4e70_0 .net "out", 31 0, L_000001196cce6970;  alias, 1 drivers
S_000001196caa0ad0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001196ca68200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001196cce6b30 .functor AND 32, L_000001196ccded90, L_000001196ccde6b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001196cca5230_0 .net "in1", 31 0, L_000001196ccded90;  1 drivers
v000001196cca52d0_0 .net "in2", 31 0, L_000001196ccde6b0;  1 drivers
v000001196cca54b0_0 .net "out", 31 0, L_000001196cce6b30;  alias, 1 drivers
S_000001196cca76d0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001196ca68200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001196cce6a50 .functor AND 32, L_000001196ccde250, L_000001196ccdf0b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001196cca5370_0 .net "in1", 31 0, L_000001196ccde250;  1 drivers
v000001196cca4470_0 .net "in2", 31 0, L_000001196ccdf0b0;  1 drivers
v000001196cca5730_0 .net "out", 31 0, L_000001196cce6a50;  alias, 1 drivers
S_000001196cca6be0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001196caada30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001196cc3a0f0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001196cce6e40 .functor NOT 1, L_000001196ccdf510, C4<0>, C4<0>, C4<0>;
L_000001196cce6c80 .functor NOT 1, L_000001196ccdee30, C4<0>, C4<0>, C4<0>;
L_000001196cce6f20 .functor NOT 1, L_000001196ccdea70, C4<0>, C4<0>, C4<0>;
L_000001196cc1a160 .functor NOT 1, L_000001196cce0550, C4<0>, C4<0>, C4<0>;
L_000001196ccfb340 .functor AND 32, L_000001196cce6dd0, v000001196ccae260_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001196ccfbb90 .functor AND 32, L_000001196cce6f90, L_000001196ccfd100, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001196ccfc4c0 .functor OR 32, L_000001196ccfb340, L_000001196ccfbb90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001196ccfbab0 .functor AND 32, L_000001196cce6cf0, v000001196cca19a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001196ccfbb20 .functor OR 32, L_000001196ccfc4c0, L_000001196ccfbab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001196ccfbc00 .functor AND 32, L_000001196ccfc5a0, L_000001196cce0730, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001196ccfc920 .functor OR 32, L_000001196ccfbb20, L_000001196ccfbc00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001196cca9c80_0 .net *"_ivl_1", 0 0, L_000001196ccdf510;  1 drivers
v000001196cca86a0_0 .net *"_ivl_13", 0 0, L_000001196ccdea70;  1 drivers
v000001196cca87e0_0 .net *"_ivl_14", 0 0, L_000001196cce6f20;  1 drivers
v000001196cca9320_0 .net *"_ivl_19", 0 0, L_000001196ccde2f0;  1 drivers
v000001196cca96e0_0 .net *"_ivl_2", 0 0, L_000001196cce6e40;  1 drivers
v000001196cca9aa0_0 .net *"_ivl_23", 0 0, L_000001196ccdf970;  1 drivers
v000001196cca98c0_0 .net *"_ivl_27", 0 0, L_000001196cce0550;  1 drivers
v000001196cca9e60_0 .net *"_ivl_28", 0 0, L_000001196cc1a160;  1 drivers
v000001196cca89c0_0 .net *"_ivl_33", 0 0, L_000001196ccde610;  1 drivers
v000001196cca8a60_0 .net *"_ivl_37", 0 0, L_000001196ccde070;  1 drivers
v000001196cca8060_0 .net *"_ivl_40", 31 0, L_000001196ccfb340;  1 drivers
v000001196cca8b00_0 .net *"_ivl_42", 31 0, L_000001196ccfbb90;  1 drivers
v000001196cca93c0_0 .net *"_ivl_44", 31 0, L_000001196ccfc4c0;  1 drivers
v000001196cca9820_0 .net *"_ivl_46", 31 0, L_000001196ccfbab0;  1 drivers
v000001196cca8d80_0 .net *"_ivl_48", 31 0, L_000001196ccfbb20;  1 drivers
v000001196cca7e80_0 .net *"_ivl_50", 31 0, L_000001196ccfbc00;  1 drivers
v000001196cca9640_0 .net *"_ivl_7", 0 0, L_000001196ccdee30;  1 drivers
v000001196ccaa040_0 .net *"_ivl_8", 0 0, L_000001196cce6c80;  1 drivers
v000001196cca8e20_0 .net "ina", 31 0, v000001196ccae260_0;  alias, 1 drivers
v000001196cca9000_0 .net "inb", 31 0, L_000001196ccfd100;  alias, 1 drivers
v000001196cca9a00_0 .net "inc", 31 0, v000001196cca19a0_0;  alias, 1 drivers
v000001196cca9d20_0 .net "ind", 31 0, L_000001196cce0730;  alias, 1 drivers
v000001196cca9dc0_0 .net "out", 31 0, L_000001196ccfc920;  alias, 1 drivers
v000001196cca9f00_0 .net "s0", 31 0, L_000001196cce6dd0;  1 drivers
v000001196cca78e0_0 .net "s1", 31 0, L_000001196cce6f90;  1 drivers
v000001196cca9fa0_0 .net "s2", 31 0, L_000001196cce6cf0;  1 drivers
v000001196cca7c00_0 .net "s3", 31 0, L_000001196ccfc5a0;  1 drivers
v000001196cca7d40_0 .net "sel", 1 0, L_000001196ccdc9f0;  alias, 1 drivers
L_000001196ccdf510 .part L_000001196ccdc9f0, 1, 1;
LS_000001196ccdf8d0_0_0 .concat [ 1 1 1 1], L_000001196cce6e40, L_000001196cce6e40, L_000001196cce6e40, L_000001196cce6e40;
LS_000001196ccdf8d0_0_4 .concat [ 1 1 1 1], L_000001196cce6e40, L_000001196cce6e40, L_000001196cce6e40, L_000001196cce6e40;
LS_000001196ccdf8d0_0_8 .concat [ 1 1 1 1], L_000001196cce6e40, L_000001196cce6e40, L_000001196cce6e40, L_000001196cce6e40;
LS_000001196ccdf8d0_0_12 .concat [ 1 1 1 1], L_000001196cce6e40, L_000001196cce6e40, L_000001196cce6e40, L_000001196cce6e40;
LS_000001196ccdf8d0_0_16 .concat [ 1 1 1 1], L_000001196cce6e40, L_000001196cce6e40, L_000001196cce6e40, L_000001196cce6e40;
LS_000001196ccdf8d0_0_20 .concat [ 1 1 1 1], L_000001196cce6e40, L_000001196cce6e40, L_000001196cce6e40, L_000001196cce6e40;
LS_000001196ccdf8d0_0_24 .concat [ 1 1 1 1], L_000001196cce6e40, L_000001196cce6e40, L_000001196cce6e40, L_000001196cce6e40;
LS_000001196ccdf8d0_0_28 .concat [ 1 1 1 1], L_000001196cce6e40, L_000001196cce6e40, L_000001196cce6e40, L_000001196cce6e40;
LS_000001196ccdf8d0_1_0 .concat [ 4 4 4 4], LS_000001196ccdf8d0_0_0, LS_000001196ccdf8d0_0_4, LS_000001196ccdf8d0_0_8, LS_000001196ccdf8d0_0_12;
LS_000001196ccdf8d0_1_4 .concat [ 4 4 4 4], LS_000001196ccdf8d0_0_16, LS_000001196ccdf8d0_0_20, LS_000001196ccdf8d0_0_24, LS_000001196ccdf8d0_0_28;
L_000001196ccdf8d0 .concat [ 16 16 0 0], LS_000001196ccdf8d0_1_0, LS_000001196ccdf8d0_1_4;
L_000001196ccdee30 .part L_000001196ccdc9f0, 0, 1;
LS_000001196ccdf150_0_0 .concat [ 1 1 1 1], L_000001196cce6c80, L_000001196cce6c80, L_000001196cce6c80, L_000001196cce6c80;
LS_000001196ccdf150_0_4 .concat [ 1 1 1 1], L_000001196cce6c80, L_000001196cce6c80, L_000001196cce6c80, L_000001196cce6c80;
LS_000001196ccdf150_0_8 .concat [ 1 1 1 1], L_000001196cce6c80, L_000001196cce6c80, L_000001196cce6c80, L_000001196cce6c80;
LS_000001196ccdf150_0_12 .concat [ 1 1 1 1], L_000001196cce6c80, L_000001196cce6c80, L_000001196cce6c80, L_000001196cce6c80;
LS_000001196ccdf150_0_16 .concat [ 1 1 1 1], L_000001196cce6c80, L_000001196cce6c80, L_000001196cce6c80, L_000001196cce6c80;
LS_000001196ccdf150_0_20 .concat [ 1 1 1 1], L_000001196cce6c80, L_000001196cce6c80, L_000001196cce6c80, L_000001196cce6c80;
LS_000001196ccdf150_0_24 .concat [ 1 1 1 1], L_000001196cce6c80, L_000001196cce6c80, L_000001196cce6c80, L_000001196cce6c80;
LS_000001196ccdf150_0_28 .concat [ 1 1 1 1], L_000001196cce6c80, L_000001196cce6c80, L_000001196cce6c80, L_000001196cce6c80;
LS_000001196ccdf150_1_0 .concat [ 4 4 4 4], LS_000001196ccdf150_0_0, LS_000001196ccdf150_0_4, LS_000001196ccdf150_0_8, LS_000001196ccdf150_0_12;
LS_000001196ccdf150_1_4 .concat [ 4 4 4 4], LS_000001196ccdf150_0_16, LS_000001196ccdf150_0_20, LS_000001196ccdf150_0_24, LS_000001196ccdf150_0_28;
L_000001196ccdf150 .concat [ 16 16 0 0], LS_000001196ccdf150_1_0, LS_000001196ccdf150_1_4;
L_000001196ccdea70 .part L_000001196ccdc9f0, 1, 1;
LS_000001196cce0410_0_0 .concat [ 1 1 1 1], L_000001196cce6f20, L_000001196cce6f20, L_000001196cce6f20, L_000001196cce6f20;
LS_000001196cce0410_0_4 .concat [ 1 1 1 1], L_000001196cce6f20, L_000001196cce6f20, L_000001196cce6f20, L_000001196cce6f20;
LS_000001196cce0410_0_8 .concat [ 1 1 1 1], L_000001196cce6f20, L_000001196cce6f20, L_000001196cce6f20, L_000001196cce6f20;
LS_000001196cce0410_0_12 .concat [ 1 1 1 1], L_000001196cce6f20, L_000001196cce6f20, L_000001196cce6f20, L_000001196cce6f20;
LS_000001196cce0410_0_16 .concat [ 1 1 1 1], L_000001196cce6f20, L_000001196cce6f20, L_000001196cce6f20, L_000001196cce6f20;
LS_000001196cce0410_0_20 .concat [ 1 1 1 1], L_000001196cce6f20, L_000001196cce6f20, L_000001196cce6f20, L_000001196cce6f20;
LS_000001196cce0410_0_24 .concat [ 1 1 1 1], L_000001196cce6f20, L_000001196cce6f20, L_000001196cce6f20, L_000001196cce6f20;
LS_000001196cce0410_0_28 .concat [ 1 1 1 1], L_000001196cce6f20, L_000001196cce6f20, L_000001196cce6f20, L_000001196cce6f20;
LS_000001196cce0410_1_0 .concat [ 4 4 4 4], LS_000001196cce0410_0_0, LS_000001196cce0410_0_4, LS_000001196cce0410_0_8, LS_000001196cce0410_0_12;
LS_000001196cce0410_1_4 .concat [ 4 4 4 4], LS_000001196cce0410_0_16, LS_000001196cce0410_0_20, LS_000001196cce0410_0_24, LS_000001196cce0410_0_28;
L_000001196cce0410 .concat [ 16 16 0 0], LS_000001196cce0410_1_0, LS_000001196cce0410_1_4;
L_000001196ccde2f0 .part L_000001196ccdc9f0, 0, 1;
LS_000001196ccdef70_0_0 .concat [ 1 1 1 1], L_000001196ccde2f0, L_000001196ccde2f0, L_000001196ccde2f0, L_000001196ccde2f0;
LS_000001196ccdef70_0_4 .concat [ 1 1 1 1], L_000001196ccde2f0, L_000001196ccde2f0, L_000001196ccde2f0, L_000001196ccde2f0;
LS_000001196ccdef70_0_8 .concat [ 1 1 1 1], L_000001196ccde2f0, L_000001196ccde2f0, L_000001196ccde2f0, L_000001196ccde2f0;
LS_000001196ccdef70_0_12 .concat [ 1 1 1 1], L_000001196ccde2f0, L_000001196ccde2f0, L_000001196ccde2f0, L_000001196ccde2f0;
LS_000001196ccdef70_0_16 .concat [ 1 1 1 1], L_000001196ccde2f0, L_000001196ccde2f0, L_000001196ccde2f0, L_000001196ccde2f0;
LS_000001196ccdef70_0_20 .concat [ 1 1 1 1], L_000001196ccde2f0, L_000001196ccde2f0, L_000001196ccde2f0, L_000001196ccde2f0;
LS_000001196ccdef70_0_24 .concat [ 1 1 1 1], L_000001196ccde2f0, L_000001196ccde2f0, L_000001196ccde2f0, L_000001196ccde2f0;
LS_000001196ccdef70_0_28 .concat [ 1 1 1 1], L_000001196ccde2f0, L_000001196ccde2f0, L_000001196ccde2f0, L_000001196ccde2f0;
LS_000001196ccdef70_1_0 .concat [ 4 4 4 4], LS_000001196ccdef70_0_0, LS_000001196ccdef70_0_4, LS_000001196ccdef70_0_8, LS_000001196ccdef70_0_12;
LS_000001196ccdef70_1_4 .concat [ 4 4 4 4], LS_000001196ccdef70_0_16, LS_000001196ccdef70_0_20, LS_000001196ccdef70_0_24, LS_000001196ccdef70_0_28;
L_000001196ccdef70 .concat [ 16 16 0 0], LS_000001196ccdef70_1_0, LS_000001196ccdef70_1_4;
L_000001196ccdf970 .part L_000001196ccdc9f0, 1, 1;
LS_000001196ccdebb0_0_0 .concat [ 1 1 1 1], L_000001196ccdf970, L_000001196ccdf970, L_000001196ccdf970, L_000001196ccdf970;
LS_000001196ccdebb0_0_4 .concat [ 1 1 1 1], L_000001196ccdf970, L_000001196ccdf970, L_000001196ccdf970, L_000001196ccdf970;
LS_000001196ccdebb0_0_8 .concat [ 1 1 1 1], L_000001196ccdf970, L_000001196ccdf970, L_000001196ccdf970, L_000001196ccdf970;
LS_000001196ccdebb0_0_12 .concat [ 1 1 1 1], L_000001196ccdf970, L_000001196ccdf970, L_000001196ccdf970, L_000001196ccdf970;
LS_000001196ccdebb0_0_16 .concat [ 1 1 1 1], L_000001196ccdf970, L_000001196ccdf970, L_000001196ccdf970, L_000001196ccdf970;
LS_000001196ccdebb0_0_20 .concat [ 1 1 1 1], L_000001196ccdf970, L_000001196ccdf970, L_000001196ccdf970, L_000001196ccdf970;
LS_000001196ccdebb0_0_24 .concat [ 1 1 1 1], L_000001196ccdf970, L_000001196ccdf970, L_000001196ccdf970, L_000001196ccdf970;
LS_000001196ccdebb0_0_28 .concat [ 1 1 1 1], L_000001196ccdf970, L_000001196ccdf970, L_000001196ccdf970, L_000001196ccdf970;
LS_000001196ccdebb0_1_0 .concat [ 4 4 4 4], LS_000001196ccdebb0_0_0, LS_000001196ccdebb0_0_4, LS_000001196ccdebb0_0_8, LS_000001196ccdebb0_0_12;
LS_000001196ccdebb0_1_4 .concat [ 4 4 4 4], LS_000001196ccdebb0_0_16, LS_000001196ccdebb0_0_20, LS_000001196ccdebb0_0_24, LS_000001196ccdebb0_0_28;
L_000001196ccdebb0 .concat [ 16 16 0 0], LS_000001196ccdebb0_1_0, LS_000001196ccdebb0_1_4;
L_000001196cce0550 .part L_000001196ccdc9f0, 0, 1;
LS_000001196ccdf3d0_0_0 .concat [ 1 1 1 1], L_000001196cc1a160, L_000001196cc1a160, L_000001196cc1a160, L_000001196cc1a160;
LS_000001196ccdf3d0_0_4 .concat [ 1 1 1 1], L_000001196cc1a160, L_000001196cc1a160, L_000001196cc1a160, L_000001196cc1a160;
LS_000001196ccdf3d0_0_8 .concat [ 1 1 1 1], L_000001196cc1a160, L_000001196cc1a160, L_000001196cc1a160, L_000001196cc1a160;
LS_000001196ccdf3d0_0_12 .concat [ 1 1 1 1], L_000001196cc1a160, L_000001196cc1a160, L_000001196cc1a160, L_000001196cc1a160;
LS_000001196ccdf3d0_0_16 .concat [ 1 1 1 1], L_000001196cc1a160, L_000001196cc1a160, L_000001196cc1a160, L_000001196cc1a160;
LS_000001196ccdf3d0_0_20 .concat [ 1 1 1 1], L_000001196cc1a160, L_000001196cc1a160, L_000001196cc1a160, L_000001196cc1a160;
LS_000001196ccdf3d0_0_24 .concat [ 1 1 1 1], L_000001196cc1a160, L_000001196cc1a160, L_000001196cc1a160, L_000001196cc1a160;
LS_000001196ccdf3d0_0_28 .concat [ 1 1 1 1], L_000001196cc1a160, L_000001196cc1a160, L_000001196cc1a160, L_000001196cc1a160;
LS_000001196ccdf3d0_1_0 .concat [ 4 4 4 4], LS_000001196ccdf3d0_0_0, LS_000001196ccdf3d0_0_4, LS_000001196ccdf3d0_0_8, LS_000001196ccdf3d0_0_12;
LS_000001196ccdf3d0_1_4 .concat [ 4 4 4 4], LS_000001196ccdf3d0_0_16, LS_000001196ccdf3d0_0_20, LS_000001196ccdf3d0_0_24, LS_000001196ccdf3d0_0_28;
L_000001196ccdf3d0 .concat [ 16 16 0 0], LS_000001196ccdf3d0_1_0, LS_000001196ccdf3d0_1_4;
L_000001196ccde610 .part L_000001196ccdc9f0, 1, 1;
LS_000001196ccdfb50_0_0 .concat [ 1 1 1 1], L_000001196ccde610, L_000001196ccde610, L_000001196ccde610, L_000001196ccde610;
LS_000001196ccdfb50_0_4 .concat [ 1 1 1 1], L_000001196ccde610, L_000001196ccde610, L_000001196ccde610, L_000001196ccde610;
LS_000001196ccdfb50_0_8 .concat [ 1 1 1 1], L_000001196ccde610, L_000001196ccde610, L_000001196ccde610, L_000001196ccde610;
LS_000001196ccdfb50_0_12 .concat [ 1 1 1 1], L_000001196ccde610, L_000001196ccde610, L_000001196ccde610, L_000001196ccde610;
LS_000001196ccdfb50_0_16 .concat [ 1 1 1 1], L_000001196ccde610, L_000001196ccde610, L_000001196ccde610, L_000001196ccde610;
LS_000001196ccdfb50_0_20 .concat [ 1 1 1 1], L_000001196ccde610, L_000001196ccde610, L_000001196ccde610, L_000001196ccde610;
LS_000001196ccdfb50_0_24 .concat [ 1 1 1 1], L_000001196ccde610, L_000001196ccde610, L_000001196ccde610, L_000001196ccde610;
LS_000001196ccdfb50_0_28 .concat [ 1 1 1 1], L_000001196ccde610, L_000001196ccde610, L_000001196ccde610, L_000001196ccde610;
LS_000001196ccdfb50_1_0 .concat [ 4 4 4 4], LS_000001196ccdfb50_0_0, LS_000001196ccdfb50_0_4, LS_000001196ccdfb50_0_8, LS_000001196ccdfb50_0_12;
LS_000001196ccdfb50_1_4 .concat [ 4 4 4 4], LS_000001196ccdfb50_0_16, LS_000001196ccdfb50_0_20, LS_000001196ccdfb50_0_24, LS_000001196ccdfb50_0_28;
L_000001196ccdfb50 .concat [ 16 16 0 0], LS_000001196ccdfb50_1_0, LS_000001196ccdfb50_1_4;
L_000001196ccde070 .part L_000001196ccdc9f0, 0, 1;
LS_000001196ccde890_0_0 .concat [ 1 1 1 1], L_000001196ccde070, L_000001196ccde070, L_000001196ccde070, L_000001196ccde070;
LS_000001196ccde890_0_4 .concat [ 1 1 1 1], L_000001196ccde070, L_000001196ccde070, L_000001196ccde070, L_000001196ccde070;
LS_000001196ccde890_0_8 .concat [ 1 1 1 1], L_000001196ccde070, L_000001196ccde070, L_000001196ccde070, L_000001196ccde070;
LS_000001196ccde890_0_12 .concat [ 1 1 1 1], L_000001196ccde070, L_000001196ccde070, L_000001196ccde070, L_000001196ccde070;
LS_000001196ccde890_0_16 .concat [ 1 1 1 1], L_000001196ccde070, L_000001196ccde070, L_000001196ccde070, L_000001196ccde070;
LS_000001196ccde890_0_20 .concat [ 1 1 1 1], L_000001196ccde070, L_000001196ccde070, L_000001196ccde070, L_000001196ccde070;
LS_000001196ccde890_0_24 .concat [ 1 1 1 1], L_000001196ccde070, L_000001196ccde070, L_000001196ccde070, L_000001196ccde070;
LS_000001196ccde890_0_28 .concat [ 1 1 1 1], L_000001196ccde070, L_000001196ccde070, L_000001196ccde070, L_000001196ccde070;
LS_000001196ccde890_1_0 .concat [ 4 4 4 4], LS_000001196ccde890_0_0, LS_000001196ccde890_0_4, LS_000001196ccde890_0_8, LS_000001196ccde890_0_12;
LS_000001196ccde890_1_4 .concat [ 4 4 4 4], LS_000001196ccde890_0_16, LS_000001196ccde890_0_20, LS_000001196ccde890_0_24, LS_000001196ccde890_0_28;
L_000001196ccde890 .concat [ 16 16 0 0], LS_000001196ccde890_1_0, LS_000001196ccde890_1_4;
S_000001196cca6d70 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001196cca6be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001196cce6dd0 .functor AND 32, L_000001196ccdf8d0, L_000001196ccdf150, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001196cca8c40_0 .net "in1", 31 0, L_000001196ccdf8d0;  1 drivers
v000001196cca8ba0_0 .net "in2", 31 0, L_000001196ccdf150;  1 drivers
v000001196cca8ce0_0 .net "out", 31 0, L_000001196cce6dd0;  alias, 1 drivers
S_000001196cca7220 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001196cca6be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001196cce6f90 .functor AND 32, L_000001196cce0410, L_000001196ccdef70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001196cca9780_0 .net "in1", 31 0, L_000001196cce0410;  1 drivers
v000001196cca84c0_0 .net "in2", 31 0, L_000001196ccdef70;  1 drivers
v000001196cca7ac0_0 .net "out", 31 0, L_000001196cce6f90;  alias, 1 drivers
S_000001196cca7090 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001196cca6be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001196cce6cf0 .functor AND 32, L_000001196ccdebb0, L_000001196ccdf3d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001196cca9280_0 .net "in1", 31 0, L_000001196ccdebb0;  1 drivers
v000001196cca7b60_0 .net "in2", 31 0, L_000001196ccdf3d0;  1 drivers
v000001196cca8880_0 .net "out", 31 0, L_000001196cce6cf0;  alias, 1 drivers
S_000001196cca73b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001196cca6be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001196ccfc5a0 .functor AND 32, L_000001196ccdfb50, L_000001196ccde890, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001196cca8740_0 .net "in1", 31 0, L_000001196ccdfb50;  1 drivers
v000001196cca91e0_0 .net "in2", 31 0, L_000001196ccde890;  1 drivers
v000001196cca7fc0_0 .net "out", 31 0, L_000001196ccfc5a0;  alias, 1 drivers
S_000001196cca68c0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001196caada30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001196cc3a830 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001196ccfcd10 .functor NOT 1, L_000001196ccdeb10, C4<0>, C4<0>, C4<0>;
L_000001196ccfb650 .functor NOT 1, L_000001196ccdf1f0, C4<0>, C4<0>, C4<0>;
L_000001196ccfc8b0 .functor NOT 1, L_000001196ccdfd30, C4<0>, C4<0>, C4<0>;
L_000001196ccfc3e0 .functor NOT 1, L_000001196ccdf330, C4<0>, C4<0>, C4<0>;
L_000001196ccfc990 .functor AND 32, L_000001196ccfbe30, v000001196ccae9e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001196ccfc450 .functor AND 32, L_000001196ccfb810, L_000001196ccfd100, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001196ccfb960 .functor OR 32, L_000001196ccfc990, L_000001196ccfc450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001196ccfcdf0 .functor AND 32, L_000001196ccfb3b0, v000001196cca19a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001196ccfc610 .functor OR 32, L_000001196ccfb960, L_000001196ccfcdf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001196ccfb420 .functor AND 32, L_000001196ccfc840, L_000001196cce0730, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001196ccfb9d0 .functor OR 32, L_000001196ccfc610, L_000001196ccfb420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001196ccaaf40_0 .net *"_ivl_1", 0 0, L_000001196ccdeb10;  1 drivers
v000001196ccab300_0 .net *"_ivl_13", 0 0, L_000001196ccdfd30;  1 drivers
v000001196ccaad60_0 .net *"_ivl_14", 0 0, L_000001196ccfc8b0;  1 drivers
v000001196ccaa180_0 .net *"_ivl_19", 0 0, L_000001196ccde1b0;  1 drivers
v000001196ccaaae0_0 .net *"_ivl_2", 0 0, L_000001196ccfcd10;  1 drivers
v000001196ccaa900_0 .net *"_ivl_23", 0 0, L_000001196ccde7f0;  1 drivers
v000001196ccab580_0 .net *"_ivl_27", 0 0, L_000001196ccdf330;  1 drivers
v000001196ccaa220_0 .net *"_ivl_28", 0 0, L_000001196ccfc3e0;  1 drivers
v000001196ccaa2c0_0 .net *"_ivl_33", 0 0, L_000001196ccdf5b0;  1 drivers
v000001196ccab120_0 .net *"_ivl_37", 0 0, L_000001196ccdf830;  1 drivers
v000001196ccab620_0 .net *"_ivl_40", 31 0, L_000001196ccfc990;  1 drivers
v000001196ccaaa40_0 .net *"_ivl_42", 31 0, L_000001196ccfc450;  1 drivers
v000001196ccaa400_0 .net *"_ivl_44", 31 0, L_000001196ccfb960;  1 drivers
v000001196ccaa360_0 .net *"_ivl_46", 31 0, L_000001196ccfcdf0;  1 drivers
v000001196ccaa540_0 .net *"_ivl_48", 31 0, L_000001196ccfc610;  1 drivers
v000001196ccaab80_0 .net *"_ivl_50", 31 0, L_000001196ccfb420;  1 drivers
v000001196ccab6c0_0 .net *"_ivl_7", 0 0, L_000001196ccdf1f0;  1 drivers
v000001196ccaae00_0 .net *"_ivl_8", 0 0, L_000001196ccfb650;  1 drivers
v000001196ccaa5e0_0 .net "ina", 31 0, v000001196ccae9e0_0;  alias, 1 drivers
v000001196ccaa680_0 .net "inb", 31 0, L_000001196ccfd100;  alias, 1 drivers
v000001196ccaa720_0 .net "inc", 31 0, v000001196cca19a0_0;  alias, 1 drivers
v000001196ccaacc0_0 .net "ind", 31 0, L_000001196cce0730;  alias, 1 drivers
v000001196ccaa7c0_0 .net "out", 31 0, L_000001196ccfb9d0;  alias, 1 drivers
v000001196ccaac20_0 .net "s0", 31 0, L_000001196ccfbe30;  1 drivers
v000001196ccab080_0 .net "s1", 31 0, L_000001196ccfb810;  1 drivers
v000001196ccaa860_0 .net "s2", 31 0, L_000001196ccfb3b0;  1 drivers
v000001196ccaf7a0_0 .net "s3", 31 0, L_000001196ccfc840;  1 drivers
v000001196ccae4e0_0 .net "sel", 1 0, L_000001196ccdcdb0;  alias, 1 drivers
L_000001196ccdeb10 .part L_000001196ccdcdb0, 1, 1;
LS_000001196ccdf010_0_0 .concat [ 1 1 1 1], L_000001196ccfcd10, L_000001196ccfcd10, L_000001196ccfcd10, L_000001196ccfcd10;
LS_000001196ccdf010_0_4 .concat [ 1 1 1 1], L_000001196ccfcd10, L_000001196ccfcd10, L_000001196ccfcd10, L_000001196ccfcd10;
LS_000001196ccdf010_0_8 .concat [ 1 1 1 1], L_000001196ccfcd10, L_000001196ccfcd10, L_000001196ccfcd10, L_000001196ccfcd10;
LS_000001196ccdf010_0_12 .concat [ 1 1 1 1], L_000001196ccfcd10, L_000001196ccfcd10, L_000001196ccfcd10, L_000001196ccfcd10;
LS_000001196ccdf010_0_16 .concat [ 1 1 1 1], L_000001196ccfcd10, L_000001196ccfcd10, L_000001196ccfcd10, L_000001196ccfcd10;
LS_000001196ccdf010_0_20 .concat [ 1 1 1 1], L_000001196ccfcd10, L_000001196ccfcd10, L_000001196ccfcd10, L_000001196ccfcd10;
LS_000001196ccdf010_0_24 .concat [ 1 1 1 1], L_000001196ccfcd10, L_000001196ccfcd10, L_000001196ccfcd10, L_000001196ccfcd10;
LS_000001196ccdf010_0_28 .concat [ 1 1 1 1], L_000001196ccfcd10, L_000001196ccfcd10, L_000001196ccfcd10, L_000001196ccfcd10;
LS_000001196ccdf010_1_0 .concat [ 4 4 4 4], LS_000001196ccdf010_0_0, LS_000001196ccdf010_0_4, LS_000001196ccdf010_0_8, LS_000001196ccdf010_0_12;
LS_000001196ccdf010_1_4 .concat [ 4 4 4 4], LS_000001196ccdf010_0_16, LS_000001196ccdf010_0_20, LS_000001196ccdf010_0_24, LS_000001196ccdf010_0_28;
L_000001196ccdf010 .concat [ 16 16 0 0], LS_000001196ccdf010_1_0, LS_000001196ccdf010_1_4;
L_000001196ccdf1f0 .part L_000001196ccdcdb0, 0, 1;
LS_000001196ccdfa10_0_0 .concat [ 1 1 1 1], L_000001196ccfb650, L_000001196ccfb650, L_000001196ccfb650, L_000001196ccfb650;
LS_000001196ccdfa10_0_4 .concat [ 1 1 1 1], L_000001196ccfb650, L_000001196ccfb650, L_000001196ccfb650, L_000001196ccfb650;
LS_000001196ccdfa10_0_8 .concat [ 1 1 1 1], L_000001196ccfb650, L_000001196ccfb650, L_000001196ccfb650, L_000001196ccfb650;
LS_000001196ccdfa10_0_12 .concat [ 1 1 1 1], L_000001196ccfb650, L_000001196ccfb650, L_000001196ccfb650, L_000001196ccfb650;
LS_000001196ccdfa10_0_16 .concat [ 1 1 1 1], L_000001196ccfb650, L_000001196ccfb650, L_000001196ccfb650, L_000001196ccfb650;
LS_000001196ccdfa10_0_20 .concat [ 1 1 1 1], L_000001196ccfb650, L_000001196ccfb650, L_000001196ccfb650, L_000001196ccfb650;
LS_000001196ccdfa10_0_24 .concat [ 1 1 1 1], L_000001196ccfb650, L_000001196ccfb650, L_000001196ccfb650, L_000001196ccfb650;
LS_000001196ccdfa10_0_28 .concat [ 1 1 1 1], L_000001196ccfb650, L_000001196ccfb650, L_000001196ccfb650, L_000001196ccfb650;
LS_000001196ccdfa10_1_0 .concat [ 4 4 4 4], LS_000001196ccdfa10_0_0, LS_000001196ccdfa10_0_4, LS_000001196ccdfa10_0_8, LS_000001196ccdfa10_0_12;
LS_000001196ccdfa10_1_4 .concat [ 4 4 4 4], LS_000001196ccdfa10_0_16, LS_000001196ccdfa10_0_20, LS_000001196ccdfa10_0_24, LS_000001196ccdfa10_0_28;
L_000001196ccdfa10 .concat [ 16 16 0 0], LS_000001196ccdfa10_1_0, LS_000001196ccdfa10_1_4;
L_000001196ccdfd30 .part L_000001196ccdcdb0, 1, 1;
LS_000001196ccdfe70_0_0 .concat [ 1 1 1 1], L_000001196ccfc8b0, L_000001196ccfc8b0, L_000001196ccfc8b0, L_000001196ccfc8b0;
LS_000001196ccdfe70_0_4 .concat [ 1 1 1 1], L_000001196ccfc8b0, L_000001196ccfc8b0, L_000001196ccfc8b0, L_000001196ccfc8b0;
LS_000001196ccdfe70_0_8 .concat [ 1 1 1 1], L_000001196ccfc8b0, L_000001196ccfc8b0, L_000001196ccfc8b0, L_000001196ccfc8b0;
LS_000001196ccdfe70_0_12 .concat [ 1 1 1 1], L_000001196ccfc8b0, L_000001196ccfc8b0, L_000001196ccfc8b0, L_000001196ccfc8b0;
LS_000001196ccdfe70_0_16 .concat [ 1 1 1 1], L_000001196ccfc8b0, L_000001196ccfc8b0, L_000001196ccfc8b0, L_000001196ccfc8b0;
LS_000001196ccdfe70_0_20 .concat [ 1 1 1 1], L_000001196ccfc8b0, L_000001196ccfc8b0, L_000001196ccfc8b0, L_000001196ccfc8b0;
LS_000001196ccdfe70_0_24 .concat [ 1 1 1 1], L_000001196ccfc8b0, L_000001196ccfc8b0, L_000001196ccfc8b0, L_000001196ccfc8b0;
LS_000001196ccdfe70_0_28 .concat [ 1 1 1 1], L_000001196ccfc8b0, L_000001196ccfc8b0, L_000001196ccfc8b0, L_000001196ccfc8b0;
LS_000001196ccdfe70_1_0 .concat [ 4 4 4 4], LS_000001196ccdfe70_0_0, LS_000001196ccdfe70_0_4, LS_000001196ccdfe70_0_8, LS_000001196ccdfe70_0_12;
LS_000001196ccdfe70_1_4 .concat [ 4 4 4 4], LS_000001196ccdfe70_0_16, LS_000001196ccdfe70_0_20, LS_000001196ccdfe70_0_24, LS_000001196ccdfe70_0_28;
L_000001196ccdfe70 .concat [ 16 16 0 0], LS_000001196ccdfe70_1_0, LS_000001196ccdfe70_1_4;
L_000001196ccde1b0 .part L_000001196ccdcdb0, 0, 1;
LS_000001196ccde430_0_0 .concat [ 1 1 1 1], L_000001196ccde1b0, L_000001196ccde1b0, L_000001196ccde1b0, L_000001196ccde1b0;
LS_000001196ccde430_0_4 .concat [ 1 1 1 1], L_000001196ccde1b0, L_000001196ccde1b0, L_000001196ccde1b0, L_000001196ccde1b0;
LS_000001196ccde430_0_8 .concat [ 1 1 1 1], L_000001196ccde1b0, L_000001196ccde1b0, L_000001196ccde1b0, L_000001196ccde1b0;
LS_000001196ccde430_0_12 .concat [ 1 1 1 1], L_000001196ccde1b0, L_000001196ccde1b0, L_000001196ccde1b0, L_000001196ccde1b0;
LS_000001196ccde430_0_16 .concat [ 1 1 1 1], L_000001196ccde1b0, L_000001196ccde1b0, L_000001196ccde1b0, L_000001196ccde1b0;
LS_000001196ccde430_0_20 .concat [ 1 1 1 1], L_000001196ccde1b0, L_000001196ccde1b0, L_000001196ccde1b0, L_000001196ccde1b0;
LS_000001196ccde430_0_24 .concat [ 1 1 1 1], L_000001196ccde1b0, L_000001196ccde1b0, L_000001196ccde1b0, L_000001196ccde1b0;
LS_000001196ccde430_0_28 .concat [ 1 1 1 1], L_000001196ccde1b0, L_000001196ccde1b0, L_000001196ccde1b0, L_000001196ccde1b0;
LS_000001196ccde430_1_0 .concat [ 4 4 4 4], LS_000001196ccde430_0_0, LS_000001196ccde430_0_4, LS_000001196ccde430_0_8, LS_000001196ccde430_0_12;
LS_000001196ccde430_1_4 .concat [ 4 4 4 4], LS_000001196ccde430_0_16, LS_000001196ccde430_0_20, LS_000001196ccde430_0_24, LS_000001196ccde430_0_28;
L_000001196ccde430 .concat [ 16 16 0 0], LS_000001196ccde430_1_0, LS_000001196ccde430_1_4;
L_000001196ccde7f0 .part L_000001196ccdcdb0, 1, 1;
LS_000001196ccdf290_0_0 .concat [ 1 1 1 1], L_000001196ccde7f0, L_000001196ccde7f0, L_000001196ccde7f0, L_000001196ccde7f0;
LS_000001196ccdf290_0_4 .concat [ 1 1 1 1], L_000001196ccde7f0, L_000001196ccde7f0, L_000001196ccde7f0, L_000001196ccde7f0;
LS_000001196ccdf290_0_8 .concat [ 1 1 1 1], L_000001196ccde7f0, L_000001196ccde7f0, L_000001196ccde7f0, L_000001196ccde7f0;
LS_000001196ccdf290_0_12 .concat [ 1 1 1 1], L_000001196ccde7f0, L_000001196ccde7f0, L_000001196ccde7f0, L_000001196ccde7f0;
LS_000001196ccdf290_0_16 .concat [ 1 1 1 1], L_000001196ccde7f0, L_000001196ccde7f0, L_000001196ccde7f0, L_000001196ccde7f0;
LS_000001196ccdf290_0_20 .concat [ 1 1 1 1], L_000001196ccde7f0, L_000001196ccde7f0, L_000001196ccde7f0, L_000001196ccde7f0;
LS_000001196ccdf290_0_24 .concat [ 1 1 1 1], L_000001196ccde7f0, L_000001196ccde7f0, L_000001196ccde7f0, L_000001196ccde7f0;
LS_000001196ccdf290_0_28 .concat [ 1 1 1 1], L_000001196ccde7f0, L_000001196ccde7f0, L_000001196ccde7f0, L_000001196ccde7f0;
LS_000001196ccdf290_1_0 .concat [ 4 4 4 4], LS_000001196ccdf290_0_0, LS_000001196ccdf290_0_4, LS_000001196ccdf290_0_8, LS_000001196ccdf290_0_12;
LS_000001196ccdf290_1_4 .concat [ 4 4 4 4], LS_000001196ccdf290_0_16, LS_000001196ccdf290_0_20, LS_000001196ccdf290_0_24, LS_000001196ccdf290_0_28;
L_000001196ccdf290 .concat [ 16 16 0 0], LS_000001196ccdf290_1_0, LS_000001196ccdf290_1_4;
L_000001196ccdf330 .part L_000001196ccdcdb0, 0, 1;
LS_000001196cce02d0_0_0 .concat [ 1 1 1 1], L_000001196ccfc3e0, L_000001196ccfc3e0, L_000001196ccfc3e0, L_000001196ccfc3e0;
LS_000001196cce02d0_0_4 .concat [ 1 1 1 1], L_000001196ccfc3e0, L_000001196ccfc3e0, L_000001196ccfc3e0, L_000001196ccfc3e0;
LS_000001196cce02d0_0_8 .concat [ 1 1 1 1], L_000001196ccfc3e0, L_000001196ccfc3e0, L_000001196ccfc3e0, L_000001196ccfc3e0;
LS_000001196cce02d0_0_12 .concat [ 1 1 1 1], L_000001196ccfc3e0, L_000001196ccfc3e0, L_000001196ccfc3e0, L_000001196ccfc3e0;
LS_000001196cce02d0_0_16 .concat [ 1 1 1 1], L_000001196ccfc3e0, L_000001196ccfc3e0, L_000001196ccfc3e0, L_000001196ccfc3e0;
LS_000001196cce02d0_0_20 .concat [ 1 1 1 1], L_000001196ccfc3e0, L_000001196ccfc3e0, L_000001196ccfc3e0, L_000001196ccfc3e0;
LS_000001196cce02d0_0_24 .concat [ 1 1 1 1], L_000001196ccfc3e0, L_000001196ccfc3e0, L_000001196ccfc3e0, L_000001196ccfc3e0;
LS_000001196cce02d0_0_28 .concat [ 1 1 1 1], L_000001196ccfc3e0, L_000001196ccfc3e0, L_000001196ccfc3e0, L_000001196ccfc3e0;
LS_000001196cce02d0_1_0 .concat [ 4 4 4 4], LS_000001196cce02d0_0_0, LS_000001196cce02d0_0_4, LS_000001196cce02d0_0_8, LS_000001196cce02d0_0_12;
LS_000001196cce02d0_1_4 .concat [ 4 4 4 4], LS_000001196cce02d0_0_16, LS_000001196cce02d0_0_20, LS_000001196cce02d0_0_24, LS_000001196cce02d0_0_28;
L_000001196cce02d0 .concat [ 16 16 0 0], LS_000001196cce02d0_1_0, LS_000001196cce02d0_1_4;
L_000001196ccdf5b0 .part L_000001196ccdcdb0, 1, 1;
LS_000001196ccdf650_0_0 .concat [ 1 1 1 1], L_000001196ccdf5b0, L_000001196ccdf5b0, L_000001196ccdf5b0, L_000001196ccdf5b0;
LS_000001196ccdf650_0_4 .concat [ 1 1 1 1], L_000001196ccdf5b0, L_000001196ccdf5b0, L_000001196ccdf5b0, L_000001196ccdf5b0;
LS_000001196ccdf650_0_8 .concat [ 1 1 1 1], L_000001196ccdf5b0, L_000001196ccdf5b0, L_000001196ccdf5b0, L_000001196ccdf5b0;
LS_000001196ccdf650_0_12 .concat [ 1 1 1 1], L_000001196ccdf5b0, L_000001196ccdf5b0, L_000001196ccdf5b0, L_000001196ccdf5b0;
LS_000001196ccdf650_0_16 .concat [ 1 1 1 1], L_000001196ccdf5b0, L_000001196ccdf5b0, L_000001196ccdf5b0, L_000001196ccdf5b0;
LS_000001196ccdf650_0_20 .concat [ 1 1 1 1], L_000001196ccdf5b0, L_000001196ccdf5b0, L_000001196ccdf5b0, L_000001196ccdf5b0;
LS_000001196ccdf650_0_24 .concat [ 1 1 1 1], L_000001196ccdf5b0, L_000001196ccdf5b0, L_000001196ccdf5b0, L_000001196ccdf5b0;
LS_000001196ccdf650_0_28 .concat [ 1 1 1 1], L_000001196ccdf5b0, L_000001196ccdf5b0, L_000001196ccdf5b0, L_000001196ccdf5b0;
LS_000001196ccdf650_1_0 .concat [ 4 4 4 4], LS_000001196ccdf650_0_0, LS_000001196ccdf650_0_4, LS_000001196ccdf650_0_8, LS_000001196ccdf650_0_12;
LS_000001196ccdf650_1_4 .concat [ 4 4 4 4], LS_000001196ccdf650_0_16, LS_000001196ccdf650_0_20, LS_000001196ccdf650_0_24, LS_000001196ccdf650_0_28;
L_000001196ccdf650 .concat [ 16 16 0 0], LS_000001196ccdf650_1_0, LS_000001196ccdf650_1_4;
L_000001196ccdf830 .part L_000001196ccdcdb0, 0, 1;
LS_000001196cce05f0_0_0 .concat [ 1 1 1 1], L_000001196ccdf830, L_000001196ccdf830, L_000001196ccdf830, L_000001196ccdf830;
LS_000001196cce05f0_0_4 .concat [ 1 1 1 1], L_000001196ccdf830, L_000001196ccdf830, L_000001196ccdf830, L_000001196ccdf830;
LS_000001196cce05f0_0_8 .concat [ 1 1 1 1], L_000001196ccdf830, L_000001196ccdf830, L_000001196ccdf830, L_000001196ccdf830;
LS_000001196cce05f0_0_12 .concat [ 1 1 1 1], L_000001196ccdf830, L_000001196ccdf830, L_000001196ccdf830, L_000001196ccdf830;
LS_000001196cce05f0_0_16 .concat [ 1 1 1 1], L_000001196ccdf830, L_000001196ccdf830, L_000001196ccdf830, L_000001196ccdf830;
LS_000001196cce05f0_0_20 .concat [ 1 1 1 1], L_000001196ccdf830, L_000001196ccdf830, L_000001196ccdf830, L_000001196ccdf830;
LS_000001196cce05f0_0_24 .concat [ 1 1 1 1], L_000001196ccdf830, L_000001196ccdf830, L_000001196ccdf830, L_000001196ccdf830;
LS_000001196cce05f0_0_28 .concat [ 1 1 1 1], L_000001196ccdf830, L_000001196ccdf830, L_000001196ccdf830, L_000001196ccdf830;
LS_000001196cce05f0_1_0 .concat [ 4 4 4 4], LS_000001196cce05f0_0_0, LS_000001196cce05f0_0_4, LS_000001196cce05f0_0_8, LS_000001196cce05f0_0_12;
LS_000001196cce05f0_1_4 .concat [ 4 4 4 4], LS_000001196cce05f0_0_16, LS_000001196cce05f0_0_20, LS_000001196cce05f0_0_24, LS_000001196cce05f0_0_28;
L_000001196cce05f0 .concat [ 16 16 0 0], LS_000001196cce05f0_1_0, LS_000001196cce05f0_1_4;
S_000001196cca7540 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001196cca68c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001196ccfbe30 .functor AND 32, L_000001196ccdf010, L_000001196ccdfa10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001196cca7f20_0 .net "in1", 31 0, L_000001196ccdf010;  1 drivers
v000001196ccab4e0_0 .net "in2", 31 0, L_000001196ccdfa10;  1 drivers
v000001196ccaafe0_0 .net "out", 31 0, L_000001196ccfbe30;  alias, 1 drivers
S_000001196cca6f00 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001196cca68c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001196ccfb810 .functor AND 32, L_000001196ccdfe70, L_000001196ccde430, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001196ccaa9a0_0 .net "in1", 31 0, L_000001196ccdfe70;  1 drivers
v000001196ccaa4a0_0 .net "in2", 31 0, L_000001196ccde430;  1 drivers
v000001196ccab1c0_0 .net "out", 31 0, L_000001196ccfb810;  alias, 1 drivers
S_000001196cca6a50 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001196cca68c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001196ccfb3b0 .functor AND 32, L_000001196ccdf290, L_000001196cce02d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001196ccab260_0 .net "in1", 31 0, L_000001196ccdf290;  1 drivers
v000001196ccab440_0 .net "in2", 31 0, L_000001196cce02d0;  1 drivers
v000001196ccab760_0 .net "out", 31 0, L_000001196ccfb3b0;  alias, 1 drivers
S_000001196ccad370 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001196cca68c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001196ccfc840 .functor AND 32, L_000001196ccdf650, L_000001196cce05f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001196ccaa0e0_0 .net "in1", 31 0, L_000001196ccdf650;  1 drivers
v000001196ccaaea0_0 .net "in2", 31 0, L_000001196cce05f0;  1 drivers
v000001196ccab3a0_0 .net "out", 31 0, L_000001196ccfc840;  alias, 1 drivers
S_000001196ccab8e0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001196ca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001196ccb18b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001196ccb18e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001196ccb1920 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001196ccb1958 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001196ccb1990 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001196ccb19c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001196ccb1a00 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001196ccb1a38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001196ccb1a70 .param/l "j" 0 9 19, C4<000010000000>;
P_000001196ccb1aa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001196ccb1ae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001196ccb1b18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001196ccb1b50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001196ccb1b88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001196ccb1bc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001196ccb1bf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001196ccb1c30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001196ccb1c68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001196ccb1ca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001196ccb1cd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001196ccb1d10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001196ccb1d48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001196ccb1d80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001196ccb1db8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001196ccb1df0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001196ccade00_0 .var "EX1_PC", 31 0;
v000001196ccae6c0_0 .var "EX1_PFC", 31 0;
v000001196ccae260_0 .var "EX1_forward_to_B", 31 0;
v000001196ccada40_0 .var "EX1_is_beq", 0 0;
v000001196ccae800_0 .var "EX1_is_bne", 0 0;
v000001196ccadea0_0 .var "EX1_is_jal", 0 0;
v000001196ccaf8e0_0 .var "EX1_is_jr", 0 0;
v000001196ccae8a0_0 .var "EX1_is_oper2_immed", 0 0;
v000001196ccaf480_0 .var "EX1_memread", 0 0;
v000001196ccae940_0 .var "EX1_memwrite", 0 0;
v000001196ccaf5c0_0 .var "EX1_opcode", 11 0;
v000001196ccae300_0 .var "EX1_predicted", 0 0;
v000001196ccadf40_0 .var "EX1_rd_ind", 4 0;
v000001196ccaf340_0 .var "EX1_rd_indzero", 0 0;
v000001196ccafc00_0 .var "EX1_regwrite", 0 0;
v000001196ccae3a0_0 .var "EX1_rs1", 31 0;
v000001196ccafe80_0 .var "EX1_rs1_ind", 4 0;
v000001196ccae9e0_0 .var "EX1_rs2", 31 0;
v000001196ccadfe0_0 .var "EX1_rs2_ind", 4 0;
v000001196ccaed00_0 .net "FLUSH", 0 0, v000001196ccb5e30_0;  alias, 1 drivers
v000001196ccaf980_0 .net "ID_PC", 31 0, v000001196ccb29b0_0;  alias, 1 drivers
v000001196ccad900_0 .net "ID_PFC_to_EX", 31 0, L_000001196ccdd0d0;  alias, 1 drivers
v000001196ccaeda0_0 .net "ID_forward_to_B", 31 0, L_000001196ccdc770;  alias, 1 drivers
v000001196ccaea80_0 .net "ID_is_beq", 0 0, L_000001196ccdbf50;  alias, 1 drivers
v000001196ccae440_0 .net "ID_is_bne", 0 0, L_000001196ccdbff0;  alias, 1 drivers
v000001196ccaeb20_0 .net "ID_is_jal", 0 0, L_000001196cce00f0;  alias, 1 drivers
v000001196ccafb60_0 .net "ID_is_jr", 0 0, L_000001196ccdc090;  alias, 1 drivers
v000001196ccae080_0 .net "ID_is_oper2_immed", 0 0, L_000001196cce5a90;  alias, 1 drivers
v000001196ccafac0_0 .net "ID_memread", 0 0, L_000001196cce0050;  alias, 1 drivers
v000001196ccaf3e0_0 .net "ID_memwrite", 0 0, L_000001196ccde110;  alias, 1 drivers
v000001196ccaebc0_0 .net "ID_opcode", 11 0, v000001196ccc8780_0;  alias, 1 drivers
v000001196ccaf660_0 .net "ID_predicted", 0 0, v000001196ccb5c50_0;  alias, 1 drivers
v000001196ccafca0_0 .net "ID_rd_ind", 4 0, v000001196ccc7ce0_0;  alias, 1 drivers
v000001196ccaee40_0 .net "ID_rd_indzero", 0 0, L_000001196cce0190;  1 drivers
v000001196ccafd40_0 .net "ID_regwrite", 0 0, L_000001196cce0370;  alias, 1 drivers
v000001196ccaf020_0 .net "ID_rs1", 31 0, v000001196ccba250_0;  alias, 1 drivers
v000001196ccad9a0_0 .net "ID_rs1_ind", 4 0, v000001196ccc8e60_0;  alias, 1 drivers
v000001196ccaff20_0 .net "ID_rs2", 31 0, v000001196ccb9c10_0;  alias, 1 drivers
v000001196ccadb80_0 .net "ID_rs2_ind", 4 0, v000001196ccc72e0_0;  alias, 1 drivers
v000001196ccaeee0_0 .net "clk", 0 0, L_000001196cce6900;  1 drivers
v000001196ccaef80_0 .net "rst", 0 0, v000001196ccd9750_0;  alias, 1 drivers
E_000001196cc3a870 .event posedge, v000001196cca0fa0_0, v000001196ccaeee0_0;
S_000001196ccaba70 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001196ca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001196ccb1e30 .param/l "add" 0 9 6, C4<000000100000>;
P_000001196ccb1e68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001196ccb1ea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001196ccb1ed8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001196ccb1f10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001196ccb1f48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001196ccb1f80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001196ccb1fb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001196ccb1ff0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001196ccb2028 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001196ccb2060 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001196ccb2098 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001196ccb20d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001196ccb2108 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001196ccb2140 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001196ccb2178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001196ccb21b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001196ccb21e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001196ccb2220 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001196ccb2258 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001196ccb2290 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001196ccb22c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001196ccb2300 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001196ccb2338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001196ccb2370 .param/l "xori" 0 9 12, C4<001110000000>;
v000001196ccaf200_0 .net "EX1_ALU_OPER1", 31 0, L_000001196cce6d60;  alias, 1 drivers
v000001196ccaf0c0_0 .net "EX1_ALU_OPER2", 31 0, L_000001196ccfc920;  alias, 1 drivers
v000001196ccaf160_0 .net "EX1_PC", 31 0, v000001196ccade00_0;  alias, 1 drivers
v000001196ccaf700_0 .net "EX1_PFC_to_IF", 31 0, L_000001196cce0690;  alias, 1 drivers
v000001196ccadc20_0 .net "EX1_forward_to_B", 31 0, v000001196ccae260_0;  alias, 1 drivers
v000001196ccb0ba0_0 .net "EX1_is_beq", 0 0, v000001196ccada40_0;  alias, 1 drivers
v000001196ccb0880_0 .net "EX1_is_bne", 0 0, v000001196ccae800_0;  alias, 1 drivers
v000001196ccb07e0_0 .net "EX1_is_jal", 0 0, v000001196ccadea0_0;  alias, 1 drivers
v000001196ccb0c40_0 .net "EX1_is_jr", 0 0, v000001196ccaf8e0_0;  alias, 1 drivers
v000001196ccb09c0_0 .net "EX1_is_oper2_immed", 0 0, v000001196ccae8a0_0;  alias, 1 drivers
v000001196ccb0d80_0 .net "EX1_memread", 0 0, v000001196ccaf480_0;  alias, 1 drivers
v000001196ccb0e20_0 .net "EX1_memwrite", 0 0, v000001196ccae940_0;  alias, 1 drivers
v000001196ccb06a0_0 .net "EX1_opcode", 11 0, v000001196ccaf5c0_0;  alias, 1 drivers
v000001196ccb1140_0 .net "EX1_predicted", 0 0, v000001196ccae300_0;  alias, 1 drivers
v000001196ccb1000_0 .net "EX1_rd_ind", 4 0, v000001196ccadf40_0;  alias, 1 drivers
v000001196ccb0560_0 .net "EX1_rd_indzero", 0 0, v000001196ccaf340_0;  alias, 1 drivers
v000001196ccb0a60_0 .net "EX1_regwrite", 0 0, v000001196ccafc00_0;  alias, 1 drivers
v000001196ccb1780_0 .net "EX1_rs1", 31 0, v000001196ccae3a0_0;  alias, 1 drivers
v000001196ccb0920_0 .net "EX1_rs1_ind", 4 0, v000001196ccafe80_0;  alias, 1 drivers
v000001196ccb11e0_0 .net "EX1_rs2_ind", 4 0, v000001196ccadfe0_0;  alias, 1 drivers
v000001196ccb0b00_0 .net "EX1_rs2_out", 31 0, L_000001196ccfb9d0;  alias, 1 drivers
v000001196ccb1320_0 .var "EX2_ALU_OPER1", 31 0;
v000001196ccb0100_0 .var "EX2_ALU_OPER2", 31 0;
v000001196ccb0ce0_0 .var "EX2_PC", 31 0;
v000001196ccb0ec0_0 .var "EX2_PFC_to_IF", 31 0;
v000001196ccb0600_0 .var "EX2_forward_to_B", 31 0;
v000001196ccb15a0_0 .var "EX2_is_beq", 0 0;
v000001196ccb04c0_0 .var "EX2_is_bne", 0 0;
v000001196ccb13c0_0 .var "EX2_is_jal", 0 0;
v000001196ccb10a0_0 .var "EX2_is_jr", 0 0;
v000001196ccb0740_0 .var "EX2_is_oper2_immed", 0 0;
v000001196ccb0f60_0 .var "EX2_memread", 0 0;
v000001196ccb0240_0 .var "EX2_memwrite", 0 0;
v000001196ccb1500_0 .var "EX2_opcode", 11 0;
v000001196ccb1280_0 .var "EX2_predicted", 0 0;
v000001196ccb1460_0 .var "EX2_rd_ind", 4 0;
v000001196ccb01a0_0 .var "EX2_rd_indzero", 0 0;
v000001196ccb0380_0 .var "EX2_regwrite", 0 0;
v000001196ccb1640_0 .var "EX2_rs1", 31 0;
v000001196ccb16e0_0 .var "EX2_rs1_ind", 4 0;
v000001196ccb02e0_0 .var "EX2_rs2_ind", 4 0;
v000001196ccb0420_0 .var "EX2_rs2_out", 31 0;
v000001196ccb5f70_0 .net "FLUSH", 0 0, v000001196ccb5250_0;  alias, 1 drivers
v000001196ccb68d0_0 .net "clk", 0 0, L_000001196ccfcb50;  1 drivers
v000001196ccb5d90_0 .net "rst", 0 0, v000001196ccd9750_0;  alias, 1 drivers
E_000001196cc399f0 .event posedge, v000001196cca0fa0_0, v000001196ccb68d0_0;
S_000001196ccad500 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001196ca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001196ccba3c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001196ccba3f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001196ccba430 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001196ccba468 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001196ccba4a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001196ccba4d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001196ccba510 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001196ccba548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001196ccba580 .param/l "j" 0 9 19, C4<000010000000>;
P_000001196ccba5b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001196ccba5f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001196ccba628 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001196ccba660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001196ccba698 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001196ccba6d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001196ccba708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001196ccba740 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001196ccba778 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001196ccba7b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001196ccba7e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001196ccba820 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001196ccba858 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001196ccba890 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001196ccba8c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001196ccba900 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001196cce6c10 .functor OR 1, L_000001196ccdbf50, L_000001196ccdbff0, C4<0>, C4<0>;
L_000001196cce56a0 .functor AND 1, L_000001196cce6c10, L_000001196cce6820, C4<1>, C4<1>;
L_000001196cce5c50 .functor OR 1, L_000001196ccdbf50, L_000001196ccdbff0, C4<0>, C4<0>;
L_000001196cce5710 .functor AND 1, L_000001196cce5c50, L_000001196cce6820, C4<1>, C4<1>;
L_000001196cce57f0 .functor OR 1, L_000001196ccdbf50, L_000001196ccdbff0, C4<0>, C4<0>;
L_000001196cce5da0 .functor AND 1, L_000001196cce57f0, v000001196ccb5c50_0, C4<1>, C4<1>;
v000001196ccb4210_0 .net "EX1_memread", 0 0, v000001196ccaf480_0;  alias, 1 drivers
v000001196ccb39f0_0 .net "EX1_opcode", 11 0, v000001196ccaf5c0_0;  alias, 1 drivers
v000001196ccb47b0_0 .net "EX1_rd_ind", 4 0, v000001196ccadf40_0;  alias, 1 drivers
v000001196ccb3130_0 .net "EX1_rd_indzero", 0 0, v000001196ccaf340_0;  alias, 1 drivers
v000001196ccb2c30_0 .net "EX2_memread", 0 0, v000001196ccb0f60_0;  alias, 1 drivers
v000001196ccb2550_0 .net "EX2_opcode", 11 0, v000001196ccb1500_0;  alias, 1 drivers
v000001196ccb2d70_0 .net "EX2_rd_ind", 4 0, v000001196ccb1460_0;  alias, 1 drivers
v000001196ccb3b30_0 .net "EX2_rd_indzero", 0 0, v000001196ccb01a0_0;  alias, 1 drivers
v000001196ccb3c70_0 .net "ID_EX1_flush", 0 0, v000001196ccb5e30_0;  alias, 1 drivers
v000001196ccb42b0_0 .net "ID_EX2_flush", 0 0, v000001196ccb5250_0;  alias, 1 drivers
v000001196ccb3950_0 .net "ID_is_beq", 0 0, L_000001196ccdbf50;  alias, 1 drivers
v000001196ccb45d0_0 .net "ID_is_bne", 0 0, L_000001196ccdbff0;  alias, 1 drivers
v000001196ccb4350_0 .net "ID_is_j", 0 0, L_000001196ccde750;  alias, 1 drivers
v000001196ccb4850_0 .net "ID_is_jal", 0 0, L_000001196cce00f0;  alias, 1 drivers
v000001196ccb2eb0_0 .net "ID_is_jr", 0 0, L_000001196ccdc090;  alias, 1 drivers
v000001196ccb34f0_0 .net "ID_opcode", 11 0, v000001196ccc8780_0;  alias, 1 drivers
v000001196ccb3db0_0 .net "ID_rs1_ind", 4 0, v000001196ccc8e60_0;  alias, 1 drivers
v000001196ccb4710_0 .net "ID_rs2_ind", 4 0, v000001196ccc72e0_0;  alias, 1 drivers
v000001196ccb43f0_0 .net "IF_ID_flush", 0 0, v000001196ccb7d70_0;  alias, 1 drivers
v000001196ccb4b70_0 .net "IF_ID_write", 0 0, v000001196ccb9710_0;  alias, 1 drivers
v000001196ccb4030_0 .net "PC_src", 2 0, L_000001196ccdd210;  alias, 1 drivers
v000001196ccb3e50_0 .net "PFC_to_EX", 31 0, L_000001196ccdd0d0;  alias, 1 drivers
v000001196ccb4490_0 .net "PFC_to_IF", 31 0, L_000001196ccddad0;  alias, 1 drivers
v000001196ccb3310_0 .net "WB_rd_ind", 4 0, v000001196cccaee0_0;  alias, 1 drivers
v000001196ccb2910_0 .net "Wrong_prediction", 0 0, L_000001196ccfd1e0;  alias, 1 drivers
v000001196ccb3bd0_0 .net *"_ivl_11", 0 0, L_000001196cce5710;  1 drivers
v000001196ccb4530_0 .net *"_ivl_13", 9 0, L_000001196ccdb870;  1 drivers
v000001196ccb2410_0 .net *"_ivl_15", 9 0, L_000001196ccdcbd0;  1 drivers
v000001196ccb3a90_0 .net *"_ivl_16", 9 0, L_000001196ccdc270;  1 drivers
v000001196ccb2f50_0 .net *"_ivl_19", 9 0, L_000001196ccdc810;  1 drivers
v000001196ccb3d10_0 .net *"_ivl_20", 9 0, L_000001196ccdd990;  1 drivers
v000001196ccb33b0_0 .net *"_ivl_25", 0 0, L_000001196cce57f0;  1 drivers
v000001196ccb2ff0_0 .net *"_ivl_27", 0 0, L_000001196cce5da0;  1 drivers
v000001196ccb2a50_0 .net *"_ivl_29", 9 0, L_000001196ccdc8b0;  1 drivers
v000001196ccb3090_0 .net *"_ivl_3", 0 0, L_000001196cce6c10;  1 drivers
L_000001196cd001f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001196ccb3770_0 .net/2u *"_ivl_30", 9 0, L_000001196cd001f0;  1 drivers
v000001196ccb31d0_0 .net *"_ivl_32", 9 0, L_000001196ccdd850;  1 drivers
v000001196ccb3ef0_0 .net *"_ivl_35", 9 0, L_000001196ccdca90;  1 drivers
v000001196ccb4670_0 .net *"_ivl_37", 9 0, L_000001196ccdd030;  1 drivers
v000001196ccb3270_0 .net *"_ivl_38", 9 0, L_000001196ccdcc70;  1 drivers
v000001196ccb25f0_0 .net *"_ivl_40", 9 0, L_000001196ccddb70;  1 drivers
L_000001196cd00238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb4990_0 .net/2s *"_ivl_45", 21 0, L_000001196cd00238;  1 drivers
L_000001196cd00280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb48f0_0 .net/2s *"_ivl_50", 21 0, L_000001196cd00280;  1 drivers
v000001196ccb2af0_0 .net *"_ivl_9", 0 0, L_000001196cce5c50;  1 drivers
v000001196ccb24b0_0 .net "clk", 0 0, L_000001196cc18bf0;  alias, 1 drivers
v000001196ccb3810_0 .net "forward_to_B", 31 0, L_000001196ccdc770;  alias, 1 drivers
v000001196ccb3450_0 .net "imm", 31 0, v000001196ccb7870_0;  1 drivers
v000001196ccb2e10_0 .net "inst", 31 0, v000001196ccb27d0_0;  alias, 1 drivers
v000001196ccb3590_0 .net "is_branch_and_taken", 0 0, L_000001196cce56a0;  alias, 1 drivers
v000001196ccb2b90_0 .net "is_oper2_immed", 0 0, L_000001196cce5a90;  alias, 1 drivers
v000001196ccb4a30_0 .net "mem_read", 0 0, L_000001196cce0050;  alias, 1 drivers
v000001196ccb2cd0_0 .net "mem_write", 0 0, L_000001196ccde110;  alias, 1 drivers
v000001196ccb3630_0 .net "pc", 31 0, v000001196ccb29b0_0;  alias, 1 drivers
v000001196ccb2870_0 .net "pc_write", 0 0, v000001196ccb7ff0_0;  alias, 1 drivers
v000001196ccb36d0_0 .net "predicted", 0 0, L_000001196cce6820;  1 drivers
v000001196ccb38b0_0 .net "predicted_to_EX", 0 0, v000001196ccb5c50_0;  alias, 1 drivers
v000001196ccb3f90_0 .net "reg_write", 0 0, L_000001196cce0370;  alias, 1 drivers
v000001196ccb4ad0_0 .net "reg_write_from_wb", 0 0, v000001196cccaa80_0;  alias, 1 drivers
v000001196ccb40d0_0 .net "rs1", 31 0, v000001196ccba250_0;  alias, 1 drivers
v000001196ccb2690_0 .net "rs2", 31 0, v000001196ccb9c10_0;  alias, 1 drivers
v000001196ccb4170_0 .net "rst", 0 0, v000001196ccd9750_0;  alias, 1 drivers
v000001196ccb2730_0 .net "wr_reg_data", 31 0, L_000001196ccfd100;  alias, 1 drivers
L_000001196ccdc770 .functor MUXZ 32, v000001196ccb9c10_0, v000001196ccb7870_0, L_000001196cce5a90, C4<>;
L_000001196ccdb870 .part v000001196ccb29b0_0, 0, 10;
L_000001196ccdcbd0 .part v000001196ccb27d0_0, 0, 10;
L_000001196ccdc270 .arith/sum 10, L_000001196ccdb870, L_000001196ccdcbd0;
L_000001196ccdc810 .part v000001196ccb27d0_0, 0, 10;
L_000001196ccdd990 .functor MUXZ 10, L_000001196ccdc810, L_000001196ccdc270, L_000001196cce5710, C4<>;
L_000001196ccdc8b0 .part v000001196ccb29b0_0, 0, 10;
L_000001196ccdd850 .arith/sum 10, L_000001196ccdc8b0, L_000001196cd001f0;
L_000001196ccdca90 .part v000001196ccb29b0_0, 0, 10;
L_000001196ccdd030 .part v000001196ccb27d0_0, 0, 10;
L_000001196ccdcc70 .arith/sum 10, L_000001196ccdca90, L_000001196ccdd030;
L_000001196ccddb70 .functor MUXZ 10, L_000001196ccdcc70, L_000001196ccdd850, L_000001196cce5da0, C4<>;
L_000001196ccddad0 .concat8 [ 10 22 0 0], L_000001196ccdd990, L_000001196cd00238;
L_000001196ccdd0d0 .concat8 [ 10 22 0 0], L_000001196ccddb70, L_000001196cd00280;
S_000001196ccac0b0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001196ccad500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001196ccba940 .param/l "add" 0 9 6, C4<000000100000>;
P_000001196ccba978 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001196ccba9b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001196ccba9e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001196ccbaa20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001196ccbaa58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001196ccbaa90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001196ccbaac8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001196ccbab00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001196ccbab38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001196ccbab70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001196ccbaba8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001196ccbabe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001196ccbac18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001196ccbac50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001196ccbac88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001196ccbacc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001196ccbacf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001196ccbad30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001196ccbad68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001196ccbada0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001196ccbadd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001196ccbae10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001196ccbae48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001196ccbae80 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001196cce5e10 .functor OR 1, L_000001196cce6820, L_000001196ccdce50, C4<0>, C4<0>;
L_000001196cce50f0 .functor OR 1, L_000001196cce5e10, L_000001196ccdbeb0, C4<0>, C4<0>;
v000001196ccb5890_0 .net "EX1_opcode", 11 0, v000001196ccaf5c0_0;  alias, 1 drivers
v000001196ccb6510_0 .net "EX2_opcode", 11 0, v000001196ccb1500_0;  alias, 1 drivers
v000001196ccb6010_0 .net "ID_opcode", 11 0, v000001196ccc8780_0;  alias, 1 drivers
v000001196ccb51b0_0 .net "PC_src", 2 0, L_000001196ccdd210;  alias, 1 drivers
v000001196ccb6330_0 .net "Wrong_prediction", 0 0, L_000001196ccfd1e0;  alias, 1 drivers
L_000001196cd003e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001196ccb66f0_0 .net/2u *"_ivl_0", 2 0, L_000001196cd003e8;  1 drivers
v000001196ccb5ed0_0 .net *"_ivl_10", 0 0, L_000001196ccdd530;  1 drivers
L_000001196cd00508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001196ccb6ab0_0 .net/2u *"_ivl_12", 2 0, L_000001196cd00508;  1 drivers
L_000001196cd00550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb6790_0 .net/2u *"_ivl_14", 11 0, L_000001196cd00550;  1 drivers
v000001196ccb5390_0 .net *"_ivl_16", 0 0, L_000001196ccdce50;  1 drivers
v000001196ccb5b10_0 .net *"_ivl_19", 0 0, L_000001196cce5e10;  1 drivers
L_000001196cd00430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb63d0_0 .net/2u *"_ivl_2", 11 0, L_000001196cd00430;  1 drivers
L_000001196cd00598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb72d0_0 .net/2u *"_ivl_20", 11 0, L_000001196cd00598;  1 drivers
v000001196ccb6bf0_0 .net *"_ivl_22", 0 0, L_000001196ccdbeb0;  1 drivers
v000001196ccb5430_0 .net *"_ivl_25", 0 0, L_000001196cce50f0;  1 drivers
L_000001196cd005e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001196ccb4d50_0 .net/2u *"_ivl_26", 2 0, L_000001196cd005e0;  1 drivers
L_000001196cd00628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001196ccb6830_0 .net/2u *"_ivl_28", 2 0, L_000001196cd00628;  1 drivers
v000001196ccb70f0_0 .net *"_ivl_30", 2 0, L_000001196ccdcef0;  1 drivers
v000001196ccb7230_0 .net *"_ivl_32", 2 0, L_000001196ccdd3f0;  1 drivers
v000001196ccb7190_0 .net *"_ivl_34", 2 0, L_000001196ccdcf90;  1 drivers
v000001196ccb6c90_0 .net *"_ivl_4", 0 0, L_000001196ccdbd70;  1 drivers
L_000001196cd00478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001196ccb7370_0 .net/2u *"_ivl_6", 2 0, L_000001196cd00478;  1 drivers
L_000001196cd004c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001196ccb54d0_0 .net/2u *"_ivl_8", 11 0, L_000001196cd004c0;  1 drivers
v000001196ccb5bb0_0 .net "clk", 0 0, L_000001196cc18bf0;  alias, 1 drivers
v000001196ccb4c10_0 .net "predicted", 0 0, L_000001196cce6820;  alias, 1 drivers
v000001196ccb6d30_0 .net "predicted_to_EX", 0 0, v000001196ccb5c50_0;  alias, 1 drivers
v000001196ccb4cb0_0 .net "rst", 0 0, v000001196ccd9750_0;  alias, 1 drivers
v000001196ccb4df0_0 .net "state", 1 0, v000001196ccb5cf0_0;  1 drivers
L_000001196ccdbd70 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd00430;
L_000001196ccdd530 .cmp/eq 12, v000001196ccaf5c0_0, L_000001196cd004c0;
L_000001196ccdce50 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd00550;
L_000001196ccdbeb0 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd00598;
L_000001196ccdcef0 .functor MUXZ 3, L_000001196cd00628, L_000001196cd005e0, L_000001196cce50f0, C4<>;
L_000001196ccdd3f0 .functor MUXZ 3, L_000001196ccdcef0, L_000001196cd00508, L_000001196ccdd530, C4<>;
L_000001196ccdcf90 .functor MUXZ 3, L_000001196ccdd3f0, L_000001196cd00478, L_000001196ccdbd70, C4<>;
L_000001196ccdd210 .functor MUXZ 3, L_000001196ccdcf90, L_000001196cd003e8, L_000001196ccfd1e0, C4<>;
S_000001196ccaca10 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001196ccac0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001196ccbaec0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001196ccbaef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001196ccbaf30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001196ccbaf68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001196ccbafa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001196ccbafd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001196ccbb010 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001196ccbb048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001196ccbb080 .param/l "j" 0 9 19, C4<000010000000>;
P_000001196ccbb0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001196ccbb0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001196ccbb128 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001196ccbb160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001196ccbb198 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001196ccbb1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001196ccbb208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001196ccbb240 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001196ccbb278 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001196ccbb2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001196ccbb2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001196ccbb320 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001196ccbb358 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001196ccbb390 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001196ccbb3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001196ccbb400 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001196cce6350 .functor OR 1, L_000001196ccdba50, L_000001196ccdd670, C4<0>, C4<0>;
L_000001196cce67b0 .functor OR 1, L_000001196ccdd170, L_000001196ccddcb0, C4<0>, C4<0>;
L_000001196cce63c0 .functor AND 1, L_000001196cce6350, L_000001196cce67b0, C4<1>, C4<1>;
L_000001196cce6580 .functor NOT 1, L_000001196cce63c0, C4<0>, C4<0>, C4<0>;
L_000001196cce5d30 .functor OR 1, v000001196ccd9750_0, L_000001196cce6580, C4<0>, C4<0>;
L_000001196cce6820 .functor NOT 1, L_000001196cce5d30, C4<0>, C4<0>, C4<0>;
v000001196ccb5610_0 .net "EX_opcode", 11 0, v000001196ccb1500_0;  alias, 1 drivers
v000001196ccb6dd0_0 .net "ID_opcode", 11 0, v000001196ccc8780_0;  alias, 1 drivers
v000001196ccb61f0_0 .net "Wrong_prediction", 0 0, L_000001196ccfd1e0;  alias, 1 drivers
L_000001196cd002c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb6fb0_0 .net/2u *"_ivl_0", 11 0, L_000001196cd002c8;  1 drivers
L_000001196cd00358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001196ccb5930_0 .net/2u *"_ivl_10", 1 0, L_000001196cd00358;  1 drivers
v000001196ccb7050_0 .net *"_ivl_12", 0 0, L_000001196ccdd170;  1 drivers
L_000001196cd003a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001196ccb60b0_0 .net/2u *"_ivl_14", 1 0, L_000001196cd003a0;  1 drivers
v000001196ccb6470_0 .net *"_ivl_16", 0 0, L_000001196ccddcb0;  1 drivers
v000001196ccb5110_0 .net *"_ivl_19", 0 0, L_000001196cce67b0;  1 drivers
v000001196ccb6150_0 .net *"_ivl_2", 0 0, L_000001196ccdba50;  1 drivers
v000001196ccb6e70_0 .net *"_ivl_21", 0 0, L_000001196cce63c0;  1 drivers
v000001196ccb6b50_0 .net *"_ivl_22", 0 0, L_000001196cce6580;  1 drivers
v000001196ccb6290_0 .net *"_ivl_25", 0 0, L_000001196cce5d30;  1 drivers
L_000001196cd00310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb52f0_0 .net/2u *"_ivl_4", 11 0, L_000001196cd00310;  1 drivers
v000001196ccb5a70_0 .net *"_ivl_6", 0 0, L_000001196ccdd670;  1 drivers
v000001196ccb6f10_0 .net *"_ivl_9", 0 0, L_000001196cce6350;  1 drivers
v000001196ccb6a10_0 .net "clk", 0 0, L_000001196cc18bf0;  alias, 1 drivers
v000001196ccb6970_0 .net "predicted", 0 0, L_000001196cce6820;  alias, 1 drivers
v000001196ccb5c50_0 .var "predicted_to_EX", 0 0;
v000001196ccb6650_0 .net "rst", 0 0, v000001196ccd9750_0;  alias, 1 drivers
v000001196ccb5cf0_0 .var "state", 1 0;
E_000001196cc39cf0 .event posedge, v000001196ccb6a10_0, v000001196cca0fa0_0;
L_000001196ccdba50 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd002c8;
L_000001196ccdd670 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd00310;
L_000001196ccdd170 .cmp/eq 2, v000001196ccb5cf0_0, L_000001196cd00358;
L_000001196ccddcb0 .cmp/eq 2, v000001196ccb5cf0_0, L_000001196cd003a0;
S_000001196ccabf20 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001196ccad500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001196ccbd450 .param/l "add" 0 9 6, C4<000000100000>;
P_000001196ccbd488 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001196ccbd4c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001196ccbd4f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001196ccbd530 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001196ccbd568 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001196ccbd5a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001196ccbd5d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001196ccbd610 .param/l "j" 0 9 19, C4<000010000000>;
P_000001196ccbd648 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001196ccbd680 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001196ccbd6b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001196ccbd6f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001196ccbd728 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001196ccbd760 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001196ccbd798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001196ccbd7d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001196ccbd808 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001196ccbd840 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001196ccbd878 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001196ccbd8b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001196ccbd8e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001196ccbd920 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001196ccbd958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001196ccbd990 .param/l "xori" 0 9 12, C4<001110000000>;
v000001196ccb4e90_0 .net "EX1_memread", 0 0, v000001196ccaf480_0;  alias, 1 drivers
v000001196ccb5750_0 .net "EX1_rd_ind", 4 0, v000001196ccadf40_0;  alias, 1 drivers
v000001196ccb57f0_0 .net "EX1_rd_indzero", 0 0, v000001196ccaf340_0;  alias, 1 drivers
v000001196ccb4fd0_0 .net "EX2_memread", 0 0, v000001196ccb0f60_0;  alias, 1 drivers
v000001196ccb4f30_0 .net "EX2_rd_ind", 4 0, v000001196ccb1460_0;  alias, 1 drivers
v000001196ccb5070_0 .net "EX2_rd_indzero", 0 0, v000001196ccb01a0_0;  alias, 1 drivers
v000001196ccb5e30_0 .var "ID_EX1_flush", 0 0;
v000001196ccb5250_0 .var "ID_EX2_flush", 0 0;
v000001196ccb5570_0 .net "ID_opcode", 11 0, v000001196ccc8780_0;  alias, 1 drivers
v000001196ccb56b0_0 .net "ID_rs1_ind", 4 0, v000001196ccc8e60_0;  alias, 1 drivers
v000001196ccb59d0_0 .net "ID_rs2_ind", 4 0, v000001196ccc72e0_0;  alias, 1 drivers
v000001196ccb9710_0 .var "IF_ID_Write", 0 0;
v000001196ccb7d70_0 .var "IF_ID_flush", 0 0;
v000001196ccb7ff0_0 .var "PC_Write", 0 0;
v000001196ccb9b70_0 .net "Wrong_prediction", 0 0, L_000001196ccfd1e0;  alias, 1 drivers
E_000001196cc39a30/0 .event anyedge, v000001196cca5050_0, v000001196ccaf480_0, v000001196ccaf340_0, v000001196ccad9a0_0;
E_000001196cc39a30/1 .event anyedge, v000001196ccadf40_0, v000001196ccadb80_0, v000001196cbc22b0_0, v000001196ccb01a0_0;
E_000001196cc39a30/2 .event anyedge, v000001196cca14a0_0, v000001196ccaebc0_0;
E_000001196cc39a30 .event/or E_000001196cc39a30/0, E_000001196cc39a30/1, E_000001196cc39a30/2;
S_000001196ccacba0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001196ccad500;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001196ccbd9d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001196ccbda08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001196ccbda40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001196ccbda78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001196ccbdab0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001196ccbdae8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001196ccbdb20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001196ccbdb58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001196ccbdb90 .param/l "j" 0 9 19, C4<000010000000>;
P_000001196ccbdbc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001196ccbdc00 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001196ccbdc38 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001196ccbdc70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001196ccbdca8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001196ccbdce0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001196ccbdd18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001196ccbdd50 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001196ccbdd88 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001196ccbddc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001196ccbddf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001196ccbde30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001196ccbde68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001196ccbdea0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001196ccbded8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001196ccbdf10 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001196cce5f60 .functor OR 1, L_000001196ccdddf0, L_000001196ccdd2b0, C4<0>, C4<0>;
L_000001196cce6430 .functor OR 1, L_000001196cce5f60, L_000001196ccdd490, C4<0>, C4<0>;
L_000001196cce5a20 .functor OR 1, L_000001196cce6430, L_000001196ccdd710, C4<0>, C4<0>;
L_000001196cce6040 .functor OR 1, L_000001196cce5a20, L_000001196ccdd7b0, C4<0>, C4<0>;
L_000001196cce60b0 .functor OR 1, L_000001196cce6040, L_000001196ccdbaf0, C4<0>, C4<0>;
L_000001196cce5390 .functor OR 1, L_000001196cce60b0, L_000001196ccddf30, C4<0>, C4<0>;
L_000001196cce51d0 .functor OR 1, L_000001196cce5390, L_000001196ccdbb90, C4<0>, C4<0>;
L_000001196cce5a90 .functor OR 1, L_000001196cce51d0, L_000001196ccdbcd0, C4<0>, C4<0>;
L_000001196cce5240 .functor OR 1, L_000001196ccdf470, L_000001196ccdf6f0, C4<0>, C4<0>;
L_000001196cce52b0 .functor OR 1, L_000001196cce5240, L_000001196ccde4d0, C4<0>, C4<0>;
L_000001196cce58d0 .functor OR 1, L_000001196cce52b0, L_000001196cce07d0, C4<0>, C4<0>;
L_000001196cce6890 .functor OR 1, L_000001196cce58d0, L_000001196ccdeed0, C4<0>, C4<0>;
v000001196ccb95d0_0 .net "ID_opcode", 11 0, v000001196ccc8780_0;  alias, 1 drivers
L_000001196cd00670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb89f0_0 .net/2u *"_ivl_0", 11 0, L_000001196cd00670;  1 drivers
L_000001196cd00700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb9210_0 .net/2u *"_ivl_10", 11 0, L_000001196cd00700;  1 drivers
L_000001196cd00bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb8ef0_0 .net/2u *"_ivl_102", 11 0, L_000001196cd00bc8;  1 drivers
L_000001196cd00c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb7e10_0 .net/2u *"_ivl_106", 11 0, L_000001196cd00c10;  1 drivers
v000001196ccb8c70_0 .net *"_ivl_12", 0 0, L_000001196ccdd490;  1 drivers
v000001196ccb7910_0 .net *"_ivl_15", 0 0, L_000001196cce6430;  1 drivers
L_000001196cd00748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb9a30_0 .net/2u *"_ivl_16", 11 0, L_000001196cd00748;  1 drivers
v000001196ccb9670_0 .net *"_ivl_18", 0 0, L_000001196ccdd710;  1 drivers
v000001196ccb93f0_0 .net *"_ivl_2", 0 0, L_000001196ccdddf0;  1 drivers
v000001196ccb9850_0 .net *"_ivl_21", 0 0, L_000001196cce5a20;  1 drivers
L_000001196cd00790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb84f0_0 .net/2u *"_ivl_22", 11 0, L_000001196cd00790;  1 drivers
v000001196ccb7f50_0 .net *"_ivl_24", 0 0, L_000001196ccdd7b0;  1 drivers
v000001196ccb97b0_0 .net *"_ivl_27", 0 0, L_000001196cce6040;  1 drivers
L_000001196cd007d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb92b0_0 .net/2u *"_ivl_28", 11 0, L_000001196cd007d8;  1 drivers
v000001196ccb90d0_0 .net *"_ivl_30", 0 0, L_000001196ccdbaf0;  1 drivers
v000001196ccb8450_0 .net *"_ivl_33", 0 0, L_000001196cce60b0;  1 drivers
L_000001196cd00820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb7cd0_0 .net/2u *"_ivl_34", 11 0, L_000001196cd00820;  1 drivers
v000001196ccb8090_0 .net *"_ivl_36", 0 0, L_000001196ccddf30;  1 drivers
v000001196ccb8310_0 .net *"_ivl_39", 0 0, L_000001196cce5390;  1 drivers
L_000001196cd006b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb9ad0_0 .net/2u *"_ivl_4", 11 0, L_000001196cd006b8;  1 drivers
L_000001196cd00868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001196ccb8b30_0 .net/2u *"_ivl_40", 11 0, L_000001196cd00868;  1 drivers
v000001196ccb8130_0 .net *"_ivl_42", 0 0, L_000001196ccdbb90;  1 drivers
v000001196ccb7410_0 .net *"_ivl_45", 0 0, L_000001196cce51d0;  1 drivers
L_000001196cd008b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb8d10_0 .net/2u *"_ivl_46", 11 0, L_000001196cd008b0;  1 drivers
v000001196ccb81d0_0 .net *"_ivl_48", 0 0, L_000001196ccdbcd0;  1 drivers
L_000001196cd008f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb74b0_0 .net/2u *"_ivl_52", 11 0, L_000001196cd008f8;  1 drivers
L_000001196cd00940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb83b0_0 .net/2u *"_ivl_56", 11 0, L_000001196cd00940;  1 drivers
v000001196ccb98f0_0 .net *"_ivl_6", 0 0, L_000001196ccdd2b0;  1 drivers
L_000001196cd00988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001196ccb8590_0 .net/2u *"_ivl_60", 11 0, L_000001196cd00988;  1 drivers
L_000001196cd009d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb7eb0_0 .net/2u *"_ivl_64", 11 0, L_000001196cd009d0;  1 drivers
L_000001196cd00a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb8770_0 .net/2u *"_ivl_68", 11 0, L_000001196cd00a18;  1 drivers
L_000001196cd00a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001196ccb8270_0 .net/2u *"_ivl_72", 11 0, L_000001196cd00a60;  1 drivers
v000001196ccb8bd0_0 .net *"_ivl_74", 0 0, L_000001196ccdf470;  1 drivers
L_000001196cd00aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb9350_0 .net/2u *"_ivl_76", 11 0, L_000001196cd00aa8;  1 drivers
v000001196ccb7690_0 .net *"_ivl_78", 0 0, L_000001196ccdf6f0;  1 drivers
v000001196ccb8810_0 .net *"_ivl_81", 0 0, L_000001196cce5240;  1 drivers
L_000001196cd00af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb7550_0 .net/2u *"_ivl_82", 11 0, L_000001196cd00af0;  1 drivers
v000001196ccb9990_0 .net *"_ivl_84", 0 0, L_000001196ccde4d0;  1 drivers
v000001196ccb8e50_0 .net *"_ivl_87", 0 0, L_000001196cce52b0;  1 drivers
L_000001196cd00b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb8630_0 .net/2u *"_ivl_88", 11 0, L_000001196cd00b38;  1 drivers
v000001196ccb8db0_0 .net *"_ivl_9", 0 0, L_000001196cce5f60;  1 drivers
v000001196ccb88b0_0 .net *"_ivl_90", 0 0, L_000001196cce07d0;  1 drivers
v000001196ccb7c30_0 .net *"_ivl_93", 0 0, L_000001196cce58d0;  1 drivers
L_000001196cd00b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001196ccb86d0_0 .net/2u *"_ivl_94", 11 0, L_000001196cd00b80;  1 drivers
v000001196ccb9490_0 .net *"_ivl_96", 0 0, L_000001196ccdeed0;  1 drivers
v000001196ccb8950_0 .net *"_ivl_99", 0 0, L_000001196cce6890;  1 drivers
v000001196ccb7b90_0 .net "is_beq", 0 0, L_000001196ccdbf50;  alias, 1 drivers
v000001196ccb9530_0 .net "is_bne", 0 0, L_000001196ccdbff0;  alias, 1 drivers
v000001196ccb8a90_0 .net "is_j", 0 0, L_000001196ccde750;  alias, 1 drivers
v000001196ccb8f90_0 .net "is_jal", 0 0, L_000001196cce00f0;  alias, 1 drivers
v000001196ccb9030_0 .net "is_jr", 0 0, L_000001196ccdc090;  alias, 1 drivers
v000001196ccb7730_0 .net "is_oper2_immed", 0 0, L_000001196cce5a90;  alias, 1 drivers
v000001196ccb9170_0 .net "memread", 0 0, L_000001196cce0050;  alias, 1 drivers
v000001196ccb75f0_0 .net "memwrite", 0 0, L_000001196ccde110;  alias, 1 drivers
v000001196ccb77d0_0 .net "regwrite", 0 0, L_000001196cce0370;  alias, 1 drivers
L_000001196ccdddf0 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd00670;
L_000001196ccdd2b0 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd006b8;
L_000001196ccdd490 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd00700;
L_000001196ccdd710 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd00748;
L_000001196ccdd7b0 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd00790;
L_000001196ccdbaf0 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd007d8;
L_000001196ccddf30 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd00820;
L_000001196ccdbb90 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd00868;
L_000001196ccdbcd0 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd008b0;
L_000001196ccdbf50 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd008f8;
L_000001196ccdbff0 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd00940;
L_000001196ccdc090 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd00988;
L_000001196cce00f0 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd009d0;
L_000001196ccde750 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd00a18;
L_000001196ccdf470 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd00a60;
L_000001196ccdf6f0 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd00aa8;
L_000001196ccde4d0 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd00af0;
L_000001196cce07d0 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd00b38;
L_000001196ccdeed0 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd00b80;
L_000001196cce0370 .reduce/nor L_000001196cce6890;
L_000001196cce0050 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd00bc8;
L_000001196ccde110 .cmp/eq 12, v000001196ccc8780_0, L_000001196cd00c10;
S_000001196ccac560 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001196ccad500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001196ccc5f60 .param/l "add" 0 9 6, C4<000000100000>;
P_000001196ccc5f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001196ccc5fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001196ccc6008 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001196ccc6040 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001196ccc6078 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001196ccc60b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001196ccc60e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001196ccc6120 .param/l "j" 0 9 19, C4<000010000000>;
P_000001196ccc6158 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001196ccc6190 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001196ccc61c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001196ccc6200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001196ccc6238 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001196ccc6270 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001196ccc62a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001196ccc62e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001196ccc6318 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001196ccc6350 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001196ccc6388 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001196ccc63c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001196ccc63f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001196ccc6430 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001196ccc6468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001196ccc64a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001196ccb7870_0 .var "Immed", 31 0;
v000001196ccb79b0_0 .net "Inst", 31 0, v000001196ccb27d0_0;  alias, 1 drivers
v000001196ccb7a50_0 .net "opcode", 11 0, v000001196ccc8780_0;  alias, 1 drivers
E_000001196cc3ab70 .event anyedge, v000001196ccaebc0_0, v000001196ccb79b0_0;
S_000001196ccac240 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001196ccad500;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001196ccba250_0 .var "Read_data1", 31 0;
v000001196ccb9c10_0 .var "Read_data2", 31 0;
v000001196ccb9cb0_0 .net "Read_reg1", 4 0, v000001196ccc8e60_0;  alias, 1 drivers
v000001196ccba1b0_0 .net "Read_reg2", 4 0, v000001196ccc72e0_0;  alias, 1 drivers
v000001196ccb9e90_0 .net "Write_data", 31 0, L_000001196ccfd100;  alias, 1 drivers
v000001196ccb9f30_0 .net "Write_en", 0 0, v000001196cccaa80_0;  alias, 1 drivers
v000001196ccb9df0_0 .net "Write_reg", 4 0, v000001196cccaee0_0;  alias, 1 drivers
v000001196ccb9fd0_0 .net "clk", 0 0, L_000001196cc18bf0;  alias, 1 drivers
v000001196ccba070_0 .var/i "i", 31 0;
v000001196ccba2f0 .array "reg_file", 0 31, 31 0;
v000001196ccb9d50_0 .net "rst", 0 0, v000001196ccd9750_0;  alias, 1 drivers
E_000001196cc3b270 .event posedge, v000001196ccb6a10_0;
S_000001196ccad050 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001196ccac240;
 .timescale 0 0;
v000001196ccba110_0 .var/i "i", 31 0;
S_000001196ccac3d0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001196ca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001196ccc64e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001196ccc6518 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001196ccc6550 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001196ccc6588 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001196ccc65c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001196ccc65f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001196ccc6630 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001196ccc6668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001196ccc66a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001196ccc66d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001196ccc6710 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001196ccc6748 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001196ccc6780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001196ccc67b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001196ccc67f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001196ccc6828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001196ccc6860 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001196ccc6898 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001196ccc68d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001196ccc6908 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001196ccc6940 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001196ccc6978 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001196ccc69b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001196ccc69e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001196ccc6a20 .param/l "xori" 0 9 12, C4<001110000000>;
v000001196ccb27d0_0 .var "ID_INST", 31 0;
v000001196ccb29b0_0 .var "ID_PC", 31 0;
v000001196ccc8780_0 .var "ID_opcode", 11 0;
v000001196ccc7ce0_0 .var "ID_rd_ind", 4 0;
v000001196ccc8e60_0 .var "ID_rs1_ind", 4 0;
v000001196ccc72e0_0 .var "ID_rs2_ind", 4 0;
v000001196ccc8f00_0 .net "IF_FLUSH", 0 0, v000001196ccb7d70_0;  alias, 1 drivers
v000001196ccc7f60_0 .net "IF_INST", 31 0, L_000001196cce6740;  alias, 1 drivers
v000001196ccc8320_0 .net "IF_PC", 31 0, v000001196ccc7ec0_0;  alias, 1 drivers
v000001196ccc90e0_0 .net "clk", 0 0, L_000001196cce5860;  1 drivers
v000001196ccc8c80_0 .net "if_id_Write", 0 0, v000001196ccb9710_0;  alias, 1 drivers
v000001196ccc7560_0 .net "rst", 0 0, v000001196ccd9750_0;  alias, 1 drivers
E_000001196cc3afb0 .event posedge, v000001196cca0fa0_0, v000001196ccc90e0_0;
S_000001196ccac6f0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001196ca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001196cccb480_0 .net "EX1_PFC", 31 0, L_000001196cce0690;  alias, 1 drivers
v000001196cccb8e0_0 .net "EX2_PFC", 31 0, v000001196ccb0ec0_0;  alias, 1 drivers
v000001196ccc9d60_0 .net "ID_PFC", 31 0, L_000001196ccddad0;  alias, 1 drivers
v000001196ccc9c20_0 .net "PC_src", 2 0, L_000001196ccdd210;  alias, 1 drivers
v000001196ccc9e00_0 .net "PC_write", 0 0, v000001196ccb7ff0_0;  alias, 1 drivers
L_000001196cd00088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001196cccae40_0 .net/2u *"_ivl_0", 31 0, L_000001196cd00088;  1 drivers
v000001196ccc95e0_0 .net "clk", 0 0, L_000001196cc18bf0;  alias, 1 drivers
v000001196cccb660_0 .net "inst", 31 0, L_000001196cce6740;  alias, 1 drivers
v000001196ccc9ea0_0 .net "inst_mem_in", 31 0, v000001196ccc7ec0_0;  alias, 1 drivers
v000001196ccca300_0 .net "pc_reg_in", 31 0, L_000001196cce62e0;  1 drivers
v000001196ccc9cc0_0 .net "rst", 0 0, v000001196ccd9750_0;  alias, 1 drivers
L_000001196ccdc6d0 .arith/sum 32, v000001196ccc7ec0_0, L_000001196cd00088;
S_000001196ccac880 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001196ccac6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001196cce6740 .functor BUFZ 32, L_000001196ccdd350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001196ccc8a00_0 .net "Data_Out", 31 0, L_000001196cce6740;  alias, 1 drivers
v000001196ccc83c0 .array "InstMem", 0 1023, 31 0;
v000001196ccc7380_0 .net *"_ivl_0", 31 0, L_000001196ccdd350;  1 drivers
v000001196ccc7740_0 .net *"_ivl_3", 9 0, L_000001196ccdcd10;  1 drivers
v000001196ccc77e0_0 .net *"_ivl_4", 11 0, L_000001196ccdda30;  1 drivers
L_000001196cd001a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001196ccc7600_0 .net *"_ivl_7", 1 0, L_000001196cd001a8;  1 drivers
v000001196ccc7420_0 .net "addr", 31 0, v000001196ccc7ec0_0;  alias, 1 drivers
v000001196ccc7920_0 .net "clk", 0 0, L_000001196cc18bf0;  alias, 1 drivers
v000001196ccc8fa0_0 .var/i "i", 31 0;
L_000001196ccdd350 .array/port v000001196ccc83c0, L_000001196ccdda30;
L_000001196ccdcd10 .part v000001196ccc7ec0_0, 0, 10;
L_000001196ccdda30 .concat [ 10 2 0 0], L_000001196ccdcd10, L_000001196cd001a8;
S_000001196ccacd30 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001196ccac6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001196cc3ae30 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001196ccc8aa0_0 .net "DataIn", 31 0, L_000001196cce62e0;  alias, 1 drivers
v000001196ccc7ec0_0 .var "DataOut", 31 0;
v000001196ccc85a0_0 .net "PC_Write", 0 0, v000001196ccb7ff0_0;  alias, 1 drivers
v000001196ccc8500_0 .net "clk", 0 0, L_000001196cc18bf0;  alias, 1 drivers
v000001196ccc9040_0 .net "rst", 0 0, v000001196ccd9750_0;  alias, 1 drivers
S_000001196ccacec0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001196ccac6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001196cc3b230 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001196cc1a390 .functor NOT 1, L_000001196ccdc950, C4<0>, C4<0>, C4<0>;
L_000001196cc1a4e0 .functor NOT 1, L_000001196ccdc310, C4<0>, C4<0>, C4<0>;
L_000001196cc1a470 .functor AND 1, L_000001196cc1a390, L_000001196cc1a4e0, C4<1>, C4<1>;
L_000001196cc1a2b0 .functor NOT 1, L_000001196ccdde90, C4<0>, C4<0>, C4<0>;
L_000001196cbac1a0 .functor AND 1, L_000001196cc1a470, L_000001196cc1a2b0, C4<1>, C4<1>;
L_000001196cbac210 .functor AND 32, L_000001196ccdc3b0, L_000001196ccdc6d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001196cbac3d0 .functor NOT 1, L_000001196ccdc450, C4<0>, C4<0>, C4<0>;
L_000001196cbacc90 .functor NOT 1, L_000001196ccdcb30, C4<0>, C4<0>, C4<0>;
L_000001196cce66d0 .functor AND 1, L_000001196cbac3d0, L_000001196cbacc90, C4<1>, C4<1>;
L_000001196cce6120 .functor AND 1, L_000001196cce66d0, L_000001196ccdc1d0, C4<1>, C4<1>;
L_000001196cce55c0 .functor AND 32, L_000001196ccdc590, L_000001196ccddad0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001196cce5b00 .functor OR 32, L_000001196cbac210, L_000001196cce55c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001196cce5080 .functor NOT 1, L_000001196ccdd8f0, C4<0>, C4<0>, C4<0>;
L_000001196cce6200 .functor AND 1, L_000001196cce5080, L_000001196ccdc130, C4<1>, C4<1>;
L_000001196cce6190 .functor NOT 1, L_000001196ccdc4f0, C4<0>, C4<0>, C4<0>;
L_000001196cce5160 .functor AND 1, L_000001196cce6200, L_000001196cce6190, C4<1>, C4<1>;
L_000001196cce5b70 .functor AND 32, L_000001196ccdc630, v000001196ccc7ec0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001196cce6270 .functor OR 32, L_000001196cce5b00, L_000001196cce5b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001196cce5780 .functor NOT 1, L_000001196ccdb910, C4<0>, C4<0>, C4<0>;
L_000001196cce5be0 .functor AND 1, L_000001196cce5780, L_000001196ccddfd0, C4<1>, C4<1>;
L_000001196cce65f0 .functor AND 1, L_000001196cce5be0, L_000001196ccddc10, C4<1>, C4<1>;
L_000001196cce59b0 .functor AND 32, L_000001196ccdbc30, L_000001196cce0690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001196cce6660 .functor OR 32, L_000001196cce6270, L_000001196cce59b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001196cce6ba0 .functor NOT 1, L_000001196ccdb9b0, C4<0>, C4<0>, C4<0>;
L_000001196cce5fd0 .functor AND 1, L_000001196ccdd5d0, L_000001196cce6ba0, C4<1>, C4<1>;
L_000001196cce5550 .functor NOT 1, L_000001196ccddd50, C4<0>, C4<0>, C4<0>;
L_000001196cce5e80 .functor AND 1, L_000001196cce5fd0, L_000001196cce5550, C4<1>, C4<1>;
L_000001196cce5cc0 .functor AND 32, L_000001196ccdbe10, v000001196ccb0ec0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001196cce62e0 .functor OR 32, L_000001196cce6660, L_000001196cce5cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001196ccc7240_0 .net *"_ivl_1", 0 0, L_000001196ccdc950;  1 drivers
v000001196ccc74c0_0 .net *"_ivl_11", 0 0, L_000001196ccdde90;  1 drivers
v000001196ccc8820_0 .net *"_ivl_12", 0 0, L_000001196cc1a2b0;  1 drivers
v000001196ccc8640_0 .net *"_ivl_14", 0 0, L_000001196cbac1a0;  1 drivers
v000001196ccc8280_0 .net *"_ivl_16", 31 0, L_000001196ccdc3b0;  1 drivers
v000001196ccc76a0_0 .net *"_ivl_18", 31 0, L_000001196cbac210;  1 drivers
v000001196ccc7ba0_0 .net *"_ivl_2", 0 0, L_000001196cc1a390;  1 drivers
v000001196ccc8460_0 .net *"_ivl_21", 0 0, L_000001196ccdc450;  1 drivers
v000001196ccc7880_0 .net *"_ivl_22", 0 0, L_000001196cbac3d0;  1 drivers
v000001196ccc8000_0 .net *"_ivl_25", 0 0, L_000001196ccdcb30;  1 drivers
v000001196ccc79c0_0 .net *"_ivl_26", 0 0, L_000001196cbacc90;  1 drivers
v000001196ccc7a60_0 .net *"_ivl_28", 0 0, L_000001196cce66d0;  1 drivers
v000001196ccc7b00_0 .net *"_ivl_31", 0 0, L_000001196ccdc1d0;  1 drivers
v000001196ccc7c40_0 .net *"_ivl_32", 0 0, L_000001196cce6120;  1 drivers
v000001196ccc6f20_0 .net *"_ivl_34", 31 0, L_000001196ccdc590;  1 drivers
v000001196ccc88c0_0 .net *"_ivl_36", 31 0, L_000001196cce55c0;  1 drivers
v000001196ccc8960_0 .net *"_ivl_38", 31 0, L_000001196cce5b00;  1 drivers
v000001196ccc8b40_0 .net *"_ivl_41", 0 0, L_000001196ccdd8f0;  1 drivers
v000001196ccc7d80_0 .net *"_ivl_42", 0 0, L_000001196cce5080;  1 drivers
v000001196ccc6e80_0 .net *"_ivl_45", 0 0, L_000001196ccdc130;  1 drivers
v000001196ccc7e20_0 .net *"_ivl_46", 0 0, L_000001196cce6200;  1 drivers
v000001196ccc8be0_0 .net *"_ivl_49", 0 0, L_000001196ccdc4f0;  1 drivers
v000001196ccc80a0_0 .net *"_ivl_5", 0 0, L_000001196ccdc310;  1 drivers
v000001196ccc8140_0 .net *"_ivl_50", 0 0, L_000001196cce6190;  1 drivers
v000001196ccc8d20_0 .net *"_ivl_52", 0 0, L_000001196cce5160;  1 drivers
v000001196ccc81e0_0 .net *"_ivl_54", 31 0, L_000001196ccdc630;  1 drivers
v000001196ccc8dc0_0 .net *"_ivl_56", 31 0, L_000001196cce5b70;  1 drivers
v000001196ccc9180_0 .net *"_ivl_58", 31 0, L_000001196cce6270;  1 drivers
v000001196ccc9220_0 .net *"_ivl_6", 0 0, L_000001196cc1a4e0;  1 drivers
v000001196ccc6ac0_0 .net *"_ivl_61", 0 0, L_000001196ccdb910;  1 drivers
v000001196ccc6fc0_0 .net *"_ivl_62", 0 0, L_000001196cce5780;  1 drivers
v000001196ccc6b60_0 .net *"_ivl_65", 0 0, L_000001196ccddfd0;  1 drivers
v000001196ccc6c00_0 .net *"_ivl_66", 0 0, L_000001196cce5be0;  1 drivers
v000001196ccc6ca0_0 .net *"_ivl_69", 0 0, L_000001196ccddc10;  1 drivers
v000001196ccc6d40_0 .net *"_ivl_70", 0 0, L_000001196cce65f0;  1 drivers
v000001196ccc6de0_0 .net *"_ivl_72", 31 0, L_000001196ccdbc30;  1 drivers
v000001196ccc7060_0 .net *"_ivl_74", 31 0, L_000001196cce59b0;  1 drivers
v000001196ccc7100_0 .net *"_ivl_76", 31 0, L_000001196cce6660;  1 drivers
v000001196ccc71a0_0 .net *"_ivl_79", 0 0, L_000001196ccdd5d0;  1 drivers
v000001196cccb520_0 .net *"_ivl_8", 0 0, L_000001196cc1a470;  1 drivers
v000001196ccc9fe0_0 .net *"_ivl_81", 0 0, L_000001196ccdb9b0;  1 drivers
v000001196cccb5c0_0 .net *"_ivl_82", 0 0, L_000001196cce6ba0;  1 drivers
v000001196ccc9b80_0 .net *"_ivl_84", 0 0, L_000001196cce5fd0;  1 drivers
v000001196ccca8a0_0 .net *"_ivl_87", 0 0, L_000001196ccddd50;  1 drivers
v000001196cccb340_0 .net *"_ivl_88", 0 0, L_000001196cce5550;  1 drivers
v000001196cccac60_0 .net *"_ivl_90", 0 0, L_000001196cce5e80;  1 drivers
v000001196ccc9ae0_0 .net *"_ivl_92", 31 0, L_000001196ccdbe10;  1 drivers
v000001196ccca6c0_0 .net *"_ivl_94", 31 0, L_000001196cce5cc0;  1 drivers
v000001196ccc97c0_0 .net "ina", 31 0, L_000001196ccdc6d0;  1 drivers
v000001196ccc9900_0 .net "inb", 31 0, L_000001196ccddad0;  alias, 1 drivers
v000001196cccaf80_0 .net "inc", 31 0, v000001196ccc7ec0_0;  alias, 1 drivers
v000001196ccca440_0 .net "ind", 31 0, L_000001196cce0690;  alias, 1 drivers
v000001196ccca120_0 .net "ine", 31 0, v000001196ccb0ec0_0;  alias, 1 drivers
L_000001196cd000d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001196ccc9860_0 .net "inf", 31 0, L_000001196cd000d0;  1 drivers
L_000001196cd00118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001196ccc94a0_0 .net "ing", 31 0, L_000001196cd00118;  1 drivers
L_000001196cd00160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001196cccb2a0_0 .net "inh", 31 0, L_000001196cd00160;  1 drivers
v000001196ccc9400_0 .net "out", 31 0, L_000001196cce62e0;  alias, 1 drivers
v000001196cccb980_0 .net "sel", 2 0, L_000001196ccdd210;  alias, 1 drivers
L_000001196ccdc950 .part L_000001196ccdd210, 2, 1;
L_000001196ccdc310 .part L_000001196ccdd210, 1, 1;
L_000001196ccdde90 .part L_000001196ccdd210, 0, 1;
LS_000001196ccdc3b0_0_0 .concat [ 1 1 1 1], L_000001196cbac1a0, L_000001196cbac1a0, L_000001196cbac1a0, L_000001196cbac1a0;
LS_000001196ccdc3b0_0_4 .concat [ 1 1 1 1], L_000001196cbac1a0, L_000001196cbac1a0, L_000001196cbac1a0, L_000001196cbac1a0;
LS_000001196ccdc3b0_0_8 .concat [ 1 1 1 1], L_000001196cbac1a0, L_000001196cbac1a0, L_000001196cbac1a0, L_000001196cbac1a0;
LS_000001196ccdc3b0_0_12 .concat [ 1 1 1 1], L_000001196cbac1a0, L_000001196cbac1a0, L_000001196cbac1a0, L_000001196cbac1a0;
LS_000001196ccdc3b0_0_16 .concat [ 1 1 1 1], L_000001196cbac1a0, L_000001196cbac1a0, L_000001196cbac1a0, L_000001196cbac1a0;
LS_000001196ccdc3b0_0_20 .concat [ 1 1 1 1], L_000001196cbac1a0, L_000001196cbac1a0, L_000001196cbac1a0, L_000001196cbac1a0;
LS_000001196ccdc3b0_0_24 .concat [ 1 1 1 1], L_000001196cbac1a0, L_000001196cbac1a0, L_000001196cbac1a0, L_000001196cbac1a0;
LS_000001196ccdc3b0_0_28 .concat [ 1 1 1 1], L_000001196cbac1a0, L_000001196cbac1a0, L_000001196cbac1a0, L_000001196cbac1a0;
LS_000001196ccdc3b0_1_0 .concat [ 4 4 4 4], LS_000001196ccdc3b0_0_0, LS_000001196ccdc3b0_0_4, LS_000001196ccdc3b0_0_8, LS_000001196ccdc3b0_0_12;
LS_000001196ccdc3b0_1_4 .concat [ 4 4 4 4], LS_000001196ccdc3b0_0_16, LS_000001196ccdc3b0_0_20, LS_000001196ccdc3b0_0_24, LS_000001196ccdc3b0_0_28;
L_000001196ccdc3b0 .concat [ 16 16 0 0], LS_000001196ccdc3b0_1_0, LS_000001196ccdc3b0_1_4;
L_000001196ccdc450 .part L_000001196ccdd210, 2, 1;
L_000001196ccdcb30 .part L_000001196ccdd210, 1, 1;
L_000001196ccdc1d0 .part L_000001196ccdd210, 0, 1;
LS_000001196ccdc590_0_0 .concat [ 1 1 1 1], L_000001196cce6120, L_000001196cce6120, L_000001196cce6120, L_000001196cce6120;
LS_000001196ccdc590_0_4 .concat [ 1 1 1 1], L_000001196cce6120, L_000001196cce6120, L_000001196cce6120, L_000001196cce6120;
LS_000001196ccdc590_0_8 .concat [ 1 1 1 1], L_000001196cce6120, L_000001196cce6120, L_000001196cce6120, L_000001196cce6120;
LS_000001196ccdc590_0_12 .concat [ 1 1 1 1], L_000001196cce6120, L_000001196cce6120, L_000001196cce6120, L_000001196cce6120;
LS_000001196ccdc590_0_16 .concat [ 1 1 1 1], L_000001196cce6120, L_000001196cce6120, L_000001196cce6120, L_000001196cce6120;
LS_000001196ccdc590_0_20 .concat [ 1 1 1 1], L_000001196cce6120, L_000001196cce6120, L_000001196cce6120, L_000001196cce6120;
LS_000001196ccdc590_0_24 .concat [ 1 1 1 1], L_000001196cce6120, L_000001196cce6120, L_000001196cce6120, L_000001196cce6120;
LS_000001196ccdc590_0_28 .concat [ 1 1 1 1], L_000001196cce6120, L_000001196cce6120, L_000001196cce6120, L_000001196cce6120;
LS_000001196ccdc590_1_0 .concat [ 4 4 4 4], LS_000001196ccdc590_0_0, LS_000001196ccdc590_0_4, LS_000001196ccdc590_0_8, LS_000001196ccdc590_0_12;
LS_000001196ccdc590_1_4 .concat [ 4 4 4 4], LS_000001196ccdc590_0_16, LS_000001196ccdc590_0_20, LS_000001196ccdc590_0_24, LS_000001196ccdc590_0_28;
L_000001196ccdc590 .concat [ 16 16 0 0], LS_000001196ccdc590_1_0, LS_000001196ccdc590_1_4;
L_000001196ccdd8f0 .part L_000001196ccdd210, 2, 1;
L_000001196ccdc130 .part L_000001196ccdd210, 1, 1;
L_000001196ccdc4f0 .part L_000001196ccdd210, 0, 1;
LS_000001196ccdc630_0_0 .concat [ 1 1 1 1], L_000001196cce5160, L_000001196cce5160, L_000001196cce5160, L_000001196cce5160;
LS_000001196ccdc630_0_4 .concat [ 1 1 1 1], L_000001196cce5160, L_000001196cce5160, L_000001196cce5160, L_000001196cce5160;
LS_000001196ccdc630_0_8 .concat [ 1 1 1 1], L_000001196cce5160, L_000001196cce5160, L_000001196cce5160, L_000001196cce5160;
LS_000001196ccdc630_0_12 .concat [ 1 1 1 1], L_000001196cce5160, L_000001196cce5160, L_000001196cce5160, L_000001196cce5160;
LS_000001196ccdc630_0_16 .concat [ 1 1 1 1], L_000001196cce5160, L_000001196cce5160, L_000001196cce5160, L_000001196cce5160;
LS_000001196ccdc630_0_20 .concat [ 1 1 1 1], L_000001196cce5160, L_000001196cce5160, L_000001196cce5160, L_000001196cce5160;
LS_000001196ccdc630_0_24 .concat [ 1 1 1 1], L_000001196cce5160, L_000001196cce5160, L_000001196cce5160, L_000001196cce5160;
LS_000001196ccdc630_0_28 .concat [ 1 1 1 1], L_000001196cce5160, L_000001196cce5160, L_000001196cce5160, L_000001196cce5160;
LS_000001196ccdc630_1_0 .concat [ 4 4 4 4], LS_000001196ccdc630_0_0, LS_000001196ccdc630_0_4, LS_000001196ccdc630_0_8, LS_000001196ccdc630_0_12;
LS_000001196ccdc630_1_4 .concat [ 4 4 4 4], LS_000001196ccdc630_0_16, LS_000001196ccdc630_0_20, LS_000001196ccdc630_0_24, LS_000001196ccdc630_0_28;
L_000001196ccdc630 .concat [ 16 16 0 0], LS_000001196ccdc630_1_0, LS_000001196ccdc630_1_4;
L_000001196ccdb910 .part L_000001196ccdd210, 2, 1;
L_000001196ccddfd0 .part L_000001196ccdd210, 1, 1;
L_000001196ccddc10 .part L_000001196ccdd210, 0, 1;
LS_000001196ccdbc30_0_0 .concat [ 1 1 1 1], L_000001196cce65f0, L_000001196cce65f0, L_000001196cce65f0, L_000001196cce65f0;
LS_000001196ccdbc30_0_4 .concat [ 1 1 1 1], L_000001196cce65f0, L_000001196cce65f0, L_000001196cce65f0, L_000001196cce65f0;
LS_000001196ccdbc30_0_8 .concat [ 1 1 1 1], L_000001196cce65f0, L_000001196cce65f0, L_000001196cce65f0, L_000001196cce65f0;
LS_000001196ccdbc30_0_12 .concat [ 1 1 1 1], L_000001196cce65f0, L_000001196cce65f0, L_000001196cce65f0, L_000001196cce65f0;
LS_000001196ccdbc30_0_16 .concat [ 1 1 1 1], L_000001196cce65f0, L_000001196cce65f0, L_000001196cce65f0, L_000001196cce65f0;
LS_000001196ccdbc30_0_20 .concat [ 1 1 1 1], L_000001196cce65f0, L_000001196cce65f0, L_000001196cce65f0, L_000001196cce65f0;
LS_000001196ccdbc30_0_24 .concat [ 1 1 1 1], L_000001196cce65f0, L_000001196cce65f0, L_000001196cce65f0, L_000001196cce65f0;
LS_000001196ccdbc30_0_28 .concat [ 1 1 1 1], L_000001196cce65f0, L_000001196cce65f0, L_000001196cce65f0, L_000001196cce65f0;
LS_000001196ccdbc30_1_0 .concat [ 4 4 4 4], LS_000001196ccdbc30_0_0, LS_000001196ccdbc30_0_4, LS_000001196ccdbc30_0_8, LS_000001196ccdbc30_0_12;
LS_000001196ccdbc30_1_4 .concat [ 4 4 4 4], LS_000001196ccdbc30_0_16, LS_000001196ccdbc30_0_20, LS_000001196ccdbc30_0_24, LS_000001196ccdbc30_0_28;
L_000001196ccdbc30 .concat [ 16 16 0 0], LS_000001196ccdbc30_1_0, LS_000001196ccdbc30_1_4;
L_000001196ccdd5d0 .part L_000001196ccdd210, 2, 1;
L_000001196ccdb9b0 .part L_000001196ccdd210, 1, 1;
L_000001196ccddd50 .part L_000001196ccdd210, 0, 1;
LS_000001196ccdbe10_0_0 .concat [ 1 1 1 1], L_000001196cce5e80, L_000001196cce5e80, L_000001196cce5e80, L_000001196cce5e80;
LS_000001196ccdbe10_0_4 .concat [ 1 1 1 1], L_000001196cce5e80, L_000001196cce5e80, L_000001196cce5e80, L_000001196cce5e80;
LS_000001196ccdbe10_0_8 .concat [ 1 1 1 1], L_000001196cce5e80, L_000001196cce5e80, L_000001196cce5e80, L_000001196cce5e80;
LS_000001196ccdbe10_0_12 .concat [ 1 1 1 1], L_000001196cce5e80, L_000001196cce5e80, L_000001196cce5e80, L_000001196cce5e80;
LS_000001196ccdbe10_0_16 .concat [ 1 1 1 1], L_000001196cce5e80, L_000001196cce5e80, L_000001196cce5e80, L_000001196cce5e80;
LS_000001196ccdbe10_0_20 .concat [ 1 1 1 1], L_000001196cce5e80, L_000001196cce5e80, L_000001196cce5e80, L_000001196cce5e80;
LS_000001196ccdbe10_0_24 .concat [ 1 1 1 1], L_000001196cce5e80, L_000001196cce5e80, L_000001196cce5e80, L_000001196cce5e80;
LS_000001196ccdbe10_0_28 .concat [ 1 1 1 1], L_000001196cce5e80, L_000001196cce5e80, L_000001196cce5e80, L_000001196cce5e80;
LS_000001196ccdbe10_1_0 .concat [ 4 4 4 4], LS_000001196ccdbe10_0_0, LS_000001196ccdbe10_0_4, LS_000001196ccdbe10_0_8, LS_000001196ccdbe10_0_12;
LS_000001196ccdbe10_1_4 .concat [ 4 4 4 4], LS_000001196ccdbe10_0_16, LS_000001196ccdbe10_0_20, LS_000001196ccdbe10_0_24, LS_000001196ccdbe10_0_28;
L_000001196ccdbe10 .concat [ 16 16 0 0], LS_000001196ccdbe10_1_0, LS_000001196ccdbe10_1_4;
S_000001196ccad1e0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001196ca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001196ccca3a0_0 .net "Write_Data", 31 0, v000001196cca0320_0;  alias, 1 drivers
v000001196ccca4e0_0 .net "addr", 31 0, v000001196cca19a0_0;  alias, 1 drivers
v000001196cccada0_0 .net "clk", 0 0, L_000001196cc18bf0;  alias, 1 drivers
v000001196ccc9360_0 .net "mem_out", 31 0, v000001196ccca1c0_0;  alias, 1 drivers
v000001196cccba20_0 .net "mem_read", 0 0, v000001196cca12c0_0;  alias, 1 drivers
v000001196ccca580_0 .net "mem_write", 0 0, v000001196cca10e0_0;  alias, 1 drivers
S_000001196ccabc00 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001196ccad1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001196ccc9f40 .array "DataMem", 1023 0, 31 0;
v000001196ccca080_0 .net "Data_In", 31 0, v000001196cca0320_0;  alias, 1 drivers
v000001196ccca1c0_0 .var "Data_Out", 31 0;
v000001196ccc99a0_0 .net "Write_en", 0 0, v000001196cca10e0_0;  alias, 1 drivers
v000001196ccca260_0 .net "addr", 31 0, v000001196cca19a0_0;  alias, 1 drivers
v000001196ccca620_0 .net "clk", 0 0, L_000001196cc18bf0;  alias, 1 drivers
v000001196cccb200_0 .var/i "i", 31 0;
S_000001196ccad690 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001196ca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001196ccd0a80 .param/l "add" 0 9 6, C4<000000100000>;
P_000001196ccd0ab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001196ccd0af0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001196ccd0b28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001196ccd0b60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001196ccd0b98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001196ccd0bd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001196ccd0c08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001196ccd0c40 .param/l "j" 0 9 19, C4<000010000000>;
P_000001196ccd0c78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001196ccd0cb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001196ccd0ce8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001196ccd0d20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001196ccd0d58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001196ccd0d90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001196ccd0dc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001196ccd0e00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001196ccd0e38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001196ccd0e70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001196ccd0ea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001196ccd0ee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001196ccd0f18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001196ccd0f50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001196ccd0f88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001196ccd0fc0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001196ccca760_0 .net "MEM_ALU_OUT", 31 0, v000001196cca19a0_0;  alias, 1 drivers
v000001196ccca800_0 .net "MEM_Data_mem_out", 31 0, v000001196ccca1c0_0;  alias, 1 drivers
v000001196cccb0c0_0 .net "MEM_memread", 0 0, v000001196cca12c0_0;  alias, 1 drivers
v000001196cccb700_0 .net "MEM_opcode", 11 0, v000001196cca0e60_0;  alias, 1 drivers
v000001196cccb3e0_0 .net "MEM_rd_ind", 4 0, v000001196cca0a00_0;  alias, 1 drivers
v000001196ccca940_0 .net "MEM_rd_indzero", 0 0, v000001196cca08c0_0;  alias, 1 drivers
v000001196ccca9e0_0 .net "MEM_regwrite", 0 0, v000001196cca0b40_0;  alias, 1 drivers
v000001196cccad00_0 .var "WB_ALU_OUT", 31 0;
v000001196cccb7a0_0 .var "WB_Data_mem_out", 31 0;
v000001196ccc92c0_0 .var "WB_memread", 0 0;
v000001196cccaee0_0 .var "WB_rd_ind", 4 0;
v000001196cccb020_0 .var "WB_rd_indzero", 0 0;
v000001196cccaa80_0 .var "WB_regwrite", 0 0;
v000001196cccab20_0 .net "clk", 0 0, L_000001196ccfcfb0;  1 drivers
v000001196cccabc0_0 .var "hlt", 0 0;
v000001196ccc9540_0 .net "rst", 0 0, v000001196ccd9750_0;  alias, 1 drivers
E_000001196cc3b4b0 .event posedge, v000001196cca0fa0_0, v000001196cccab20_0;
S_000001196ccabd90 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001196ca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001196ccfd020 .functor AND 32, v000001196cccb7a0_0, L_000001196cd564d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001196ccfcf40 .functor NOT 1, v000001196ccc92c0_0, C4<0>, C4<0>, C4<0>;
L_000001196ccfd090 .functor AND 32, v000001196cccad00_0, L_000001196cd55710, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001196ccfd100 .functor OR 32, L_000001196ccfd020, L_000001196ccfd090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001196cccb160_0 .net "Write_Data_RegFile", 31 0, L_000001196ccfd100;  alias, 1 drivers
v000001196cccb840_0 .net *"_ivl_0", 31 0, L_000001196cd564d0;  1 drivers
v000001196ccc9680_0 .net *"_ivl_2", 31 0, L_000001196ccfd020;  1 drivers
v000001196ccc9a40_0 .net *"_ivl_4", 0 0, L_000001196ccfcf40;  1 drivers
v000001196ccc9720_0 .net *"_ivl_6", 31 0, L_000001196cd55710;  1 drivers
v000001196cccbd40_0 .net *"_ivl_8", 31 0, L_000001196ccfd090;  1 drivers
v000001196cccc880_0 .net "alu_out", 31 0, v000001196cccad00_0;  alias, 1 drivers
v000001196cccd5a0_0 .net "mem_out", 31 0, v000001196cccb7a0_0;  alias, 1 drivers
v000001196cccd500_0 .net "mem_read", 0 0, v000001196ccc92c0_0;  alias, 1 drivers
LS_000001196cd564d0_0_0 .concat [ 1 1 1 1], v000001196ccc92c0_0, v000001196ccc92c0_0, v000001196ccc92c0_0, v000001196ccc92c0_0;
LS_000001196cd564d0_0_4 .concat [ 1 1 1 1], v000001196ccc92c0_0, v000001196ccc92c0_0, v000001196ccc92c0_0, v000001196ccc92c0_0;
LS_000001196cd564d0_0_8 .concat [ 1 1 1 1], v000001196ccc92c0_0, v000001196ccc92c0_0, v000001196ccc92c0_0, v000001196ccc92c0_0;
LS_000001196cd564d0_0_12 .concat [ 1 1 1 1], v000001196ccc92c0_0, v000001196ccc92c0_0, v000001196ccc92c0_0, v000001196ccc92c0_0;
LS_000001196cd564d0_0_16 .concat [ 1 1 1 1], v000001196ccc92c0_0, v000001196ccc92c0_0, v000001196ccc92c0_0, v000001196ccc92c0_0;
LS_000001196cd564d0_0_20 .concat [ 1 1 1 1], v000001196ccc92c0_0, v000001196ccc92c0_0, v000001196ccc92c0_0, v000001196ccc92c0_0;
LS_000001196cd564d0_0_24 .concat [ 1 1 1 1], v000001196ccc92c0_0, v000001196ccc92c0_0, v000001196ccc92c0_0, v000001196ccc92c0_0;
LS_000001196cd564d0_0_28 .concat [ 1 1 1 1], v000001196ccc92c0_0, v000001196ccc92c0_0, v000001196ccc92c0_0, v000001196ccc92c0_0;
LS_000001196cd564d0_1_0 .concat [ 4 4 4 4], LS_000001196cd564d0_0_0, LS_000001196cd564d0_0_4, LS_000001196cd564d0_0_8, LS_000001196cd564d0_0_12;
LS_000001196cd564d0_1_4 .concat [ 4 4 4 4], LS_000001196cd564d0_0_16, LS_000001196cd564d0_0_20, LS_000001196cd564d0_0_24, LS_000001196cd564d0_0_28;
L_000001196cd564d0 .concat [ 16 16 0 0], LS_000001196cd564d0_1_0, LS_000001196cd564d0_1_4;
LS_000001196cd55710_0_0 .concat [ 1 1 1 1], L_000001196ccfcf40, L_000001196ccfcf40, L_000001196ccfcf40, L_000001196ccfcf40;
LS_000001196cd55710_0_4 .concat [ 1 1 1 1], L_000001196ccfcf40, L_000001196ccfcf40, L_000001196ccfcf40, L_000001196ccfcf40;
LS_000001196cd55710_0_8 .concat [ 1 1 1 1], L_000001196ccfcf40, L_000001196ccfcf40, L_000001196ccfcf40, L_000001196ccfcf40;
LS_000001196cd55710_0_12 .concat [ 1 1 1 1], L_000001196ccfcf40, L_000001196ccfcf40, L_000001196ccfcf40, L_000001196ccfcf40;
LS_000001196cd55710_0_16 .concat [ 1 1 1 1], L_000001196ccfcf40, L_000001196ccfcf40, L_000001196ccfcf40, L_000001196ccfcf40;
LS_000001196cd55710_0_20 .concat [ 1 1 1 1], L_000001196ccfcf40, L_000001196ccfcf40, L_000001196ccfcf40, L_000001196ccfcf40;
LS_000001196cd55710_0_24 .concat [ 1 1 1 1], L_000001196ccfcf40, L_000001196ccfcf40, L_000001196ccfcf40, L_000001196ccfcf40;
LS_000001196cd55710_0_28 .concat [ 1 1 1 1], L_000001196ccfcf40, L_000001196ccfcf40, L_000001196ccfcf40, L_000001196ccfcf40;
LS_000001196cd55710_1_0 .concat [ 4 4 4 4], LS_000001196cd55710_0_0, LS_000001196cd55710_0_4, LS_000001196cd55710_0_8, LS_000001196cd55710_0_12;
LS_000001196cd55710_1_4 .concat [ 4 4 4 4], LS_000001196cd55710_0_16, LS_000001196cd55710_0_20, LS_000001196cd55710_0_24, LS_000001196cd55710_0_28;
L_000001196cd55710 .concat [ 16 16 0 0], LS_000001196cd55710_1_0, LS_000001196cd55710_1_4;
    .scope S_000001196ccacd30;
T_0 ;
    %wait E_000001196cc39cf0;
    %load/vec4 v000001196ccc9040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001196ccc7ec0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001196ccc85a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001196ccc8aa0_0;
    %assign/vec4 v000001196ccc7ec0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001196ccac880;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001196ccc8fa0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001196ccc8fa0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001196ccc8fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001196ccc83c0, 0, 4;
    %load/vec4 v000001196ccc8fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001196ccc8fa0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001196ccc83c0, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001196ccc83c0, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001196ccc83c0, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001196ccc83c0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001196ccc83c0, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001196ccc83c0, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001196ccc83c0, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001196ccc83c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001196ccc83c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001196ccc83c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001196ccc83c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001196ccc83c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001196ccc83c0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001196ccac3d0;
T_2 ;
    %wait E_000001196cc3afb0;
    %load/vec4 v000001196ccc7560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001196ccb29b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccb27d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001196ccc7ce0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001196ccc72e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001196ccc8e60_0, 0;
    %assign/vec4 v000001196ccc8780_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001196ccc8c80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001196ccc8f00_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001196ccb29b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccb27d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001196ccc7ce0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001196ccc72e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001196ccc8e60_0, 0;
    %assign/vec4 v000001196ccc8780_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001196ccc8c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001196ccc7f60_0;
    %assign/vec4 v000001196ccb27d0_0, 0;
    %load/vec4 v000001196ccc8320_0;
    %assign/vec4 v000001196ccb29b0_0, 0;
    %load/vec4 v000001196ccc7f60_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001196ccc72e0_0, 0;
    %load/vec4 v000001196ccc7f60_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001196ccc8780_0, 4, 5;
    %load/vec4 v000001196ccc7f60_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001196ccc7f60_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001196ccc8780_0, 4, 5;
    %load/vec4 v000001196ccc7f60_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001196ccc7f60_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001196ccc7f60_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001196ccc7f60_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001196ccc7f60_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001196ccc7f60_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001196ccc8e60_0, 0;
    %load/vec4 v000001196ccc7f60_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001196ccc7f60_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001196ccc7ce0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001196ccc7f60_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001196ccc7ce0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001196ccc7f60_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001196ccc7ce0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001196ccac240;
T_3 ;
    %wait E_000001196cc39cf0;
    %load/vec4 v000001196ccb9d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001196ccba070_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001196ccba070_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001196ccba070_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001196ccba2f0, 0, 4;
    %load/vec4 v000001196ccba070_0;
    %addi 1, 0, 32;
    %store/vec4 v000001196ccba070_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001196ccb9df0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001196ccb9f30_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001196ccb9e90_0;
    %load/vec4 v000001196ccb9df0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001196ccba2f0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001196ccba2f0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001196ccac240;
T_4 ;
    %wait E_000001196cc3b270;
    %load/vec4 v000001196ccb9df0_0;
    %load/vec4 v000001196ccb9cb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001196ccb9df0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001196ccb9f30_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001196ccb9e90_0;
    %assign/vec4 v000001196ccba250_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001196ccb9cb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001196ccba2f0, 4;
    %assign/vec4 v000001196ccba250_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001196ccac240;
T_5 ;
    %wait E_000001196cc3b270;
    %load/vec4 v000001196ccb9df0_0;
    %load/vec4 v000001196ccba1b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001196ccb9df0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001196ccb9f30_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001196ccb9e90_0;
    %assign/vec4 v000001196ccb9c10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001196ccba1b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001196ccba2f0, 4;
    %assign/vec4 v000001196ccb9c10_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001196ccac240;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001196ccad050;
    %jmp t_0;
    .scope S_000001196ccad050;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001196ccba110_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001196ccba110_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001196ccba110_0;
    %ix/getv/s 4, v000001196ccba110_0;
    %load/vec4a v000001196ccba2f0, 4;
    %ix/getv/s 4, v000001196ccba110_0;
    %load/vec4a v000001196ccba2f0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001196ccba110_0;
    %addi 1, 0, 32;
    %store/vec4 v000001196ccba110_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001196ccac240;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001196ccac560;
T_7 ;
    %wait E_000001196cc3ab70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001196ccb7870_0, 0, 32;
    %load/vec4 v000001196ccb7a50_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001196ccb7a50_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001196ccb79b0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001196ccb7870_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001196ccb7a50_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001196ccb7a50_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001196ccb7a50_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001196ccb79b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001196ccb7870_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001196ccb79b0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001196ccb79b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001196ccb7870_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001196ccaca10;
T_8 ;
    %wait E_000001196cc39cf0;
    %load/vec4 v000001196ccb6650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001196ccb5cf0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001196ccb5610_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001196ccb5610_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001196ccb5cf0_0;
    %load/vec4 v000001196ccb61f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001196ccb5cf0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001196ccb5cf0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001196ccb5cf0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001196ccb5cf0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001196ccb5cf0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001196ccb5cf0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001196ccaca10;
T_9 ;
    %wait E_000001196cc39cf0;
    %load/vec4 v000001196ccb6650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001196ccb5c50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001196ccb6970_0;
    %assign/vec4 v000001196ccb5c50_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001196ccabf20;
T_10 ;
    %wait E_000001196cc39a30;
    %load/vec4 v000001196ccb9b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001196ccb7ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001196ccb9710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001196ccb7d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001196ccb5e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001196ccb5250_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001196ccb4e90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001196ccb57f0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001196ccb56b0_0;
    %load/vec4 v000001196ccb5750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001196ccb59d0_0;
    %load/vec4 v000001196ccb5750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001196ccb4fd0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001196ccb5070_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001196ccb56b0_0;
    %load/vec4 v000001196ccb4f30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001196ccb59d0_0;
    %load/vec4 v000001196ccb4f30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001196ccb7ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001196ccb9710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001196ccb7d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001196ccb5e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001196ccb5250_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001196ccb5570_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001196ccb7ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001196ccb9710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001196ccb7d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001196ccb5e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001196ccb5250_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001196ccb7ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001196ccb9710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001196ccb7d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001196ccb5e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001196ccb5250_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001196ccab8e0;
T_11 ;
    %wait E_000001196cc3a870;
    %load/vec4 v000001196ccaef80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001196ccaf340_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccae260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccadea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccaf8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccae800_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccada40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccae8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccae300_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccae6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccae940_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccaf480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccafc00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccae9e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccae3a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccade00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001196ccadf40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001196ccadfe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001196ccafe80_0, 0;
    %assign/vec4 v000001196ccaf5c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001196ccaed00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001196ccaebc0_0;
    %assign/vec4 v000001196ccaf5c0_0, 0;
    %load/vec4 v000001196ccad9a0_0;
    %assign/vec4 v000001196ccafe80_0, 0;
    %load/vec4 v000001196ccadb80_0;
    %assign/vec4 v000001196ccadfe0_0, 0;
    %load/vec4 v000001196ccafca0_0;
    %assign/vec4 v000001196ccadf40_0, 0;
    %load/vec4 v000001196ccaf980_0;
    %assign/vec4 v000001196ccade00_0, 0;
    %load/vec4 v000001196ccaf020_0;
    %assign/vec4 v000001196ccae3a0_0, 0;
    %load/vec4 v000001196ccaff20_0;
    %assign/vec4 v000001196ccae9e0_0, 0;
    %load/vec4 v000001196ccafd40_0;
    %assign/vec4 v000001196ccafc00_0, 0;
    %load/vec4 v000001196ccafac0_0;
    %assign/vec4 v000001196ccaf480_0, 0;
    %load/vec4 v000001196ccaf3e0_0;
    %assign/vec4 v000001196ccae940_0, 0;
    %load/vec4 v000001196ccad900_0;
    %assign/vec4 v000001196ccae6c0_0, 0;
    %load/vec4 v000001196ccaf660_0;
    %assign/vec4 v000001196ccae300_0, 0;
    %load/vec4 v000001196ccae080_0;
    %assign/vec4 v000001196ccae8a0_0, 0;
    %load/vec4 v000001196ccaea80_0;
    %assign/vec4 v000001196ccada40_0, 0;
    %load/vec4 v000001196ccae440_0;
    %assign/vec4 v000001196ccae800_0, 0;
    %load/vec4 v000001196ccafb60_0;
    %assign/vec4 v000001196ccaf8e0_0, 0;
    %load/vec4 v000001196ccaeb20_0;
    %assign/vec4 v000001196ccadea0_0, 0;
    %load/vec4 v000001196ccaeda0_0;
    %assign/vec4 v000001196ccae260_0, 0;
    %load/vec4 v000001196ccaee40_0;
    %assign/vec4 v000001196ccaf340_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001196ccaf340_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccae260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccadea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccaf8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccae800_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccada40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccae8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccae300_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccae6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccae940_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccaf480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccafc00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccae9e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccae3a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccade00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001196ccadf40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001196ccadfe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001196ccafe80_0, 0;
    %assign/vec4 v000001196ccaf5c0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001196ccaba70;
T_12 ;
    %wait E_000001196cc399f0;
    %load/vec4 v000001196ccb5d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001196ccb01a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccb0ec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccb0600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccb13c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccb10a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccb04c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccb15a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccb0740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccb1280_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccb0240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccb0f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccb0380_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccb0420_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccb1640_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccb0ce0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001196ccb1460_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001196ccb02e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001196ccb16e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001196ccb1500_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccb0100_0, 0;
    %assign/vec4 v000001196ccb1320_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001196ccb5f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001196ccaf200_0;
    %assign/vec4 v000001196ccb1320_0, 0;
    %load/vec4 v000001196ccaf0c0_0;
    %assign/vec4 v000001196ccb0100_0, 0;
    %load/vec4 v000001196ccb06a0_0;
    %assign/vec4 v000001196ccb1500_0, 0;
    %load/vec4 v000001196ccb0920_0;
    %assign/vec4 v000001196ccb16e0_0, 0;
    %load/vec4 v000001196ccb11e0_0;
    %assign/vec4 v000001196ccb02e0_0, 0;
    %load/vec4 v000001196ccb1000_0;
    %assign/vec4 v000001196ccb1460_0, 0;
    %load/vec4 v000001196ccaf160_0;
    %assign/vec4 v000001196ccb0ce0_0, 0;
    %load/vec4 v000001196ccb1780_0;
    %assign/vec4 v000001196ccb1640_0, 0;
    %load/vec4 v000001196ccb0b00_0;
    %assign/vec4 v000001196ccb0420_0, 0;
    %load/vec4 v000001196ccb0a60_0;
    %assign/vec4 v000001196ccb0380_0, 0;
    %load/vec4 v000001196ccb0d80_0;
    %assign/vec4 v000001196ccb0f60_0, 0;
    %load/vec4 v000001196ccb0e20_0;
    %assign/vec4 v000001196ccb0240_0, 0;
    %load/vec4 v000001196ccb1140_0;
    %assign/vec4 v000001196ccb1280_0, 0;
    %load/vec4 v000001196ccb09c0_0;
    %assign/vec4 v000001196ccb0740_0, 0;
    %load/vec4 v000001196ccb0ba0_0;
    %assign/vec4 v000001196ccb15a0_0, 0;
    %load/vec4 v000001196ccb0880_0;
    %assign/vec4 v000001196ccb04c0_0, 0;
    %load/vec4 v000001196ccb0c40_0;
    %assign/vec4 v000001196ccb10a0_0, 0;
    %load/vec4 v000001196ccb07e0_0;
    %assign/vec4 v000001196ccb13c0_0, 0;
    %load/vec4 v000001196ccadc20_0;
    %assign/vec4 v000001196ccb0600_0, 0;
    %load/vec4 v000001196ccaf700_0;
    %assign/vec4 v000001196ccb0ec0_0, 0;
    %load/vec4 v000001196ccb0560_0;
    %assign/vec4 v000001196ccb01a0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001196ccb01a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccb0ec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccb0600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccb13c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccb10a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccb04c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccb15a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccb0740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccb1280_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccb0240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccb0f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccb0380_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccb0420_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccb1640_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccb0ce0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001196ccb1460_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001196ccb02e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001196ccb16e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001196ccb1500_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196ccb0100_0, 0;
    %assign/vec4 v000001196ccb1320_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001196caad8a0;
T_13 ;
    %wait E_000001196cc3a770;
    %load/vec4 v000001196cca2990_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001196cca2210_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001196cab02d0;
T_14 ;
    %wait E_000001196cc39db0;
    %load/vec4 v000001196cca4150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001196cca1db0_0;
    %pad/u 33;
    %load/vec4 v000001196cca41f0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001196cca2170_0, 0;
    %assign/vec4 v000001196cca1e50_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001196cca1db0_0;
    %pad/u 33;
    %load/vec4 v000001196cca41f0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001196cca2170_0, 0;
    %assign/vec4 v000001196cca1e50_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001196cca1db0_0;
    %pad/u 33;
    %load/vec4 v000001196cca41f0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001196cca2170_0, 0;
    %assign/vec4 v000001196cca1e50_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001196cca1db0_0;
    %pad/u 33;
    %load/vec4 v000001196cca41f0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001196cca2170_0, 0;
    %assign/vec4 v000001196cca1e50_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001196cca1db0_0;
    %pad/u 33;
    %load/vec4 v000001196cca41f0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001196cca2170_0, 0;
    %assign/vec4 v000001196cca1e50_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001196cca1db0_0;
    %pad/u 33;
    %load/vec4 v000001196cca41f0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001196cca2170_0, 0;
    %assign/vec4 v000001196cca1e50_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001196cca41f0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001196cca1e50_0;
    %load/vec4 v000001196cca41f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001196cca1db0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001196cca41f0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001196cca41f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001196cca1e50_0, 0;
    %load/vec4 v000001196cca1db0_0;
    %ix/getv 4, v000001196cca41f0_0;
    %shiftl 4;
    %assign/vec4 v000001196cca2170_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001196cca41f0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001196cca1e50_0;
    %load/vec4 v000001196cca41f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001196cca1db0_0;
    %load/vec4 v000001196cca41f0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001196cca41f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001196cca1e50_0, 0;
    %load/vec4 v000001196cca1db0_0;
    %ix/getv 4, v000001196cca41f0_0;
    %shiftr 4;
    %assign/vec4 v000001196cca2170_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001196cca1e50_0, 0;
    %load/vec4 v000001196cca1db0_0;
    %load/vec4 v000001196cca41f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001196cca2170_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001196cca1e50_0, 0;
    %load/vec4 v000001196cca41f0_0;
    %load/vec4 v000001196cca1db0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001196cca2170_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001196c9f6b50;
T_15 ;
    %wait E_000001196cc3a030;
    %load/vec4 v000001196cca0fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001196cca08c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196cca0b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196cca10e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196cca12c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001196cca0e60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001196cca0a00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196cca0320_0, 0;
    %assign/vec4 v000001196cca19a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001196cbc34d0_0;
    %assign/vec4 v000001196cca19a0_0, 0;
    %load/vec4 v000001196cca1720_0;
    %assign/vec4 v000001196cca0320_0, 0;
    %load/vec4 v000001196cca14a0_0;
    %assign/vec4 v000001196cca0a00_0, 0;
    %load/vec4 v000001196cb9f090_0;
    %assign/vec4 v000001196cca0e60_0, 0;
    %load/vec4 v000001196cbc22b0_0;
    %assign/vec4 v000001196cca12c0_0, 0;
    %load/vec4 v000001196cb9e910_0;
    %assign/vec4 v000001196cca10e0_0, 0;
    %load/vec4 v000001196cca0aa0_0;
    %assign/vec4 v000001196cca0b40_0, 0;
    %load/vec4 v000001196cca0960_0;
    %assign/vec4 v000001196cca08c0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001196ccabc00;
T_16 ;
    %wait E_000001196cc3b270;
    %load/vec4 v000001196ccc99a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001196ccca080_0;
    %load/vec4 v000001196ccca260_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001196ccc9f40, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001196ccabc00;
T_17 ;
    %wait E_000001196cc3b270;
    %load/vec4 v000001196ccca260_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001196ccc9f40, 4;
    %assign/vec4 v000001196ccca1c0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001196ccabc00;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001196cccb200_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001196cccb200_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001196cccb200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001196ccc9f40, 0, 4;
    %load/vec4 v000001196cccb200_0;
    %addi 1, 0, 32;
    %store/vec4 v000001196cccb200_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001196ccabc00;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001196cccb200_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001196cccb200_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001196cccb200_0;
    %load/vec4a v000001196ccc9f40, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001196cccb200_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001196cccb200_0;
    %addi 1, 0, 32;
    %store/vec4 v000001196cccb200_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001196ccad690;
T_20 ;
    %wait E_000001196cc3b4b0;
    %load/vec4 v000001196ccc9540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001196cccb020_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196cccabc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196cccaa80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001196ccc92c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001196cccaee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001196cccb7a0_0, 0;
    %assign/vec4 v000001196cccad00_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001196ccca760_0;
    %assign/vec4 v000001196cccad00_0, 0;
    %load/vec4 v000001196ccca800_0;
    %assign/vec4 v000001196cccb7a0_0, 0;
    %load/vec4 v000001196cccb0c0_0;
    %assign/vec4 v000001196ccc92c0_0, 0;
    %load/vec4 v000001196cccb3e0_0;
    %assign/vec4 v000001196cccaee0_0, 0;
    %load/vec4 v000001196ccca9e0_0;
    %assign/vec4 v000001196cccaa80_0, 0;
    %load/vec4 v000001196ccca940_0;
    %assign/vec4 v000001196cccb020_0, 0;
    %load/vec4 v000001196cccb700_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001196cccabc0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001196ca79f50;
T_21 ;
    %wait E_000001196cc3a730;
    %load/vec4 v000001196ccdae70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001196ccdadd0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001196ccdadd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001196ccdadd0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001196cc48930;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001196ccdb690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001196ccd9750_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001196cc48930;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001196ccdb690_0;
    %inv;
    %assign/vec4 v000001196ccdb690_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001196cc48930;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SumOfNumbers/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001196ccd9750_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001196ccd9750_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001196ccdb050_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
