<profile>

<section name = "Vitis HLS Report for 'ma'" level="0">
<item name = "Date">Mon Aug 29 02:00:09 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)</item>
<item name = "Project">MA_HLS</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200t-fbg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.224 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 10.000 ns, 10.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 172, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 13, -</column>
<column name="Register">-, -, 493, -, -</column>
<specialColumn name="Available">730, 740, 269200, 134600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln691_fu_477_p2">+, 0, 0, 14, 6, 1</column>
<column name="ap_return">+, 0, 0, 20, 13, 13</column>
<column name="t_fu_519_p2">+, 0, 0, 33, 26, 26</column>
<column name="ret_V_fu_497_p2">-, 0, 0, 21, 14, 14</column>
<column name="sub_ln1148_1_fu_565_p2">-, 0, 0, 28, 1, 21</column>
<column name="sub_ln1148_fu_539_p2">-, 0, 0, 33, 1, 26</column>
<column name="r_V_fu_570_p3">select, 0, 0, 21, 1, 21</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_phi_mux_last_sample_V_phi_fu_137_p4">13, 3, 13, 39</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="accum">26, 0, 26, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="j">6, 0, 6, 0</column>
<column name="memory_V_1">13, 0, 13, 0</column>
<column name="memory_V_10">13, 0, 13, 0</column>
<column name="memory_V_11">13, 0, 13, 0</column>
<column name="memory_V_12">13, 0, 13, 0</column>
<column name="memory_V_13">13, 0, 13, 0</column>
<column name="memory_V_14">13, 0, 13, 0</column>
<column name="memory_V_15">13, 0, 13, 0</column>
<column name="memory_V_16">13, 0, 13, 0</column>
<column name="memory_V_17">13, 0, 13, 0</column>
<column name="memory_V_18">13, 0, 13, 0</column>
<column name="memory_V_19">13, 0, 13, 0</column>
<column name="memory_V_2">13, 0, 13, 0</column>
<column name="memory_V_20">13, 0, 13, 0</column>
<column name="memory_V_21">13, 0, 13, 0</column>
<column name="memory_V_22">13, 0, 13, 0</column>
<column name="memory_V_23">13, 0, 13, 0</column>
<column name="memory_V_24">13, 0, 13, 0</column>
<column name="memory_V_25">13, 0, 13, 0</column>
<column name="memory_V_26">13, 0, 13, 0</column>
<column name="memory_V_27">13, 0, 13, 0</column>
<column name="memory_V_28">13, 0, 13, 0</column>
<column name="memory_V_29">13, 0, 13, 0</column>
<column name="memory_V_3">13, 0, 13, 0</column>
<column name="memory_V_30">13, 0, 13, 0</column>
<column name="memory_V_31">13, 0, 13, 0</column>
<column name="memory_V_32">13, 0, 13, 0</column>
<column name="memory_V_4">13, 0, 13, 0</column>
<column name="memory_V_5">13, 0, 13, 0</column>
<column name="memory_V_6">13, 0, 13, 0</column>
<column name="memory_V_7">13, 0, 13, 0</column>
<column name="memory_V_8">13, 0, 13, 0</column>
<column name="memory_V_9">13, 0, 13, 0</column>
<column name="tmp_1_reg_607">1, 0, 1, 0</column>
<column name="trunc_ln1148_1_reg_612">21, 0, 21, 0</column>
<column name="trunc_ln1148_2_reg_617">21, 0, 21, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, ma, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, ma, return value</column>
<column name="ap_return">out, 13, ap_ctrl_none, ma, return value</column>
<column name="sample">in, 13, ap_none, sample, scalar</column>
</table>
</item>
</section>
</profile>
