vendor_name = ModelSim
source_file = 1, C:/Users/choug/fpgaProjects/adder_1bit/adder_1bit.vhd
source_file = 1, C:/Users/choug/fpgaProjects/adder_1bit/Waveform.vwf
source_file = 1, C:/Users/choug/fpgaProjects/adder_1bit/db/adder_1bit.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = adder_1bit
instance = comp, \S~output , S~output, adder_1bit, 1
instance = comp, \c_out~output , c_out~output, adder_1bit, 1
instance = comp, \A~input , A~input, adder_1bit, 1
instance = comp, \B~input , B~input, adder_1bit, 1
instance = comp, \C~input , C~input, adder_1bit, 1
instance = comp, \S~0 , S~0, adder_1bit, 1
instance = comp, \c_out~0 , c_out~0, adder_1bit, 1
