

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Thu Dec  5 22:36:48 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     3.740|        1.27|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|       8|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|       106|          -|          -|       ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    852|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     23|    1587|     23|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   3734|
|Register         |        -|      -|    1544|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     23|    3131|   4609|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     10|       2|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------------+---------+-------+----+----+
    |             Instance            |           Module           | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------------+----------------------------+---------+-------+----+----+
    |network_mul_16s_16s_30_4_1_U141  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U142  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U143  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U144  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U145  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U146  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U147  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U148  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U149  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U150  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U151  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U152  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U153  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U154  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U155  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U156  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U157  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U158  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U159  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U160  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U161  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U162  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U163  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    +---------------------------------+----------------------------+---------+-------+----+----+
    |Total                            |                            |        0|     23|1587|  23|
    +---------------------------------+----------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |tmp59_fu_7142_p2        |     *    |      0|  0|  33|           6|           7|
    |tmp5_0_1_fu_7141_p2     |     *    |      0|  0|  33|           6|           7|
    |tmp5_0_2_fu_7137_p2     |     *    |      0|  0|  33|           6|           7|
    |tmp7_fu_7138_p2         |     *    |      0|  0|  33|           5|           7|
    |grp_fu_834_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_835_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_836_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_837_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_838_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_839_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_840_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_841_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_842_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_843_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_844_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_845_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_846_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_847_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_848_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_849_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_850_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_851_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_852_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_853_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_854_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_855_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_856_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_857_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_858_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_859_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_860_p2           |     +    |      0|  0|  24|          17|          17|
    |exitcond2_6_fu_9905_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond2_fu_9256_p2    |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_9209_p2    |   icmp   |      0|  0|  11|           5|           5|
    |exitcond4_fu_9119_p2    |   icmp   |      0|  0|  11|           4|           5|
    |grp_fu_8769_p2          |   icmp   |      0|  0|  13|          16|          16|
    |grp_fu_8914_p2          |   icmp   |      0|  0|  13|          16|          16|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 852|         553|         559|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  500|        113|    1|        113|
    |grp_fu_7129_p0     |   21|          4|   16|         64|
    |grp_fu_7129_p1     |   21|          4|   16|         64|
    |grp_fu_7130_p0     |   21|          4|   16|         64|
    |grp_fu_7130_p1     |   21|          4|   16|         64|
    |grp_fu_7131_p0     |   21|          4|   16|         64|
    |grp_fu_7131_p1     |   21|          4|   16|         64|
    |grp_fu_7132_p0     |   15|          3|   16|         48|
    |grp_fu_7132_p1     |   21|          4|   16|         64|
    |grp_fu_7133_p0     |   15|          3|   16|         48|
    |grp_fu_7133_p1     |   21|          4|   16|         64|
    |grp_fu_7134_p0     |   15|          3|   16|         48|
    |grp_fu_7134_p1     |   21|          4|   16|         64|
    |grp_fu_7135_p0     |   15|          3|   16|         48|
    |grp_fu_7135_p1     |   21|          4|   16|         64|
    |grp_fu_7136_p0     |   21|          4|   16|         64|
    |grp_fu_7136_p1     |   21|          4|   16|         64|
    |grp_fu_7139_p0     |   21|          4|   16|         64|
    |grp_fu_7139_p1     |   21|          4|   16|         64|
    |grp_fu_7140_p0     |   15|          3|   16|         48|
    |grp_fu_7140_p1     |   21|          4|   16|         64|
    |grp_fu_7143_p0     |   15|          3|   16|         48|
    |grp_fu_7143_p1     |   15|          3|   16|         48|
    |grp_fu_7144_p0     |   15|          3|   16|         48|
    |grp_fu_7144_p1     |   21|          4|   16|         64|
    |grp_fu_7145_p1     |   15|          3|   16|         48|
    |grp_fu_7146_p1     |   15|          3|   16|         48|
    |grp_fu_7147_p0     |   15|          3|   16|         48|
    |grp_fu_7147_p1     |   15|          3|   16|         48|
    |grp_fu_7148_p0     |   15|          3|   16|         48|
    |grp_fu_7148_p1     |   21|          4|   16|         64|
    |grp_fu_7149_p1     |   15|          3|   16|         48|
    |grp_fu_7150_p0     |   21|          4|   16|         64|
    |grp_fu_7150_p1     |   21|          4|   16|         64|
    |grp_fu_7151_p0     |   15|          3|   16|         48|
    |grp_fu_7151_p1     |   15|          3|   16|         48|
    |grp_fu_7152_p0     |   15|          3|   16|         48|
    |grp_fu_7152_p1     |   21|          4|   16|         64|
    |grp_fu_7153_p0     |   15|          3|   16|         48|
    |grp_fu_7153_p1     |   21|          4|   16|         64|
    |grp_fu_7154_p0     |   15|          3|   16|         48|
    |grp_fu_7154_p1     |   21|          4|   16|         64|
    |grp_fu_7155_p0     |   21|          4|   16|         64|
    |grp_fu_7155_p1     |   21|          4|   16|         64|
    |grp_fu_834_p0      |   33|          6|   17|        102|
    |grp_fu_834_p1      |   33|          6|   17|        102|
    |grp_fu_835_p0      |   38|          7|   17|        119|
    |grp_fu_835_p1      |   38|          7|   17|        119|
    |grp_fu_836_p0      |   33|          6|   17|        102|
    |grp_fu_836_p1      |   41|          8|   17|        136|
    |grp_fu_837_p0      |   38|          7|   17|        119|
    |grp_fu_837_p1      |   38|          7|   17|        119|
    |grp_fu_838_p0      |   33|          6|   17|        102|
    |grp_fu_838_p1      |   41|          8|   17|        136|
    |grp_fu_839_p0      |   38|          7|   17|        119|
    |grp_fu_839_p1      |   41|          8|   17|        136|
    |grp_fu_840_p0      |   27|          5|   17|         85|
    |grp_fu_840_p1      |   27|          5|   17|         85|
    |grp_fu_841_p0      |   27|          5|   17|         85|
    |grp_fu_841_p1      |   38|          7|   17|        119|
    |grp_fu_842_p0      |   21|          4|   17|         68|
    |grp_fu_842_p1      |   38|          7|   17|        119|
    |grp_fu_843_p0      |   38|          7|   17|        119|
    |grp_fu_843_p1      |   41|          8|   17|        136|
    |grp_fu_844_p0      |   15|          3|   17|         51|
    |grp_fu_844_p1      |   21|          4|   17|         68|
    |grp_fu_845_p0      |   27|          5|   17|         85|
    |grp_fu_845_p1      |   38|          7|   17|        119|
    |grp_fu_846_p0      |   33|          6|   17|        102|
    |grp_fu_846_p1      |   38|          7|   17|        119|
    |grp_fu_847_p0      |   38|          7|   17|        119|
    |grp_fu_847_p1      |   41|          8|   17|        136|
    |grp_fu_848_p0      |   27|          5|   17|         85|
    |grp_fu_848_p1      |   38|          7|   17|        119|
    |grp_fu_849_p0      |   21|          4|   17|         68|
    |grp_fu_849_p1      |   21|          4|   17|         68|
    |grp_fu_850_p0      |   21|          4|   17|         68|
    |grp_fu_850_p1      |   38|          7|   17|        119|
    |grp_fu_851_p0      |   21|          4|   17|         68|
    |grp_fu_851_p1      |   33|          6|   17|        102|
    |grp_fu_852_p0      |   15|          3|   16|         48|
    |grp_fu_852_p1      |   21|          4|   16|         64|
    |grp_fu_853_p0      |   27|          5|   17|         85|
    |grp_fu_853_p1      |   33|          6|   17|        102|
    |grp_fu_854_p0      |   27|          5|   17|         85|
    |grp_fu_854_p1      |   33|          6|   17|        102|
    |grp_fu_855_p0      |   38|          7|   17|        119|
    |grp_fu_855_p1      |   41|          8|   17|        136|
    |grp_fu_856_p0      |   38|          7|   17|        119|
    |grp_fu_856_p1      |   33|          6|   17|        102|
    |grp_fu_857_p1      |   27|          5|   17|         85|
    |grp_fu_858_p0      |   15|          3|   17|         51|
    |grp_fu_858_p1      |   38|          7|   17|        119|
    |grp_fu_859_p0      |   21|          4|   16|         64|
    |grp_fu_859_p1      |   33|          6|   16|         96|
    |grp_fu_860_p0      |   33|          6|   17|        102|
    |grp_fu_860_p1      |   33|          6|   17|        102|
    |input_r_address0   |  149|         33|   14|        462|
    |input_r_address1   |  145|         32|   14|        448|
    |kernel_0_address0  |   33|          6|    7|         42|
    |kernel_0_address1  |   27|          5|    7|         35|
    |out_d_reg_776      |    9|          2|    4|          8|
    |out_h_reg_811      |    9|          2|    4|          8|
    |output_r_address0  |   41|          8|   14|        112|
    |output_r_d0        |   21|          4|   16|         64|
    |phi_mul2_reg_799   |    9|          2|    7|         14|
    |phi_mul_reg_787    |    9|          2|    7|         14|
    |reg_2130           |    9|          2|   17|         34|
    |reg_2133           |   50|         11|   17|        187|
    |reg_2136           |    9|          2|   17|         34|
    |reg_2139           |   56|         13|   17|        221|
    |reg_2142           |   56|         13|   17|        221|
    |reg_2145           |   53|         12|   17|        204|
    |reg_2148           |   15|          3|   17|         51|
    |reg_822            |   21|          4|   17|         68|
    |reg_8919           |    9|          2|   16|         32|
    |reg_8924           |    9|          2|   16|         32|
    |reg_8929           |    9|          2|   16|         32|
    |reg_8934           |    9|          2|   16|         32|
    |reg_8939           |    9|          2|   16|         32|
    +-------------------+-----+-----------+-----+-----------+
    |Total              | 3734|        745| 1896|      10252|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                     |  112|   0|  112|          0|
    |bias_addr_reg_10050           |    3|   0|    3|          0|
    |bias_load_reg_10425           |   16|   0|   16|          0|
    |buffer_6_5_2_2_reg_6522       |   16|   0|   16|          0|
    |exitcond2_1_reg_10436         |    1|   0|    1|          0|
    |exitcond2_2_reg_10537         |    1|   0|    1|          0|
    |exitcond2_3_reg_10638         |    1|   0|    1|          0|
    |exitcond2_4_reg_10738         |    1|   0|    1|          0|
    |exitcond2_5_reg_10839         |    1|   0|    1|          0|
    |exitcond2_reg_10173           |    1|   0|    1|          0|
    |input_load_260_reg_10244      |   16|   0|   16|          0|
    |input_load_261_reg_10254      |   16|   0|   16|          0|
    |input_load_262_reg_10274      |   16|   0|   16|          0|
    |input_load_263_reg_10284      |   16|   0|   16|          0|
    |kernel_0_addr_1_reg_10060     |    7|   0|    7|          0|
    |kernel_0_addr_2_reg_10065     |    7|   0|    7|          0|
    |kernel_0_addr_3_reg_10070     |    7|   0|    7|          0|
    |kernel_0_addr_4_reg_10075     |    7|   0|    7|          0|
    |kernel_0_addr_5_reg_10080     |    7|   0|    7|          0|
    |kernel_0_addr_6_reg_10085     |    7|   0|    7|          0|
    |kernel_0_addr_7_reg_10090     |    7|   0|    7|          0|
    |kernel_0_addr_8_reg_10095     |    7|   0|    7|          0|
    |kernel_0_addr_reg_10055       |    6|   0|    7|          1|
    |kernel_0_load_1_reg_10204     |   16|   0|   16|          0|
    |kernel_0_load_2_reg_10209     |   16|   0|   16|          0|
    |kernel_0_load_3_reg_10224     |   16|   0|   16|          0|
    |kernel_0_load_4_reg_10229     |   16|   0|   16|          0|
    |kernel_0_load_5_reg_10249     |   16|   0|   16|          0|
    |kernel_0_load_6_reg_10259     |   16|   0|   16|          0|
    |kernel_0_load_7_reg_10279     |   16|   0|   16|          0|
    |kernel_0_load_8_reg_10289     |   16|   0|   16|          0|
    |kernel_0_load_reg_10189       |   16|   0|   16|          0|
    |next_mul3_reg_1311            |    7|   0|    7|          0|
    |next_mul_reg_1316             |    7|   0|    7|          0|
    |out_d_4_reg_1321              |    4|   0|    4|          0|
    |out_d_reg_776                 |    4|   0|    4|          0|
    |out_h_4_reg_2127              |    4|   0|    4|          0|
    |out_h_reg_811                 |    4|   0|    4|          0|
    |out_w_4_5_reg_6531            |   16|   0|   16|          0|
    |output_width_cast_reg_10017   |    5|   0|   16|         11|
    |phi_mul2_reg_799              |    7|   0|    7|          0|
    |phi_mul_reg_787               |    7|   0|    7|          0|
    |reg_2130                      |   17|   0|   17|          0|
    |reg_2133                      |   17|   0|   17|          0|
    |reg_2136                      |   17|   0|   17|          0|
    |reg_2139                      |   17|   0|   17|          0|
    |reg_2142                      |   17|   0|   17|          0|
    |reg_2145                      |   17|   0|   17|          0|
    |reg_2148                      |   17|   0|   17|          0|
    |reg_822                       |   17|   0|   17|          0|
    |reg_8919                      |   16|   0|   16|          0|
    |reg_8924                      |   16|   0|   16|          0|
    |reg_8929                      |   16|   0|   16|          0|
    |reg_8934                      |   16|   0|   16|          0|
    |reg_8939                      |   16|   0|   16|          0|
    |reg_8944                      |   16|   0|   16|          0|
    |reg_8951                      |   16|   0|   16|          0|
    |reg_8958                      |   16|   0|   16|          0|
    |reg_8965                      |   16|   0|   16|          0|
    |reg_8972                      |   16|   0|   16|          0|
    |reg_8979                      |   16|   0|   16|          0|
    |reg_8985                      |   16|   0|   16|          0|
    |reg_8992                      |   16|   0|   16|          0|
    |reg_8999                      |   16|   0|   16|          0|
    |reg_9005                      |   16|   0|   16|          0|
    |reg_9012                      |   16|   0|   16|          0|
    |reg_9019                      |   16|   0|   16|          0|
    |reg_9025                      |   16|   0|   16|          0|
    |reg_9031                      |   16|   0|   16|          0|
    |reg_9038                      |   16|   0|   16|          0|
    |reg_9045                      |   16|   0|   16|          0|
    |reg_9052                      |   16|   0|   16|          0|
    |reg_9059                      |   16|   0|   16|          0|
    |reg_9066                      |   16|   0|   16|          0|
    |reg_9073                      |   16|   0|   16|          0|
    |reg_9080                      |   16|   0|   16|          0|
    |reg_9086                      |   16|   0|   16|          0|
    |reg_9093                      |   16|   0|   16|          0|
    |tmp59_cast_reg_10103          |   13|   0|   17|          4|
    |tmp5_0_1_cast_reg_10122       |   13|   0|   17|          4|
    |tmp5_0_2_cast_reg_10140       |   13|   0|   17|          4|
    |tmp7_cast_reg_10163           |   12|   0|   17|          5|
    |tmp_104_1_cast_reg_10440      |   16|   0|   17|          1|
    |tmp_104_2_cast_reg_10541      |   16|   0|   17|          1|
    |tmp_104_3_cast_reg_10642      |   16|   0|   17|          1|
    |tmp_104_4_cast_reg_10742      |   16|   0|   17|          1|
    |tmp_104_5_cast_reg_10843      |   16|   0|   17|          1|
    |tmp_104_6_cast_reg_10943      |   16|   0|   17|          1|
    |tmp_105_5_reg_6527            |   17|   0|   17|          0|
    |tmp_118_0_0_1_cast_reg_10373  |   30|   0|   30|          0|
    |tmp_118_0_0_2_cast_reg_10299  |   30|   0|   30|          0|
    |tmp_118_0_1_1_cast_reg_10387  |   30|   0|   30|          0|
    |tmp_118_0_1_2_cast_reg_10401  |   30|   0|   30|          0|
    |tmp_118_0_1_cast_reg_10314    |   30|   0|   30|          0|
    |tmp_118_0_2_1_cast_reg_10329  |   30|   0|   30|          0|
    |tmp_118_0_2_2_cast_reg_10345  |   30|   0|   30|          0|
    |tmp_118_0_2_cast_reg_10415    |   30|   0|   30|          0|
    |tmp_118_0_cast_reg_10359      |   30|   0|   30|          0|
    |tmp_53_cast2_cast_reg_10030   |    6|   0|   13|          7|
    |tmp_54_cast_reg_10037         |    5|   0|    7|          2|
    |tmp_55_cast_cast_reg_10042    |    5|   0|   12|          7|
    |tmp_62_cast_reg_10177         |   16|   0|   17|          1|
    |tmp_cast_reg_10025            |    6|   0|    7|          1|
    +------------------------------+-----+----+-----+-----------+
    |Total                         | 1544|   0| 1597|         53|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|input_height       |  in |    6|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    5|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    5|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    3|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_0_address0  | out |    7|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce0       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q0        |  in |   16|  ap_memory |        kernel_0        |     array    |
|kernel_0_address1  | out |    7|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce1       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q1        |  in |   16|  ap_memory |        kernel_0        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

