# piplined-Mips
implementation of a 16-bit pipelined MIPS processor in Verilog HDL.
