#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1617.in[5] (.names)                                         0.100    15.003
new_n1617.out[0] (.names)                                        0.261    15.264
new_n1626.in[0] (.names)                                         0.475    15.739
new_n1626.out[0] (.names)                                        0.235    15.974
new_n1628_1.in[1] (.names)                                       0.100    16.074
new_n1628_1.out[0] (.names)                                      0.235    16.309
new_n1645.in[0] (.names)                                         0.477    16.786
new_n1645.out[0] (.names)                                        0.261    17.047
new_n1657.in[0] (.names)                                         0.337    17.384
new_n1657.out[0] (.names)                                        0.261    17.645
new_n1674.in[1] (.names)                                         0.338    17.983
new_n1674.out[0] (.names)                                        0.261    18.244
new_n1687.in[1] (.names)                                         0.100    18.344
new_n1687.out[0] (.names)                                        0.261    18.605
new_n1704.in[1] (.names)                                         0.481    19.086
new_n1704.out[0] (.names)                                        0.261    19.347
new_n1717.in[0] (.names)                                         0.337    19.684
new_n1717.out[0] (.names)                                        0.261    19.945
new_n1735.in[1] (.names)                                         0.331    20.276
new_n1735.out[0] (.names)                                        0.261    20.537
new_n1748.in[1] (.names)                                         0.475    21.012
new_n1748.out[0] (.names)                                        0.261    21.273
new_n1751.in[1] (.names)                                         0.480    21.753
new_n1751.out[0] (.names)                                        0.261    22.014
n1230.in[1] (.names)                                             0.100    22.114
n1230.out[0] (.names)                                            0.261    22.375
$sdffe~3^Q~31.D[0] (.latch)                                      0.000    22.375
data arrival time                                                         22.375

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.375
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.398


#Path 2
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1617.in[5] (.names)                                         0.100    15.003
new_n1617.out[0] (.names)                                        0.261    15.264
new_n1626.in[0] (.names)                                         0.475    15.739
new_n1626.out[0] (.names)                                        0.235    15.974
new_n1628_1.in[1] (.names)                                       0.100    16.074
new_n1628_1.out[0] (.names)                                      0.235    16.309
new_n1645.in[0] (.names)                                         0.477    16.786
new_n1645.out[0] (.names)                                        0.261    17.047
new_n1657.in[0] (.names)                                         0.337    17.384
new_n1657.out[0] (.names)                                        0.261    17.645
new_n1674.in[1] (.names)                                         0.338    17.983
new_n1674.out[0] (.names)                                        0.261    18.244
new_n1687.in[1] (.names)                                         0.100    18.344
new_n1687.out[0] (.names)                                        0.261    18.605
new_n1704.in[1] (.names)                                         0.481    19.086
new_n1704.out[0] (.names)                                        0.261    19.347
new_n1717.in[0] (.names)                                         0.337    19.684
new_n1717.out[0] (.names)                                        0.261    19.945
new_n1735.in[1] (.names)                                         0.331    20.276
new_n1735.out[0] (.names)                                        0.261    20.537
new_n1748.in[1] (.names)                                         0.475    21.012
new_n1748.out[0] (.names)                                        0.261    21.273
n1225.in[3] (.names)                                             0.480    21.753
n1225.out[0] (.names)                                            0.261    22.014
$sdffe~3^Q~30.D[0] (.latch)                                      0.000    22.014
data arrival time                                                         22.014

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.014
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.037


#Path 3
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1617.in[5] (.names)                                         0.100    15.003
new_n1617.out[0] (.names)                                        0.261    15.264
new_n1626.in[0] (.names)                                         0.475    15.739
new_n1626.out[0] (.names)                                        0.235    15.974
new_n1628_1.in[1] (.names)                                       0.100    16.074
new_n1628_1.out[0] (.names)                                      0.235    16.309
new_n1645.in[0] (.names)                                         0.477    16.786
new_n1645.out[0] (.names)                                        0.261    17.047
new_n1657.in[0] (.names)                                         0.337    17.384
new_n1657.out[0] (.names)                                        0.261    17.645
new_n1674.in[1] (.names)                                         0.338    17.983
new_n1674.out[0] (.names)                                        0.261    18.244
new_n1687.in[1] (.names)                                         0.100    18.344
new_n1687.out[0] (.names)                                        0.261    18.605
new_n1704.in[1] (.names)                                         0.481    19.086
new_n1704.out[0] (.names)                                        0.261    19.347
new_n1717.in[0] (.names)                                         0.337    19.684
new_n1717.out[0] (.names)                                        0.261    19.945
new_n1735.in[1] (.names)                                         0.331    20.276
new_n1735.out[0] (.names)                                        0.261    20.537
new_n1734.in[1] (.names)                                         0.475    21.012
new_n1734.out[0] (.names)                                        0.235    21.247
new_n1739.in[1] (.names)                                         0.100    21.347
new_n1739.out[0] (.names)                                        0.235    21.582
n1220.in[2] (.names)                                             0.100    21.682
n1220.out[0] (.names)                                            0.261    21.943
$sdffe~3^Q~29.D[0] (.latch)                                      0.000    21.943
data arrival time                                                         21.943

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.943
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.966


#Path 4
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1617.in[5] (.names)                                         0.100    15.003
new_n1617.out[0] (.names)                                        0.261    15.264
new_n1626.in[0] (.names)                                         0.475    15.739
new_n1626.out[0] (.names)                                        0.235    15.974
new_n1628_1.in[1] (.names)                                       0.100    16.074
new_n1628_1.out[0] (.names)                                      0.235    16.309
new_n1645.in[0] (.names)                                         0.477    16.786
new_n1645.out[0] (.names)                                        0.261    17.047
new_n1657.in[0] (.names)                                         0.337    17.384
new_n1657.out[0] (.names)                                        0.261    17.645
new_n1674.in[1] (.names)                                         0.338    17.983
new_n1674.out[0] (.names)                                        0.261    18.244
new_n1687.in[1] (.names)                                         0.100    18.344
new_n1687.out[0] (.names)                                        0.261    18.605
new_n1704.in[1] (.names)                                         0.481    19.086
new_n1704.out[0] (.names)                                        0.261    19.347
new_n1717.in[0] (.names)                                         0.337    19.684
new_n1717.out[0] (.names)                                        0.261    19.945
new_n1735.in[1] (.names)                                         0.331    20.276
new_n1735.out[0] (.names)                                        0.261    20.537
new_n1734.in[1] (.names)                                         0.475    21.012
new_n1734.out[0] (.names)                                        0.235    21.247
new_n1733.in[2] (.names)                                         0.100    21.347
new_n1733.out[0] (.names)                                        0.235    21.582
n1215.in[1] (.names)                                             0.100    21.682
n1215.out[0] (.names)                                            0.261    21.943
$sdffe~3^Q~28.D[0] (.latch)                                      0.000    21.943
data arrival time                                                         21.943

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.943
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.966


#Path 5
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1617.in[5] (.names)                                         0.100    15.003
new_n1617.out[0] (.names)                                        0.261    15.264
new_n1626.in[0] (.names)                                         0.475    15.739
new_n1626.out[0] (.names)                                        0.235    15.974
new_n1628_1.in[1] (.names)                                       0.100    16.074
new_n1628_1.out[0] (.names)                                      0.235    16.309
new_n1645.in[0] (.names)                                         0.477    16.786
new_n1645.out[0] (.names)                                        0.261    17.047
new_n1657.in[0] (.names)                                         0.337    17.384
new_n1657.out[0] (.names)                                        0.261    17.645
new_n1674.in[1] (.names)                                         0.338    17.983
new_n1674.out[0] (.names)                                        0.261    18.244
new_n1687.in[1] (.names)                                         0.100    18.344
new_n1687.out[0] (.names)                                        0.261    18.605
new_n1704.in[1] (.names)                                         0.481    19.086
new_n1704.out[0] (.names)                                        0.261    19.347
new_n1717.in[0] (.names)                                         0.337    19.684
new_n1717.out[0] (.names)                                        0.261    19.945
new_n1721.in[1] (.names)                                         0.100    20.045
new_n1721.out[0] (.names)                                        0.235    20.280
new_n1720.in[1] (.names)                                         0.337    20.617
new_n1720.out[0] (.names)                                        0.261    20.878
n1205.in[2] (.names)                                             0.478    21.355
n1205.out[0] (.names)                                            0.235    21.590
$sdffe~3^Q~26.D[0] (.latch)                                      0.000    21.590
data arrival time                                                         21.590

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.590
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.614


#Path 6
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1617.in[5] (.names)                                         0.100    15.003
new_n1617.out[0] (.names)                                        0.261    15.264
new_n1626.in[0] (.names)                                         0.475    15.739
new_n1626.out[0] (.names)                                        0.235    15.974
new_n1628_1.in[1] (.names)                                       0.100    16.074
new_n1628_1.out[0] (.names)                                      0.235    16.309
new_n1645.in[0] (.names)                                         0.477    16.786
new_n1645.out[0] (.names)                                        0.261    17.047
new_n1657.in[0] (.names)                                         0.337    17.384
new_n1657.out[0] (.names)                                        0.261    17.645
new_n1674.in[1] (.names)                                         0.338    17.983
new_n1674.out[0] (.names)                                        0.261    18.244
new_n1687.in[1] (.names)                                         0.100    18.344
new_n1687.out[0] (.names)                                        0.261    18.605
new_n1704.in[1] (.names)                                         0.481    19.086
new_n1704.out[0] (.names)                                        0.261    19.347
new_n1717.in[0] (.names)                                         0.337    19.684
new_n1717.out[0] (.names)                                        0.261    19.945
new_n1721.in[1] (.names)                                         0.100    20.045
new_n1721.out[0] (.names)                                        0.235    20.280
new_n1727.in[0] (.names)                                         0.337    20.617
new_n1727.out[0] (.names)                                        0.235    20.852
n1210.in[1] (.names)                                             0.336    21.187
n1210.out[0] (.names)                                            0.261    21.448
$sdffe~3^Q~27.D[0] (.latch)                                      0.000    21.448
data arrival time                                                         21.448

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.448
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.472


#Path 7
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1617.in[5] (.names)                                         0.100    15.003
new_n1617.out[0] (.names)                                        0.261    15.264
new_n1626.in[0] (.names)                                         0.475    15.739
new_n1626.out[0] (.names)                                        0.235    15.974
new_n1628_1.in[1] (.names)                                       0.100    16.074
new_n1628_1.out[0] (.names)                                      0.235    16.309
new_n1645.in[0] (.names)                                         0.477    16.786
new_n1645.out[0] (.names)                                        0.261    17.047
new_n1657.in[0] (.names)                                         0.337    17.384
new_n1657.out[0] (.names)                                        0.261    17.645
new_n1674.in[1] (.names)                                         0.338    17.983
new_n1674.out[0] (.names)                                        0.261    18.244
new_n1687.in[1] (.names)                                         0.100    18.344
new_n1687.out[0] (.names)                                        0.261    18.605
new_n1704.in[1] (.names)                                         0.481    19.086
new_n1704.out[0] (.names)                                        0.261    19.347
new_n1703.in[0] (.names)                                         0.100    19.447
new_n1703.out[0] (.names)                                        0.235    19.682
new_n1702.in[3] (.names)                                         0.480    20.162
new_n1702.out[0] (.names)                                        0.261    20.423
n1190.in[2] (.names)                                             0.338    20.761
n1190.out[0] (.names)                                            0.235    20.996
$sdffe~3^Q~23.D[0] (.latch)                                      0.000    20.996
data arrival time                                                         20.996

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.020


#Path 8
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1617.in[5] (.names)                                         0.100    15.003
new_n1617.out[0] (.names)                                        0.261    15.264
new_n1626.in[0] (.names)                                         0.475    15.739
new_n1626.out[0] (.names)                                        0.235    15.974
new_n1628_1.in[1] (.names)                                       0.100    16.074
new_n1628_1.out[0] (.names)                                      0.235    16.309
new_n1645.in[0] (.names)                                         0.477    16.786
new_n1645.out[0] (.names)                                        0.261    17.047
new_n1657.in[0] (.names)                                         0.337    17.384
new_n1657.out[0] (.names)                                        0.261    17.645
new_n1674.in[1] (.names)                                         0.338    17.983
new_n1674.out[0] (.names)                                        0.261    18.244
new_n1687.in[1] (.names)                                         0.100    18.344
new_n1687.out[0] (.names)                                        0.261    18.605
new_n1704.in[1] (.names)                                         0.481    19.086
new_n1704.out[0] (.names)                                        0.261    19.347
new_n1703.in[0] (.names)                                         0.100    19.447
new_n1703.out[0] (.names)                                        0.235    19.682
new_n1709.in[0] (.names)                                         0.480    20.162
new_n1709.out[0] (.names)                                        0.235    20.397
n1195.in[1] (.names)                                             0.337    20.734
n1195.out[0] (.names)                                            0.261    20.995
$sdffe~3^Q~24.D[0] (.latch)                                      0.000    20.995
data arrival time                                                         20.995

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.995
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.018


#Path 9
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1617.in[5] (.names)                                         0.100    15.003
new_n1617.out[0] (.names)                                        0.261    15.264
new_n1626.in[0] (.names)                                         0.475    15.739
new_n1626.out[0] (.names)                                        0.235    15.974
new_n1628_1.in[1] (.names)                                       0.100    16.074
new_n1628_1.out[0] (.names)                                      0.235    16.309
new_n1645.in[0] (.names)                                         0.477    16.786
new_n1645.out[0] (.names)                                        0.261    17.047
new_n1657.in[0] (.names)                                         0.337    17.384
new_n1657.out[0] (.names)                                        0.261    17.645
new_n1674.in[1] (.names)                                         0.338    17.983
new_n1674.out[0] (.names)                                        0.261    18.244
new_n1687.in[1] (.names)                                         0.100    18.344
new_n1687.out[0] (.names)                                        0.261    18.605
new_n1704.in[1] (.names)                                         0.481    19.086
new_n1704.out[0] (.names)                                        0.261    19.347
new_n1717.in[0] (.names)                                         0.337    19.684
new_n1717.out[0] (.names)                                        0.261    19.945
new_n1713.in[2] (.names)                                         0.100    20.045
new_n1713.out[0] (.names)                                        0.235    20.280
n1200.in[1] (.names)                                             0.100    20.380
n1200.out[0] (.names)                                            0.261    20.641
$sdffe~3^Q~25.D[0] (.latch)                                      0.000    20.641
data arrival time                                                         20.641

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.641
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.664


#Path 10
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1617.in[5] (.names)                                         0.100    15.003
new_n1617.out[0] (.names)                                        0.261    15.264
new_n1626.in[0] (.names)                                         0.475    15.739
new_n1626.out[0] (.names)                                        0.235    15.974
new_n1628_1.in[1] (.names)                                       0.100    16.074
new_n1628_1.out[0] (.names)                                      0.235    16.309
new_n1645.in[0] (.names)                                         0.477    16.786
new_n1645.out[0] (.names)                                        0.261    17.047
new_n1657.in[0] (.names)                                         0.337    17.384
new_n1657.out[0] (.names)                                        0.261    17.645
new_n1674.in[1] (.names)                                         0.338    17.983
new_n1674.out[0] (.names)                                        0.261    18.244
new_n1673.in[0] (.names)                                         0.100    18.344
new_n1673.out[0] (.names)                                        0.235    18.579
new_n1680.in[1] (.names)                                         0.475    19.053
new_n1680.out[0] (.names)                                        0.235    19.288
new_n1679.in[1] (.names)                                         0.100    19.388
new_n1679.out[0] (.names)                                        0.261    19.649
n1170.in[2] (.names)                                             0.469    20.118
n1170.out[0] (.names)                                            0.235    20.353
$sdffe~3^Q~19.D[0] (.latch)                                      0.000    20.353
data arrival time                                                         20.353

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.353
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.377


#Path 11
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1617.in[5] (.names)                                         0.100    15.003
new_n1617.out[0] (.names)                                        0.261    15.264
new_n1626.in[0] (.names)                                         0.475    15.739
new_n1626.out[0] (.names)                                        0.235    15.974
new_n1628_1.in[1] (.names)                                       0.100    16.074
new_n1628_1.out[0] (.names)                                      0.235    16.309
new_n1645.in[0] (.names)                                         0.477    16.786
new_n1645.out[0] (.names)                                        0.261    17.047
new_n1657.in[0] (.names)                                         0.337    17.384
new_n1657.out[0] (.names)                                        0.261    17.645
new_n1674.in[1] (.names)                                         0.338    17.983
new_n1674.out[0] (.names)                                        0.261    18.244
new_n1687.in[1] (.names)                                         0.100    18.344
new_n1687.out[0] (.names)                                        0.261    18.605
new_n1697.in[0] (.names)                                         0.335    18.939
new_n1697.out[0] (.names)                                        0.235    19.174
new_n1696.in[2] (.names)                                         0.336    19.510
new_n1696.out[0] (.names)                                        0.235    19.745
n1185.in[1] (.names)                                             0.100    19.845
n1185.out[0] (.names)                                            0.261    20.106
$sdffe~3^Q~22.D[0] (.latch)                                      0.000    20.106
data arrival time                                                         20.106

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.106
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.130


#Path 12
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1617.in[5] (.names)                                         0.100    15.003
new_n1617.out[0] (.names)                                        0.261    15.264
new_n1626.in[0] (.names)                                         0.475    15.739
new_n1626.out[0] (.names)                                        0.235    15.974
new_n1628_1.in[1] (.names)                                       0.100    16.074
new_n1628_1.out[0] (.names)                                      0.235    16.309
new_n1645.in[0] (.names)                                         0.477    16.786
new_n1645.out[0] (.names)                                        0.261    17.047
new_n1657.in[0] (.names)                                         0.337    17.384
new_n1657.out[0] (.names)                                        0.261    17.645
new_n1674.in[1] (.names)                                         0.338    17.983
new_n1674.out[0] (.names)                                        0.261    18.244
new_n1687.in[1] (.names)                                         0.100    18.344
new_n1687.out[0] (.names)                                        0.261    18.605
new_n1690.in[0] (.names)                                         0.335    18.939
new_n1690.out[0] (.names)                                        0.235    19.174
n1180.in[1] (.names)                                             0.482    19.657
n1180.out[0] (.names)                                            0.261    19.918
$sdffe~3^Q~21.D[0] (.latch)                                      0.000    19.918
data arrival time                                                         19.918

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.918
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.941


#Path 13
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1617.in[5] (.names)                                         0.100    15.003
new_n1617.out[0] (.names)                                        0.261    15.264
new_n1626.in[0] (.names)                                         0.475    15.739
new_n1626.out[0] (.names)                                        0.235    15.974
new_n1628_1.in[1] (.names)                                       0.100    16.074
new_n1628_1.out[0] (.names)                                      0.235    16.309
new_n1645.in[0] (.names)                                         0.477    16.786
new_n1645.out[0] (.names)                                        0.261    17.047
new_n1657.in[0] (.names)                                         0.337    17.384
new_n1657.out[0] (.names)                                        0.261    17.645
new_n1674.in[1] (.names)                                         0.338    17.983
new_n1674.out[0] (.names)                                        0.261    18.244
new_n1673.in[0] (.names)                                         0.100    18.344
new_n1673.out[0] (.names)                                        0.235    18.579
new_n1672.in[3] (.names)                                         0.336    18.914
new_n1672.out[0] (.names)                                        0.261    19.175
n1165.in[2] (.names)                                             0.479    19.654
n1165.out[0] (.names)                                            0.235    19.889
$sdffe~3^Q~18.D[0] (.latch)                                      0.000    19.889
data arrival time                                                         19.889

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.889
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.913


#Path 14
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1617.in[5] (.names)                                         0.100    15.003
new_n1617.out[0] (.names)                                        0.261    15.264
new_n1626.in[0] (.names)                                         0.475    15.739
new_n1626.out[0] (.names)                                        0.235    15.974
new_n1628_1.in[1] (.names)                                       0.100    16.074
new_n1628_1.out[0] (.names)                                      0.235    16.309
new_n1645.in[0] (.names)                                         0.477    16.786
new_n1645.out[0] (.names)                                        0.261    17.047
new_n1657.in[0] (.names)                                         0.337    17.384
new_n1657.out[0] (.names)                                        0.261    17.645
new_n1674.in[1] (.names)                                         0.338    17.983
new_n1674.out[0] (.names)                                        0.261    18.244
new_n1687.in[1] (.names)                                         0.100    18.344
new_n1687.out[0] (.names)                                        0.261    18.605
new_n1683.in[3] (.names)                                         0.481    19.086
new_n1683.out[0] (.names)                                        0.261    19.347
n1175.in[2] (.names)                                             0.100    19.447
n1175.out[0] (.names)                                            0.235    19.682
$sdffe~3^Q~20.D[0] (.latch)                                      0.000    19.682
data arrival time                                                         19.682

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.682
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.705


#Path 15
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1617.in[5] (.names)                                         0.100    15.003
new_n1617.out[0] (.names)                                        0.261    15.264
new_n1626.in[0] (.names)                                         0.475    15.739
new_n1626.out[0] (.names)                                        0.235    15.974
new_n1628_1.in[1] (.names)                                       0.100    16.074
new_n1628_1.out[0] (.names)                                      0.235    16.309
new_n1645.in[0] (.names)                                         0.477    16.786
new_n1645.out[0] (.names)                                        0.261    17.047
new_n1657.in[0] (.names)                                         0.337    17.384
new_n1657.out[0] (.names)                                        0.261    17.645
new_n1661.in[1] (.names)                                         0.100    17.745
new_n1661.out[0] (.names)                                        0.235    17.980
new_n1667.in[0] (.names)                                         0.479    18.459
new_n1667.out[0] (.names)                                        0.235    18.694
n1160.in[1] (.names)                                             0.470    19.164
n1160.out[0] (.names)                                            0.261    19.425
$sdffe~3^Q~17.D[0] (.latch)                                      0.000    19.425
data arrival time                                                         19.425

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.425
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.448


#Path 16
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1617.in[5] (.names)                                         0.100    15.003
new_n1617.out[0] (.names)                                        0.261    15.264
new_n1626.in[0] (.names)                                         0.475    15.739
new_n1626.out[0] (.names)                                        0.235    15.974
new_n1628_1.in[1] (.names)                                       0.100    16.074
new_n1628_1.out[0] (.names)                                      0.235    16.309
new_n1645.in[0] (.names)                                         0.477    16.786
new_n1645.out[0] (.names)                                        0.261    17.047
new_n1657.in[0] (.names)                                         0.337    17.384
new_n1657.out[0] (.names)                                        0.261    17.645
new_n1661.in[1] (.names)                                         0.100    17.745
new_n1661.out[0] (.names)                                        0.235    17.980
new_n1660.in[0] (.names)                                         0.480    18.460
new_n1660.out[0] (.names)                                        0.235    18.695
n1155.in[1] (.names)                                             0.100    18.795
n1155.out[0] (.names)                                            0.261    19.056
$sdffe~3^Q~16.D[0] (.latch)                                      0.000    19.056
data arrival time                                                         19.056

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.056
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.079


#Path 17
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1617.in[5] (.names)                                         0.100    15.003
new_n1617.out[0] (.names)                                        0.261    15.264
new_n1626.in[0] (.names)                                         0.475    15.739
new_n1626.out[0] (.names)                                        0.235    15.974
new_n1628_1.in[1] (.names)                                       0.100    16.074
new_n1628_1.out[0] (.names)                                      0.235    16.309
new_n1645.in[0] (.names)                                         0.477    16.786
new_n1645.out[0] (.names)                                        0.261    17.047
new_n1644_1.in[0] (.names)                                       0.337    17.384
new_n1644_1.out[0] (.names)                                      0.235    17.619
new_n1643_1.in[3] (.names)                                       0.336    17.954
new_n1643_1.out[0] (.names)                                      0.261    18.215
n1140.in[2] (.names)                                             0.479    18.694
n1140.out[0] (.names)                                            0.235    18.929
$sdffe~3^Q~13.D[0] (.latch)                                      0.000    18.929
data arrival time                                                         18.929

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.929
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.953


#Path 18
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1617.in[5] (.names)                                         0.100    15.003
new_n1617.out[0] (.names)                                        0.261    15.264
new_n1626.in[0] (.names)                                         0.475    15.739
new_n1626.out[0] (.names)                                        0.235    15.974
new_n1628_1.in[1] (.names)                                       0.100    16.074
new_n1628_1.out[0] (.names)                                      0.235    16.309
new_n1645.in[0] (.names)                                         0.477    16.786
new_n1645.out[0] (.names)                                        0.261    17.047
new_n1644_1.in[0] (.names)                                       0.337    17.384
new_n1644_1.out[0] (.names)                                      0.235    17.619
new_n1650.in[0] (.names)                                         0.336    17.954
new_n1650.out[0] (.names)                                        0.235    18.189
n1145.in[1] (.names)                                             0.478    18.667
n1145.out[0] (.names)                                            0.261    18.928
$sdffe~3^Q~14.D[0] (.latch)                                      0.000    18.928
data arrival time                                                         18.928

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.928
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.952


#Path 19
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1617.in[5] (.names)                                         0.100    15.003
new_n1617.out[0] (.names)                                        0.261    15.264
new_n1626.in[0] (.names)                                         0.475    15.739
new_n1626.out[0] (.names)                                        0.235    15.974
new_n1628_1.in[1] (.names)                                       0.100    16.074
new_n1628_1.out[0] (.names)                                      0.235    16.309
new_n1645.in[0] (.names)                                         0.477    16.786
new_n1645.out[0] (.names)                                        0.261    17.047
new_n1657.in[0] (.names)                                         0.337    17.384
new_n1657.out[0] (.names)                                        0.261    17.645
new_n1654.in[2] (.names)                                         0.100    17.745
new_n1654.out[0] (.names)                                        0.235    17.980
n1150.in[1] (.names)                                             0.100    18.080
n1150.out[0] (.names)                                            0.261    18.341
$sdffe~3^Q~15.D[0] (.latch)                                      0.000    18.341
data arrival time                                                         18.341

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.341
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.364


#Path 20
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1605.in[0] (.names)                                         0.100    15.003
new_n1605.out[0] (.names)                                        0.235    15.238
new_n1618.in[1] (.names)                                         0.100    15.338
new_n1618.out[0] (.names)                                        0.261    15.599
new_n1627_1.in[0] (.names)                                       0.485    16.084
new_n1627_1.out[0] (.names)                                      0.235    16.319
new_n1631_1.in[1] (.names)                                       0.100    16.419
new_n1631_1.out[0] (.names)                                      0.235    16.654
new_n1630.in[2] (.names)                                         0.337    16.991
new_n1630.out[0] (.names)                                        0.235    17.226
n1130.in[1] (.names)                                             0.100    17.326
n1130.out[0] (.names)                                            0.261    17.587
$sdffe~3^Q~11.D[0] (.latch)                                      0.000    17.587
data arrival time                                                         17.587

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.587
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.610


#Path 21
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1605.in[0] (.names)                                         0.100    15.003
new_n1605.out[0] (.names)                                        0.235    15.238
new_n1618.in[1] (.names)                                         0.100    15.338
new_n1618.out[0] (.names)                                        0.261    15.599
new_n1627_1.in[0] (.names)                                       0.485    16.084
new_n1627_1.out[0] (.names)                                      0.235    16.319
new_n1631_1.in[1] (.names)                                       0.100    16.419
new_n1631_1.out[0] (.names)                                      0.235    16.654
new_n1638.in[0] (.names)                                         0.100    16.754
new_n1638.out[0] (.names)                                        0.235    16.989
n1135.in[1] (.names)                                             0.332    17.321
n1135.out[0] (.names)                                            0.261    17.582
$sdffe~3^Q~12.D[0] (.latch)                                      0.000    17.582
data arrival time                                                         17.582

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.582
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.606


#Path 22
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1605.in[0] (.names)                                         0.100    15.003
new_n1605.out[0] (.names)                                        0.235    15.238
new_n1618.in[1] (.names)                                         0.100    15.338
new_n1618.out[0] (.names)                                        0.261    15.599
new_n1615_1.in[2] (.names)                                       0.485    16.084
new_n1615_1.out[0] (.names)                                      0.235    16.319
n1115.in[1] (.names)                                             0.478    16.797
n1115.out[0] (.names)                                            0.261    17.058
$sdffe~3^Q~8.D[0] (.latch)                                       0.000    17.058
data arrival time                                                         17.058

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.058
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.081


#Path 23
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1605.in[0] (.names)                                         0.100    15.003
new_n1605.out[0] (.names)                                        0.235    15.238
new_n1618.in[1] (.names)                                         0.100    15.338
new_n1618.out[0] (.names)                                        0.261    15.599
new_n1627_1.in[0] (.names)                                       0.485    16.084
new_n1627_1.out[0] (.names)                                      0.235    16.319
new_n1624_1.in[3] (.names)                                       0.100    16.419
new_n1624_1.out[0] (.names)                                      0.261    16.680
n1125.in[2] (.names)                                             0.100    16.780
n1125.out[0] (.names)                                            0.235    17.015
$sdffe~3^Q~10.D[0] (.latch)                                      0.000    17.015
data arrival time                                                         17.015

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.015
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.039


#Path 24
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1605.in[0] (.names)                                         0.100    15.003
new_n1605.out[0] (.names)                                        0.235    15.238
new_n1618.in[1] (.names)                                         0.100    15.338
new_n1618.out[0] (.names)                                        0.261    15.599
new_n1621.in[1] (.names)                                         0.485    16.084
new_n1621.out[0] (.names)                                        0.235    16.319
n1120.in[1] (.names)                                             0.336    16.655
n1120.out[0] (.names)                                            0.261    16.916
$sdffe~3^Q~9.D[0] (.latch)                                       0.000    16.916
data arrival time                                                         16.916

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.916
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.939


#Path 25
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1605.in[0] (.names)                                         0.100    15.003
new_n1605.out[0] (.names)                                        0.235    15.238
new_n1611_1.in[0] (.names)                                       0.340    15.579
new_n1611_1.out[0] (.names)                                      0.261    15.840
n1110.in[1] (.names)                                             0.340    16.180
n1110.out[0] (.names)                                            0.261    16.441
$sdffe~3^Q~7.D[0] (.latch)                                       0.000    16.441
data arrival time                                                         16.441

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.441
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.464


#Path 26
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1606.in[0] (.names)                                         0.475    14.642
new_n1606.out[0] (.names)                                        0.261    14.903
new_n1605.in[0] (.names)                                         0.100    15.003
new_n1605.out[0] (.names)                                        0.235    15.238
new_n1604_1.in[0] (.names)                                       0.100    15.338
new_n1604_1.out[0] (.names)                                      0.235    15.573
n1105.in[1] (.names)                                             0.100    15.673
n1105.out[0] (.names)                                            0.261    15.934
$sdffe~3^Q~6.D[0] (.latch)                                       0.000    15.934
data arrival time                                                         15.934

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.934
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.958


#Path 27
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1598.in[0] (.names)                                         0.100    14.268
new_n1598.out[0] (.names)                                        0.235    14.503
new_n1596_1.in[1] (.names)                                       0.479    14.982
new_n1596_1.out[0] (.names)                                      0.235    15.217
n1095.in[1] (.names)                                             0.339    15.556
n1095.out[0] (.names)                                            0.261    15.817
$sdffe~3^Q~4.D[0] (.latch)                                       0.000    15.817
data arrival time                                                         15.817

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~4.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.817
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.840


#Path 28
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1598.in[0] (.names)                                         0.100    14.268
new_n1598.out[0] (.names)                                        0.235    14.503
new_n1600_1.in[1] (.names)                                       0.479    14.982
new_n1600_1.out[0] (.names)                                      0.261    15.243
n1100.in[1] (.names)                                             0.307    15.550
n1100.out[0] (.names)                                            0.261    15.811
$sdffe~3^Q~5.D[0] (.latch)                                       0.000    15.811
data arrival time                                                         15.811

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.811
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.835


#Path 29
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1594.in[5] (.names)                                         2.500    13.907
new_n1594.out[0] (.names)                                        0.261    14.168
new_n1592_1.in[4] (.names)                                       0.476    14.643
new_n1592_1.out[0] (.names)                                      0.261    14.904
n1090.in[1] (.names)                                             0.331    15.236
n1090.out[0] (.names)                                            0.261    15.497
$sdffe~3^Q~3.D[0] (.latch)                                       0.000    15.497
data arrival time                                                         15.497

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~3.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.497
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.520


#Path 30
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1589.in[1] (.names)                                         2.500    13.907
new_n1589.out[0] (.names)                                        0.261    14.168
new_n1588_1.in[0] (.names)                                       0.472    14.640
new_n1588_1.out[0] (.names)                                      0.235    14.875
n1085.in[1] (.names)                                             0.313    15.188
n1085.out[0] (.names)                                            0.261    15.449
$sdffe~3^Q~2.D[0] (.latch)                                       0.000    15.449
data arrival time                                                         15.449

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~2.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.449
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.472


#Path 31
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1586.in[1] (.names)                                         2.506    13.913
new_n1586.out[0] (.names)                                        0.261    14.174
n1080.in[1] (.names)                                             0.340    14.515
n1080.out[0] (.names)                                            0.261    14.776
$sdffe~3^Q~1.D[0] (.latch)                                       0.000    14.776
data arrival time                                                         14.776

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~1.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -14.776
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.799


#Path 32
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[13] (multiply)                                    1.523     2.635
$mul~15[0].a[13] (multiply)                                      2.881     5.516
$mul~15[0].out[23] (multiply)                                    1.523     7.039
$mul~16[0].a[23] (multiply)                                      2.845     9.884
$mul~16[0].out[0] (multiply)                                     1.523    11.407
new_n1584_1.in[2] (.names)                                       2.506    13.913
new_n1584_1.out[0] (.names)                                      0.261    14.174
n1075.in[2] (.names)                                             0.311    14.485
n1075.out[0] (.names)                                            0.235    14.720
$sdffe~3^Q~0.D[0] (.latch)                                       0.000    14.720
data arrival time                                                         14.720

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -14.720
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.744


#Path 33
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1818.in[0] (.names)                                         0.311     7.344
new_n1818.out[0] (.names)                                        0.261     7.605
new_n1826.in[2] (.names)                                         0.100     7.705
new_n1826.out[0] (.names)                                        0.261     7.966
new_n1832.in[0] (.names)                                         0.100     8.066
new_n1832.out[0] (.names)                                        0.235     8.301
new_n1842.in[0] (.names)                                         0.851     9.152
new_n1842.out[0] (.names)                                        0.261     9.413
new_n1849.in[5] (.names)                                         0.100     9.513
new_n1849.out[0] (.names)                                        0.261     9.774
new_n1857.in[0] (.names)                                         0.100     9.874
new_n1857.out[0] (.names)                                        0.261    10.135
new_n1865.in[2] (.names)                                         0.100    10.235
new_n1865.out[0] (.names)                                        0.261    10.496
new_n1870.in[0] (.names)                                         0.477    10.973
new_n1870.out[0] (.names)                                        0.235    11.208
new_n1872.in[0] (.names)                                         0.100    11.308
new_n1872.out[0] (.names)                                        0.261    11.569
n1513.in[4] (.names)                                             0.100    11.669
n1513.out[0] (.names)                                            0.261    11.930
$sdffe~4^Q~30.D[0] (.latch)                                      0.000    11.930
data arrival time                                                         11.930

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.930
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.954


#Path 34
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1818.in[0] (.names)                                         0.311     7.344
new_n1818.out[0] (.names)                                        0.261     7.605
new_n1826.in[2] (.names)                                         0.100     7.705
new_n1826.out[0] (.names)                                        0.261     7.966
new_n1832.in[0] (.names)                                         0.100     8.066
new_n1832.out[0] (.names)                                        0.235     8.301
new_n1842.in[0] (.names)                                         0.851     9.152
new_n1842.out[0] (.names)                                        0.261     9.413
new_n1849.in[5] (.names)                                         0.100     9.513
new_n1849.out[0] (.names)                                        0.261     9.774
new_n1857.in[0] (.names)                                         0.100     9.874
new_n1857.out[0] (.names)                                        0.261    10.135
new_n1865.in[2] (.names)                                         0.100    10.235
new_n1865.out[0] (.names)                                        0.261    10.496
new_n1870.in[0] (.names)                                         0.477    10.973
new_n1870.out[0] (.names)                                        0.235    11.208
new_n1869.in[1] (.names)                                         0.100    11.308
new_n1869.out[0] (.names)                                        0.261    11.569
n1508.in[2] (.names)                                             0.100    11.669
n1508.out[0] (.names)                                            0.235    11.904
$sdffe~4^Q~29.D[0] (.latch)                                      0.000    11.904
data arrival time                                                         11.904

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.904
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.928


#Path 35
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1818.in[0] (.names)                                         0.311     7.344
new_n1818.out[0] (.names)                                        0.261     7.605
new_n1826.in[2] (.names)                                         0.100     7.705
new_n1826.out[0] (.names)                                        0.261     7.966
new_n1832.in[0] (.names)                                         0.100     8.066
new_n1832.out[0] (.names)                                        0.235     8.301
new_n1842.in[0] (.names)                                         0.851     9.152
new_n1842.out[0] (.names)                                        0.261     9.413
new_n1849.in[5] (.names)                                         0.100     9.513
new_n1849.out[0] (.names)                                        0.261     9.774
new_n1857.in[0] (.names)                                         0.100     9.874
new_n1857.out[0] (.names)                                        0.261    10.135
new_n1865.in[2] (.names)                                         0.100    10.235
new_n1865.out[0] (.names)                                        0.261    10.496
new_n1870.in[0] (.names)                                         0.477    10.973
new_n1870.out[0] (.names)                                        0.235    11.208
new_n1874.in[0] (.names)                                         0.100    11.308
new_n1874.out[0] (.names)                                        0.235    11.543
n1518.in[2] (.names)                                             0.100    11.643
n1518.out[0] (.names)                                            0.261    11.904
$sdffe~4^Q~31.D[0] (.latch)                                      0.000    11.904
data arrival time                                                         11.904

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.904
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.928


#Path 36
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1818.in[0] (.names)                                         0.311     7.344
new_n1818.out[0] (.names)                                        0.261     7.605
new_n1826.in[2] (.names)                                         0.100     7.705
new_n1826.out[0] (.names)                                        0.261     7.966
new_n1832.in[0] (.names)                                         0.100     8.066
new_n1832.out[0] (.names)                                        0.235     8.301
new_n1842.in[0] (.names)                                         0.851     9.152
new_n1842.out[0] (.names)                                        0.261     9.413
new_n1849.in[5] (.names)                                         0.100     9.513
new_n1849.out[0] (.names)                                        0.261     9.774
new_n1857.in[0] (.names)                                         0.100     9.874
new_n1857.out[0] (.names)                                        0.261    10.135
new_n1862.in[2] (.names)                                         0.100    10.235
new_n1862.out[0] (.names)                                        0.235    10.470
new_n1861.in[1] (.names)                                         0.288    10.759
new_n1861.out[0] (.names)                                        0.261    11.020
n1493.in[2] (.names)                                             0.338    11.357
n1493.out[0] (.names)                                            0.235    11.592
$sdffe~4^Q~26.D[0] (.latch)                                      0.000    11.592
data arrival time                                                         11.592

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.592
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.616


#Path 37
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1818.in[0] (.names)                                         0.311     7.344
new_n1818.out[0] (.names)                                        0.261     7.605
new_n1826.in[2] (.names)                                         0.100     7.705
new_n1826.out[0] (.names)                                        0.261     7.966
new_n1832.in[0] (.names)                                         0.100     8.066
new_n1832.out[0] (.names)                                        0.235     8.301
new_n1842.in[0] (.names)                                         0.851     9.152
new_n1842.out[0] (.names)                                        0.261     9.413
new_n1849.in[5] (.names)                                         0.100     9.513
new_n1849.out[0] (.names)                                        0.261     9.774
new_n1857.in[0] (.names)                                         0.100     9.874
new_n1857.out[0] (.names)                                        0.261    10.135
new_n1865.in[2] (.names)                                         0.100    10.235
new_n1865.out[0] (.names)                                        0.261    10.496
new_n1864.in[0] (.names)                                         0.477    10.973
new_n1864.out[0] (.names)                                        0.235    11.208
n1498.in[1] (.names)                                             0.100    11.308
n1498.out[0] (.names)                                            0.261    11.569
$sdffe~4^Q~27.D[0] (.latch)                                      0.000    11.569
data arrival time                                                         11.569

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.569
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.593


#Path 38
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1818.in[0] (.names)                                         0.311     7.344
new_n1818.out[0] (.names)                                        0.261     7.605
new_n1826.in[2] (.names)                                         0.100     7.705
new_n1826.out[0] (.names)                                        0.261     7.966
new_n1832.in[0] (.names)                                         0.100     8.066
new_n1832.out[0] (.names)                                        0.235     8.301
new_n1842.in[0] (.names)                                         0.851     9.152
new_n1842.out[0] (.names)                                        0.261     9.413
new_n1849.in[5] (.names)                                         0.100     9.513
new_n1849.out[0] (.names)                                        0.261     9.774
new_n1857.in[0] (.names)                                         0.100     9.874
new_n1857.out[0] (.names)                                        0.261    10.135
new_n1865.in[2] (.names)                                         0.100    10.235
new_n1865.out[0] (.names)                                        0.261    10.496
new_n1867.in[0] (.names)                                         0.477    10.973
new_n1867.out[0] (.names)                                        0.235    11.208
n1503.in[1] (.names)                                             0.100    11.308
n1503.out[0] (.names)                                            0.261    11.569
$sdffe~4^Q~28.D[0] (.latch)                                      0.000    11.569
data arrival time                                                         11.569

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.569
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.593


#Path 39
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1818.in[0] (.names)                                         0.311     7.344
new_n1818.out[0] (.names)                                        0.261     7.605
new_n1826.in[2] (.names)                                         0.100     7.705
new_n1826.out[0] (.names)                                        0.261     7.966
new_n1832.in[0] (.names)                                         0.100     8.066
new_n1832.out[0] (.names)                                        0.235     8.301
new_n1842.in[0] (.names)                                         0.851     9.152
new_n1842.out[0] (.names)                                        0.261     9.413
new_n1849.in[5] (.names)                                         0.100     9.513
new_n1849.out[0] (.names)                                        0.261     9.774
new_n1852.in[0] (.names)                                         0.339    10.113
new_n1852.out[0] (.names)                                        0.235    10.348
new_n1851.in[1] (.names)                                         0.100    10.448
new_n1851.out[0] (.names)                                        0.261    10.709
n1478.in[2] (.names)                                             0.340    11.050
n1478.out[0] (.names)                                            0.235    11.285
$sdffe~4^Q~23.D[0] (.latch)                                      0.000    11.285
data arrival time                                                         11.285

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.285
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.308


#Path 40
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1818.in[0] (.names)                                         0.311     7.344
new_n1818.out[0] (.names)                                        0.261     7.605
new_n1826.in[2] (.names)                                         0.100     7.705
new_n1826.out[0] (.names)                                        0.261     7.966
new_n1832.in[0] (.names)                                         0.100     8.066
new_n1832.out[0] (.names)                                        0.235     8.301
new_n1842.in[0] (.names)                                         0.851     9.152
new_n1842.out[0] (.names)                                        0.261     9.413
new_n1849.in[5] (.names)                                         0.100     9.513
new_n1849.out[0] (.names)                                        0.261     9.774
new_n1852.in[0] (.names)                                         0.339    10.113
new_n1852.out[0] (.names)                                        0.235    10.348
new_n1854.in[0] (.names)                                         0.100    10.448
new_n1854.out[0] (.names)                                        0.235    10.683
n1483.in[1] (.names)                                             0.100    10.783
n1483.out[0] (.names)                                            0.261    11.044
$sdffe~4^Q~24.D[0] (.latch)                                      0.000    11.044
data arrival time                                                         11.044

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.044
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.068


#Path 41
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1818.in[0] (.names)                                         0.311     7.344
new_n1818.out[0] (.names)                                        0.261     7.605
new_n1826.in[2] (.names)                                         0.100     7.705
new_n1826.out[0] (.names)                                        0.261     7.966
new_n1832.in[0] (.names)                                         0.100     8.066
new_n1832.out[0] (.names)                                        0.235     8.301
new_n1842.in[0] (.names)                                         0.851     9.152
new_n1842.out[0] (.names)                                        0.261     9.413
new_n1841.in[0] (.names)                                         0.288     9.702
new_n1841.out[0] (.names)                                        0.235     9.937
new_n1840.in[1] (.names)                                         0.100    10.037
new_n1840.out[0] (.names)                                        0.261    10.298
n1463.in[2] (.names)                                             0.426    10.723
n1463.out[0] (.names)                                            0.235    10.958
$sdffe~4^Q~20.D[0] (.latch)                                      0.000    10.958
data arrival time                                                         10.958

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.982


#Path 42
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1818.in[0] (.names)                                         0.311     7.344
new_n1818.out[0] (.names)                                        0.261     7.605
new_n1826.in[2] (.names)                                         0.100     7.705
new_n1826.out[0] (.names)                                        0.261     7.966
new_n1832.in[0] (.names)                                         0.100     8.066
new_n1832.out[0] (.names)                                        0.235     8.301
new_n1842.in[0] (.names)                                         0.851     9.152
new_n1842.out[0] (.names)                                        0.261     9.413
new_n1849.in[5] (.names)                                         0.100     9.513
new_n1849.out[0] (.names)                                        0.261     9.774
new_n1848.in[0] (.names)                                         0.339    10.113
new_n1848.out[0] (.names)                                        0.235    10.348
n1473.in[1] (.names)                                             0.287    10.636
n1473.out[0] (.names)                                            0.261    10.897
$sdffe~4^Q~22.D[0] (.latch)                                      0.000    10.897
data arrival time                                                         10.897

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.897
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.920


#Path 43
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1818.in[0] (.names)                                         0.311     7.344
new_n1818.out[0] (.names)                                        0.261     7.605
new_n1826.in[2] (.names)                                         0.100     7.705
new_n1826.out[0] (.names)                                        0.261     7.966
new_n1832.in[0] (.names)                                         0.100     8.066
new_n1832.out[0] (.names)                                        0.235     8.301
new_n1842.in[0] (.names)                                         0.851     9.152
new_n1842.out[0] (.names)                                        0.261     9.413
new_n1841.in[0] (.names)                                         0.288     9.702
new_n1841.out[0] (.names)                                        0.235     9.937
new_n1846.in[0] (.names)                                         0.100    10.037
new_n1846.out[0] (.names)                                        0.235    10.272
n1468.in[1] (.names)                                             0.340    10.612
n1468.out[0] (.names)                                            0.261    10.873
$sdffe~4^Q~21.D[0] (.latch)                                      0.000    10.873
data arrival time                                                         10.873

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.873
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.896


#Path 44
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1818.in[0] (.names)                                         0.311     7.344
new_n1818.out[0] (.names)                                        0.261     7.605
new_n1826.in[2] (.names)                                         0.100     7.705
new_n1826.out[0] (.names)                                        0.261     7.966
new_n1832.in[0] (.names)                                         0.100     8.066
new_n1832.out[0] (.names)                                        0.235     8.301
new_n1842.in[0] (.names)                                         0.851     9.152
new_n1842.out[0] (.names)                                        0.261     9.413
new_n1849.in[5] (.names)                                         0.100     9.513
new_n1849.out[0] (.names)                                        0.261     9.774
new_n1857.in[0] (.names)                                         0.100     9.874
new_n1857.out[0] (.names)                                        0.261    10.135
new_n1856.in[0] (.names)                                         0.100    10.235
new_n1856.out[0] (.names)                                        0.235    10.470
n1488.in[1] (.names)                                             0.100    10.570
n1488.out[0] (.names)                                            0.261    10.831
$sdffe~4^Q~25.D[0] (.latch)                                      0.000    10.831
data arrival time                                                         10.831

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.831
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.855


#Path 45
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1818.in[0] (.names)                                         0.311     7.344
new_n1818.out[0] (.names)                                        0.261     7.605
new_n1823.in[2] (.names)                                         0.730     8.335
new_n1823.out[0] (.names)                                        0.235     8.570
new_n1822.in[1] (.names)                                         0.457     9.027
new_n1822.out[0] (.names)                                        0.261     9.288
n1433.in[2] (.names)                                             0.589     9.877
n1433.out[0] (.names)                                            0.235    10.112
$sdffe~4^Q~14.D[0] (.latch)                                      0.000    10.112
data arrival time                                                         10.112

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.112
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.135


#Path 46
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1818.in[0] (.names)                                         0.311     7.344
new_n1818.out[0] (.names)                                        0.261     7.605
new_n1826.in[2] (.names)                                         0.100     7.705
new_n1826.out[0] (.names)                                        0.261     7.966
new_n1832.in[0] (.names)                                         0.100     8.066
new_n1832.out[0] (.names)                                        0.235     8.301
new_n1835.in[0] (.names)                                         0.100     8.401
new_n1835.out[0] (.names)                                        0.235     8.636
new_n1838.in[0] (.names)                                         0.337     8.973
new_n1838.out[0] (.names)                                        0.235     9.208
new_n1837.in[1] (.names)                                         0.100     9.308
new_n1837.out[0] (.names)                                        0.261     9.569
n1458.in[2] (.names)                                             0.100     9.669
n1458.out[0] (.names)                                            0.235     9.904
$sdffe~4^Q~19.D[0] (.latch)                                      0.000     9.904
data arrival time                                                          9.904

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.904
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.928


#Path 47
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1818.in[0] (.names)                                         0.311     7.344
new_n1818.out[0] (.names)                                        0.261     7.605
new_n1826.in[2] (.names)                                         0.100     7.705
new_n1826.out[0] (.names)                                        0.261     7.966
new_n1832.in[0] (.names)                                         0.100     8.066
new_n1832.out[0] (.names)                                        0.235     8.301
new_n1835.in[0] (.names)                                         0.100     8.401
new_n1835.out[0] (.names)                                        0.235     8.636
new_n1834.in[1] (.names)                                         0.337     8.973
new_n1834.out[0] (.names)                                        0.261     9.234
n1453.in[2] (.names)                                             0.334     9.567
n1453.out[0] (.names)                                            0.235     9.802
$sdffe~4^Q~18.D[0] (.latch)                                      0.000     9.802
data arrival time                                                          9.802

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.802
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.826


#Path 48
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1818.in[0] (.names)                                         0.311     7.344
new_n1818.out[0] (.names)                                        0.261     7.605
new_n1826.in[2] (.names)                                         0.100     7.705
new_n1826.out[0] (.names)                                        0.261     7.966
new_n1829.in[0] (.names)                                         0.483     8.450
new_n1829.out[0] (.names)                                        0.235     8.685
new_n1828.in[1] (.names)                                         0.100     8.785
new_n1828.out[0] (.names)                                        0.261     9.046
n1443.in[2] (.names)                                             0.399     9.445
n1443.out[0] (.names)                                            0.235     9.680
$sdffe~4^Q~16.D[0] (.latch)                                      0.000     9.680
data arrival time                                                          9.680

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.680
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.703


#Path 49
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1818.in[0] (.names)                                         0.311     7.344
new_n1818.out[0] (.names)                                        0.261     7.605
new_n1817.in[0] (.names)                                         0.730     8.335
new_n1817.out[0] (.names)                                        0.235     8.570
n1428.in[1] (.names)                                             0.312     8.881
n1428.out[0] (.names)                                            0.261     9.142
$sdffe~4^Q~13.D[0] (.latch)                                      0.000     9.142
data arrival time                                                          9.142

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.142
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.166


#Path 50
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1818.in[0] (.names)                                         0.311     7.344
new_n1818.out[0] (.names)                                        0.261     7.605
new_n1826.in[2] (.names)                                         0.100     7.705
new_n1826.out[0] (.names)                                        0.261     7.966
new_n1832.in[0] (.names)                                         0.100     8.066
new_n1832.out[0] (.names)                                        0.235     8.301
new_n1831.in[0] (.names)                                         0.100     8.401
new_n1831.out[0] (.names)                                        0.235     8.636
n1448.in[1] (.names)                                             0.100     8.736
n1448.out[0] (.names)                                            0.261     8.997
$sdffe~4^Q~17.D[0] (.latch)                                      0.000     8.997
data arrival time                                                          8.997

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.021


#Path 51
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1818.in[0] (.names)                                         0.311     7.344
new_n1818.out[0] (.names)                                        0.261     7.605
new_n1826.in[2] (.names)                                         0.100     7.705
new_n1826.out[0] (.names)                                        0.261     7.966
new_n1825.in[0] (.names)                                         0.100     8.066
new_n1825.out[0] (.names)                                        0.235     8.301
n1438.in[1] (.names)                                             0.100     8.401
n1438.out[0] (.names)                                            0.261     8.662
$sdffe~4^Q~15.D[0] (.latch)                                      0.000     8.662
data arrival time                                                          8.662

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.662
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.686


#Path 52
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1815.in[0] (.names)                                         0.100     7.134
new_n1815.out[0] (.names)                                        0.235     7.369
new_n1814.in[1] (.names)                                         0.100     7.469
new_n1814.out[0] (.names)                                        0.261     7.730
n1423.in[2] (.names)                                             0.100     7.830
n1423.out[0] (.names)                                            0.235     8.065
$sdffe~4^Q~12.D[0] (.latch)                                      0.000     8.065
data arrival time                                                          8.065

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.065
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.088


#Path 53
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1812.in[0] (.names)                                         0.100     7.134
new_n1812.out[0] (.names)                                        0.235     7.369
n1418.in[1] (.names)                                             0.310     7.678
n1418.out[0] (.names)                                            0.261     7.939
$sdffe~4^Q~11.D[0] (.latch)                                      0.000     7.939
data arrival time                                                          7.939

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.939
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.963


#Path 54
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1810.in[0] (.names)                                         0.339     6.799
new_n1810.out[0] (.names)                                        0.235     7.034
new_n1809.in[1] (.names)                                         0.100     7.134
new_n1809.out[0] (.names)                                        0.261     7.395
n1413.in[2] (.names)                                             0.310     7.704
n1413.out[0] (.names)                                            0.235     7.939
$sdffe~4^Q~10.D[0] (.latch)                                      0.000     7.939
data arrival time                                                          7.939

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.939
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.963


#Path 55
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1807.in[0] (.names)                                         0.100     6.224
new_n1807.out[0] (.names)                                        0.235     6.459
new_n1806.in[1] (.names)                                         0.339     6.799
new_n1806.out[0] (.names)                                        0.261     7.060
n1408.in[2] (.names)                                             0.100     7.160
n1408.out[0] (.names)                                            0.235     7.395
$sdffe~4^Q~9.D[0] (.latch)                                       0.000     7.395
data arrival time                                                          7.395

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.395
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.418


#Path 56
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            0.959     0.959
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.220
new_n1470.in[0] (.names)                                                                                                              0.100     1.320
new_n1470.out[0] (.names)                                                                                                             0.235     1.555
new_n1475.in[0] (.names)                                                                                                              0.100     1.655
new_n1475.out[0] (.names)                                                                                                             0.235     1.890
new_n1480.in[0] (.names)                                                                                                              0.100     1.990
new_n1480.out[0] (.names)                                                                                                             0.235     2.225
new_n1483_1.in[0] (.names)                                                                                                            0.336     2.560
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.795
new_n1491.in[0] (.names)                                                                                                              0.622     3.418
new_n1491.out[0] (.names)                                                                                                             0.261     3.679
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.779
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.040
new_n1505.in[0] (.names)                                                                                                              0.100     4.140
new_n1505.out[0] (.names)                                                                                                             0.235     4.375
new_n1515.in[0] (.names)                                                                                                              0.336     4.710
new_n1515.out[0] (.names)                                                                                                             0.261     4.971
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.071
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.332
new_n1529.in[0] (.names)                                                                                                              0.100     5.432
new_n1529.out[0] (.names)                                                                                                             0.235     5.667
new_n1537.in[0] (.names)                                                                                                              0.100     5.767
new_n1537.out[0] (.names)                                                                                                             0.261     6.028
new_n1545.in[2] (.names)                                                                                                              0.339     6.368
new_n1545.out[0] (.names)                                                                                                             0.261     6.629
new_n1547_1.in[0] (.names)                                                                                                            0.100     6.729
new_n1547_1.out[0] (.names)                                                                                                           0.261     6.990
n932.in[4] (.names)                                                                                                                   0.100     7.090
n932.out[0] (.names)                                                                                                                  0.261     7.351
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch)                         0.000     7.351
data arrival time                                                                                                                               7.351

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.351
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.374


#Path 57
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            0.959     0.959
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.220
new_n1470.in[0] (.names)                                                                                                              0.100     1.320
new_n1470.out[0] (.names)                                                                                                             0.235     1.555
new_n1475.in[0] (.names)                                                                                                              0.100     1.655
new_n1475.out[0] (.names)                                                                                                             0.235     1.890
new_n1480.in[0] (.names)                                                                                                              0.100     1.990
new_n1480.out[0] (.names)                                                                                                             0.235     2.225
new_n1483_1.in[0] (.names)                                                                                                            0.336     2.560
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.795
new_n1491.in[0] (.names)                                                                                                              0.622     3.418
new_n1491.out[0] (.names)                                                                                                             0.261     3.679
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.779
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.040
new_n1505.in[0] (.names)                                                                                                              0.100     4.140
new_n1505.out[0] (.names)                                                                                                             0.235     4.375
new_n1515.in[0] (.names)                                                                                                              0.336     4.710
new_n1515.out[0] (.names)                                                                                                             0.261     4.971
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.071
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.332
new_n1529.in[0] (.names)                                                                                                              0.100     5.432
new_n1529.out[0] (.names)                                                                                                             0.235     5.667
new_n1537.in[0] (.names)                                                                                                              0.100     5.767
new_n1537.out[0] (.names)                                                                                                             0.261     6.028
new_n1545.in[2] (.names)                                                                                                              0.339     6.368
new_n1545.out[0] (.names)                                                                                                             0.261     6.629
new_n1544_1.in[0] (.names)                                                                                                            0.100     6.729
new_n1544_1.out[0] (.names)                                                                                                           0.235     6.964
n927.in[1] (.names)                                                                                                                   0.100     7.064
n927.out[0] (.names)                                                                                                                  0.261     7.325
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch)                         0.000     7.325
data arrival time                                                                                                                               7.325

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.325
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.348


#Path 58
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            0.959     0.959
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.220
new_n1470.in[0] (.names)                                                                                                              0.100     1.320
new_n1470.out[0] (.names)                                                                                                             0.235     1.555
new_n1475.in[0] (.names)                                                                                                              0.100     1.655
new_n1475.out[0] (.names)                                                                                                             0.235     1.890
new_n1480.in[0] (.names)                                                                                                              0.100     1.990
new_n1480.out[0] (.names)                                                                                                             0.235     2.225
new_n1483_1.in[0] (.names)                                                                                                            0.336     2.560
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.795
new_n1491.in[0] (.names)                                                                                                              0.622     3.418
new_n1491.out[0] (.names)                                                                                                             0.261     3.679
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.779
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.040
new_n1505.in[0] (.names)                                                                                                              0.100     4.140
new_n1505.out[0] (.names)                                                                                                             0.235     4.375
new_n1515.in[0] (.names)                                                                                                              0.336     4.710
new_n1515.out[0] (.names)                                                                                                             0.261     4.971
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.071
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.332
new_n1529.in[0] (.names)                                                                                                              0.100     5.432
new_n1529.out[0] (.names)                                                                                                             0.235     5.667
new_n1537.in[0] (.names)                                                                                                              0.100     5.767
new_n1537.out[0] (.names)                                                                                                             0.261     6.028
new_n1545.in[2] (.names)                                                                                                              0.339     6.368
new_n1545.out[0] (.names)                                                                                                             0.261     6.629
new_n1549.in[0] (.names)                                                                                                              0.100     6.729
new_n1549.out[0] (.names)                                                                                                             0.235     6.964
n937.in[2] (.names)                                                                                                                   0.100     7.064
n937.out[0] (.names)                                                                                                                  0.261     7.325
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch)                         0.000     7.325
data arrival time                                                                                                                               7.325

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.325
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.348


#Path 59
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1804.in[0] (.names)                                         0.100     6.224
new_n1804.out[0] (.names)                                        0.235     6.459
n1403.in[1] (.names)                                             0.595     7.055
n1403.out[0] (.names)                                            0.261     7.316
$sdffe~4^Q~8.D[0] (.latch)                                       0.000     7.316
data arrival time                                                          7.316

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.316
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.339


#Path 60
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            0.959     0.959
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.220
new_n1470.in[0] (.names)                                                                                                              0.100     1.320
new_n1470.out[0] (.names)                                                                                                             0.235     1.555
new_n1475.in[0] (.names)                                                                                                              0.100     1.655
new_n1475.out[0] (.names)                                                                                                             0.235     1.890
new_n1480.in[0] (.names)                                                                                                              0.100     1.990
new_n1480.out[0] (.names)                                                                                                             0.235     2.225
new_n1483_1.in[0] (.names)                                                                                                            0.336     2.560
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.795
new_n1491.in[0] (.names)                                                                                                              0.622     3.418
new_n1491.out[0] (.names)                                                                                                             0.261     3.679
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.779
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.040
new_n1505.in[0] (.names)                                                                                                              0.100     4.140
new_n1505.out[0] (.names)                                                                                                             0.235     4.375
new_n1515.in[0] (.names)                                                                                                              0.336     4.710
new_n1515.out[0] (.names)                                                                                                             0.261     4.971
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.071
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.332
new_n1529.in[0] (.names)                                                                                                              0.100     5.432
new_n1529.out[0] (.names)                                                                                                             0.235     5.667
new_n1537.in[0] (.names)                                                                                                              0.100     5.767
new_n1537.out[0] (.names)                                                                                                             0.261     6.028
new_n1542.in[2] (.names)                                                                                                              0.339     6.368
new_n1542.out[0] (.names)                                                                                                             0.235     6.603
new_n1541.in[1] (.names)                                                                                                              0.100     6.703
new_n1541.out[0] (.names)                                                                                                             0.261     6.964
n922.in[2] (.names)                                                                                                                   0.100     7.064
n922.out[0] (.names)                                                                                                                  0.235     7.299
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch)                         0.000     7.299
data arrival time                                                                                                                               7.299

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.299
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.322


#Path 61
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            0.959     0.959
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.220
new_n1470.in[0] (.names)                                                                                                              0.100     1.320
new_n1470.out[0] (.names)                                                                                                             0.235     1.555
new_n1475.in[0] (.names)                                                                                                              0.100     1.655
new_n1475.out[0] (.names)                                                                                                             0.235     1.890
new_n1480.in[0] (.names)                                                                                                              0.100     1.990
new_n1480.out[0] (.names)                                                                                                             0.235     2.225
new_n1483_1.in[0] (.names)                                                                                                            0.336     2.560
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.795
new_n1491.in[0] (.names)                                                                                                              0.622     3.418
new_n1491.out[0] (.names)                                                                                                             0.261     3.679
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.779
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.040
new_n1505.in[0] (.names)                                                                                                              0.100     4.140
new_n1505.out[0] (.names)                                                                                                             0.235     4.375
new_n1515.in[0] (.names)                                                                                                              0.336     4.710
new_n1515.out[0] (.names)                                                                                                             0.261     4.971
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.071
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.332
new_n1529.in[0] (.names)                                                                                                              0.100     5.432
new_n1529.out[0] (.names)                                                                                                             0.235     5.667
new_n1534.in[0] (.names)                                                                                                              0.481     6.149
new_n1534.out[0] (.names)                                                                                                             0.235     6.384
new_n1533.in[1] (.names)                                                                                                              0.100     6.484
new_n1533.out[0] (.names)                                                                                                             0.261     6.745
n912.in[2] (.names)                                                                                                                   0.100     6.845
n912.out[0] (.names)                                                                                                                  0.235     7.080
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch)                         0.000     7.080
data arrival time                                                                                                                               7.080

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.080
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.103


#Path 62
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1796.in[1] (.names)                                         0.307     6.097
new_n1796.out[0] (.names)                                        0.261     6.358
n1388.in[2] (.names)                                             0.485     6.842
n1388.out[0] (.names)                                            0.235     7.077
$sdffe~4^Q~5.D[0] (.latch)                                       0.000     7.077
data arrival time                                                          7.077

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.077
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.101


#Path 63
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1802.in[0] (.names)                                         0.100     5.889
new_n1802.out[0] (.names)                                        0.235     6.124
new_n1801.in[1] (.names)                                         0.307     6.432
new_n1801.out[0] (.names)                                        0.261     6.693
n1398.in[2] (.names)                                             0.100     6.793
n1398.out[0] (.names)                                            0.235     7.028
$sdffe~4^Q~7.D[0] (.latch)                                       0.000     7.028
data arrival time                                                          7.028

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.028
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.052


#Path 64
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            0.959     0.959
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.220
new_n1470.in[0] (.names)                                                                                                              0.100     1.320
new_n1470.out[0] (.names)                                                                                                             0.235     1.555
new_n1475.in[0] (.names)                                                                                                              0.100     1.655
new_n1475.out[0] (.names)                                                                                                             0.235     1.890
new_n1480.in[0] (.names)                                                                                                              0.100     1.990
new_n1480.out[0] (.names)                                                                                                             0.235     2.225
new_n1483_1.in[0] (.names)                                                                                                            0.336     2.560
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.795
new_n1491.in[0] (.names)                                                                                                              0.622     3.418
new_n1491.out[0] (.names)                                                                                                             0.261     3.679
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.779
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.040
new_n1505.in[0] (.names)                                                                                                              0.100     4.140
new_n1505.out[0] (.names)                                                                                                             0.235     4.375
new_n1515.in[0] (.names)                                                                                                              0.336     4.710
new_n1515.out[0] (.names)                                                                                                             0.261     4.971
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.071
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.332
new_n1526.in[0] (.names)                                                                                                              0.338     5.670
new_n1526.out[0] (.names)                                                                                                             0.235     5.905
new_n1525.in[1] (.names)                                                                                                              0.100     6.005
new_n1525.out[0] (.names)                                                                                                             0.261     6.266
n897.in[2] (.names)                                                                                                                   0.479     6.745
n897.out[0] (.names)                                                                                                                  0.235     6.980
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch)                         0.000     6.980
data arrival time                                                                                                                               6.980

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.980
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.004


#Path 65
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                             0.000     0.000
new_n1435.in[0] (.names)                                                                                                              0.623     0.623
new_n1435.out[0] (.names)                                                                                                             0.235     0.858
new_n1434_1.in[5] (.names)                                                                                                            0.100     0.958
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.219
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.319
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.554
new_n1432.in[2] (.names)                                                                                                              0.100     1.654
new_n1432.out[0] (.names)                                                                                                             0.235     1.889
new_n1431.in[2] (.names)                                                                                                              0.100     1.989
new_n1431.out[0] (.names)                                                                                                             0.261     2.250
new_n1430.in[0] (.names)                                                                                                              0.632     2.882
new_n1430.out[0] (.names)                                                                                                             0.261     3.143
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.243
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.504
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.604
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.865
new_n1427.in[1] (.names)                                                                                                              0.100     3.965
new_n1427.out[0] (.names)                                                                                                             0.261     4.226
n1070.in[0] (.names)                                                                                                                  0.769     4.995
n1070.out[0] (.names)                                                                                                                 0.235     5.230
new_n1507.in[5] (.names)                                                                                                              0.763     5.994
new_n1507.out[0] (.names)                                                                                                             0.261     6.255
n872.in[2] (.names)                                                                                                                   0.481     6.736
n872.out[0] (.names)                                                                                                                  0.235     6.971
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch)                         0.000     6.971
data arrival time                                                                                                                               6.971

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.971
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.994


#Path 66
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            0.959     0.959
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.220
new_n1470.in[0] (.names)                                                                                                              0.100     1.320
new_n1470.out[0] (.names)                                                                                                             0.235     1.555
new_n1475.in[0] (.names)                                                                                                              0.100     1.655
new_n1475.out[0] (.names)                                                                                                             0.235     1.890
new_n1480.in[0] (.names)                                                                                                              0.100     1.990
new_n1480.out[0] (.names)                                                                                                             0.235     2.225
new_n1483_1.in[0] (.names)                                                                                                            0.336     2.560
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.795
new_n1491.in[0] (.names)                                                                                                              0.622     3.418
new_n1491.out[0] (.names)                                                                                                             0.261     3.679
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.779
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.040
new_n1505.in[0] (.names)                                                                                                              0.100     4.140
new_n1505.out[0] (.names)                                                                                                             0.235     4.375
new_n1515.in[0] (.names)                                                                                                              0.336     4.710
new_n1515.out[0] (.names)                                                                                                             0.261     4.971
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.071
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.332
new_n1529.in[0] (.names)                                                                                                              0.100     5.432
new_n1529.out[0] (.names)                                                                                                             0.235     5.667
new_n1537.in[0] (.names)                                                                                                              0.100     5.767
new_n1537.out[0] (.names)                                                                                                             0.261     6.028
new_n1536_1.in[0] (.names)                                                                                                            0.339     6.368
new_n1536_1.out[0] (.names)                                                                                                           0.235     6.603
n917.in[1] (.names)                                                                                                                   0.100     6.703
n917.out[0] (.names)                                                                                                                  0.261     6.964
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch)                         0.000     6.964
data arrival time                                                                                                                               6.964

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.964
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.987


#Path 67
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                             0.000     0.000
new_n1435.in[0] (.names)                                                                                                              0.623     0.623
new_n1435.out[0] (.names)                                                                                                             0.235     0.858
new_n1434_1.in[5] (.names)                                                                                                            0.100     0.958
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.219
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.319
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.554
new_n1432.in[2] (.names)                                                                                                              0.100     1.654
new_n1432.out[0] (.names)                                                                                                             0.235     1.889
new_n1431.in[2] (.names)                                                                                                              0.100     1.989
new_n1431.out[0] (.names)                                                                                                             0.261     2.250
new_n1430.in[0] (.names)                                                                                                              0.632     2.882
new_n1430.out[0] (.names)                                                                                                             0.261     3.143
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.243
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.504
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.604
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.865
new_n1427.in[1] (.names)                                                                                                              0.100     3.965
new_n1427.out[0] (.names)                                                                                                             0.261     4.226
n1070.in[0] (.names)                                                                                                                  0.769     4.995
n1070.out[0] (.names)                                                                                                                 0.235     5.230
new_n1513_1.in[5] (.names)                                                                                                            0.763     5.994
new_n1513_1.out[0] (.names)                                                                                                           0.261     6.255
n882.in[2] (.names)                                                                                                                   0.471     6.726
n882.out[0] (.names)                                                                                                                  0.235     6.961
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch)                         0.000     6.961
data arrival time                                                                                                                               6.961

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.961
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.985


#Path 68
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                             0.000     0.000
new_n1435.in[0] (.names)                                                                                                              0.623     0.623
new_n1435.out[0] (.names)                                                                                                             0.235     0.858
new_n1434_1.in[5] (.names)                                                                                                            0.100     0.958
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.219
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.319
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.554
new_n1432.in[2] (.names)                                                                                                              0.100     1.654
new_n1432.out[0] (.names)                                                                                                             0.235     1.889
new_n1431.in[2] (.names)                                                                                                              0.100     1.989
new_n1431.out[0] (.names)                                                                                                             0.261     2.250
new_n1430.in[0] (.names)                                                                                                              0.632     2.882
new_n1430.out[0] (.names)                                                                                                             0.261     3.143
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.243
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.504
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.604
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.865
new_n1427.in[1] (.names)                                                                                                              0.100     3.965
new_n1427.out[0] (.names)                                                                                                             0.261     4.226
n1070.in[0] (.names)                                                                                                                  0.769     4.995
n1070.out[0] (.names)                                                                                                                 0.235     5.230
new_n1519_1.in[5] (.names)                                                                                                            0.763     5.994
new_n1519_1.out[0] (.names)                                                                                                           0.261     6.255
n887.in[2] (.names)                                                                                                                   0.340     6.595
n887.out[0] (.names)                                                                                                                  0.235     6.830
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch)                         0.000     6.830
data arrival time                                                                                                                               6.830

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.830
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.853


#Path 69
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                             0.000     0.000
new_n1435.in[0] (.names)                                                                                                              0.623     0.623
new_n1435.out[0] (.names)                                                                                                             0.235     0.858
new_n1434_1.in[5] (.names)                                                                                                            0.100     0.958
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.219
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.319
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.554
new_n1432.in[2] (.names)                                                                                                              0.100     1.654
new_n1432.out[0] (.names)                                                                                                             0.235     1.889
new_n1431.in[2] (.names)                                                                                                              0.100     1.989
new_n1431.out[0] (.names)                                                                                                             0.261     2.250
new_n1430.in[0] (.names)                                                                                                              0.632     2.882
new_n1430.out[0] (.names)                                                                                                             0.261     3.143
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.243
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.504
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.604
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.865
new_n1427.in[1] (.names)                                                                                                              0.100     3.965
new_n1427.out[0] (.names)                                                                                                             0.261     4.226
n1070.in[0] (.names)                                                                                                                  0.769     4.995
n1070.out[0] (.names)                                                                                                                 0.235     5.230
new_n1495.in[5] (.names)                                                                                                              0.749     5.979
new_n1495.out[0] (.names)                                                                                                             0.261     6.240
n852.in[2] (.names)                                                                                                                   0.340     6.580
n852.out[0] (.names)                                                                                                                  0.235     6.815
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch)                         0.000     6.815
data arrival time                                                                                                                               6.815

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.815
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.839


#Path 70
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                             0.000     0.000
new_n1435.in[0] (.names)                                                                                                              0.623     0.623
new_n1435.out[0] (.names)                                                                                                             0.235     0.858
new_n1434_1.in[5] (.names)                                                                                                            0.100     0.958
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.219
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.319
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.554
new_n1432.in[2] (.names)                                                                                                              0.100     1.654
new_n1432.out[0] (.names)                                                                                                             0.235     1.889
new_n1431.in[2] (.names)                                                                                                              0.100     1.989
new_n1431.out[0] (.names)                                                                                                             0.261     2.250
new_n1430.in[0] (.names)                                                                                                              0.632     2.882
new_n1430.out[0] (.names)                                                                                                             0.261     3.143
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.243
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.504
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.604
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.865
new_n1427.in[1] (.names)                                                                                                              0.100     3.965
new_n1427.out[0] (.names)                                                                                                             0.261     4.226
n1070.in[0] (.names)                                                                                                                  0.769     4.995
n1070.out[0] (.names)                                                                                                                 0.235     5.230
new_n1501.in[5] (.names)                                                                                                              0.749     5.979
new_n1501.out[0] (.names)                                                                                                             0.261     6.240
n862.in[2] (.names)                                                                                                                   0.337     6.577
n862.out[0] (.names)                                                                                                                  0.235     6.812
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch)                         0.000     6.812
data arrival time                                                                                                                               6.812

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.812
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.836


#Path 71
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                             0.000     0.000
new_n1435.in[0] (.names)                                                                                                              0.623     0.623
new_n1435.out[0] (.names)                                                                                                             0.235     0.858
new_n1434_1.in[5] (.names)                                                                                                            0.100     0.958
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.219
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.319
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.554
new_n1432.in[2] (.names)                                                                                                              0.100     1.654
new_n1432.out[0] (.names)                                                                                                             0.235     1.889
new_n1431.in[2] (.names)                                                                                                              0.100     1.989
new_n1431.out[0] (.names)                                                                                                             0.261     2.250
new_n1430.in[0] (.names)                                                                                                              0.632     2.882
new_n1430.out[0] (.names)                                                                                                             0.261     3.143
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.243
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.504
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.604
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.865
new_n1427.in[1] (.names)                                                                                                              0.100     3.965
new_n1427.out[0] (.names)                                                                                                             0.261     4.226
n1070.in[0] (.names)                                                                                                                  0.769     4.995
n1070.out[0] (.names)                                                                                                                 0.235     5.230
new_n1487.in[5] (.names)                                                                                                              0.749     5.979
new_n1487.out[0] (.names)                                                                                                             0.261     6.240
n842.in[2] (.names)                                                                                                                   0.329     6.569
n842.out[0] (.names)                                                                                                                  0.235     6.804
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch)                         0.000     6.804
data arrival time                                                                                                                               6.804

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.804
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.828


#Path 72
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
input external delay                                                                                                                 0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1435.in[0] (.names)                                                                                                             0.623     0.623
new_n1435.out[0] (.names)                                                                                                            0.235     0.858
new_n1434_1.in[5] (.names)                                                                                                           0.100     0.958
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.219
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.319
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.554
new_n1432.in[2] (.names)                                                                                                             0.100     1.654
new_n1432.out[0] (.names)                                                                                                            0.235     1.889
new_n1431.in[2] (.names)                                                                                                             0.100     1.989
new_n1431.out[0] (.names)                                                                                                            0.261     2.250
new_n1430.in[0] (.names)                                                                                                             0.632     2.882
new_n1430.out[0] (.names)                                                                                                            0.261     3.143
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.243
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.504
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.604
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.865
new_n1427.in[1] (.names)                                                                                                             0.100     3.965
new_n1427.out[0] (.names)                                                                                                            0.261     4.226
n1070.in[0] (.names)                                                                                                                 0.769     4.995
n1070.out[0] (.names)                                                                                                                0.235     5.230
new_n1474_1.in[5] (.names)                                                                                                           0.904     6.135
new_n1474_1.out[0] (.names)                                                                                                          0.261     6.396
n817.in[2] (.names)                                                                                                                  0.100     6.496
n817.out[0] (.names)                                                                                                                 0.235     6.731
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch)                         0.000     6.731
data arrival time                                                                                                                              6.731

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.731
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.754


#Path 73
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
input external delay                                                                                                                 0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1435.in[0] (.names)                                                                                                             0.623     0.623
new_n1435.out[0] (.names)                                                                                                            0.235     0.858
new_n1434_1.in[5] (.names)                                                                                                           0.100     0.958
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.219
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.319
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.554
new_n1432.in[2] (.names)                                                                                                             0.100     1.654
new_n1432.out[0] (.names)                                                                                                            0.235     1.889
new_n1431.in[2] (.names)                                                                                                             0.100     1.989
new_n1431.out[0] (.names)                                                                                                            0.261     2.250
new_n1430.in[0] (.names)                                                                                                             0.632     2.882
new_n1430.out[0] (.names)                                                                                                            0.261     3.143
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.243
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.504
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.604
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.865
new_n1427.in[1] (.names)                                                                                                             0.100     3.965
new_n1427.out[0] (.names)                                                                                                            0.261     4.226
n1070.in[0] (.names)                                                                                                                 0.769     4.995
n1070.out[0] (.names)                                                                                                                0.235     5.230
new_n1479_1.in[5] (.names)                                                                                                           0.904     6.135
new_n1479_1.out[0] (.names)                                                                                                          0.261     6.396
n827.in[2] (.names)                                                                                                                  0.100     6.496
n827.out[0] (.names)                                                                                                                 0.235     6.731
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch)                         0.000     6.731
data arrival time                                                                                                                              6.731

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.731
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.754


#Path 74
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
input external delay                                                                                                                 0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1435.in[0] (.names)                                                                                                             0.623     0.623
new_n1435.out[0] (.names)                                                                                                            0.235     0.858
new_n1434_1.in[5] (.names)                                                                                                           0.100     0.958
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.219
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.319
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.554
new_n1432.in[2] (.names)                                                                                                             0.100     1.654
new_n1432.out[0] (.names)                                                                                                            0.235     1.889
new_n1431.in[2] (.names)                                                                                                             0.100     1.989
new_n1431.out[0] (.names)                                                                                                            0.261     2.250
new_n1430.in[0] (.names)                                                                                                             0.632     2.882
new_n1430.out[0] (.names)                                                                                                            0.261     3.143
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.243
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.504
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.604
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.865
new_n1427.in[1] (.names)                                                                                                             0.100     3.965
new_n1427.out[0] (.names)                                                                                                            0.261     4.226
n1070.in[0] (.names)                                                                                                                 0.769     4.995
n1070.out[0] (.names)                                                                                                                0.235     5.230
new_n1462.in[5] (.names)                                                                                                             0.622     5.853
new_n1462.out[0] (.names)                                                                                                            0.261     6.114
n797.in[2] (.names)                                                                                                                  0.336     6.449
n797.out[0] (.names)                                                                                                                 0.235     6.684
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch)                         0.000     6.684
data arrival time                                                                                                                              6.684

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.684
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.708


#Path 75
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
input external delay                                                                                                                 0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1435.in[0] (.names)                                                                                                             0.623     0.623
new_n1435.out[0] (.names)                                                                                                            0.235     0.858
new_n1434_1.in[5] (.names)                                                                                                           0.100     0.958
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.219
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.319
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.554
new_n1432.in[2] (.names)                                                                                                             0.100     1.654
new_n1432.out[0] (.names)                                                                                                            0.235     1.889
new_n1431.in[2] (.names)                                                                                                             0.100     1.989
new_n1431.out[0] (.names)                                                                                                            0.261     2.250
new_n1430.in[0] (.names)                                                                                                             0.632     2.882
new_n1430.out[0] (.names)                                                                                                            0.261     3.143
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.243
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.504
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.604
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.865
new_n1427.in[1] (.names)                                                                                                             0.100     3.965
new_n1427.out[0] (.names)                                                                                                            0.261     4.226
n1070.in[0] (.names)                                                                                                                 0.769     4.995
n1070.out[0] (.names)                                                                                                                0.235     5.230
new_n1469_1.in[5] (.names)                                                                                                           0.622     5.853
new_n1469_1.out[0] (.names)                                                                                                          0.261     6.114
n807.in[2] (.names)                                                                                                                  0.315     6.428
n807.out[0] (.names)                                                                                                                 0.235     6.663
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch)                         0.000     6.663
data arrival time                                                                                                                              6.663

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.663
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.687


#Path 76
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1791.in[1] (.names)                                         0.311     5.765
new_n1791.out[0] (.names)                                        0.261     6.026
n1378.in[2] (.names)                                             0.340     6.366
n1378.out[0] (.names)                                            0.235     6.601
$sdffe~4^Q~3.D[0] (.latch)                                       0.000     6.601
data arrival time                                                          6.601

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~3.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.601
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.625


#Path 77
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                             0.000     0.000
new_n1435.in[0] (.names)                                                                                                              0.623     0.623
new_n1435.out[0] (.names)                                                                                                             0.235     0.858
new_n1434_1.in[5] (.names)                                                                                                            0.100     0.958
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.219
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.319
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.554
new_n1432.in[2] (.names)                                                                                                              0.100     1.654
new_n1432.out[0] (.names)                                                                                                             0.235     1.889
new_n1431.in[2] (.names)                                                                                                              0.100     1.989
new_n1431.out[0] (.names)                                                                                                             0.261     2.250
new_n1430.in[0] (.names)                                                                                                              0.632     2.882
new_n1430.out[0] (.names)                                                                                                             0.261     3.143
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.243
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.504
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.604
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.865
new_n1427.in[1] (.names)                                                                                                              0.100     3.965
new_n1427.out[0] (.names)                                                                                                             0.261     4.226
n1070.in[0] (.names)                                                                                                                  0.769     4.995
n1070.out[0] (.names)                                                                                                                 0.235     5.230
new_n1510.in[5] (.names)                                                                                                              0.763     5.994
new_n1510.out[0] (.names)                                                                                                             0.261     6.255
n877.in[2] (.names)                                                                                                                   0.100     6.355
n877.out[0] (.names)                                                                                                                  0.235     6.590
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch)                         0.000     6.590
data arrival time                                                                                                                               6.590

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.590
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.613


#Path 78
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                             0.000     0.000
new_n1435.in[0] (.names)                                                                                                              0.623     0.623
new_n1435.out[0] (.names)                                                                                                             0.235     0.858
new_n1434_1.in[5] (.names)                                                                                                            0.100     0.958
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.219
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.319
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.554
new_n1432.in[2] (.names)                                                                                                              0.100     1.654
new_n1432.out[0] (.names)                                                                                                             0.235     1.889
new_n1431.in[2] (.names)                                                                                                              0.100     1.989
new_n1431.out[0] (.names)                                                                                                             0.261     2.250
new_n1430.in[0] (.names)                                                                                                              0.632     2.882
new_n1430.out[0] (.names)                                                                                                             0.261     3.143
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.243
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.504
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.604
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.865
new_n1427.in[1] (.names)                                                                                                              0.100     3.965
new_n1427.out[0] (.names)                                                                                                             0.261     4.226
n1070.in[0] (.names)                                                                                                                  0.769     4.995
n1070.out[0] (.names)                                                                                                                 0.235     5.230
new_n1482.in[5] (.names)                                                                                                              0.749     5.979
new_n1482.out[0] (.names)                                                                                                             0.261     6.240
n832.in[2] (.names)                                                                                                                   0.100     6.340
n832.out[0] (.names)                                                                                                                  0.235     6.575
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].D[0] (.latch)                         0.000     6.575
data arrival time                                                                                                                               6.575

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.575
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.599


#Path 79
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.623     0.623
new_n1435.out[0] (.names)                                        0.235     0.858
new_n1434_1.in[5] (.names)                                       0.100     0.958
new_n1434_1.out[0] (.names)                                      0.261     1.219
new_n1433_1.in[0] (.names)                                       0.100     1.319
new_n1433_1.out[0] (.names)                                      0.235     1.554
new_n1432.in[2] (.names)                                         0.100     1.654
new_n1432.out[0] (.names)                                        0.235     1.889
new_n1431.in[2] (.names)                                         0.100     1.989
new_n1431.out[0] (.names)                                        0.261     2.250
new_n1430.in[0] (.names)                                         0.632     2.882
new_n1430.out[0] (.names)                                        0.261     3.143
new_n1429_1.in[5] (.names)                                       0.100     3.243
new_n1429_1.out[0] (.names)                                      0.261     3.504
new_n1428_1.in[0] (.names)                                       0.100     3.604
new_n1428_1.out[0] (.names)                                      0.261     3.865
new_n1427.in[1] (.names)                                         0.100     3.965
new_n1427.out[0] (.names)                                        0.261     4.226
new_n1465.in[1] (.names)                                         0.764     4.991
new_n1465.out[0] (.names)                                        0.235     5.226
n1599.in[2] (.names)                                             1.062     6.288
n1599.out[0] (.names)                                            0.235     6.523
Youtport~19.D[0] (.latch)                                        0.000     6.523
data arrival time                                                          6.523

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~19.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.523
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.547


#Path 80
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.623     0.623
new_n1435.out[0] (.names)                                        0.235     0.858
new_n1434_1.in[5] (.names)                                       0.100     0.958
new_n1434_1.out[0] (.names)                                      0.261     1.219
new_n1433_1.in[0] (.names)                                       0.100     1.319
new_n1433_1.out[0] (.names)                                      0.235     1.554
new_n1432.in[2] (.names)                                         0.100     1.654
new_n1432.out[0] (.names)                                        0.235     1.889
new_n1431.in[2] (.names)                                         0.100     1.989
new_n1431.out[0] (.names)                                        0.261     2.250
new_n1430.in[0] (.names)                                         0.632     2.882
new_n1430.out[0] (.names)                                        0.261     3.143
new_n1429_1.in[5] (.names)                                       0.100     3.243
new_n1429_1.out[0] (.names)                                      0.261     3.504
new_n1428_1.in[0] (.names)                                       0.100     3.604
new_n1428_1.out[0] (.names)                                      0.261     3.865
new_n1427.in[1] (.names)                                         0.100     3.965
new_n1427.out[0] (.names)                                        0.261     4.226
new_n1465.in[1] (.names)                                         0.764     4.991
new_n1465.out[0] (.names)                                        0.235     5.226
n1595.in[2] (.names)                                             1.062     6.288
n1595.out[0] (.names)                                            0.235     6.523
Youtport~18.D[0] (.latch)                                        0.000     6.523
data arrival time                                                          6.523

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~18.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.523
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.547


#Path 81
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.623     0.623
new_n1435.out[0] (.names)                                        0.235     0.858
new_n1434_1.in[5] (.names)                                       0.100     0.958
new_n1434_1.out[0] (.names)                                      0.261     1.219
new_n1433_1.in[0] (.names)                                       0.100     1.319
new_n1433_1.out[0] (.names)                                      0.235     1.554
new_n1432.in[2] (.names)                                         0.100     1.654
new_n1432.out[0] (.names)                                        0.235     1.889
new_n1431.in[2] (.names)                                         0.100     1.989
new_n1431.out[0] (.names)                                        0.261     2.250
new_n1430.in[0] (.names)                                         0.632     2.882
new_n1430.out[0] (.names)                                        0.261     3.143
new_n1429_1.in[5] (.names)                                       0.100     3.243
new_n1429_1.out[0] (.names)                                      0.261     3.504
new_n1428_1.in[0] (.names)                                       0.100     3.604
new_n1428_1.out[0] (.names)                                      0.261     3.865
new_n1427.in[1] (.names)                                         0.100     3.965
new_n1427.out[0] (.names)                                        0.261     4.226
new_n1465.in[1] (.names)                                         0.764     4.991
new_n1465.out[0] (.names)                                        0.235     5.226
n1607.in[2] (.names)                                             1.062     6.288
n1607.out[0] (.names)                                            0.235     6.523
Youtport~21.D[0] (.latch)                                        0.000     6.523
data arrival time                                                          6.523

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~21.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.523
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.547


#Path 82
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.623     0.623
new_n1435.out[0] (.names)                                        0.235     0.858
new_n1434_1.in[5] (.names)                                       0.100     0.958
new_n1434_1.out[0] (.names)                                      0.261     1.219
new_n1433_1.in[0] (.names)                                       0.100     1.319
new_n1433_1.out[0] (.names)                                      0.235     1.554
new_n1432.in[2] (.names)                                         0.100     1.654
new_n1432.out[0] (.names)                                        0.235     1.889
new_n1431.in[2] (.names)                                         0.100     1.989
new_n1431.out[0] (.names)                                        0.261     2.250
new_n1430.in[0] (.names)                                         0.632     2.882
new_n1430.out[0] (.names)                                        0.261     3.143
new_n1429_1.in[5] (.names)                                       0.100     3.243
new_n1429_1.out[0] (.names)                                      0.261     3.504
new_n1428_1.in[0] (.names)                                       0.100     3.604
new_n1428_1.out[0] (.names)                                      0.261     3.865
new_n1427.in[1] (.names)                                         0.100     3.965
new_n1427.out[0] (.names)                                        0.261     4.226
new_n1465.in[1] (.names)                                         0.764     4.991
new_n1465.out[0] (.names)                                        0.235     5.226
n1587.in[2] (.names)                                             1.062     6.288
n1587.out[0] (.names)                                            0.235     6.523
Youtport~16.D[0] (.latch)                                        0.000     6.523
data arrival time                                                          6.523

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~16.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.523
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.547


#Path 83
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.623     0.623
new_n1435.out[0] (.names)                                        0.235     0.858
new_n1434_1.in[5] (.names)                                       0.100     0.958
new_n1434_1.out[0] (.names)                                      0.261     1.219
new_n1433_1.in[0] (.names)                                       0.100     1.319
new_n1433_1.out[0] (.names)                                      0.235     1.554
new_n1432.in[2] (.names)                                         0.100     1.654
new_n1432.out[0] (.names)                                        0.235     1.889
new_n1431.in[2] (.names)                                         0.100     1.989
new_n1431.out[0] (.names)                                        0.261     2.250
new_n1430.in[0] (.names)                                         0.632     2.882
new_n1430.out[0] (.names)                                        0.261     3.143
new_n1429_1.in[5] (.names)                                       0.100     3.243
new_n1429_1.out[0] (.names)                                      0.261     3.504
new_n1428_1.in[0] (.names)                                       0.100     3.604
new_n1428_1.out[0] (.names)                                      0.261     3.865
new_n1427.in[1] (.names)                                         0.100     3.965
new_n1427.out[0] (.names)                                        0.261     4.226
new_n1465.in[1] (.names)                                         0.764     4.991
new_n1465.out[0] (.names)                                        0.235     5.226
n1583.in[2] (.names)                                             1.062     6.288
n1583.out[0] (.names)                                            0.235     6.523
Youtport~15.D[0] (.latch)                                        0.000     6.523
data arrival time                                                          6.523

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~15.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.523
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.547


#Path 84
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.623     0.623
new_n1435.out[0] (.names)                                        0.235     0.858
new_n1434_1.in[5] (.names)                                       0.100     0.958
new_n1434_1.out[0] (.names)                                      0.261     1.219
new_n1433_1.in[0] (.names)                                       0.100     1.319
new_n1433_1.out[0] (.names)                                      0.235     1.554
new_n1432.in[2] (.names)                                         0.100     1.654
new_n1432.out[0] (.names)                                        0.235     1.889
new_n1431.in[2] (.names)                                         0.100     1.989
new_n1431.out[0] (.names)                                        0.261     2.250
new_n1430.in[0] (.names)                                         0.632     2.882
new_n1430.out[0] (.names)                                        0.261     3.143
new_n1429_1.in[5] (.names)                                       0.100     3.243
new_n1429_1.out[0] (.names)                                      0.261     3.504
new_n1428_1.in[0] (.names)                                       0.100     3.604
new_n1428_1.out[0] (.names)                                      0.261     3.865
new_n1427.in[1] (.names)                                         0.100     3.965
new_n1427.out[0] (.names)                                        0.261     4.226
new_n1465.in[1] (.names)                                         0.764     4.991
new_n1465.out[0] (.names)                                        0.235     5.226
n1623.in[2] (.names)                                             1.062     6.288
n1623.out[0] (.names)                                            0.235     6.523
Youtport~25.D[0] (.latch)                                        0.000     6.523
data arrival time                                                          6.523

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~25.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.523
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.547


#Path 85
Startpoint: $sdffe~3^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~23.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[23] (multiply)                                      0.946     1.112
$mul~14[0].out[1] (multiply)                                     1.523     2.635
new_n1792.in[0] (.names)                                         2.558     5.193
new_n1792.out[0] (.names)                                        0.261     5.454
new_n1797.in[0] (.names)                                         0.100     5.554
new_n1797.out[0] (.names)                                        0.235     5.789
new_n1799.in[0] (.names)                                         0.100     5.889
new_n1799.out[0] (.names)                                        0.235     6.124
n1393.in[1] (.names)                                             0.100     6.224
n1393.out[0] (.names)                                            0.261     6.485
$sdffe~4^Q~6.D[0] (.latch)                                       0.000     6.485
data arrival time                                                          6.485

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.485
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.509


#Path 86
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.623     0.623
new_n1435.out[0] (.names)                                        0.235     0.858
new_n1434_1.in[5] (.names)                                       0.100     0.958
new_n1434_1.out[0] (.names)                                      0.261     1.219
new_n1433_1.in[0] (.names)                                       0.100     1.319
new_n1433_1.out[0] (.names)                                      0.235     1.554
new_n1432.in[2] (.names)                                         0.100     1.654
new_n1432.out[0] (.names)                                        0.235     1.889
new_n1431.in[2] (.names)                                         0.100     1.989
new_n1431.out[0] (.names)                                        0.261     2.250
new_n1430.in[0] (.names)                                         0.632     2.882
new_n1430.out[0] (.names)                                        0.261     3.143
new_n1429_1.in[5] (.names)                                       0.100     3.243
new_n1429_1.out[0] (.names)                                      0.261     3.504
new_n1428_1.in[0] (.names)                                       0.100     3.604
new_n1428_1.out[0] (.names)                                      0.261     3.865
new_n1427.in[1] (.names)                                         0.100     3.965
new_n1427.out[0] (.names)                                        0.261     4.226
new_n1465.in[1] (.names)                                         0.764     4.991
new_n1465.out[0] (.names)                                        0.235     5.226
n1567.in[2] (.names)                                             0.920     6.146
n1567.out[0] (.names)                                            0.235     6.381
Youtport~11.D[0] (.latch)                                        0.000     6.381
data arrival time                                                          6.381

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~11.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.381
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.404


#Path 87
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.623     0.623
new_n1435.out[0] (.names)                                        0.235     0.858
new_n1434_1.in[5] (.names)                                       0.100     0.958
new_n1434_1.out[0] (.names)                                      0.261     1.219
new_n1433_1.in[0] (.names)                                       0.100     1.319
new_n1433_1.out[0] (.names)                                      0.235     1.554
new_n1432.in[2] (.names)                                         0.100     1.654
new_n1432.out[0] (.names)                                        0.235     1.889
new_n1431.in[2] (.names)                                         0.100     1.989
new_n1431.out[0] (.names)                                        0.261     2.250
new_n1430.in[0] (.names)                                         0.632     2.882
new_n1430.out[0] (.names)                                        0.261     3.143
new_n1429_1.in[5] (.names)                                       0.100     3.243
new_n1429_1.out[0] (.names)                                      0.261     3.504
new_n1428_1.in[0] (.names)                                       0.100     3.604
new_n1428_1.out[0] (.names)                                      0.261     3.865
new_n1427.in[1] (.names)                                         0.100     3.965
new_n1427.out[0] (.names)                                        0.261     4.226
new_n1465.in[1] (.names)                                         0.764     4.991
new_n1465.out[0] (.names)                                        0.235     5.226
n1591.in[2] (.names)                                             0.920     6.146
n1591.out[0] (.names)                                            0.235     6.381
Youtport~17.D[0] (.latch)                                        0.000     6.381
data arrival time                                                          6.381

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~17.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.381
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.404


#Path 88
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.623     0.623
new_n1435.out[0] (.names)                                        0.235     0.858
new_n1434_1.in[5] (.names)                                       0.100     0.958
new_n1434_1.out[0] (.names)                                      0.261     1.219
new_n1433_1.in[0] (.names)                                       0.100     1.319
new_n1433_1.out[0] (.names)                                      0.235     1.554
new_n1432.in[2] (.names)                                         0.100     1.654
new_n1432.out[0] (.names)                                        0.235     1.889
new_n1431.in[2] (.names)                                         0.100     1.989
new_n1431.out[0] (.names)                                        0.261     2.250
new_n1430.in[0] (.names)                                         0.632     2.882
new_n1430.out[0] (.names)                                        0.261     3.143
new_n1429_1.in[5] (.names)                                       0.100     3.243
new_n1429_1.out[0] (.names)                                      0.261     3.504
new_n1428_1.in[0] (.names)                                       0.100     3.604
new_n1428_1.out[0] (.names)                                      0.261     3.865
new_n1427.in[1] (.names)                                         0.100     3.965
new_n1427.out[0] (.names)                                        0.261     4.226
new_n1465.in[1] (.names)                                         0.764     4.991
new_n1465.out[0] (.names)                                        0.235     5.226
n1627.in[2] (.names)                                             0.920     6.146
n1627.out[0] (.names)                                            0.235     6.381
Youtport~26.D[0] (.latch)                                        0.000     6.381
data arrival time                                                          6.381

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~26.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.381
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.404


#Path 89
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.623     0.623
new_n1435.out[0] (.names)                                        0.235     0.858
new_n1434_1.in[5] (.names)                                       0.100     0.958
new_n1434_1.out[0] (.names)                                      0.261     1.219
new_n1433_1.in[0] (.names)                                       0.100     1.319
new_n1433_1.out[0] (.names)                                      0.235     1.554
new_n1432.in[2] (.names)                                         0.100     1.654
new_n1432.out[0] (.names)                                        0.235     1.889
new_n1431.in[2] (.names)                                         0.100     1.989
new_n1431.out[0] (.names)                                        0.261     2.250
new_n1430.in[0] (.names)                                         0.632     2.882
new_n1430.out[0] (.names)                                        0.261     3.143
new_n1429_1.in[5] (.names)                                       0.100     3.243
new_n1429_1.out[0] (.names)                                      0.261     3.504
new_n1428_1.in[0] (.names)                                       0.100     3.604
new_n1428_1.out[0] (.names)                                      0.261     3.865
new_n1427.in[1] (.names)                                         0.100     3.965
new_n1427.out[0] (.names)                                        0.261     4.226
new_n1465.in[1] (.names)                                         0.764     4.991
new_n1465.out[0] (.names)                                        0.235     5.226
n1575.in[2] (.names)                                             0.920     6.146
n1575.out[0] (.names)                                            0.235     6.381
Youtport~13.D[0] (.latch)                                        0.000     6.381
data arrival time                                                          6.381

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~13.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.381
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.404


#Path 90
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.623     0.623
new_n1435.out[0] (.names)                                        0.235     0.858
new_n1434_1.in[5] (.names)                                       0.100     0.958
new_n1434_1.out[0] (.names)                                      0.261     1.219
new_n1433_1.in[0] (.names)                                       0.100     1.319
new_n1433_1.out[0] (.names)                                      0.235     1.554
new_n1432.in[2] (.names)                                         0.100     1.654
new_n1432.out[0] (.names)                                        0.235     1.889
new_n1431.in[2] (.names)                                         0.100     1.989
new_n1431.out[0] (.names)                                        0.261     2.250
new_n1430.in[0] (.names)                                         0.632     2.882
new_n1430.out[0] (.names)                                        0.261     3.143
new_n1429_1.in[5] (.names)                                       0.100     3.243
new_n1429_1.out[0] (.names)                                      0.261     3.504
new_n1428_1.in[0] (.names)                                       0.100     3.604
new_n1428_1.out[0] (.names)                                      0.261     3.865
new_n1427.in[1] (.names)                                         0.100     3.965
new_n1427.out[0] (.names)                                        0.261     4.226
new_n1465.in[1] (.names)                                         0.764     4.991
new_n1465.out[0] (.names)                                        0.235     5.226
n1619.in[2] (.names)                                             0.920     6.146
n1619.out[0] (.names)                                            0.235     6.381
Youtport~24.D[0] (.latch)                                        0.000     6.381
data arrival time                                                          6.381

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~24.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.381
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.404


#Path 91
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.623     0.623
new_n1435.out[0] (.names)                                        0.235     0.858
new_n1434_1.in[5] (.names)                                       0.100     0.958
new_n1434_1.out[0] (.names)                                      0.261     1.219
new_n1433_1.in[0] (.names)                                       0.100     1.319
new_n1433_1.out[0] (.names)                                      0.235     1.554
new_n1432.in[2] (.names)                                         0.100     1.654
new_n1432.out[0] (.names)                                        0.235     1.889
new_n1431.in[2] (.names)                                         0.100     1.989
new_n1431.out[0] (.names)                                        0.261     2.250
new_n1430.in[0] (.names)                                         0.632     2.882
new_n1430.out[0] (.names)                                        0.261     3.143
new_n1429_1.in[5] (.names)                                       0.100     3.243
new_n1429_1.out[0] (.names)                                      0.261     3.504
new_n1428_1.in[0] (.names)                                       0.100     3.604
new_n1428_1.out[0] (.names)                                      0.261     3.865
new_n1427.in[1] (.names)                                         0.100     3.965
new_n1427.out[0] (.names)                                        0.261     4.226
new_n1465.in[1] (.names)                                         0.764     4.991
new_n1465.out[0] (.names)                                        0.235     5.226
n1615.in[2] (.names)                                             0.920     6.146
n1615.out[0] (.names)                                            0.235     6.381
Youtport~23.D[0] (.latch)                                        0.000     6.381
data arrival time                                                          6.381

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~23.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.381
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.404


#Path 92
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.623     0.623
new_n1435.out[0] (.names)                                        0.235     0.858
new_n1434_1.in[5] (.names)                                       0.100     0.958
new_n1434_1.out[0] (.names)                                      0.261     1.219
new_n1433_1.in[0] (.names)                                       0.100     1.319
new_n1433_1.out[0] (.names)                                      0.235     1.554
new_n1432.in[2] (.names)                                         0.100     1.654
new_n1432.out[0] (.names)                                        0.235     1.889
new_n1431.in[2] (.names)                                         0.100     1.989
new_n1431.out[0] (.names)                                        0.261     2.250
new_n1430.in[0] (.names)                                         0.632     2.882
new_n1430.out[0] (.names)                                        0.261     3.143
new_n1429_1.in[5] (.names)                                       0.100     3.243
new_n1429_1.out[0] (.names)                                      0.261     3.504
new_n1428_1.in[0] (.names)                                       0.100     3.604
new_n1428_1.out[0] (.names)                                      0.261     3.865
new_n1427.in[1] (.names)                                         0.100     3.965
new_n1427.out[0] (.names)                                        0.261     4.226
new_n1465.in[1] (.names)                                         0.764     4.991
new_n1465.out[0] (.names)                                        0.235     5.226
n1611.in[2] (.names)                                             0.920     6.146
n1611.out[0] (.names)                                            0.235     6.381
Youtport~22.D[0] (.latch)                                        0.000     6.381
data arrival time                                                          6.381

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~22.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.381
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.404


#Path 93
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.623     0.623
new_n1435.out[0] (.names)                                        0.235     0.858
new_n1434_1.in[5] (.names)                                       0.100     0.958
new_n1434_1.out[0] (.names)                                      0.261     1.219
new_n1433_1.in[0] (.names)                                       0.100     1.319
new_n1433_1.out[0] (.names)                                      0.235     1.554
new_n1432.in[2] (.names)                                         0.100     1.654
new_n1432.out[0] (.names)                                        0.235     1.889
new_n1431.in[2] (.names)                                         0.100     1.989
new_n1431.out[0] (.names)                                        0.261     2.250
new_n1430.in[0] (.names)                                         0.632     2.882
new_n1430.out[0] (.names)                                        0.261     3.143
new_n1429_1.in[5] (.names)                                       0.100     3.243
new_n1429_1.out[0] (.names)                                      0.261     3.504
new_n1428_1.in[0] (.names)                                       0.100     3.604
new_n1428_1.out[0] (.names)                                      0.261     3.865
new_n1427.in[1] (.names)                                         0.100     3.965
new_n1427.out[0] (.names)                                        0.261     4.226
new_n1465.in[1] (.names)                                         0.764     4.991
new_n1465.out[0] (.names)                                        0.235     5.226
n1571.in[2] (.names)                                             0.920     6.146
n1571.out[0] (.names)                                            0.235     6.381
Youtport~12.D[0] (.latch)                                        0.000     6.381
data arrival time                                                          6.381

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~12.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.381
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.404


#Path 94
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.623     0.623
new_n1435.out[0] (.names)                                        0.235     0.858
new_n1434_1.in[5] (.names)                                       0.100     0.958
new_n1434_1.out[0] (.names)                                      0.261     1.219
new_n1433_1.in[0] (.names)                                       0.100     1.319
new_n1433_1.out[0] (.names)                                      0.235     1.554
new_n1432.in[2] (.names)                                         0.100     1.654
new_n1432.out[0] (.names)                                        0.235     1.889
new_n1431.in[2] (.names)                                         0.100     1.989
new_n1431.out[0] (.names)                                        0.261     2.250
new_n1430.in[0] (.names)                                         0.632     2.882
new_n1430.out[0] (.names)                                        0.261     3.143
new_n1429_1.in[5] (.names)                                       0.100     3.243
new_n1429_1.out[0] (.names)                                      0.261     3.504
new_n1428_1.in[0] (.names)                                       0.100     3.604
new_n1428_1.out[0] (.names)                                      0.261     3.865
new_n1427.in[1] (.names)                                         0.100     3.965
new_n1427.out[0] (.names)                                        0.261     4.226
new_n1465.in[1] (.names)                                         0.764     4.991
new_n1465.out[0] (.names)                                        0.235     5.226
n1563.in[2] (.names)                                             0.920     6.146
n1563.out[0] (.names)                                            0.235     6.381
Youtport~10.D[0] (.latch)                                        0.000     6.381
data arrival time                                                          6.381

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~10.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.381
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.404


#Path 95
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.623     0.623
new_n1435.out[0] (.names)                                        0.235     0.858
new_n1434_1.in[5] (.names)                                       0.100     0.958
new_n1434_1.out[0] (.names)                                      0.261     1.219
new_n1433_1.in[0] (.names)                                       0.100     1.319
new_n1433_1.out[0] (.names)                                      0.235     1.554
new_n1432.in[2] (.names)                                         0.100     1.654
new_n1432.out[0] (.names)                                        0.235     1.889
new_n1431.in[2] (.names)                                         0.100     1.989
new_n1431.out[0] (.names)                                        0.261     2.250
new_n1430.in[0] (.names)                                         0.632     2.882
new_n1430.out[0] (.names)                                        0.261     3.143
new_n1429_1.in[5] (.names)                                       0.100     3.243
new_n1429_1.out[0] (.names)                                      0.261     3.504
new_n1428_1.in[0] (.names)                                       0.100     3.604
new_n1428_1.out[0] (.names)                                      0.261     3.865
new_n1427.in[1] (.names)                                         0.100     3.965
new_n1427.out[0] (.names)                                        0.261     4.226
new_n1465.in[1] (.names)                                         0.764     4.991
new_n1465.out[0] (.names)                                        0.235     5.226
n1559.in[2] (.names)                                             0.920     6.146
n1559.out[0] (.names)                                            0.235     6.381
Youtport~9.D[0] (.latch)                                         0.000     6.381
data arrival time                                                          6.381

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~9.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.381
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.404


#Path 96
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            0.959     0.959
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.220
new_n1470.in[0] (.names)                                                                                                              0.100     1.320
new_n1470.out[0] (.names)                                                                                                             0.235     1.555
new_n1475.in[0] (.names)                                                                                                              0.100     1.655
new_n1475.out[0] (.names)                                                                                                             0.235     1.890
new_n1480.in[0] (.names)                                                                                                              0.100     1.990
new_n1480.out[0] (.names)                                                                                                             0.235     2.225
new_n1483_1.in[0] (.names)                                                                                                            0.336     2.560
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.795
new_n1491.in[0] (.names)                                                                                                              0.622     3.418
new_n1491.out[0] (.names)                                                                                                             0.261     3.679
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.779
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.040
new_n1505.in[0] (.names)                                                                                                              0.100     4.140
new_n1505.out[0] (.names)                                                                                                             0.235     4.375
new_n1515.in[0] (.names)                                                                                                              0.336     4.710
new_n1515.out[0] (.names)                                                                                                             0.261     4.971
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.071
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.332
new_n1529.in[0] (.names)                                                                                                              0.100     5.432
new_n1529.out[0] (.names)                                                                                                             0.235     5.667
new_n1531_1.in[0] (.names)                                                                                                            0.100     5.767
new_n1531_1.out[0] (.names)                                                                                                           0.235     6.002
n907.in[1] (.names)                                                                                                                   0.100     6.102
n907.out[0] (.names)                                                                                                                  0.261     6.363
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch)                         0.000     6.363
data arrival time                                                                                                                               6.363

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.363
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.387


#Path 97
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            0.959     0.959
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.220
new_n1470.in[0] (.names)                                                                                                              0.100     1.320
new_n1470.out[0] (.names)                                                                                                             0.235     1.555
new_n1475.in[0] (.names)                                                                                                              0.100     1.655
new_n1475.out[0] (.names)                                                                                                             0.235     1.890
new_n1480.in[0] (.names)                                                                                                              0.100     1.990
new_n1480.out[0] (.names)                                                                                                             0.235     2.225
new_n1483_1.in[0] (.names)                                                                                                            0.336     2.560
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.795
new_n1491.in[0] (.names)                                                                                                              0.622     3.418
new_n1491.out[0] (.names)                                                                                                             0.261     3.679
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.779
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.040
new_n1505.in[0] (.names)                                                                                                              0.100     4.140
new_n1505.out[0] (.names)                                                                                                             0.235     4.375
new_n1515.in[0] (.names)                                                                                                              0.336     4.710
new_n1515.out[0] (.names)                                                                                                             0.261     4.971
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.071
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.332
new_n1529.in[0] (.names)                                                                                                              0.100     5.432
new_n1529.out[0] (.names)                                                                                                             0.235     5.667
new_n1528_1.in[0] (.names)                                                                                                            0.100     5.767
new_n1528_1.out[0] (.names)                                                                                                           0.235     6.002
n902.in[1] (.names)                                                                                                                   0.100     6.102
n902.out[0] (.names)                                                                                                                  0.261     6.363
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch)                         0.000     6.363
data arrival time                                                                                                                               6.363

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.363
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.387


#Path 98
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Xoutport~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.623     0.623
new_n1435.out[0] (.names)                                        0.235     0.858
new_n1434_1.in[5] (.names)                                       0.100     0.958
new_n1434_1.out[0] (.names)                                      0.261     1.219
new_n1433_1.in[0] (.names)                                       0.100     1.319
new_n1433_1.out[0] (.names)                                      0.235     1.554
new_n1432.in[2] (.names)                                         0.100     1.654
new_n1432.out[0] (.names)                                        0.235     1.889
new_n1431.in[2] (.names)                                         0.100     1.989
new_n1431.out[0] (.names)                                        0.261     2.250
new_n1430.in[0] (.names)                                         0.632     2.882
new_n1430.out[0] (.names)                                        0.261     3.143
new_n1429_1.in[5] (.names)                                       0.100     3.243
new_n1429_1.out[0] (.names)                                      0.261     3.504
new_n1428_1.in[0] (.names)                                       0.100     3.604
new_n1428_1.out[0] (.names)                                      0.261     3.865
new_n1427.in[1] (.names)                                         0.100     3.965
new_n1427.out[0] (.names)                                        0.261     4.226
new_n1465.in[1] (.names)                                         0.764     4.991
new_n1465.out[0] (.names)                                        0.235     5.226
n978.in[2] (.names)                                              0.901     6.127
n978.out[0] (.names)                                             0.235     6.362
Xoutport~9.D[0] (.latch)                                         0.000     6.362
data arrival time                                                          6.362

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport~9.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.362
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.386


#Path 99
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                             0.000     0.000
new_n1435.in[0] (.names)                                                                                                              0.623     0.623
new_n1435.out[0] (.names)                                                                                                             0.235     0.858
new_n1434_1.in[5] (.names)                                                                                                            0.100     0.958
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.219
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.319
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.554
new_n1432.in[2] (.names)                                                                                                              0.100     1.654
new_n1432.out[0] (.names)                                                                                                             0.235     1.889
new_n1431.in[2] (.names)                                                                                                              0.100     1.989
new_n1431.out[0] (.names)                                                                                                             0.261     2.250
new_n1430.in[0] (.names)                                                                                                              0.632     2.882
new_n1430.out[0] (.names)                                                                                                             0.261     3.143
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.243
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.504
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.604
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.865
new_n1427.in[1] (.names)                                                                                                              0.100     3.965
new_n1427.out[0] (.names)                                                                                                             0.261     4.226
n1070.in[0] (.names)                                                                                                                  0.769     4.995
n1070.out[0] (.names)                                                                                                                 0.235     5.230
n892.in[5] (.names)                                                                                                                   0.763     5.994
n892.out[0] (.names)                                                                                                                  0.261     6.255
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].D[0] (.latch)                         0.000     6.255
data arrival time                                                                                                                               6.255

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.255
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.278


#Path 100
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Uoutport~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.623     0.623
new_n1435.out[0] (.names)                                        0.235     0.858
new_n1434_1.in[5] (.names)                                       0.100     0.958
new_n1434_1.out[0] (.names)                                      0.261     1.219
new_n1433_1.in[0] (.names)                                       0.100     1.319
new_n1433_1.out[0] (.names)                                      0.235     1.554
new_n1432.in[2] (.names)                                         0.100     1.654
new_n1432.out[0] (.names)                                        0.235     1.889
new_n1431.in[2] (.names)                                         0.100     1.989
new_n1431.out[0] (.names)                                        0.261     2.250
new_n1430.in[0] (.names)                                         0.632     2.882
new_n1430.out[0] (.names)                                        0.261     3.143
new_n1429_1.in[5] (.names)                                       0.100     3.243
new_n1429_1.out[0] (.names)                                      0.261     3.504
new_n1428_1.in[0] (.names)                                       0.100     3.604
new_n1428_1.out[0] (.names)                                      0.261     3.865
new_n1427.in[1] (.names)                                         0.100     3.965
new_n1427.out[0] (.names)                                        0.261     4.226
new_n1465.in[1] (.names)                                         0.764     4.991
new_n1465.out[0] (.names)                                        0.235     5.226
n1315.in[2] (.names)                                             0.780     6.006
n1315.out[0] (.names)                                            0.235     6.241
Uoutport~20.D[0] (.latch)                                        0.000     6.241
data arrival time                                                          6.241

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport~20.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.241
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.264


#End of timing report
