
<html><head><title>Run Script for xrun</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668968" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Run Script for xrun" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="xrun, xrun," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668968" />
<meta name="NextFile" content="Port_Bindings_between_Verilog_and_SPICE.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Creating_a_Testbench.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Run Script for xrun" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Creating_a_Testbench.html" title="Creating_a_Testbench">Creating_a_Testbench</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Port_Bindings_between_Verilog_and_SPICE.html" title="Port_Bindings_between_Verilog_and_SPICE">Port_Bindings_between_Verilog_ ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Run Script for xrun</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>When creating an <code>xrun</code> run script for design verification, you need to specify the following items on the<code><span>&#160;</span>xrun<span>&#160;</span></code>command line:</p>
<div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /></colgroup><thead><tr><th class="confluenceTh" style="text-align: left;">
<p>Item/Option</p>
</th><th class="confluenceTh" style="text-align: left;"><br /></th><th class="confluenceTh" style="text-align: left;">
<p>Example</p>
</th></tr>
</thead><tbody><tr><td class="confluenceTd" style="text-align: left;">
<p>Digital design inputs</p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p><code>xrun</code></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p><code>./source/digital/*.v \</code></p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p>AMS control file</p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p><br /></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p><code>amsdcb.scs \</code></p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p>Analog solver control file</p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p><br /></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p><code>top.scs \</code></p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p>Timescale for undefined Verilog modules</p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p><br /></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p><code>-timescale 1ns/100ps \</code></p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p>Tcl probe on behavioral nodes</p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p><br /></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p><code>-input probe.tcl</code></p>
</td>
</tr>
</tbody></table></div>

<p>Some things to note:</p>
<ul><li>You can specify the AMS and analog control file on the command line, just like any other input file.</li></ul><ul><li>
<p>You do not need to specify any connect rules (<span>&#160;</span><code>-amsconnrules</code>) when you have an ie statement in an&#160;<code>amsd<span>&#160;</span></code>block.</p>

<p>If you do use a connect rules file, you can specify it as a regular input file, directly on the command line.</p>
</li></ul><ul><li>The model files must be included in the AMS control file. <br />For example:<code><br />include &quot;./models/resistor.scs&quot; section=res<br />include &quot;./models/diode.scs&quot; section=dio<br />include &quot;./models/pmos1.scs&quot; section=nom<br />include &quot;./models/nmos1.scs&quot; section=nom</code></li></ul><h3 id="RunScriptforxrun-TclFileCreationtoProbeBehavioralNodes">Tcl File Creation to Probe Behavioral Nodes<span class="confluence-anchor-link conf-macro output-inline"><span>&#160;</span></span>&#160;</h3>

<p>To probe behavioral nodes and save that information to a database file called<code><span>&#160;</span>waves.shm</code>, you might create a Tcl file (<code>probe.tcl</code>) containing commands such as the following:</p>

<p><code>database -open waves -into waves.shm -defaultprobe -create -database waves -all -depth allprobe -create -database waves testbench.refclkprobe -create -database waves testbench.clk_p0_1xprobe -create -database waves testbench.clk_p0_4xprobe -create -database waves testbench.p0</code></p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">You can also specify simulation control commands (such as<span>&#160;</span><code>run</code>) in a Tcl file.</div>
</div>
<h5 id="RunScriptforxrun-RelatedTopics">Related Topics</h5><ul><li><code><a href="XRUN_Invocation_for_Mixed-Signal_Designs.html">amsconnrules</a></code></li><li><a href="amsd_Block.html">amsd Block</a></li><li><a href="run.html">run</a></li></ul><ul><li><a href="xrun_Command_Syntax.html">xrun Command Syntax</a></li></ul><ul><li><a href="xrun_Command-Line_Options_for_Mixed-Signal_Designs.html">xrun Command-Line Options for Mixed-Signal Designs</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Creating_a_Testbench.html" id="prev" title="Creating_a_Testbench">Creating_a_Testbench</a></em></b><b><em><a href="Port_Bindings_between_Verilog_and_SPICE.html" id="nex" title="Port_Bindings_between_Verilog_and_SPICE">Port_Bindings_between_Verilog_ ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>