#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd4ff90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd50120 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0xd44c50 .functor NOT 1, L_0xd8c6b0, C4<0>, C4<0>, C4<0>;
L_0xd8c3c0 .functor XOR 1, L_0xd8c1f0, L_0xd8c320, C4<0>, C4<0>;
L_0xd8c5a0 .functor XOR 1, L_0xd8c3c0, L_0xd8c4d0, C4<0>, C4<0>;
v0xd7a6f0_0 .net *"_ivl_10", 0 0, L_0xd8c4d0;  1 drivers
v0xd7a7f0_0 .net *"_ivl_12", 0 0, L_0xd8c5a0;  1 drivers
v0xd7a8d0_0 .net *"_ivl_2", 0 0, L_0xd8c150;  1 drivers
v0xd7a990_0 .net *"_ivl_4", 0 0, L_0xd8c1f0;  1 drivers
v0xd7aa70_0 .net *"_ivl_6", 0 0, L_0xd8c320;  1 drivers
v0xd7aba0_0 .net *"_ivl_8", 0 0, L_0xd8c3c0;  1 drivers
v0xd7ac80_0 .var "clk", 0 0;
v0xd7ad20_0 .net "reset", 0 0, v0xd79be0_0;  1 drivers
v0xd7adc0_0 .net "shift_ena_dut", 0 0, v0xd7a310_0;  1 drivers
v0xd7ae60_0 .net "shift_ena_ref", 0 0, L_0xd8bff0;  1 drivers
v0xd7af30_0 .var/2u "stats1", 159 0;
v0xd7afd0_0 .var/2u "strobe", 0 0;
v0xd7b090_0 .net "tb_match", 0 0, L_0xd8c6b0;  1 drivers
v0xd7b150_0 .net "tb_mismatch", 0 0, L_0xd44c50;  1 drivers
E_0xd4b620/0 .event negedge, v0xd79480_0;
E_0xd4b620/1 .event posedge, v0xd79480_0;
E_0xd4b620 .event/or E_0xd4b620/0, E_0xd4b620/1;
L_0xd8c150 .concat [ 1 0 0 0], L_0xd8bff0;
L_0xd8c1f0 .concat [ 1 0 0 0], L_0xd8bff0;
L_0xd8c320 .concat [ 1 0 0 0], v0xd7a310_0;
L_0xd8c4d0 .concat [ 1 0 0 0], L_0xd8bff0;
L_0xd8c6b0 .cmp/eeq 1, L_0xd8c150, L_0xd8c5a0;
S_0xd502b0 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0xd50120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0xd1fa40 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0xd1fa80 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0xd1fac0 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0xd1fb00 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0xd1fb40 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0xd8b850 .functor OR 1, L_0xd8b400, L_0xd8b6b0, C4<0>, C4<0>;
L_0xd8bc20 .functor OR 1, L_0xd8b850, L_0xd8baa0, C4<0>, C4<0>;
L_0xd8bff0 .functor OR 1, L_0xd8bc20, L_0xd8be60, C4<0>, C4<0>;
v0xd421f0_0 .net *"_ivl_0", 31 0, L_0xd7b290;  1 drivers
L_0x7f5ebe3c40a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd78600_0 .net *"_ivl_11", 28 0, L_0x7f5ebe3c40a8;  1 drivers
L_0x7f5ebe3c40f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xd786e0_0 .net/2u *"_ivl_12", 31 0, L_0x7f5ebe3c40f0;  1 drivers
v0xd787d0_0 .net *"_ivl_14", 0 0, L_0xd8b6b0;  1 drivers
v0xd78890_0 .net *"_ivl_17", 0 0, L_0xd8b850;  1 drivers
v0xd789a0_0 .net *"_ivl_18", 31 0, L_0xd8b960;  1 drivers
L_0x7f5ebe3c4138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd78a80_0 .net *"_ivl_21", 28 0, L_0x7f5ebe3c4138;  1 drivers
L_0x7f5ebe3c4180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xd78b60_0 .net/2u *"_ivl_22", 31 0, L_0x7f5ebe3c4180;  1 drivers
v0xd78c40_0 .net *"_ivl_24", 0 0, L_0xd8baa0;  1 drivers
v0xd78d00_0 .net *"_ivl_27", 0 0, L_0xd8bc20;  1 drivers
v0xd78dc0_0 .net *"_ivl_28", 31 0, L_0xd8bd30;  1 drivers
L_0x7f5ebe3c4018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd78ea0_0 .net *"_ivl_3", 28 0, L_0x7f5ebe3c4018;  1 drivers
L_0x7f5ebe3c41c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd78f80_0 .net *"_ivl_31", 28 0, L_0x7f5ebe3c41c8;  1 drivers
L_0x7f5ebe3c4210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xd79060_0 .net/2u *"_ivl_32", 31 0, L_0x7f5ebe3c4210;  1 drivers
v0xd79140_0 .net *"_ivl_34", 0 0, L_0xd8be60;  1 drivers
L_0x7f5ebe3c4060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd79200_0 .net/2u *"_ivl_4", 31 0, L_0x7f5ebe3c4060;  1 drivers
v0xd792e0_0 .net *"_ivl_6", 0 0, L_0xd8b400;  1 drivers
v0xd793a0_0 .net *"_ivl_8", 31 0, L_0xd8b570;  1 drivers
v0xd79480_0 .net "clk", 0 0, v0xd7ac80_0;  1 drivers
v0xd79540_0 .var "next", 2 0;
v0xd79620_0 .net "reset", 0 0, v0xd79be0_0;  alias, 1 drivers
v0xd796e0_0 .net "shift_ena", 0 0, L_0xd8bff0;  alias, 1 drivers
v0xd797a0_0 .var "state", 2 0;
E_0xd4b870 .event posedge, v0xd79480_0;
E_0xd4c380 .event anyedge, v0xd797a0_0;
L_0xd7b290 .concat [ 3 29 0 0], v0xd797a0_0, L_0x7f5ebe3c4018;
L_0xd8b400 .cmp/eq 32, L_0xd7b290, L_0x7f5ebe3c4060;
L_0xd8b570 .concat [ 3 29 0 0], v0xd797a0_0, L_0x7f5ebe3c40a8;
L_0xd8b6b0 .cmp/eq 32, L_0xd8b570, L_0x7f5ebe3c40f0;
L_0xd8b960 .concat [ 3 29 0 0], v0xd797a0_0, L_0x7f5ebe3c4138;
L_0xd8baa0 .cmp/eq 32, L_0xd8b960, L_0x7f5ebe3c4180;
L_0xd8bd30 .concat [ 3 29 0 0], v0xd797a0_0, L_0x7f5ebe3c41c8;
L_0xd8be60 .cmp/eq 32, L_0xd8bd30, L_0x7f5ebe3c4210;
S_0xd79900 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0xd50120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0xd79b20_0 .net "clk", 0 0, v0xd7ac80_0;  alias, 1 drivers
v0xd79be0_0 .var "reset", 0 0;
E_0xd349f0 .event negedge, v0xd79480_0;
S_0xd79cd0 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0xd50120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0xd79ee0 .param/l "RESET" 1 4 10, C4<00>;
P_0xd79f20 .param/l "RESET_COUNT" 1 4 7, +C4<00000000000000000000000000000100>;
P_0xd79f60 .param/l "SHIFT_ENABLE" 1 4 10, C4<01>;
v0xd7a0f0_0 .net "clk", 0 0, v0xd7ac80_0;  alias, 1 drivers
v0xd7a200_0 .net "reset", 0 0, v0xd79be0_0;  alias, 1 drivers
v0xd7a310_0 .var "shift_ena", 0 0;
v0xd7a3b0_0 .var "state", 1 0;
S_0xd7a4f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0xd50120;
 .timescale -12 -12;
E_0xd59a20 .event anyedge, v0xd7afd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd7afd0_0;
    %nor/r;
    %assign/vec4 v0xd7afd0_0, 0;
    %wait E_0xd59a20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd79900;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd349f0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xd79be0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xd502b0;
T_2 ;
Ewait_0 .event/or E_0xd4c380, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xd797a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xd79540_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xd79540_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xd79540_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xd79540_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xd79540_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xd502b0;
T_3 ;
    %wait E_0xd4b870;
    %load/vec4 v0xd79620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd797a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xd79540_0;
    %assign/vec4 v0xd797a0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xd79cd0;
T_4 ;
    %wait E_0xd4b870;
    %load/vec4 v0xd7a200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xd7a3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd7a310_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xd7a3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0xd7a310_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.7, 4;
    %pushi/vec4 1, 0, 1;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xd7a3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd7a310_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd7a310_0, 0;
T_4.6 ;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd7a310_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd50120;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd7ac80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd7afd0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0xd50120;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0xd7ac80_0;
    %inv;
    %store/vec4 v0xd7ac80_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0xd50120;
T_7 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd79b20_0, v0xd7b150_0, v0xd7ac80_0, v0xd7ad20_0, v0xd7ae60_0, v0xd7adc0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0xd50120;
T_8 ;
    %load/vec4 v0xd7af30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0xd7af30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd7af30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.1 ;
    %load/vec4 v0xd7af30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd7af30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd7af30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd7af30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0xd50120;
T_9 ;
    %wait E_0xd4b620;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd7af30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7af30_0, 4, 32;
    %load/vec4 v0xd7b090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xd7af30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7af30_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd7af30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7af30_0, 4, 32;
T_9.0 ;
    %load/vec4 v0xd7ae60_0;
    %load/vec4 v0xd7ae60_0;
    %load/vec4 v0xd7adc0_0;
    %xor;
    %load/vec4 v0xd7ae60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0xd7af30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7af30_0, 4, 32;
T_9.6 ;
    %load/vec4 v0xd7af30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7af30_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/review2015_fsmshift/iter0/response9/top_module.sv";
