Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 20 22:50:15 2019
| Host         : LAPTOP-P6DBKN0G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 313 register/latch pins with no clock driven by root clock pin: c0/SLOW_CLK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2225 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.174        0.000                      0                  137        0.232        0.000                      0                  137        3.000        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 4.857        0.000                      0                   49        0.251        0.000                      0                   49        3.000        0.000                       0                    28  
  clk_out1_clk_wiz_0        0.174        0.000                      0                   88        0.232        0.000                      0                   88        4.130        0.000                       0                    48  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 vc1/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 1.368ns (26.766%)  route 3.743ns (73.234%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.627     5.148    vc1/clk_in1
    SLICE_X64Y98         FDRE                                         r  vc1/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  vc1/count2_reg[6]/Q
                         net (fo=9, routed)           0.992     6.658    vc1/count2_reg[6]
    SLICE_X64Y96         LUT3 (Prop_lut3_I1_O)        0.150     6.808 r  vc1/sclk_i_22/O
                         net (fo=1, routed)           0.804     7.611    vc1/sclk_i_22_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I0_O)        0.328     7.939 r  vc1/sclk_i_17/O
                         net (fo=1, routed)           0.656     8.595    vc1/sclk_i_17_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I5_O)        0.124     8.719 r  vc1/sclk_i_10/O
                         net (fo=1, routed)           0.669     9.388    vc1/sclk_i_10_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.512 r  vc1/sclk_i_3/O
                         net (fo=1, routed)           0.623    10.135    vc1/sclk_i_3_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    10.259 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.259    vc1/sclk_i_1_n_0
    SLICE_X63Y96         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    14.850    vc1/clk_in1
    SLICE_X63Y96         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y96         FDRE (Setup_fdre_C_D)        0.029    15.116    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.552ns (17.775%)  route 2.554ns (82.225%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.732     6.274    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.370 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=326, routed)         1.821     8.192    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  vc1/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.510    14.851    vc1/clk_in1
    SLICE_X64Y97         FDRE                                         r  vc1/count2_reg[0]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X64Y97         FDRE (Setup_fdre_C_R)       -0.524    14.471    vc1/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.552ns (17.775%)  route 2.554ns (82.225%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.732     6.274    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.370 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=326, routed)         1.821     8.192    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X64Y99         FDRE                                         r  vc1/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.510    14.851    vc1/clk_in1
    SLICE_X64Y99         FDRE                                         r  vc1/count2_reg[10]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X64Y99         FDRE (Setup_fdre_C_R)       -0.524    14.471    vc1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.552ns (17.775%)  route 2.554ns (82.225%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.732     6.274    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.370 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=326, routed)         1.821     8.192    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X64Y99         FDRE                                         r  vc1/count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.510    14.851    vc1/clk_in1
    SLICE_X64Y99         FDRE                                         r  vc1/count2_reg[11]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X64Y99         FDRE (Setup_fdre_C_R)       -0.524    14.471    vc1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.552ns (17.775%)  route 2.554ns (82.225%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.732     6.274    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.370 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=326, routed)         1.821     8.192    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  vc1/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.510    14.851    vc1/clk_in1
    SLICE_X64Y97         FDRE                                         r  vc1/count2_reg[1]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X64Y97         FDRE (Setup_fdre_C_R)       -0.524    14.471    vc1/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.552ns (17.775%)  route 2.554ns (82.225%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.732     6.274    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.370 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=326, routed)         1.821     8.192    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  vc1/count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.510    14.851    vc1/clk_in1
    SLICE_X64Y97         FDRE                                         r  vc1/count2_reg[2]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X64Y97         FDRE (Setup_fdre_C_R)       -0.524    14.471    vc1/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.552ns (17.775%)  route 2.554ns (82.225%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.732     6.274    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.370 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=326, routed)         1.821     8.192    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  vc1/count2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.510    14.851    vc1/clk_in1
    SLICE_X64Y97         FDRE                                         r  vc1/count2_reg[3]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X64Y97         FDRE (Setup_fdre_C_R)       -0.524    14.471    vc1/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.552ns (17.775%)  route 2.554ns (82.225%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.732     6.274    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.370 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=326, routed)         1.821     8.192    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X64Y98         FDRE                                         r  vc1/count2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.510    14.851    vc1/clk_in1
    SLICE_X64Y98         FDRE                                         r  vc1/count2_reg[4]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X64Y98         FDRE (Setup_fdre_C_R)       -0.524    14.471    vc1/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.552ns (17.775%)  route 2.554ns (82.225%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.732     6.274    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.370 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=326, routed)         1.821     8.192    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X64Y98         FDRE                                         r  vc1/count2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.510    14.851    vc1/clk_in1
    SLICE_X64Y98         FDRE                                         r  vc1/count2_reg[5]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X64Y98         FDRE (Setup_fdre_C_R)       -0.524    14.471    vc1/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.552ns (17.775%)  route 2.554ns (82.225%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.732     6.274    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.370 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=326, routed)         1.821     8.192    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X64Y98         FDRE                                         r  vc1/count2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.510    14.851    vc1/clk_in1
    SLICE_X64Y98         FDRE                                         r  vc1/count2_reg[6]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X64Y98         FDRE (Setup_fdre_C_R)       -0.524    14.471    vc1/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                  6.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 c0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/SLOW_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.446    c0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  c0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c0/counter_reg[2]/Q
                         net (fo=2, routed)           0.062     1.649    c0/counter[2]
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.694 r  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.063     1.757    c0/counter[11]_i_4_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.802 r  c0/SLOW_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.802    c0/SLOW_CLK_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.832     1.959    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.550    c0/SLOW_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vc1/count2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.275ns (69.216%)  route 0.122ns (30.784%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.477    vc1/clk_in1
    SLICE_X64Y99         FDRE                                         r  vc1/count2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  vc1/count2_reg[9]/Q
                         net (fo=11, routed)          0.122     1.764    vc1/count2_reg[9]
    SLICE_X64Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.875 r  vc1/count2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.875    vc1/count2_reg[8]_i_1_n_6
    SLICE_X64Y99         FDRE                                         r  vc1/count2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.992    vc1/clk_in1
    SLICE_X64Y99         FDRE                                         r  vc1/count2_reg[9]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.134     1.611    vc1/count2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vc1/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.477    vc1/clk_in1
    SLICE_X64Y99         FDRE                                         r  vc1/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  vc1/count2_reg[10]/Q
                         net (fo=9, routed)           0.127     1.768    vc1/count2_reg[10]
    SLICE_X64Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  vc1/count2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    vc1/count2_reg[8]_i_1_n_5
    SLICE_X64Y99         FDRE                                         r  vc1/count2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.992    vc1/clk_in1
    SLICE_X64Y99         FDRE                                         r  vc1/count2_reg[10]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.134     1.611    vc1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vc1/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.477    vc1/clk_in1
    SLICE_X64Y98         FDRE                                         r  vc1/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  vc1/count2_reg[6]/Q
                         net (fo=9, routed)           0.127     1.768    vc1/count2_reg[6]
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  vc1/count2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    vc1/count2_reg[4]_i_1_n_5
    SLICE_X64Y98         FDRE                                         r  vc1/count2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.992    vc1/clk_in1
    SLICE_X64Y98         FDRE                                         r  vc1/count2_reg[6]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y98         FDRE (Hold_fdre_C_D)         0.134     1.611    vc1/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vc1/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.477    vc1/clk_in1
    SLICE_X64Y97         FDRE                                         r  vc1/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  vc1/count2_reg[2]/Q
                         net (fo=10, routed)          0.139     1.780    vc1/count2_reg[2]
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.890 r  vc1/count2_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    vc1/count2_reg[0]_i_1_n_5
    SLICE_X64Y97         FDRE                                         r  vc1/count2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.992    vc1/clk_in1
    SLICE_X64Y97         FDRE                                         r  vc1/count2_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y97         FDRE (Hold_fdre_C_D)         0.134     1.611    vc1/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 c0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.446    c0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  c0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c0/counter_reg[3]/Q
                         net (fo=2, routed)           0.133     1.720    c0/counter[3]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  c0/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    c0/data0[3]
    SLICE_X36Y46         FDRE                                         r  c0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.832     1.959    c0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  c0/counter_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    c0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.447    c0/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  c0/counter_reg[11]/Q
                         net (fo=3, routed)           0.134     1.722    c0/counter[11]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  c0/counter_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.833    c0/data0[11]
    SLICE_X36Y48         FDRE                                         r  c0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.960    c0/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c0/counter_reg[11]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    c0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vc1/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.665%)  route 0.196ns (51.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    vc1/clk_in1
    SLICE_X63Y96         FDRE                                         r  vc1/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vc1/sclk_reg/Q
                         net (fo=14, routed)          0.196     1.813    vc1/J_MIC3_Pin4_OBUF
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.858 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.858    vc1/sclk_i_1_n_0
    SLICE_X63Y96         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     1.991    vc1/clk_in1
    SLICE_X63Y96         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y96         FDRE (Hold_fdre_C_D)         0.091     1.567    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 c0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.569%)  route 0.144ns (36.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.447    c0/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  c0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  c0/counter_reg[7]/Q
                         net (fo=3, routed)           0.144     1.733    c0/counter[7]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.844 r  c0/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    c0/data0[7]
    SLICE_X36Y47         FDRE                                         r  c0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.960    c0/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  c0/counter_reg[7]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    c0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vc1/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.477    vc1/clk_in1
    SLICE_X64Y99         FDRE                                         r  vc1/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  vc1/count2_reg[10]/Q
                         net (fo=9, routed)           0.127     1.768    vc1/count2_reg[10]
    SLICE_X64Y99         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.914 r  vc1/count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    vc1/count2_reg[8]_i_1_n_4
    SLICE_X64Y99         FDRE                                         r  vc1/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.992    vc1/clk_in1
    SLICE_X64Y99         FDRE                                         r  vc1/count2_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.134     1.611    vc1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y46     c0/SLOW_CLK_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y99     vc1/count2_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y99     vc1/count2_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y97     vc1/count2_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y97     vc1/count2_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y97     vc1/count2_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y98     vc1/count2_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y98     vc1/count2_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y46     c0/SLOW_CLK_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y46     c0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y48     c0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y48     c0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y46     c0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y46     c0/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y46     c0/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y46     c0/counter_reg[4]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y96     vc1/sclk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y46     c0/SLOW_CLK_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y99     vc1/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y99     vc1/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y99     vc1/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y99     vc1/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y97     vc1/count2_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y97     vc1/count2_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 2.436ns (27.277%)  route 6.494ns (72.723%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.113 - 9.259 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.096    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.630     5.151    d3/VGA_CONTROL/clk_out1
    SLICE_X4Y36          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=104, routed)         1.378     6.985    d1/Sample_Memory_reg_704_767_3_5/ADDRA3
    SLICE_X6Y32          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.109 f  d1/Sample_Memory_reg_704_767_3_5/RAMA/O
                         net (fo=1, routed)           0.950     8.059    d1/Sample_Memory_reg_704_767_3_5_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.183 f  d1/VGA_Red_waveform0_carry_i_69/O
                         net (fo=1, routed)           0.000     8.183    d1/VGA_Red_waveform0_carry_i_69_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I0_O)      0.212     8.395 f  d1/VGA_Red_waveform0_carry_i_37/O
                         net (fo=1, routed)           0.781     9.176    d3/VGA_CONTROL/h_cntr_reg_reg[8]_6
    SLICE_X7Y36          LUT6 (Prop_lut6_I3_O)        0.299     9.475 f  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_14/O
                         net (fo=3, routed)           1.014    10.489    d3/VGA_CONTROL/VGA_Red_waveform2[3]
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.124    10.613 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_19/O
                         net (fo=3, routed)           0.443    11.056    d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_19_n_0
    SLICE_X4Y35          LUT2 (Prop_lut2_I0_O)        0.119    11.175 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_9/O
                         net (fo=1, routed)           0.299    11.474    d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_9_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I2_O)        0.332    11.806 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.806    d1/S[2]
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.204 r  d1/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.728    12.932    d3/VGA_CONTROL/CO[0]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.124    13.056 r  d3/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.296    13.352    d3/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.124    13.476 r  d3/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.606    14.082    d3/VGA_RED0[3]
    SLICE_X7Y35          FDRE                                         r  d3/VGA_RED_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    14.058    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.512    14.113    d3/CLK_VGA
    SLICE_X7Y35          FDRE                                         r  d3/VGA_RED_reg[3]_lopt_replica_8/C
                         clock pessimism              0.273    14.386    
                         clock uncertainty           -0.072    14.313    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)       -0.058    14.255    d3/VGA_RED_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                         -14.082    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.906ns  (logic 2.436ns (27.351%)  route 6.470ns (72.649%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.112 - 9.259 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.096    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.630     5.151    d3/VGA_CONTROL/clk_out1
    SLICE_X4Y36          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=104, routed)         1.378     6.985    d1/Sample_Memory_reg_704_767_3_5/ADDRA3
    SLICE_X6Y32          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.109 f  d1/Sample_Memory_reg_704_767_3_5/RAMA/O
                         net (fo=1, routed)           0.950     8.059    d1/Sample_Memory_reg_704_767_3_5_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.183 f  d1/VGA_Red_waveform0_carry_i_69/O
                         net (fo=1, routed)           0.000     8.183    d1/VGA_Red_waveform0_carry_i_69_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I0_O)      0.212     8.395 f  d1/VGA_Red_waveform0_carry_i_37/O
                         net (fo=1, routed)           0.781     9.176    d3/VGA_CONTROL/h_cntr_reg_reg[8]_6
    SLICE_X7Y36          LUT6 (Prop_lut6_I3_O)        0.299     9.475 f  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_14/O
                         net (fo=3, routed)           1.014    10.489    d3/VGA_CONTROL/VGA_Red_waveform2[3]
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.124    10.613 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_19/O
                         net (fo=3, routed)           0.443    11.056    d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_19_n_0
    SLICE_X4Y35          LUT2 (Prop_lut2_I0_O)        0.119    11.175 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_9/O
                         net (fo=1, routed)           0.299    11.474    d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_9_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I2_O)        0.332    11.806 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.806    d1/S[2]
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.204 r  d1/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.728    12.932    d3/VGA_CONTROL/CO[0]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.124    13.056 r  d3/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.296    13.352    d3/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.124    13.476 r  d3/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.582    14.058    d3/VGA_RED0[3]
    SLICE_X4Y34          FDRE                                         r  d3/VGA_RED_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    14.058    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.511    14.112    d3/CLK_VGA
    SLICE_X4Y34          FDRE                                         r  d3/VGA_RED_reg[3]_lopt_replica_3/C
                         clock pessimism              0.273    14.385    
                         clock uncertainty           -0.072    14.312    
    SLICE_X4Y34          FDRE (Setup_fdre_C_D)       -0.081    14.231    d3/VGA_RED_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                         -14.058    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.862ns  (logic 2.436ns (27.488%)  route 6.426ns (72.512%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.115 - 9.259 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.096    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.630     5.151    d3/VGA_CONTROL/clk_out1
    SLICE_X4Y36          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=104, routed)         1.378     6.985    d1/Sample_Memory_reg_704_767_3_5/ADDRA3
    SLICE_X6Y32          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.109 f  d1/Sample_Memory_reg_704_767_3_5/RAMA/O
                         net (fo=1, routed)           0.950     8.059    d1/Sample_Memory_reg_704_767_3_5_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.183 f  d1/VGA_Red_waveform0_carry_i_69/O
                         net (fo=1, routed)           0.000     8.183    d1/VGA_Red_waveform0_carry_i_69_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I0_O)      0.212     8.395 f  d1/VGA_Red_waveform0_carry_i_37/O
                         net (fo=1, routed)           0.781     9.176    d3/VGA_CONTROL/h_cntr_reg_reg[8]_6
    SLICE_X7Y36          LUT6 (Prop_lut6_I3_O)        0.299     9.475 f  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_14/O
                         net (fo=3, routed)           1.014    10.489    d3/VGA_CONTROL/VGA_Red_waveform2[3]
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.124    10.613 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_19/O
                         net (fo=3, routed)           0.443    11.056    d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_19_n_0
    SLICE_X4Y35          LUT2 (Prop_lut2_I0_O)        0.119    11.175 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_9/O
                         net (fo=1, routed)           0.299    11.474    d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_9_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I2_O)        0.332    11.806 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.806    d1/S[2]
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.204 r  d1/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.728    12.932    d3/VGA_CONTROL/CO[0]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.124    13.056 r  d3/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.296    13.352    d3/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.124    13.476 r  d3/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.537    14.013    d3/VGA_RED0[3]
    SLICE_X3Y35          FDRE                                         r  d3/VGA_RED_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    14.058    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.514    14.115    d3/CLK_VGA
    SLICE_X3Y35          FDRE                                         r  d3/VGA_RED_reg[3]_lopt_replica_5/C
                         clock pessimism              0.260    14.375    
                         clock uncertainty           -0.072    14.302    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)       -0.067    14.235    d3/VGA_RED_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.235    
                         arrival time                         -14.013    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 2.436ns (27.476%)  route 6.430ns (72.524%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.112 - 9.259 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.096    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.630     5.151    d3/VGA_CONTROL/clk_out1
    SLICE_X4Y36          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=104, routed)         1.378     6.985    d1/Sample_Memory_reg_704_767_3_5/ADDRA3
    SLICE_X6Y32          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.109 f  d1/Sample_Memory_reg_704_767_3_5/RAMA/O
                         net (fo=1, routed)           0.950     8.059    d1/Sample_Memory_reg_704_767_3_5_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.183 f  d1/VGA_Red_waveform0_carry_i_69/O
                         net (fo=1, routed)           0.000     8.183    d1/VGA_Red_waveform0_carry_i_69_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I0_O)      0.212     8.395 f  d1/VGA_Red_waveform0_carry_i_37/O
                         net (fo=1, routed)           0.781     9.176    d3/VGA_CONTROL/h_cntr_reg_reg[8]_6
    SLICE_X7Y36          LUT6 (Prop_lut6_I3_O)        0.299     9.475 f  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_14/O
                         net (fo=3, routed)           1.014    10.489    d3/VGA_CONTROL/VGA_Red_waveform2[3]
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.124    10.613 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_19/O
                         net (fo=3, routed)           0.443    11.056    d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_19_n_0
    SLICE_X4Y35          LUT2 (Prop_lut2_I0_O)        0.119    11.175 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_9/O
                         net (fo=1, routed)           0.299    11.474    d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_9_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I2_O)        0.332    11.806 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.806    d1/S[2]
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.204 r  d1/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.728    12.932    d3/VGA_CONTROL/CO[0]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.124    13.056 r  d3/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.296    13.352    d3/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.124    13.476 r  d3/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.541    14.017    d3/VGA_RED0[3]
    SLICE_X5Y34          FDRE                                         r  d3/VGA_RED_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    14.058    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.511    14.112    d3/CLK_VGA
    SLICE_X5Y34          FDRE                                         r  d3/VGA_RED_reg[3]_lopt_replica/C
                         clock pessimism              0.273    14.385    
                         clock uncertainty           -0.072    14.312    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)       -0.067    14.245    d3/VGA_RED_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -14.017    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.841ns  (logic 2.436ns (27.554%)  route 6.405ns (72.446%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.115 - 9.259 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.096    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.630     5.151    d3/VGA_CONTROL/clk_out1
    SLICE_X4Y36          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=104, routed)         1.378     6.985    d1/Sample_Memory_reg_704_767_3_5/ADDRA3
    SLICE_X6Y32          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.109 f  d1/Sample_Memory_reg_704_767_3_5/RAMA/O
                         net (fo=1, routed)           0.950     8.059    d1/Sample_Memory_reg_704_767_3_5_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.183 f  d1/VGA_Red_waveform0_carry_i_69/O
                         net (fo=1, routed)           0.000     8.183    d1/VGA_Red_waveform0_carry_i_69_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I0_O)      0.212     8.395 f  d1/VGA_Red_waveform0_carry_i_37/O
                         net (fo=1, routed)           0.781     9.176    d3/VGA_CONTROL/h_cntr_reg_reg[8]_6
    SLICE_X7Y36          LUT6 (Prop_lut6_I3_O)        0.299     9.475 f  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_14/O
                         net (fo=3, routed)           1.014    10.489    d3/VGA_CONTROL/VGA_Red_waveform2[3]
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.124    10.613 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_19/O
                         net (fo=3, routed)           0.443    11.056    d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_19_n_0
    SLICE_X4Y35          LUT2 (Prop_lut2_I0_O)        0.119    11.175 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_9/O
                         net (fo=1, routed)           0.299    11.474    d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_9_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I2_O)        0.332    11.806 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.806    d1/S[2]
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.204 r  d1/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.728    12.932    d3/VGA_CONTROL/CO[0]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.124    13.056 r  d3/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.296    13.352    d3/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.124    13.476 r  d3/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.516    13.992    d3/VGA_RED0[3]
    SLICE_X3Y35          FDRE                                         r  d3/VGA_RED_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    14.058    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.514    14.115    d3/CLK_VGA
    SLICE_X3Y35          FDRE                                         r  d3/VGA_RED_reg[3]_lopt_replica_6/C
                         clock pessimism              0.260    14.375    
                         clock uncertainty           -0.072    14.302    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)       -0.081    14.221    d3/VGA_RED_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.221    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 2.436ns (27.620%)  route 6.384ns (72.380%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.113 - 9.259 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.096    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.630     5.151    d3/VGA_CONTROL/clk_out1
    SLICE_X4Y36          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=104, routed)         1.378     6.985    d1/Sample_Memory_reg_704_767_3_5/ADDRA3
    SLICE_X6Y32          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.109 f  d1/Sample_Memory_reg_704_767_3_5/RAMA/O
                         net (fo=1, routed)           0.950     8.059    d1/Sample_Memory_reg_704_767_3_5_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.183 f  d1/VGA_Red_waveform0_carry_i_69/O
                         net (fo=1, routed)           0.000     8.183    d1/VGA_Red_waveform0_carry_i_69_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I0_O)      0.212     8.395 f  d1/VGA_Red_waveform0_carry_i_37/O
                         net (fo=1, routed)           0.781     9.176    d3/VGA_CONTROL/h_cntr_reg_reg[8]_6
    SLICE_X7Y36          LUT6 (Prop_lut6_I3_O)        0.299     9.475 f  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_14/O
                         net (fo=3, routed)           1.014    10.489    d3/VGA_CONTROL/VGA_Red_waveform2[3]
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.124    10.613 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_19/O
                         net (fo=3, routed)           0.443    11.056    d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_19_n_0
    SLICE_X4Y35          LUT2 (Prop_lut2_I0_O)        0.119    11.175 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_9/O
                         net (fo=1, routed)           0.299    11.474    d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_9_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I2_O)        0.332    11.806 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.806    d1/S[2]
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.204 r  d1/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.728    12.932    d3/VGA_CONTROL/CO[0]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.124    13.056 r  d3/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.442    13.499    d3/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X4Y34          LUT5 (Prop_lut5_I3_O)        0.124    13.623 r  d3/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=3, routed)           0.348    13.971    d3/VGA_GREEN0[3]
    SLICE_X4Y35          FDRE                                         r  d3/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    14.058    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.512    14.113    d3/CLK_VGA
    SLICE_X4Y35          FDRE                                         r  d3/VGA_GREEN_reg[3]/C
                         clock pessimism              0.273    14.386    
                         clock uncertainty           -0.072    14.313    
    SLICE_X4Y35          FDRE (Setup_fdre_C_D)       -0.075    14.238    d3/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -13.971    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 2.436ns (27.620%)  route 6.384ns (72.380%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.113 - 9.259 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.096    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.630     5.151    d3/VGA_CONTROL/clk_out1
    SLICE_X4Y36          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=104, routed)         1.378     6.985    d1/Sample_Memory_reg_704_767_3_5/ADDRA3
    SLICE_X6Y32          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.109 f  d1/Sample_Memory_reg_704_767_3_5/RAMA/O
                         net (fo=1, routed)           0.950     8.059    d1/Sample_Memory_reg_704_767_3_5_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.183 f  d1/VGA_Red_waveform0_carry_i_69/O
                         net (fo=1, routed)           0.000     8.183    d1/VGA_Red_waveform0_carry_i_69_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I0_O)      0.212     8.395 f  d1/VGA_Red_waveform0_carry_i_37/O
                         net (fo=1, routed)           0.781     9.176    d3/VGA_CONTROL/h_cntr_reg_reg[8]_6
    SLICE_X7Y36          LUT6 (Prop_lut6_I3_O)        0.299     9.475 f  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_14/O
                         net (fo=3, routed)           1.014    10.489    d3/VGA_CONTROL/VGA_Red_waveform2[3]
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.124    10.613 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_19/O
                         net (fo=3, routed)           0.443    11.056    d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_19_n_0
    SLICE_X4Y35          LUT2 (Prop_lut2_I0_O)        0.119    11.175 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_9/O
                         net (fo=1, routed)           0.299    11.474    d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_9_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I2_O)        0.332    11.806 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.806    d1/S[2]
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.204 r  d1/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.728    12.932    d3/VGA_CONTROL/CO[0]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.124    13.056 r  d3/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.442    13.499    d3/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X4Y34          LUT5 (Prop_lut5_I3_O)        0.124    13.623 r  d3/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=3, routed)           0.348    13.971    d3/VGA_GREEN0[3]
    SLICE_X4Y35          FDRE                                         r  d3/VGA_GREEN_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    14.058    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.512    14.113    d3/CLK_VGA
    SLICE_X4Y35          FDRE                                         r  d3/VGA_GREEN_reg[3]_lopt_replica/C
                         clock pessimism              0.273    14.386    
                         clock uncertainty           -0.072    14.313    
    SLICE_X4Y35          FDRE (Setup_fdre_C_D)       -0.063    14.250    d3/VGA_GREEN_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                         -13.971    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 2.436ns (27.635%)  route 6.379ns (72.365%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.113 - 9.259 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.096    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.630     5.151    d3/VGA_CONTROL/clk_out1
    SLICE_X4Y36          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=104, routed)         1.378     6.985    d1/Sample_Memory_reg_704_767_3_5/ADDRA3
    SLICE_X6Y32          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.109 f  d1/Sample_Memory_reg_704_767_3_5/RAMA/O
                         net (fo=1, routed)           0.950     8.059    d1/Sample_Memory_reg_704_767_3_5_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.183 f  d1/VGA_Red_waveform0_carry_i_69/O
                         net (fo=1, routed)           0.000     8.183    d1/VGA_Red_waveform0_carry_i_69_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I0_O)      0.212     8.395 f  d1/VGA_Red_waveform0_carry_i_37/O
                         net (fo=1, routed)           0.781     9.176    d3/VGA_CONTROL/h_cntr_reg_reg[8]_6
    SLICE_X7Y36          LUT6 (Prop_lut6_I3_O)        0.299     9.475 f  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_14/O
                         net (fo=3, routed)           1.014    10.489    d3/VGA_CONTROL/VGA_Red_waveform2[3]
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.124    10.613 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_19/O
                         net (fo=3, routed)           0.443    11.056    d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_19_n_0
    SLICE_X4Y35          LUT2 (Prop_lut2_I0_O)        0.119    11.175 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_9/O
                         net (fo=1, routed)           0.299    11.474    d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_9_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I2_O)        0.332    11.806 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.806    d1/S[2]
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.204 r  d1/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.728    12.932    d3/VGA_CONTROL/CO[0]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.124    13.056 r  d3/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.442    13.499    d3/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X4Y34          LUT5 (Prop_lut5_I3_O)        0.124    13.623 r  d3/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=3, routed)           0.344    13.966    d3/VGA_GREEN0[3]
    SLICE_X4Y35          FDRE                                         r  d3/VGA_GREEN_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    14.058    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.512    14.113    d3/CLK_VGA
    SLICE_X4Y35          FDRE                                         r  d3/VGA_GREEN_reg[3]_lopt_replica_2/C
                         clock pessimism              0.273    14.386    
                         clock uncertainty           -0.072    14.313    
    SLICE_X4Y35          FDRE (Setup_fdre_C_D)       -0.061    14.252    d3/VGA_GREEN_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                         -13.966    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.786ns  (logic 2.436ns (27.725%)  route 6.350ns (72.275%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.115 - 9.259 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.096    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.630     5.151    d3/VGA_CONTROL/clk_out1
    SLICE_X4Y36          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=104, routed)         1.378     6.985    d1/Sample_Memory_reg_704_767_3_5/ADDRA3
    SLICE_X6Y32          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.109 f  d1/Sample_Memory_reg_704_767_3_5/RAMA/O
                         net (fo=1, routed)           0.950     8.059    d1/Sample_Memory_reg_704_767_3_5_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.183 f  d1/VGA_Red_waveform0_carry_i_69/O
                         net (fo=1, routed)           0.000     8.183    d1/VGA_Red_waveform0_carry_i_69_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I0_O)      0.212     8.395 f  d1/VGA_Red_waveform0_carry_i_37/O
                         net (fo=1, routed)           0.781     9.176    d3/VGA_CONTROL/h_cntr_reg_reg[8]_6
    SLICE_X7Y36          LUT6 (Prop_lut6_I3_O)        0.299     9.475 f  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_14/O
                         net (fo=3, routed)           1.014    10.489    d3/VGA_CONTROL/VGA_Red_waveform2[3]
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.124    10.613 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_19/O
                         net (fo=3, routed)           0.443    11.056    d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_19_n_0
    SLICE_X4Y35          LUT2 (Prop_lut2_I0_O)        0.119    11.175 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_9/O
                         net (fo=1, routed)           0.299    11.474    d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_9_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I2_O)        0.332    11.806 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.806    d1/S[2]
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.204 r  d1/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.728    12.932    d3/VGA_CONTROL/CO[0]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.124    13.056 r  d3/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.296    13.352    d3/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.124    13.476 r  d3/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.462    13.937    d3/VGA_RED0[3]
    SLICE_X3Y35          FDRE                                         r  d3/VGA_RED_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    14.058    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.514    14.115    d3/CLK_VGA
    SLICE_X3Y35          FDRE                                         r  d3/VGA_RED_reg[3]_lopt_replica_7/C
                         clock pessimism              0.260    14.375    
                         clock uncertainty           -0.072    14.302    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)       -0.075    14.227    d3/VGA_RED_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                         -13.937    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.717ns  (logic 2.436ns (27.945%)  route 6.281ns (72.055%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.112 - 9.259 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.096    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.630     5.151    d3/VGA_CONTROL/clk_out1
    SLICE_X4Y36          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=104, routed)         1.378     6.985    d1/Sample_Memory_reg_704_767_3_5/ADDRA3
    SLICE_X6Y32          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.109 f  d1/Sample_Memory_reg_704_767_3_5/RAMA/O
                         net (fo=1, routed)           0.950     8.059    d1/Sample_Memory_reg_704_767_3_5_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.183 f  d1/VGA_Red_waveform0_carry_i_69/O
                         net (fo=1, routed)           0.000     8.183    d1/VGA_Red_waveform0_carry_i_69_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I0_O)      0.212     8.395 f  d1/VGA_Red_waveform0_carry_i_37/O
                         net (fo=1, routed)           0.781     9.176    d3/VGA_CONTROL/h_cntr_reg_reg[8]_6
    SLICE_X7Y36          LUT6 (Prop_lut6_I3_O)        0.299     9.475 f  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_14/O
                         net (fo=3, routed)           1.014    10.489    d3/VGA_CONTROL/VGA_Red_waveform2[3]
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.124    10.613 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_19/O
                         net (fo=3, routed)           0.443    11.056    d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_19_n_0
    SLICE_X4Y35          LUT2 (Prop_lut2_I0_O)        0.119    11.175 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_9/O
                         net (fo=1, routed)           0.299    11.474    d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_9_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I2_O)        0.332    11.806 r  d3/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.806    d1/S[2]
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.204 r  d1/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.728    12.932    d3/VGA_CONTROL/CO[0]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.124    13.056 r  d3/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.296    13.352    d3/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.124    13.476 r  d3/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.392    13.868    d3/VGA_RED0[3]
    SLICE_X4Y34          FDRE                                         r  d3/VGA_RED_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    14.058    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.511    14.112    d3/CLK_VGA
    SLICE_X4Y34          FDRE                                         r  d3/VGA_RED_reg[3]_lopt_replica_4/C
                         clock pessimism              0.273    14.385    
                         clock uncertainty           -0.072    14.312    
    SLICE_X4Y34          FDRE (Setup_fdre_C_D)       -0.061    14.251    d3/VGA_RED_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                         -13.868    
  -------------------------------------------------------------------
                         slack                                  0.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.181%)  route 0.193ns (57.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.432    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.589     1.472    d3/VGA_CONTROL/clk_out1
    SLICE_X4Y34          FDRE                                         r  d3/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  d3/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.193     1.806    d3/v_sync_reg
    SLICE_X1Y29          FDRE                                         r  d3/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.944    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.855     1.982    d3/CLK_VGA
    SLICE_X1Y29          FDRE                                         r  d3/VGA_VS_reg/C
                         clock pessimism             -0.478     1.504    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.070     1.574    d3/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.432    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.587     1.470    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y32          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=7, routed)           0.120     1.731    d3/VGA_CONTROL/VGA_VERT_COORD[3]
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.839    d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X7Y32          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.944    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.856     1.983    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y32          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.105     1.575    d3/VGA_CONTROL/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.432    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.589     1.472    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y34          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  d3/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=7, routed)           0.117     1.730    d3/VGA_CONTROL/VGA_VERT_COORD[8]
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X7Y34          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.944    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.858     1.985    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y34          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.105     1.577    d3/VGA_CONTROL/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.667%)  route 0.130ns (34.333%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.432    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.588     1.471    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y33          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  d3/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=7, routed)           0.130     1.742    d3/VGA_CONTROL/VGA_VERT_COORD[7]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X7Y33          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.944    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.857     1.984    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y33          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.105     1.576    d3/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.256ns (65.111%)  route 0.137ns (34.889%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.432    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.588     1.471    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y33          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=7, routed)           0.137     1.749    d3/VGA_CONTROL/VGA_VERT_COORD[4]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.864 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.864    d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X7Y33          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.944    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.857     1.984    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y33          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.105     1.576    d3/VGA_CONTROL/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.249ns (63.256%)  route 0.145ns (36.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.432    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.589     1.472    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y34          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/Q
                         net (fo=10, routed)          0.145     1.758    d3/VGA_CONTROL/VGA_VERT_COORD[11]
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X7Y34          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.944    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.858     1.985    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y34          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.105     1.577    d3/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.329%)  route 0.117ns (28.671%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.432    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.589     1.472    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y34          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  d3/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=7, routed)           0.117     1.730    d3/VGA_CONTROL/VGA_VERT_COORD[8]
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.881 r  d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.881    d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_6
    SLICE_X7Y34          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.944    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.858     1.985    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y34          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[9]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.105     1.577    d3/VGA_CONTROL/v_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.252ns (61.484%)  route 0.158ns (38.516%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.432    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.591     1.474    d3/VGA_CONTROL/clk_out1
    SLICE_X4Y38          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  d3/VGA_CONTROL/h_cntr_reg_reg[10]/Q
                         net (fo=19, routed)          0.158     1.773    d3/VGA_CONTROL/VGA_HORZ_COORD[10]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  d3/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    d3/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X4Y38          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.944    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.862     1.989    d3/VGA_CONTROL/clk_out1
    SLICE_X4Y38          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[10]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.105     1.579    d3/VGA_CONTROL/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.292ns (68.038%)  route 0.137ns (31.962%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.432    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.588     1.471    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y33          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=7, routed)           0.137     1.749    d3/VGA_CONTROL/VGA_VERT_COORD[4]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.900 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.900    d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_6
    SLICE_X7Y33          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.944    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.857     1.984    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y33          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[5]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.105     1.576    d3/VGA_CONTROL/v_cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.501%)  route 0.252ns (57.499%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.432    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.589     1.472    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y34          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  d3/VGA_CONTROL/v_cntr_reg_reg[11]/Q
                         net (fo=10, routed)          0.252     1.865    d3/VGA_CONTROL/VGA_VERT_COORD[11]
    SLICE_X7Y35          LUT4 (Prop_lut4_I0_O)        0.045     1.910 r  d3/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.000     1.910    d3/VGA_RED0[3]
    SLICE_X7Y35          FDRE                                         r  d3/VGA_RED_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.944    d3/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.859     1.986    d3/CLK_VGA
    SLICE_X7Y35          FDRE                                         r  d3/VGA_RED_reg[3]_lopt_replica_2/C
                         clock pessimism             -0.499     1.487    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.092     1.579    d3/VGA_RED_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    d3/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y32      d3/VGA_CONTROL/v_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X4Y36      d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y36      d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X4Y38      d3/VGA_CONTROL/h_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X4Y38      d3/VGA_CONTROL/h_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X4Y36      d3/VGA_CONTROL/h_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y34      d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y34      d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y32      d3/VGA_CONTROL/v_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y32      d3/VGA_CONTROL/v_cntr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y32      d3/VGA_CONTROL/v_cntr_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y32      d3/VGA_CONTROL/v_cntr_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y33      d3/VGA_CONTROL/v_cntr_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y33      d3/VGA_CONTROL/v_cntr_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y33      d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y33      d3/VGA_CONTROL/v_cntr_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y29      d3/VGA_HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y29      d3/VGA_VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y36      d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y36      d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y36      d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y36      d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y36      d3/VGA_CONTROL/h_cntr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y36      d3/VGA_CONTROL/h_cntr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y34      d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y34      d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y34      d3/VGA_CONTROL/v_cntr_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y34      d3/VGA_CONTROL/v_cntr_reg_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    d3/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



