Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jun  4 13:37:27 2024
| Host         : CS152A-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file game_controller_timing_summary_routed.rpt -pb game_controller_timing_summary_routed.pb -rpx game_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : game_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 35 register/latch pins with no clock driven by root clock pin: cd/clk_10hz_reg/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: cd/clk_500hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 197 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.635        0.000                      0                  214        0.139        0.000                      0                  214        4.500        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.635        0.000                      0                  190        0.139        0.000                      0                  190        4.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.957        0.000                      0                   24        1.255        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 cd/counter_10hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_10hz_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.828ns (21.353%)  route 3.050ns (78.647%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.564     5.085    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/counter_10hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  cd/counter_10hz_reg[3]/Q
                         net (fo=2, routed)           1.097     6.638    cd/counter_10hz_reg[3]
    SLICE_X37Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.762 r  cd/counter_10hz[0]_i_8/O
                         net (fo=1, routed)           0.635     7.397    cd/counter_10hz[0]_i_8_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.521 r  cd/counter_10hz[0]_i_4/O
                         net (fo=1, routed)           0.640     8.160    cd/counter_10hz[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.284 r  cd/counter_10hz[0]_i_1/O
                         net (fo=27, routed)          0.679     8.963    cd/clear
    SLICE_X36Y48         FDRE                                         r  cd/counter_10hz_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.446    14.787    cd/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cd/counter_10hz_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    cd/counter_10hz_reg[24]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 cd/counter_10hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_10hz_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.828ns (21.353%)  route 3.050ns (78.647%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.564     5.085    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/counter_10hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  cd/counter_10hz_reg[3]/Q
                         net (fo=2, routed)           1.097     6.638    cd/counter_10hz_reg[3]
    SLICE_X37Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.762 r  cd/counter_10hz[0]_i_8/O
                         net (fo=1, routed)           0.635     7.397    cd/counter_10hz[0]_i_8_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.521 r  cd/counter_10hz[0]_i_4/O
                         net (fo=1, routed)           0.640     8.160    cd/counter_10hz[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.284 r  cd/counter_10hz[0]_i_1/O
                         net (fo=27, routed)          0.679     8.963    cd/clear
    SLICE_X36Y48         FDRE                                         r  cd/counter_10hz_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.446    14.787    cd/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cd/counter_10hz_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    cd/counter_10hz_reg[25]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 cd/counter_10hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_10hz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.828ns (21.265%)  route 3.066ns (78.735%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.564     5.085    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/counter_10hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  cd/counter_10hz_reg[3]/Q
                         net (fo=2, routed)           1.097     6.638    cd/counter_10hz_reg[3]
    SLICE_X37Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.762 r  cd/counter_10hz[0]_i_8/O
                         net (fo=1, routed)           0.635     7.397    cd/counter_10hz[0]_i_8_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.521 r  cd/counter_10hz[0]_i_4/O
                         net (fo=1, routed)           0.640     8.160    cd/counter_10hz[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.284 r  cd/counter_10hz[0]_i_1/O
                         net (fo=27, routed)          0.695     8.979    cd/clear
    SLICE_X36Y42         FDRE                                         r  cd/counter_10hz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.444    14.785    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/counter_10hz_reg[0]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.621    cd/counter_10hz_reg[0]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 cd/counter_10hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_10hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.828ns (21.265%)  route 3.066ns (78.735%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.564     5.085    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/counter_10hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  cd/counter_10hz_reg[3]/Q
                         net (fo=2, routed)           1.097     6.638    cd/counter_10hz_reg[3]
    SLICE_X37Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.762 r  cd/counter_10hz[0]_i_8/O
                         net (fo=1, routed)           0.635     7.397    cd/counter_10hz[0]_i_8_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.521 r  cd/counter_10hz[0]_i_4/O
                         net (fo=1, routed)           0.640     8.160    cd/counter_10hz[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.284 r  cd/counter_10hz[0]_i_1/O
                         net (fo=27, routed)          0.695     8.979    cd/clear
    SLICE_X36Y42         FDRE                                         r  cd/counter_10hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.444    14.785    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/counter_10hz_reg[1]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.621    cd/counter_10hz_reg[1]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 cd/counter_10hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_10hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.828ns (21.265%)  route 3.066ns (78.735%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.564     5.085    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/counter_10hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  cd/counter_10hz_reg[3]/Q
                         net (fo=2, routed)           1.097     6.638    cd/counter_10hz_reg[3]
    SLICE_X37Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.762 r  cd/counter_10hz[0]_i_8/O
                         net (fo=1, routed)           0.635     7.397    cd/counter_10hz[0]_i_8_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.521 r  cd/counter_10hz[0]_i_4/O
                         net (fo=1, routed)           0.640     8.160    cd/counter_10hz[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.284 r  cd/counter_10hz[0]_i_1/O
                         net (fo=27, routed)          0.695     8.979    cd/clear
    SLICE_X36Y42         FDRE                                         r  cd/counter_10hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.444    14.785    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/counter_10hz_reg[2]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.621    cd/counter_10hz_reg[2]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 cd/counter_10hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_10hz_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.828ns (21.265%)  route 3.066ns (78.735%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.564     5.085    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/counter_10hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  cd/counter_10hz_reg[3]/Q
                         net (fo=2, routed)           1.097     6.638    cd/counter_10hz_reg[3]
    SLICE_X37Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.762 r  cd/counter_10hz[0]_i_8/O
                         net (fo=1, routed)           0.635     7.397    cd/counter_10hz[0]_i_8_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.521 r  cd/counter_10hz[0]_i_4/O
                         net (fo=1, routed)           0.640     8.160    cd/counter_10hz[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.284 r  cd/counter_10hz[0]_i_1/O
                         net (fo=27, routed)          0.695     8.979    cd/clear
    SLICE_X36Y42         FDRE                                         r  cd/counter_10hz_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.444    14.785    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/counter_10hz_reg[3]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.621    cd/counter_10hz_reg[3]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 cd/counter_10hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_10hz_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.828ns (21.446%)  route 3.033ns (78.554%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.564     5.085    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/counter_10hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  cd/counter_10hz_reg[3]/Q
                         net (fo=2, routed)           1.097     6.638    cd/counter_10hz_reg[3]
    SLICE_X37Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.762 r  cd/counter_10hz[0]_i_8/O
                         net (fo=1, routed)           0.635     7.397    cd/counter_10hz[0]_i_8_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.521 r  cd/counter_10hz[0]_i_4/O
                         net (fo=1, routed)           0.640     8.160    cd/counter_10hz[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.284 r  cd/counter_10hz[0]_i_1/O
                         net (fo=27, routed)          0.662     8.946    cd/clear
    SLICE_X36Y46         FDRE                                         r  cd/counter_10hz_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.445    14.786    cd/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cd/counter_10hz_reg[16]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    cd/counter_10hz_reg[16]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 cd/counter_10hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_10hz_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.828ns (21.446%)  route 3.033ns (78.554%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.564     5.085    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/counter_10hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  cd/counter_10hz_reg[3]/Q
                         net (fo=2, routed)           1.097     6.638    cd/counter_10hz_reg[3]
    SLICE_X37Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.762 r  cd/counter_10hz[0]_i_8/O
                         net (fo=1, routed)           0.635     7.397    cd/counter_10hz[0]_i_8_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.521 r  cd/counter_10hz[0]_i_4/O
                         net (fo=1, routed)           0.640     8.160    cd/counter_10hz[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.284 r  cd/counter_10hz[0]_i_1/O
                         net (fo=27, routed)          0.662     8.946    cd/clear
    SLICE_X36Y46         FDRE                                         r  cd/counter_10hz_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.445    14.786    cd/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cd/counter_10hz_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    cd/counter_10hz_reg[17]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 cd/counter_10hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_10hz_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.828ns (21.446%)  route 3.033ns (78.554%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.564     5.085    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/counter_10hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  cd/counter_10hz_reg[3]/Q
                         net (fo=2, routed)           1.097     6.638    cd/counter_10hz_reg[3]
    SLICE_X37Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.762 r  cd/counter_10hz[0]_i_8/O
                         net (fo=1, routed)           0.635     7.397    cd/counter_10hz[0]_i_8_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.521 r  cd/counter_10hz[0]_i_4/O
                         net (fo=1, routed)           0.640     8.160    cd/counter_10hz[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.284 r  cd/counter_10hz[0]_i_1/O
                         net (fo=27, routed)          0.662     8.946    cd/clear
    SLICE_X36Y46         FDRE                                         r  cd/counter_10hz_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.445    14.786    cd/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cd/counter_10hz_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    cd/counter_10hz_reg[18]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 cd/counter_10hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_10hz_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.828ns (21.446%)  route 3.033ns (78.554%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.564     5.085    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/counter_10hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  cd/counter_10hz_reg[3]/Q
                         net (fo=2, routed)           1.097     6.638    cd/counter_10hz_reg[3]
    SLICE_X37Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.762 r  cd/counter_10hz[0]_i_8/O
                         net (fo=1, routed)           0.635     7.397    cd/counter_10hz[0]_i_8_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.521 r  cd/counter_10hz[0]_i_4/O
                         net (fo=1, routed)           0.640     8.160    cd/counter_10hz[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.284 r  cd/counter_10hz[0]_i_1/O
                         net (fo=27, routed)          0.662     8.946    cd/clear
    SLICE_X36Y46         FDRE                                         r  cd/counter_10hz_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.445    14.786    cd/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cd/counter_10hz_reg[19]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    cd/counter_10hz_reg[19]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  5.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 db1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.131%)  route 0.087ns (31.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.562     1.445    db1/clk_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  db1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  db1/counter_reg[0]/Q
                         net (fo=7, routed)           0.087     1.673    db1/counter_reg_n_0_[0]
    SLICE_X54Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.718 r  db1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.718    db1/p_0_in[5]
    SLICE_X54Y13         FDRE                                         r  db1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.832     1.959    db1/clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  db1/counter_reg[5]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X54Y13         FDRE (Hold_fdre_C_D)         0.121     1.579    db1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.584     1.467    vga/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  vga/h_count_reg_reg[0]/Q
                         net (fo=15, routed)          0.134     1.742    vga/h_count_reg[0]
    SLICE_X60Y28         LUT5 (Prop_lut5_I2_O)        0.045     1.787 r  vga/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.787    vga/h_count_reg[4]_i_1_n_0
    SLICE_X60Y28         FDCE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.852     1.979    vga/clk_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  vga/h_count_reg_reg[4]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X60Y28         FDCE (Hold_fdce_C_D)         0.120     1.600    vga/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.612%)  route 0.143ns (43.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.584     1.467    vga/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  vga/h_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.143     1.751    vga/h_count_reg[8]
    SLICE_X60Y28         LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  vga/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.796    vga/h_count_reg[9]_i_2_n_0
    SLICE_X60Y28         FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.852     1.979    vga/clk_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  vga/h_count_reg_reg[9]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X60Y28         FDCE (Hold_fdce_C_D)         0.121     1.602    vga/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.125%)  route 0.145ns (43.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.560     1.443    vga/clk_IBUF_BUFG
    SLICE_X57Y30         FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  vga/v_count_reg_reg[4]/Q
                         net (fo=11, routed)          0.145     1.730    vga/Q[2]
    SLICE_X56Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.775 r  vga/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.775    vga/v_count_reg[5]_i_1_n_0
    SLICE_X56Y29         FDCE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.826     1.953    vga/clk_IBUF_BUFG
    SLICE_X56Y29         FDCE                                         r  vga/v_count_reg_reg[5]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X56Y29         FDCE (Hold_fdce_C_D)         0.120     1.576    vga/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 db2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.494%)  route 0.164ns (46.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.553     1.436    db2/clk_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  db2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  db2/counter_reg[6]/Q
                         net (fo=5, routed)           0.164     1.741    db2/counter_reg__0[6]
    SLICE_X52Y24         LUT5 (Prop_lut5_I2_O)        0.048     1.789 r  db2/counter[9]_i_2__0/O
                         net (fo=1, routed)           0.000     1.789    db2/p_0_in__0[9]
    SLICE_X52Y24         FDRE                                         r  db2/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.821     1.948    db2/clk_IBUF_BUFG
    SLICE_X52Y24         FDRE                                         r  db2/counter_reg[9]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X52Y24         FDRE (Hold_fdre_C_D)         0.131     1.580    db2/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 db2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.895%)  route 0.168ns (47.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.553     1.436    db2/clk_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  db2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  db2/counter_reg[6]/Q
                         net (fo=5, routed)           0.168     1.745    db2/counter_reg__0[6]
    SLICE_X52Y24         LUT3 (Prop_lut3_I2_O)        0.048     1.793 r  db2/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    db2/p_0_in__0[7]
    SLICE_X52Y24         FDRE                                         r  db2/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.821     1.948    db2/clk_IBUF_BUFG
    SLICE_X52Y24         FDRE                                         r  db2/counter_reg[7]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X52Y24         FDRE (Hold_fdre_C_D)         0.133     1.582    db2/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 db2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.543%)  route 0.088ns (26.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.553     1.436    db2/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  db2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.148     1.584 r  db2/counter_reg[4]/Q
                         net (fo=4, routed)           0.088     1.673    db2/counter_reg__0[4]
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.098     1.771 r  db2/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.771    db2/p_0_in__0[5]
    SLICE_X52Y25         FDRE                                         r  db2/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.821     1.948    db2/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  db2/counter_reg[5]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X52Y25         FDRE (Hold_fdre_C_D)         0.121     1.557    db2/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 db2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.095%)  route 0.164ns (46.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.553     1.436    db2/clk_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  db2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  db2/counter_reg[6]/Q
                         net (fo=5, routed)           0.164     1.741    db2/counter_reg__0[6]
    SLICE_X52Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.786 r  db2/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.786    db2/p_0_in__0[8]
    SLICE_X52Y24         FDRE                                         r  db2/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.821     1.948    db2/clk_IBUF_BUFG
    SLICE_X52Y24         FDRE                                         r  db2/counter_reg[8]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X52Y24         FDRE (Hold_fdre_C_D)         0.120     1.569    db2/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.558     1.441    vga/clk_IBUF_BUFG
    SLICE_X52Y30         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  vga/v_count_reg_reg[0]/Q
                         net (fo=14, routed)          0.118     1.723    vga/v_count_reg[0]
    SLICE_X53Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.768 r  vga/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.768    vga/v_count_reg[3]_i_1_n_0
    SLICE_X53Y30         FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.827     1.954    vga/clk_IBUF_BUFG
    SLICE_X53Y30         FDCE                                         r  vga/v_count_reg_reg[3]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X53Y30         FDCE (Hold_fdce_C_D)         0.091     1.545    vga/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 db2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.189ns (48.434%)  route 0.201ns (51.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.553     1.436    db2/clk_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  db2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  db2/counter_reg[1]/Q
                         net (fo=6, routed)           0.201     1.778    db2/counter_reg_n_0_[1]
    SLICE_X52Y25         LUT5 (Prop_lut5_I1_O)        0.048     1.826 r  db2/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    db2/p_0_in__0[4]
    SLICE_X52Y25         FDRE                                         r  db2/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.821     1.948    db2/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  db2/counter_reg[4]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X52Y25         FDRE (Hold_fdre_C_D)         0.131     1.601    db2/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   cd/clk_10hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   cd/clk_500hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   cd/counter_10hz_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   cd/counter_10hz_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y43   cd/counter_500hz_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y45   cd/counter_500hz_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y45   cd/counter_500hz_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y45   cd/counter_500hz_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   cd/counter_10hz_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   cd/clk_10hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   cd/clk_500hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/counter_10hz_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/counter_10hz_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   cd/counter_500hz_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   cd/counter_500hz_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   cd/counter_500hz_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   cd/counter_500hz_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/counter_10hz_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/counter_10hz_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y30   vga/v_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y29   vga/v_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y30   vga/v_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y30   vga/v_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   vga/v_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y29   vga/v_count_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   vga/v_count_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   vga/v_count_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   vga/v_count_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   vga/v_count_reg_reg[9]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 db1/btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.518ns (14.549%)  route 3.042ns (85.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.563     5.084    db1/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  db1/btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  db1/btn_d_reg/Q
                         net (fo=101, routed)         3.042     8.645    vga/reset
    SLICE_X53Y30         FDCE                                         f  vga/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.441    14.782    vga/clk_IBUF_BUFG
    SLICE_X53Y30         FDCE                                         r  vga/v_count_reg_reg[3]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X53Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    vga/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 db1/btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.518ns (14.549%)  route 3.042ns (85.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.563     5.084    db1/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  db1/btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  db1/btn_d_reg/Q
                         net (fo=101, routed)         3.042     8.645    vga/reset
    SLICE_X52Y30         FDCE                                         f  vga/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.441    14.782    vga/clk_IBUF_BUFG
    SLICE_X52Y30         FDCE                                         r  vga/v_count_reg_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y30         FDCE (Recov_fdce_C_CLR)     -0.361    14.646    vga/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 db1/btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.518ns (14.549%)  route 3.042ns (85.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.563     5.084    db1/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  db1/btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  db1/btn_d_reg/Q
                         net (fo=101, routed)         3.042     8.645    vga/reset
    SLICE_X52Y30         FDCE                                         f  vga/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.441    14.782    vga/clk_IBUF_BUFG
    SLICE_X52Y30         FDCE                                         r  vga/v_count_reg_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y30         FDCE (Recov_fdce_C_CLR)     -0.319    14.688    vga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.238ns  (required time - arrival time)
  Source:                 db1/btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.518ns (15.486%)  route 2.827ns (84.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.563     5.084    db1/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  db1/btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  db1/btn_d_reg/Q
                         net (fo=101, routed)         2.827     8.429    vga/reset
    SLICE_X58Y28         FDCE                                         f  vga/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.506    14.847    vga/clk_IBUF_BUFG
    SLICE_X58Y28         FDCE                                         r  vga/h_count_reg_reg[5]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.667    vga/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  6.238    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 db1/btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.518ns (15.506%)  route 2.823ns (84.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.563     5.084    db1/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  db1/btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  db1/btn_d_reg/Q
                         net (fo=101, routed)         2.823     8.425    vga/reset
    SLICE_X59Y28         FDCE                                         f  vga/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.506    14.847    vga/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  vga/h_count_reg_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X59Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.667    vga/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 db1/btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.518ns (15.506%)  route 2.823ns (84.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.563     5.084    db1/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  db1/btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  db1/btn_d_reg/Q
                         net (fo=101, routed)         2.823     8.425    vga/reset
    SLICE_X59Y28         FDCE                                         f  vga/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.506    14.847    vga/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  vga/h_count_reg_reg[3]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X59Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.667    vga/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 db1/btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.518ns (15.506%)  route 2.823ns (84.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.563     5.084    db1/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  db1/btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  db1/btn_d_reg/Q
                         net (fo=101, routed)         2.823     8.425    vga/reset
    SLICE_X59Y28         FDCE                                         f  vga/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.506    14.847    vga/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  vga/h_count_reg_reg[6]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X59Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.667    vga/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 db1/btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.518ns (15.506%)  route 2.823ns (84.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.563     5.084    db1/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  db1/btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  db1/btn_d_reg/Q
                         net (fo=101, routed)         2.823     8.425    vga/reset
    SLICE_X59Y28         FDCE                                         f  vga/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.506    14.847    vga/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  vga/h_count_reg_reg[7]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X59Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.667    vga/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 db1/btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.518ns (15.506%)  route 2.823ns (84.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.563     5.084    db1/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  db1/btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  db1/btn_d_reg/Q
                         net (fo=101, routed)         2.823     8.425    vga/reset
    SLICE_X59Y28         FDCE                                         f  vga/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.506    14.847    vga/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  vga/h_count_reg_reg[8]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X59Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.667    vga/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 db1/btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vsync_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.518ns (15.781%)  route 2.764ns (84.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.563     5.084    db1/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  db1/btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  db1/btn_d_reg/Q
                         net (fo=101, routed)         2.764     8.367    vga/reset
    SLICE_X56Y31         FDCE                                         f  vga/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.443    14.784    vga/clk_IBUF_BUFG
    SLICE_X56Y31         FDCE                                         r  vga/vsync_reg_reg/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X56Y31         FDCE (Recov_fdce_C_CLR)     -0.319    14.690    vga/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  6.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.255ns  (arrival time - required time)
  Source:                 db1/btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.164ns (13.448%)  route 1.056ns (86.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.444    db1/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  db1/btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  db1/btn_d_reg/Q
                         net (fo=101, routed)         1.056     2.664    vga/reset
    SLICE_X56Y30         FDCE                                         f  vga/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.827     1.954    vga/clk_IBUF_BUFG
    SLICE_X56Y30         FDCE                                         r  vga/v_count_reg_reg[6]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X56Y30         FDCE (Remov_fdce_C_CLR)     -0.067     1.409    vga/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.255ns  (arrival time - required time)
  Source:                 db1/btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.164ns (13.448%)  route 1.056ns (86.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.444    db1/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  db1/btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  db1/btn_d_reg/Q
                         net (fo=101, routed)         1.056     2.664    vga/reset
    SLICE_X56Y30         FDCE                                         f  vga/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.827     1.954    vga/clk_IBUF_BUFG
    SLICE_X56Y30         FDCE                                         r  vga/v_count_reg_reg[7]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X56Y30         FDCE (Remov_fdce_C_CLR)     -0.067     1.409    vga/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.255ns  (arrival time - required time)
  Source:                 db1/btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.164ns (13.448%)  route 1.056ns (86.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.444    db1/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  db1/btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  db1/btn_d_reg/Q
                         net (fo=101, routed)         1.056     2.664    vga/reset
    SLICE_X56Y30         FDCE                                         f  vga/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.827     1.954    vga/clk_IBUF_BUFG
    SLICE_X56Y30         FDCE                                         r  vga/v_count_reg_reg[8]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X56Y30         FDCE (Remov_fdce_C_CLR)     -0.067     1.409    vga/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.255ns  (arrival time - required time)
  Source:                 db1/btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.164ns (13.448%)  route 1.056ns (86.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.444    db1/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  db1/btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  db1/btn_d_reg/Q
                         net (fo=101, routed)         1.056     2.664    vga/reset
    SLICE_X56Y30         FDCE                                         f  vga/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.827     1.954    vga/clk_IBUF_BUFG
    SLICE_X56Y30         FDCE                                         r  vga/v_count_reg_reg[9]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X56Y30         FDCE (Remov_fdce_C_CLR)     -0.067     1.409    vga/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 db1/btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.164ns (13.060%)  route 1.092ns (86.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.444    db1/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  db1/btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  db1/btn_d_reg/Q
                         net (fo=101, routed)         1.092     2.700    vga/reset
    SLICE_X60Y28         FDCE                                         f  vga/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.852     1.979    vga/clk_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  vga/h_count_reg_reg[4]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X60Y28         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    vga/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 db1/btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.164ns (13.060%)  route 1.092ns (86.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.444    db1/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  db1/btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  db1/btn_d_reg/Q
                         net (fo=101, routed)         1.092     2.700    vga/reset
    SLICE_X60Y28         FDCE                                         f  vga/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.852     1.979    vga/clk_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  vga/h_count_reg_reg[9]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X60Y28         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    vga/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 db1/btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.164ns (13.448%)  route 1.056ns (86.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.444    db1/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  db1/btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  db1/btn_d_reg/Q
                         net (fo=101, routed)         1.056     2.664    vga/reset
    SLICE_X57Y30         FDCE                                         f  vga/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.827     1.954    vga/clk_IBUF_BUFG
    SLICE_X57Y30         FDCE                                         r  vga/v_count_reg_reg[4]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X57Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.384    vga/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 db1/btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.164ns (13.060%)  route 1.092ns (86.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.444    db1/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  db1/btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  db1/btn_d_reg/Q
                         net (fo=101, routed)         1.092     2.700    vga/reset
    SLICE_X61Y28         FDCE                                         f  vga/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.852     1.979    vga/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  vga/h_count_reg_reg[0]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X61Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    vga/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 db1/btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.164ns (13.060%)  route 1.092ns (86.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.444    db1/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  db1/btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  db1/btn_d_reg/Q
                         net (fo=101, routed)         1.092     2.700    vga/reset
    SLICE_X61Y28         FDCE                                         f  vga/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.852     1.979    vga/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  vga/h_count_reg_reg[1]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X61Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    vga/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 db1/btn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.164ns (12.819%)  route 1.115ns (87.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.444    db1/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  db1/btn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  db1/btn_d_reg/Q
                         net (fo=101, routed)         1.115     2.723    vga/reset
    SLICE_X56Y29         FDCE                                         f  vga/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.826     1.953    vga/clk_IBUF_BUFG
    SLICE_X56Y29         FDCE                                         r  vga/v_count_reg_reg[1]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X56Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    vga/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  1.315    





