/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_17z;
  wire [27:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [16:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_7z[2] ? celloutsig_1_0z[10] : in_data[127];
  assign celloutsig_1_6z = ~(celloutsig_1_0z[12] & celloutsig_1_3z[1]);
  assign celloutsig_0_12z = ~(celloutsig_0_11z & celloutsig_0_9z[1]);
  reg [3:0] _05_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _05_ <= 4'h0;
    else _05_ <= { celloutsig_0_1z[11:9], celloutsig_0_12z };
  assign out_data[35:32] = _05_;
  reg [7:0] _06_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _06_ <= 8'h00;
    else _06_ <= { celloutsig_0_23z[5:1], celloutsig_0_21z };
  assign out_data[7:0] = _06_;
  reg [3:0] _07_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _07_ <= 4'h0;
    else _07_ <= celloutsig_0_6z[4:1];
  assign { _00_, _01_[2:0] } = _07_;
  assign celloutsig_1_18z = celloutsig_1_7z[4:0] === celloutsig_1_4z[8:4];
  assign celloutsig_0_17z = { in_data[39:36], celloutsig_0_9z } === { celloutsig_0_3z[1], celloutsig_0_5z };
  assign celloutsig_0_4z = { celloutsig_0_0z[8:4], celloutsig_0_2z } && { in_data[23:19], celloutsig_0_2z };
  assign celloutsig_0_7z = celloutsig_0_0z[13] & ~(celloutsig_0_3z[5]);
  assign celloutsig_0_3z = in_data[52:43] % { 1'h1, celloutsig_0_1z[22:14] };
  assign celloutsig_1_13z = { celloutsig_1_11z[8:7], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_5z } % { 1'h1, celloutsig_1_11z[11:4], celloutsig_1_2z };
  assign celloutsig_1_15z = in_data[178:175] % { 1'h1, in_data[150:148] };
  assign celloutsig_1_19z = { celloutsig_1_11z[4:3], celloutsig_1_15z } % { 1'h1, celloutsig_1_13z[5:3], celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_13z = celloutsig_0_6z[4:2] % { 1'h1, _01_[1:0] };
  assign celloutsig_0_23z = { celloutsig_0_3z[4:3], _00_, _01_[2:0] } * { celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_2z = in_data[123:119] != { in_data[140:137], celloutsig_1_1z };
  assign celloutsig_0_11z = in_data[26:21] != celloutsig_0_0z[5:0];
  assign celloutsig_0_22z = { celloutsig_0_0z[1], celloutsig_0_13z } != { celloutsig_0_9z[6:4], celloutsig_0_7z };
  assign celloutsig_1_1z = ^ { in_data[110:102], celloutsig_1_0z };
  assign celloutsig_1_8z = ^ { celloutsig_1_4z[6:5], celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[81:65] >> in_data[18:2];
  assign celloutsig_1_0z = in_data[186:174] >> in_data[113:101];
  assign celloutsig_1_3z = { celloutsig_1_0z[2:0], celloutsig_1_2z } >> in_data[186:183];
  assign celloutsig_1_4z = { in_data[141:140], celloutsig_1_3z, celloutsig_1_0z } >> { in_data[139:135], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_4z[5:4], celloutsig_1_5z } >> { celloutsig_1_0z[7:2], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_10z = { celloutsig_1_3z[1], celloutsig_1_9z, celloutsig_1_3z } >> { celloutsig_1_4z[7:3], celloutsig_1_6z };
  assign celloutsig_0_9z = celloutsig_0_1z[12:4] >> { celloutsig_0_2z[3:0], celloutsig_0_6z };
  assign celloutsig_0_1z = { celloutsig_0_0z[14:4], celloutsig_0_0z } >> { celloutsig_0_0z[15:5], celloutsig_0_0z };
  assign celloutsig_0_21z = celloutsig_0_3z[5:3] >> in_data[38:36];
  assign celloutsig_0_2z = in_data[54:50] >> celloutsig_0_0z[13:9];
  assign celloutsig_1_5z = { celloutsig_1_3z[0], celloutsig_1_1z, celloutsig_1_3z } <<< in_data[186:181];
  assign celloutsig_0_5z = in_data[88:77] <<< { in_data[33:30], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_11z = { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z } <<< { celloutsig_1_4z[5:4], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_6z = celloutsig_0_2z <<< celloutsig_0_0z[16:12];
  assign _01_[3] = _00_;
  assign { out_data[128], out_data[101:96] } = { celloutsig_1_18z, celloutsig_1_19z };
endmodule
