#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55584c35c2e0 .scope module, "testbench" "testbench" 2 15;
 .timescale 0 0;
v0x55584c38c0f0_0 .net "bench_S_AXI_ACLK", 0 0, L_0x55584c38d710;  1 drivers
v0x55584c38c1b0_0 .net "bench_S_AXI_ARADDR", 4 0, L_0x55584c38e1b0;  1 drivers
v0x55584c38c280_0 .net "bench_S_AXI_ARESETN", 0 0, L_0x55584c38d850;  1 drivers
v0x55584c38c380_0 .net "bench_S_AXI_ARPROT", 2 0, L_0x55584c38e250;  1 drivers
v0x55584c38c450_0 .net "bench_S_AXI_ARREADY", 0 0, L_0x55584c357d90;  1 drivers
v0x55584c38c4f0_0 .net "bench_S_AXI_ARVALID", 0 0, L_0x55584c38e3b0;  1 drivers
v0x55584c38c5c0_0 .net "bench_S_AXI_AWADDR", 4 0, L_0x55584c38d940;  1 drivers
v0x55584c38c690_0 .net "bench_S_AXI_AWPROT", 2 0, L_0x55584c38da60;  1 drivers
v0x55584c38c760_0 .net "bench_S_AXI_AWREADY", 0 0, L_0x55584c353a80;  1 drivers
v0x55584c38c830_0 .net "bench_S_AXI_AWVALID", 0 0, L_0x55584c38db00;  1 drivers
v0x55584c38c900_0 .net "bench_S_AXI_BREADY", 0 0, L_0x55584c38e060;  1 drivers
v0x55584c38c9d0_0 .net "bench_S_AXI_BRESP", 1 0, L_0x55584c355370;  1 drivers
v0x55584c38caa0_0 .net "bench_S_AXI_BVALID", 0 0, L_0x55584c357080;  1 drivers
v0x55584c38cb70_0 .net "bench_S_AXI_RDATA", 31 0, L_0x55584c35a580;  1 drivers
L_0x7f9f012f8018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x55584c38cc40_0 .net "bench_S_AXI_RREADY", 0 0, L_0x7f9f012f8018;  1 drivers
v0x55584c38cd10_0 .net "bench_S_AXI_RRESP", 1 0, L_0x55584c35a5f0;  1 drivers
v0x55584c38cde0_0 .net "bench_S_AXI_RVALID", 0 0, L_0x55584c38e720;  1 drivers
v0x55584c38ceb0_0 .net "bench_S_AXI_WDATA", 31 0, L_0x55584c38dc30;  1 drivers
v0x55584c38cf80_0 .net "bench_S_AXI_WREADY", 0 0, L_0x55584c354610;  1 drivers
v0x55584c38d050_0 .net "bench_S_AXI_WSTRB", 3 0, L_0x55584c38dd20;  1 drivers
v0x55584c38d120_0 .net "bench_S_AXI_WVALID", 0 0, L_0x55584c38df70;  1 drivers
v0x55584c38d1f0_0 .net "bench_begin_decoding", 0 0, L_0x55584c38f350;  1 drivers
v0x55584c38d2c0_0 .net "bench_done_decoding", 0 0, L_0x55584c38d670;  1 drivers
v0x55584c38d390_0 .net "bench_msg_addr", 31 0, L_0x55584c38eea0;  1 drivers
v0x55584c38d460_0 .var "bench_reset", 0 0;
v0x55584c38d500_0 .net "bench_stego_img_addr", 31 0, L_0x55584c38eb90;  1 drivers
v0x55584c38d5d0_0 .var "indata_array", 0 58;
L_0x55584c38d670 .part v0x55584c38d5d0_0, 58, 1;
L_0x55584c38d710 .part v0x55584c38d5d0_0, 57, 1;
L_0x55584c38d850 .part v0x55584c38d5d0_0, 56, 1;
L_0x55584c38d940 .part v0x55584c38d5d0_0, 51, 5;
L_0x55584c38da60 .part v0x55584c38d5d0_0, 48, 3;
L_0x55584c38db00 .part v0x55584c38d5d0_0, 47, 1;
L_0x55584c38dc30 .part v0x55584c38d5d0_0, 15, 32;
L_0x55584c38dd20 .part v0x55584c38d5d0_0, 11, 4;
L_0x55584c38df70 .part v0x55584c38d5d0_0, 10, 1;
L_0x55584c38e060 .part v0x55584c38d5d0_0, 9, 1;
L_0x55584c38e1b0 .part v0x55584c38d5d0_0, 4, 5;
L_0x55584c38e250 .part v0x55584c38d5d0_0, 1, 3;
L_0x55584c38e3b0 .part v0x55584c38d5d0_0, 0, 1;
S_0x55584c35c470 .scope module, "inst" "decoder_axi_s_v1_0_S00_AXI" 2 73, 3 1 0, S_0x55584c35c2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "stego_img_addr";
    .port_info 1 /OUTPUT 32 "msg_addr";
    .port_info 2 /OUTPUT 1 "begin_decoding";
    .port_info 3 /INPUT 1 "done_decoding";
    .port_info 4 /INPUT 1 "S_AXI_ACLK";
    .port_info 5 /INPUT 1 "S_AXI_ARESETN";
    .port_info 6 /INPUT 5 "S_AXI_AWADDR";
    .port_info 7 /INPUT 3 "S_AXI_AWPROT";
    .port_info 8 /INPUT 1 "S_AXI_AWVALID";
    .port_info 9 /OUTPUT 1 "S_AXI_AWREADY";
    .port_info 10 /INPUT 32 "S_AXI_WDATA";
    .port_info 11 /INPUT 4 "S_AXI_WSTRB";
    .port_info 12 /INPUT 1 "S_AXI_WVALID";
    .port_info 13 /OUTPUT 1 "S_AXI_WREADY";
    .port_info 14 /OUTPUT 2 "S_AXI_BRESP";
    .port_info 15 /OUTPUT 1 "S_AXI_BVALID";
    .port_info 16 /INPUT 1 "S_AXI_BREADY";
    .port_info 17 /INPUT 5 "S_AXI_ARADDR";
    .port_info 18 /INPUT 3 "S_AXI_ARPROT";
    .port_info 19 /INPUT 1 "S_AXI_ARVALID";
    .port_info 20 /OUTPUT 1 "S_AXI_ARREADY";
    .port_info 21 /OUTPUT 32 "S_AXI_RDATA";
    .port_info 22 /OUTPUT 2 "S_AXI_RRESP";
    .port_info 23 /OUTPUT 1 "S_AXI_RVALID";
    .port_info 24 /INPUT 1 "S_AXI_RREADY";
P_0x55584c3592c0 .param/l "ADDR_LSB" 1 3 102, +C4<00000000000000000000000000000010>;
P_0x55584c359300 .param/l "C_S_AXI_ADDR_WIDTH" 0 3 11, +C4<00000000000000000000000000000101>;
P_0x55584c359340 .param/l "C_S_AXI_DATA_WIDTH" 0 3 9, +C4<00000000000000000000000000100000>;
P_0x55584c359380 .param/l "OPT_MEM_ADDR_BITS" 1 3 103, +C4<00000000000000000000000000000010>;
L_0x55584c353a80 .functor BUFZ 1, v0x55584c38aa30_0, C4<0>, C4<0>, C4<0>;
L_0x55584c354610 .functor BUFZ 1, v0x55584c38af10_0, C4<0>, C4<0>, C4<0>;
L_0x55584c355370 .functor BUFZ 2, v0x55584c38aaf0_0, C4<00>, C4<00>, C4<00>;
L_0x55584c357080 .functor BUFZ 1, v0x55584c38abd0_0, C4<0>, C4<0>, C4<0>;
L_0x55584c357d90 .functor BUFZ 1, v0x55584c38a890_0, C4<0>, C4<0>, C4<0>;
L_0x55584c35a580 .functor BUFZ 32, v0x55584c38ac90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55584c35a5f0 .functor BUFZ 2, v0x55584c38ad70_0, C4<00>, C4<00>, C4<00>;
L_0x55584c38e720 .functor BUFZ 1, v0x55584c38ae50_0, C4<0>, C4<0>, C4<0>;
L_0x55584c38e830 .functor AND 1, v0x55584c38af10_0, L_0x55584c38df70, C4<1>, C4<1>;
L_0x55584c38e8f0 .functor AND 1, L_0x55584c38e830, v0x55584c38aa30_0, C4<1>, C4<1>;
L_0x55584c38ea60 .functor AND 1, L_0x55584c38e8f0, L_0x55584c38db00, C4<1>, C4<1>;
L_0x55584c38ead0 .functor AND 1, v0x55584c38a890_0, L_0x55584c38e3b0, C4<1>, C4<1>;
L_0x55584c38ec00 .functor NOT 1, v0x55584c38ae50_0, C4<0>, C4<0>, C4<0>;
L_0x55584c38ecc0 .functor AND 1, L_0x55584c38ead0, L_0x55584c38ec00, C4<1>, C4<1>;
L_0x55584c38eb90 .functor BUFZ 32, v0x55584c38b7f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55584c38eea0 .functor BUFZ 32, v0x55584c38b8d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55584c38eff0 .functor NOT 1, v0x55584c38b150_0, C4<0>, C4<0>, C4<0>;
L_0x55584c38f060 .functor AND 1, L_0x55584c38eff0, v0x55584c38b090_0, C4<1>, C4<1>;
v0x55584c353be0_0 .net "S_AXI_ACLK", 0 0, L_0x55584c38d710;  alias, 1 drivers
v0x55584c354770_0 .net "S_AXI_ARADDR", 4 0, L_0x55584c38e1b0;  alias, 1 drivers
v0x55584c3554d0_0 .net "S_AXI_ARESETN", 0 0, L_0x55584c38d850;  alias, 1 drivers
v0x55584c357220_0 .net "S_AXI_ARPROT", 2 0, L_0x55584c38e250;  alias, 1 drivers
v0x55584c357eb0_0 .net "S_AXI_ARREADY", 0 0, L_0x55584c357d90;  alias, 1 drivers
v0x55584c35a760_0 .net "S_AXI_ARVALID", 0 0, L_0x55584c38e3b0;  alias, 1 drivers
v0x55584c35a800_0 .net "S_AXI_AWADDR", 4 0, L_0x55584c38d940;  alias, 1 drivers
v0x55584c3894f0_0 .net "S_AXI_AWPROT", 2 0, L_0x55584c38da60;  alias, 1 drivers
v0x55584c3895d0_0 .net "S_AXI_AWREADY", 0 0, L_0x55584c353a80;  alias, 1 drivers
v0x55584c389690_0 .net "S_AXI_AWVALID", 0 0, L_0x55584c38db00;  alias, 1 drivers
v0x55584c389750_0 .net "S_AXI_BREADY", 0 0, L_0x55584c38e060;  alias, 1 drivers
v0x55584c389810_0 .net "S_AXI_BRESP", 1 0, L_0x55584c355370;  alias, 1 drivers
v0x55584c3898f0_0 .net "S_AXI_BVALID", 0 0, L_0x55584c357080;  alias, 1 drivers
v0x55584c3899b0_0 .net "S_AXI_RDATA", 31 0, L_0x55584c35a580;  alias, 1 drivers
v0x55584c389a90_0 .net "S_AXI_RREADY", 0 0, L_0x7f9f012f8018;  alias, 1 drivers
v0x55584c389b50_0 .net "S_AXI_RRESP", 1 0, L_0x55584c35a5f0;  alias, 1 drivers
v0x55584c389c30_0 .net "S_AXI_RVALID", 0 0, L_0x55584c38e720;  alias, 1 drivers
v0x55584c389cf0_0 .net "S_AXI_WDATA", 31 0, L_0x55584c38dc30;  alias, 1 drivers
v0x55584c389dd0_0 .net "S_AXI_WREADY", 0 0, L_0x55584c354610;  alias, 1 drivers
v0x55584c389e90_0 .net "S_AXI_WSTRB", 3 0, L_0x55584c38dd20;  alias, 1 drivers
v0x55584c389f70_0 .net "S_AXI_WVALID", 0 0, L_0x55584c38df70;  alias, 1 drivers
v0x55584c38a030_0 .net *"_ivl_17", 0 0, L_0x55584c38e830;  1 drivers
v0x55584c38a0f0_0 .net *"_ivl_19", 0 0, L_0x55584c38e8f0;  1 drivers
v0x55584c38a1b0_0 .net *"_ivl_22", 0 0, L_0x55584c38ead0;  1 drivers
v0x55584c38a290_0 .net *"_ivl_24", 0 0, L_0x55584c38ec00;  1 drivers
v0x55584c38a370_0 .net *"_ivl_32", 0 0, L_0x55584c38eff0;  1 drivers
v0x55584c38a450_0 .net *"_ivl_35", 0 0, L_0x55584c38f060;  1 drivers
L_0x7f9f012f8060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55584c38a510_0 .net/2s *"_ivl_36", 1 0, L_0x7f9f012f8060;  1 drivers
L_0x7f9f012f80a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55584c38a5f0_0 .net/2s *"_ivl_38", 1 0, L_0x7f9f012f80a8;  1 drivers
v0x55584c38a6d0_0 .net *"_ivl_40", 1 0, L_0x55584c38f1c0;  1 drivers
v0x55584c38a7b0_0 .var "axi_araddr", 4 0;
v0x55584c38a890_0 .var "axi_arready", 0 0;
v0x55584c38a950_0 .var "axi_awaddr", 4 0;
v0x55584c38aa30_0 .var "axi_awready", 0 0;
v0x55584c38aaf0_0 .var "axi_bresp", 1 0;
v0x55584c38abd0_0 .var "axi_bvalid", 0 0;
v0x55584c38ac90_0 .var "axi_rdata", 31 0;
v0x55584c38ad70_0 .var "axi_rresp", 1 0;
v0x55584c38ae50_0 .var "axi_rvalid", 0 0;
v0x55584c38af10_0 .var "axi_wready", 0 0;
v0x55584c38afd0_0 .net "begin_decoding", 0 0, L_0x55584c38f350;  alias, 1 drivers
v0x55584c38b090_0 .var "begin_decoding_p", 0 0;
v0x55584c38b150_0 .var "begin_decoding_pp", 0 0;
v0x55584c38b210_0 .var/i "byte_index", 31 0;
v0x55584c38b2f0_0 .var "clear_done_decoding_cnt", 0 0;
v0x55584c38b3b0_0 .net "done_decoding", 0 0, L_0x55584c38d670;  alias, 1 drivers
v0x55584c38b470_0 .var "done_decoding_cnt", 31 0;
v0x55584c38b550_0 .net "msg_addr", 31 0, L_0x55584c38eea0;  alias, 1 drivers
v0x55584c38b630_0 .var "reg_data_out", 31 0;
v0x55584c38b710_0 .var "slv_reg0", 31 0;
v0x55584c38b7f0_0 .var "slv_reg1", 31 0;
v0x55584c38b8d0_0 .var "slv_reg2", 31 0;
v0x55584c38b9b0_0 .var "slv_reg3", 31 0;
v0x55584c38ba90_0 .var "slv_reg4", 31 0;
v0x55584c38bb70_0 .net "slv_reg_rden", 0 0, L_0x55584c38ecc0;  1 drivers
v0x55584c38bc30_0 .net "slv_reg_wren", 0 0, L_0x55584c38ea60;  1 drivers
v0x55584c38bcf0_0 .net "stego_img_addr", 31 0, L_0x55584c38eb90;  alias, 1 drivers
E_0x55584c320dc0 .event posedge, v0x55584c353be0_0;
E_0x55584c317c30/0 .event edge, v0x55584c38a7b0_0, v0x55584c38b710_0, v0x55584c38b7f0_0, v0x55584c38b8d0_0;
E_0x55584c317c30/1 .event edge, v0x55584c38b9b0_0, v0x55584c38ba90_0;
E_0x55584c317c30 .event/or E_0x55584c317c30/0, E_0x55584c317c30/1;
L_0x55584c38f1c0 .functor MUXZ 2, L_0x7f9f012f80a8, L_0x7f9f012f8060, L_0x55584c38f060, C4<>;
L_0x55584c38f350 .part L_0x55584c38f1c0, 0, 1;
    .scope S_0x55584c35c470;
T_0 ;
    %wait E_0x55584c320dc0;
    %load/vec4 v0x55584c3554d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584c38aa30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55584c38aa30_0;
    %inv;
    %load/vec4 v0x55584c389690_0;
    %and;
    %load/vec4 v0x55584c389f70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584c38aa30_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584c38aa30_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55584c35c470;
T_1 ;
    %wait E_0x55584c320dc0;
    %load/vec4 v0x55584c3554d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55584c38a950_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55584c38aa30_0;
    %inv;
    %load/vec4 v0x55584c389690_0;
    %and;
    %load/vec4 v0x55584c389f70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55584c35a800_0;
    %assign/vec4 v0x55584c38a950_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55584c35c470;
T_2 ;
    %wait E_0x55584c320dc0;
    %load/vec4 v0x55584c3554d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584c38af10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55584c38af10_0;
    %inv;
    %load/vec4 v0x55584c389f70_0;
    %and;
    %load/vec4 v0x55584c389690_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584c38af10_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584c38af10_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55584c35c470;
T_3 ;
    %wait E_0x55584c320dc0;
    %load/vec4 v0x55584c3554d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55584c38b710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55584c38b7f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55584c38b8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55584c38b9b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55584c38ba90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55584c38b470_0;
    %assign/vec4 v0x55584c38ba90_0, 0;
    %load/vec4 v0x55584c38bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55584c38a950_0;
    %parti/s 3, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %load/vec4 v0x55584c38b710_0;
    %assign/vec4 v0x55584c38b710_0, 0;
    %load/vec4 v0x55584c38b7f0_0;
    %assign/vec4 v0x55584c38b7f0_0, 0;
    %load/vec4 v0x55584c38b8d0_0;
    %assign/vec4 v0x55584c38b8d0_0, 0;
    %load/vec4 v0x55584c38b9b0_0;
    %assign/vec4 v0x55584c38b9b0_0, 0;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55584c38b210_0, 0, 32;
T_3.11 ;
    %load/vec4 v0x55584c38b210_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.12, 5;
    %load/vec4 v0x55584c389e90_0;
    %load/vec4 v0x55584c38b210_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.13, 4;
    %load/vec4 v0x55584c389cf0_0;
    %load/vec4 v0x55584c38b210_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55584c38b210_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55584c38b710_0, 4, 5;
T_3.13 ;
    %load/vec4 v0x55584c38b210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55584c38b210_0, 0, 32;
    %jmp T_3.11;
T_3.12 ;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55584c38b210_0, 0, 32;
T_3.15 ;
    %load/vec4 v0x55584c38b210_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.16, 5;
    %load/vec4 v0x55584c389e90_0;
    %load/vec4 v0x55584c38b210_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.17, 4;
    %load/vec4 v0x55584c389cf0_0;
    %load/vec4 v0x55584c38b210_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55584c38b210_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55584c38b7f0_0, 4, 5;
T_3.17 ;
    %load/vec4 v0x55584c38b210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55584c38b210_0, 0, 32;
    %jmp T_3.15;
T_3.16 ;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55584c38b210_0, 0, 32;
T_3.19 ;
    %load/vec4 v0x55584c38b210_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.20, 5;
    %load/vec4 v0x55584c389e90_0;
    %load/vec4 v0x55584c38b210_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.21, 4;
    %load/vec4 v0x55584c389cf0_0;
    %load/vec4 v0x55584c38b210_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55584c38b210_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55584c38b8d0_0, 4, 5;
T_3.21 ;
    %load/vec4 v0x55584c38b210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55584c38b210_0, 0, 32;
    %jmp T_3.19;
T_3.20 ;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55584c38b210_0, 0, 32;
T_3.23 ;
    %load/vec4 v0x55584c38b210_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.24, 5;
    %load/vec4 v0x55584c389e90_0;
    %load/vec4 v0x55584c38b210_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.25, 4;
    %load/vec4 v0x55584c389cf0_0;
    %load/vec4 v0x55584c38b210_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55584c38b210_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55584c38b9b0_0, 4, 5;
T_3.25 ;
    %load/vec4 v0x55584c38b210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55584c38b210_0, 0, 32;
    %jmp T_3.23;
T_3.24 ;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55584c38b210_0, 0, 32;
T_3.27 ;
    %load/vec4 v0x55584c38b210_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.28, 5;
    %load/vec4 v0x55584c389e90_0;
    %load/vec4 v0x55584c38b210_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.29, 4;
T_3.29 ;
    %load/vec4 v0x55584c38b210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55584c38b210_0, 0, 32;
    %jmp T_3.27;
T_3.28 ;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55584c35c470;
T_4 ;
    %wait E_0x55584c320dc0;
    %load/vec4 v0x55584c3554d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584c38abd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55584c38aaf0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55584c38aa30_0;
    %load/vec4 v0x55584c389690_0;
    %and;
    %load/vec4 v0x55584c38abd0_0;
    %inv;
    %and;
    %load/vec4 v0x55584c38af10_0;
    %and;
    %load/vec4 v0x55584c389f70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584c38abd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55584c38aaf0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55584c389750_0;
    %load/vec4 v0x55584c38abd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584c38abd0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55584c35c470;
T_5 ;
    %wait E_0x55584c320dc0;
    %load/vec4 v0x55584c3554d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584c38a890_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55584c38a7b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55584c38a890_0;
    %inv;
    %load/vec4 v0x55584c35a760_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584c38a890_0, 0;
    %load/vec4 v0x55584c354770_0;
    %assign/vec4 v0x55584c38a7b0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584c38a890_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55584c35c470;
T_6 ;
    %wait E_0x55584c320dc0;
    %load/vec4 v0x55584c3554d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584c38ae50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55584c38ad70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55584c38a890_0;
    %load/vec4 v0x55584c35a760_0;
    %and;
    %load/vec4 v0x55584c38ae50_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584c38ae50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55584c38ad70_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55584c38ae50_0;
    %load/vec4 v0x55584c389a90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584c38ae50_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55584c35c470;
T_7 ;
    %wait E_0x55584c317c30;
    %load/vec4 v0x55584c38a7b0_0;
    %parti/s 3, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55584c38b630_0, 0;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x55584c38b710_0;
    %assign/vec4 v0x55584c38b630_0, 0;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x55584c38b7f0_0;
    %assign/vec4 v0x55584c38b630_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x55584c38b8d0_0;
    %assign/vec4 v0x55584c38b630_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x55584c38b9b0_0;
    %assign/vec4 v0x55584c38b630_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x55584c38ba90_0;
    %assign/vec4 v0x55584c38b630_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55584c35c470;
T_8 ;
    %wait E_0x55584c320dc0;
    %load/vec4 v0x55584c3554d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55584c38ac90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584c38b2f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584c38b2f0_0, 0;
    %load/vec4 v0x55584c38bb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55584c38b630_0;
    %assign/vec4 v0x55584c38ac90_0, 0;
T_8.2 ;
    %load/vec4 v0x55584c38a7b0_0;
    %parti/s 3, 2, 3;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584c38b2f0_0, 0;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55584c35c470;
T_9 ;
    %wait E_0x55584c320dc0;
    %load/vec4 v0x55584c3554d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584c38b090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584c38b150_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55584c38bc30_0;
    %load/vec4 v0x55584c38a950_0;
    %parti/s 3, 2, 3;
    %pad/u 4;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584c38b090_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584c38b090_0, 0;
T_9.3 ;
    %load/vec4 v0x55584c38b090_0;
    %assign/vec4 v0x55584c38b150_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55584c35c470;
T_10 ;
    %wait E_0x55584c320dc0;
    %load/vec4 v0x55584c3554d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55584c38b470_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55584c38b2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55584c38b3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55584c38b470_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55584c38b470_0, 0;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55584c38b3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x55584c38b470_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55584c38b470_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x55584c38b470_0;
    %assign/vec4 v0x55584c38b470_0, 0;
T_10.7 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55584c35c2e0;
T_11 ;
    %vpi_call 2 63 "$dumpfile", "62.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x55584c35c2e0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55584c38d460_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x55584c35c2e0;
T_12 ;
    %delay 5, 0;
    %vpi_func 2 70 "$random" 32 {0 0 0};
    %pad/s 59;
    %store/vec4 v0x55584c38d5d0_0, 0, 59;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55584c35c2e0;
T_13 ;
    %vpi_call 2 103 "$monitor", $time, " bench_reset = %b, done_decoding = %b , S_AXI_ACLK = %b , S_AXI_ARESETN = %b , S_AXI_AWADDR = %b , S_AXI_AWPROT = %b , S_AXI_AWVALID = %b , S_AXI_WDATA = %b , S_AXI_WSTRB = %b , S_AXI_WVALID = %b , S_AXI_BREADY = %b , S_AXI_ARADDR = %b , S_AXI_ARPROT = %b , S_AXI_ARVALID = %b , S_AXI_RREADY = %b , stego_img_addr = %b , msg_addr = %b , begin_decoding = %b , S_AXI_AWREADY = %b , S_AXI_WREADY = %b , S_AXI_BRESP = %b , S_AXI_BVALID = %b , S_AXI_ARREADY = %b , S_AXI_RDATA = %b , S_AXI_RRESP = %b , S_AXI_RVALID = %b  ", v0x55584c38d460_0, v0x55584c38d2c0_0, v0x55584c38c0f0_0, v0x55584c38c280_0, v0x55584c38c5c0_0, v0x55584c38c690_0, v0x55584c38c830_0, v0x55584c38ceb0_0, v0x55584c38d050_0, v0x55584c38d120_0, v0x55584c38c900_0, v0x55584c38c1b0_0, v0x55584c38c380_0, v0x55584c38c4f0_0, v0x55584c38cc40_0, v0x55584c38d500_0, v0x55584c38d390_0, v0x55584c38d1f0_0, v0x55584c38c760_0, v0x55584c38cf80_0, v0x55584c38c9d0_0, v0x55584c38caa0_0, v0x55584c38c450_0, v0x55584c38cb70_0, v0x55584c38cd10_0, v0x55584c38cde0_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x55584c35c2e0;
T_14 ;
    %delay 199, 0;
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "wavedrom_dataset/testbenches/62_tb.v";
    "wavedrom_dataset/verilog_modules/54.v";
