
sinking-clock_master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b60  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08005c1c  08005c1c  00006c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005cd4  08005cd4  00007050  2**0
                  CONTENTS
  4 .ARM          00000000  08005cd4  08005cd4  00007050  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005cd4  08005cd4  00007050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005cd4  08005cd4  00006cd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005cd8  08005cd8  00006cd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000050  20000000  08005cdc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d8  20000050  08005d2c  00007050  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000228  08005d2c  00007228  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007050  2**0
                  CONTENTS, READONLY
 12 .debug_info   000139e3  00000000  00000000  00007078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002db4  00000000  00000000  0001aa5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013f8  00000000  00000000  0001d810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f85  00000000  00000000  0001ec08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000193b0  00000000  00000000  0001fb8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000181c4  00000000  00000000  00038f3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a17ad  00000000  00000000  00051101  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f28ae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048a0  00000000  00000000  000f28f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000f7194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000050 	.word	0x20000050
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005c04 	.word	0x08005c04

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000054 	.word	0x20000054
 8000100:	08005c04 	.word	0x08005c04

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <capTouch_Init>:
 */

#include "AT42QT1070.h"


uint8_t capTouch_Init(QT1070 *capTouch, I2C_HandleTypeDef *hi2c, uint8_t keyEnFlags) {
 800021c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800021e:	b08b      	sub	sp, #44	@ 0x2c
 8000220:	af02      	add	r7, sp, #8
 8000222:	60f8      	str	r0, [r7, #12]
 8000224:	60b9      	str	r1, [r7, #8]
 8000226:	1dfb      	adds	r3, r7, #7
 8000228:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800022a:	251f      	movs	r5, #31
 800022c:	197b      	adds	r3, r7, r5
 800022e:	2200      	movs	r2, #0
 8000230:	701a      	strb	r2, [r3, #0]

	capTouch->hi2c = hi2c;
 8000232:	68fb      	ldr	r3, [r7, #12]
 8000234:	68ba      	ldr	r2, [r7, #8]
 8000236:	601a      	str	r2, [r3, #0]

	// Verify device ID
	uint8_t deviceIDRet = 0x00;
 8000238:	261e      	movs	r6, #30
 800023a:	19bb      	adds	r3, r7, r6
 800023c:	2200      	movs	r2, #0
 800023e:	701a      	strb	r2, [r3, #0]
	halRet = capTouch_ReadDeviceID(capTouch, &deviceIDRet);
 8000240:	197c      	adds	r4, r7, r5
 8000242:	19ba      	adds	r2, r7, r6
 8000244:	68fb      	ldr	r3, [r7, #12]
 8000246:	0011      	movs	r1, r2
 8000248:	0018      	movs	r0, r3
 800024a:	f000 f86d 	bl	8000328 <capTouch_ReadDeviceID>
 800024e:	0003      	movs	r3, r0
 8000250:	7023      	strb	r3, [r4, #0]

	if(deviceIDRet != DEVICE_ID || halRet != HAL_OK) {
 8000252:	19bb      	adds	r3, r7, r6
 8000254:	781b      	ldrb	r3, [r3, #0]
 8000256:	2b2e      	cmp	r3, #46	@ 0x2e
 8000258:	d103      	bne.n	8000262 <capTouch_Init+0x46>
 800025a:	197b      	adds	r3, r7, r5
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	2b00      	cmp	r3, #0
 8000260:	d001      	beq.n	8000266 <capTouch_Init+0x4a>
		return 1;
 8000262:	2301      	movs	r3, #1
 8000264:	e057      	b.n	8000316 <capTouch_Init+0xfa>
	}

	capTouch->deviceID = deviceIDRet;
 8000266:	231e      	movs	r3, #30
 8000268:	18fb      	adds	r3, r7, r3
 800026a:	781a      	ldrb	r2, [r3, #0]
 800026c:	68fb      	ldr	r3, [r7, #12]
 800026e:	711a      	strb	r2, [r3, #4]

	// Force Device Recalibration
	halRet = capTouch_Recalibrate(capTouch);
 8000270:	251f      	movs	r5, #31
 8000272:	197c      	adds	r4, r7, r5
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	0018      	movs	r0, r3
 8000278:	f000 f887 	bl	800038a <capTouch_Recalibrate>
 800027c:	0003      	movs	r3, r0
 800027e:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 8000280:	197b      	adds	r3, r7, r5
 8000282:	781b      	ldrb	r3, [r3, #0]
 8000284:	2b00      	cmp	r3, #0
 8000286:	d001      	beq.n	800028c <capTouch_Init+0x70>
		return 2;
 8000288:	2302      	movs	r3, #2
 800028a:	e044      	b.n	8000316 <capTouch_Init+0xfa>
	}

	// Wait until calibration sequence completes
	while(capTouch_checkCal(capTouch)) {}
 800028c:	46c0      	nop			@ (mov r8, r8)
 800028e:	68fb      	ldr	r3, [r7, #12]
 8000290:	0018      	movs	r0, r3
 8000292:	f000 f89b 	bl	80003cc <capTouch_checkCal>
 8000296:	1e03      	subs	r3, r0, #0
 8000298:	d1f9      	bne.n	800028e <capTouch_Init+0x72>

	// Get initial reading of channels
	uint8_t keyStatus = 0x00;
 800029a:	211d      	movs	r1, #29
 800029c:	187b      	adds	r3, r7, r1
 800029e:	2200      	movs	r2, #0
 80002a0:	701a      	strb	r2, [r3, #0]
	halRet = capTouch_readChannels(capTouch, &keyStatus);
 80002a2:	251f      	movs	r5, #31
 80002a4:	197c      	adds	r4, r7, r5
 80002a6:	187a      	adds	r2, r7, r1
 80002a8:	68fb      	ldr	r3, [r7, #12]
 80002aa:	0011      	movs	r1, r2
 80002ac:	0018      	movs	r0, r3
 80002ae:	f000 f8bf 	bl	8000430 <capTouch_readChannels>
 80002b2:	0003      	movs	r3, r0
 80002b4:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 80002b6:	197b      	adds	r3, r7, r5
 80002b8:	781b      	ldrb	r3, [r3, #0]
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d001      	beq.n	80002c2 <capTouch_Init+0xa6>
		return 3;
 80002be:	2303      	movs	r3, #3
 80002c0:	e029      	b.n	8000316 <capTouch_Init+0xfa>
	}

	uint8_t avgRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 80002c2:	2514      	movs	r5, #20
 80002c4:	197b      	adds	r3, r7, r5
 80002c6:	4a16      	ldr	r2, [pc, #88]	@ (8000320 <capTouch_Init+0x104>)
 80002c8:	6811      	ldr	r1, [r2, #0]
 80002ca:	6019      	str	r1, [r3, #0]
 80002cc:	8891      	ldrh	r1, [r2, #4]
 80002ce:	8099      	strh	r1, [r3, #4]
 80002d0:	7992      	ldrb	r2, [r2, #6]
 80002d2:	719a      	strb	r2, [r3, #6]

	uint8_t avgRegs[1] = {capTouch_AvgFactor0Reg};
 80002d4:	2110      	movs	r1, #16
 80002d6:	187b      	adds	r3, r7, r1
 80002d8:	4a12      	ldr	r2, [pc, #72]	@ (8000324 <capTouch_Init+0x108>)
 80002da:	7812      	ldrb	r2, [r2, #0]
 80002dc:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80002de:	68fb      	ldr	r3, [r7, #12]
 80002e0:	6818      	ldr	r0, [r3, #0]
 80002e2:	261f      	movs	r6, #31
 80002e4:	19bc      	adds	r4, r7, r6
 80002e6:	187a      	adds	r2, r7, r1
 80002e8:	2301      	movs	r3, #1
 80002ea:	425b      	negs	r3, r3
 80002ec:	9300      	str	r3, [sp, #0]
 80002ee:	2301      	movs	r3, #1
 80002f0:	2136      	movs	r1, #54	@ 0x36
 80002f2:	f002 fc5f 	bl	8002bb4 <HAL_I2C_Master_Transmit>
 80002f6:	0003      	movs	r3, r0
 80002f8:	7023      	strb	r3, [r4, #0]
								&(avgRegs[0]), 1, HAL_MAX_DELAY);
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 80002fa:	68fb      	ldr	r3, [r7, #12]
 80002fc:	6818      	ldr	r0, [r3, #0]
 80002fe:	19bc      	adds	r4, r7, r6
 8000300:	197a      	adds	r2, r7, r5
 8000302:	2301      	movs	r3, #1
 8000304:	425b      	negs	r3, r3
 8000306:	9300      	str	r3, [sp, #0]
 8000308:	2307      	movs	r3, #7
 800030a:	2136      	movs	r1, #54	@ 0x36
 800030c:	f002 fd7c 	bl	8002e08 <HAL_I2C_Master_Receive>
 8000310:	0003      	movs	r3, r0
 8000312:	7023      	strb	r3, [r4, #0]

//	halRet = capTouch_enableKeys(capTouch, keyEnFlags);

	return 0;
 8000314:	2300      	movs	r3, #0

}
 8000316:	0018      	movs	r0, r3
 8000318:	46bd      	mov	sp, r7
 800031a:	b009      	add	sp, #36	@ 0x24
 800031c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800031e:	46c0      	nop			@ (mov r8, r8)
 8000320:	08005c1c 	.word	0x08005c1c
 8000324:	08005c24 	.word	0x08005c24

08000328 <capTouch_ReadDeviceID>:

HAL_StatusTypeDef capTouch_ReadDeviceID(QT1070 *capTouch, uint8_t *dataBuff) {
 8000328:	b5f0      	push	{r4, r5, r6, r7, lr}
 800032a:	b087      	sub	sp, #28
 800032c:	af02      	add	r7, sp, #8
 800032e:	6078      	str	r0, [r7, #4]
 8000330:	6039      	str	r1, [r7, #0]

	uint8_t deviceIDRet_I2C = 0x00;
 8000332:	260e      	movs	r6, #14
 8000334:	19bb      	adds	r3, r7, r6
 8000336:	2200      	movs	r2, #0
 8000338:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800033a:	250f      	movs	r5, #15
 800033c:	197b      	adds	r3, r7, r5
 800033e:	2200      	movs	r2, #0
 8000340:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	6818      	ldr	r0, [r3, #0]
 8000346:	197c      	adds	r4, r7, r5
 8000348:	2301      	movs	r3, #1
 800034a:	425b      	negs	r3, r3
 800034c:	9300      	str	r3, [sp, #0]
 800034e:	2301      	movs	r3, #1
 8000350:	2200      	movs	r2, #0
 8000352:	2136      	movs	r1, #54	@ 0x36
 8000354:	f002 fc2e 	bl	8002bb4 <HAL_I2C_Master_Transmit>
 8000358:	0003      	movs	r3, r0
 800035a:	7023      	strb	r3, [r4, #0]
										capTouch_DeviceIDReg, 1, HAL_MAX_DELAY);
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &deviceIDRet_I2C, 1, HAL_MAX_DELAY);
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	6818      	ldr	r0, [r3, #0]
 8000360:	197c      	adds	r4, r7, r5
 8000362:	19ba      	adds	r2, r7, r6
 8000364:	2301      	movs	r3, #1
 8000366:	425b      	negs	r3, r3
 8000368:	9300      	str	r3, [sp, #0]
 800036a:	2301      	movs	r3, #1
 800036c:	2136      	movs	r1, #54	@ 0x36
 800036e:	f002 fd4b 	bl	8002e08 <HAL_I2C_Master_Receive>
 8000372:	0003      	movs	r3, r0
 8000374:	7023      	strb	r3, [r4, #0]

	*dataBuff = deviceIDRet_I2C;
 8000376:	19bb      	adds	r3, r7, r6
 8000378:	781a      	ldrb	r2, [r3, #0]
 800037a:	683b      	ldr	r3, [r7, #0]
 800037c:	701a      	strb	r2, [r3, #0]

	return halRet;
 800037e:	197b      	adds	r3, r7, r5
 8000380:	781b      	ldrb	r3, [r3, #0]

}
 8000382:	0018      	movs	r0, r3
 8000384:	46bd      	mov	sp, r7
 8000386:	b005      	add	sp, #20
 8000388:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800038a <capTouch_Recalibrate>:

HAL_StatusTypeDef capTouch_Recalibrate(QT1070 *capTouch) {
 800038a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800038c:	b087      	sub	sp, #28
 800038e:	af02      	add	r7, sp, #8
 8000390:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000392:	210f      	movs	r1, #15
 8000394:	187b      	adds	r3, r7, r1
 8000396:	2200      	movs	r2, #0
 8000398:	701a      	strb	r2, [r3, #0]
	/*
	 * Writing any non-zero value to the calibrate register
	 * will enter a recalibration mode
	 */

	uint8_t deviceCal[2] = {capTouch_CalibrateReg, 0xFF};
 800039a:	260c      	movs	r6, #12
 800039c:	19bb      	adds	r3, r7, r6
 800039e:	22c8      	movs	r2, #200	@ 0xc8
 80003a0:	4252      	negs	r2, r2
 80003a2:	801a      	strh	r2, [r3, #0]
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	6818      	ldr	r0, [r3, #0]
 80003a8:	000d      	movs	r5, r1
 80003aa:	187c      	adds	r4, r7, r1
 80003ac:	19ba      	adds	r2, r7, r6
 80003ae:	2301      	movs	r3, #1
 80003b0:	425b      	negs	r3, r3
 80003b2:	9300      	str	r3, [sp, #0]
 80003b4:	2301      	movs	r3, #1
 80003b6:	2136      	movs	r1, #54	@ 0x36
 80003b8:	f002 fbfc 	bl	8002bb4 <HAL_I2C_Master_Transmit>
 80003bc:	0003      	movs	r3, r0
 80003be:	7023      	strb	r3, [r4, #0]
									deviceCal, 1, HAL_MAX_DELAY);

	return halRet;
 80003c0:	197b      	adds	r3, r7, r5
 80003c2:	781b      	ldrb	r3, [r3, #0]

}
 80003c4:	0018      	movs	r0, r3
 80003c6:	46bd      	mov	sp, r7
 80003c8:	b005      	add	sp, #20
 80003ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

080003cc <capTouch_checkCal>:

uint8_t capTouch_checkCal(QT1070 *capTouch) {
 80003cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003ce:	b087      	sub	sp, #28
 80003d0:	af02      	add	r7, sp, #8
 80003d2:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80003d4:	250f      	movs	r5, #15
 80003d6:	197b      	adds	r3, r7, r5
 80003d8:	2200      	movs	r2, #0
 80003da:	701a      	strb	r2, [r3, #0]

	uint8_t detectionStatusRet = 0x00;
 80003dc:	260d      	movs	r6, #13
 80003de:	19bb      	adds	r3, r7, r6
 80003e0:	2200      	movs	r2, #0
 80003e2:	701a      	strb	r2, [r3, #0]
	uint8_t calibrationFlag;

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	6818      	ldr	r0, [r3, #0]
 80003e8:	197c      	adds	r4, r7, r5
 80003ea:	2301      	movs	r3, #1
 80003ec:	425b      	negs	r3, r3
 80003ee:	9300      	str	r3, [sp, #0]
 80003f0:	2301      	movs	r3, #1
 80003f2:	2202      	movs	r2, #2
 80003f4:	2136      	movs	r1, #54	@ 0x36
 80003f6:	f002 fbdd 	bl	8002bb4 <HAL_I2C_Master_Transmit>
 80003fa:	0003      	movs	r3, r0
 80003fc:	7023      	strb	r3, [r4, #0]
									(uint8_t*)capTouch_DetectionStatusReg, 1, HAL_MAX_DELAY);
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &detectionStatusRet, 1, HAL_MAX_DELAY);
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	6818      	ldr	r0, [r3, #0]
 8000402:	197c      	adds	r4, r7, r5
 8000404:	19ba      	adds	r2, r7, r6
 8000406:	2301      	movs	r3, #1
 8000408:	425b      	negs	r3, r3
 800040a:	9300      	str	r3, [sp, #0]
 800040c:	2301      	movs	r3, #1
 800040e:	2136      	movs	r1, #54	@ 0x36
 8000410:	f002 fcfa 	bl	8002e08 <HAL_I2C_Master_Receive>
 8000414:	0003      	movs	r3, r0
 8000416:	7023      	strb	r3, [r4, #0]

	calibrationFlag = (detectionStatusRet & 0b10000000) >> 7;
 8000418:	19bb      	adds	r3, r7, r6
 800041a:	781a      	ldrb	r2, [r3, #0]
 800041c:	210e      	movs	r1, #14
 800041e:	187b      	adds	r3, r7, r1
 8000420:	09d2      	lsrs	r2, r2, #7
 8000422:	701a      	strb	r2, [r3, #0]

	return calibrationFlag;
 8000424:	187b      	adds	r3, r7, r1
 8000426:	781b      	ldrb	r3, [r3, #0]

}
 8000428:	0018      	movs	r0, r3
 800042a:	46bd      	mov	sp, r7
 800042c:	b005      	add	sp, #20
 800042e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000430 <capTouch_readChannels>:

HAL_StatusTypeDef capTouch_readChannels(QT1070 *capTouch, uint8_t *dataBuff) {
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	b087      	sub	sp, #28
 8000434:	af02      	add	r7, sp, #8
 8000436:	6078      	str	r0, [r7, #4]
 8000438:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800043a:	250f      	movs	r5, #15
 800043c:	197b      	adds	r3, r7, r5
 800043e:	2200      	movs	r2, #0
 8000440:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatusRet = 0x00;
 8000442:	260e      	movs	r6, #14
 8000444:	19bb      	adds	r3, r7, r6
 8000446:	2200      	movs	r2, #0
 8000448:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatReg[1] = {capTouch_KeyStatusReg};
 800044a:	210c      	movs	r1, #12
 800044c:	187b      	adds	r3, r7, r1
 800044e:	4a13      	ldr	r2, [pc, #76]	@ (800049c <capTouch_readChannels+0x6c>)
 8000450:	7812      	ldrb	r2, [r2, #0]
 8000452:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	6818      	ldr	r0, [r3, #0]
 8000458:	197c      	adds	r4, r7, r5
 800045a:	187a      	adds	r2, r7, r1
 800045c:	2301      	movs	r3, #1
 800045e:	425b      	negs	r3, r3
 8000460:	9300      	str	r3, [sp, #0]
 8000462:	2301      	movs	r3, #1
 8000464:	2136      	movs	r1, #54	@ 0x36
 8000466:	f002 fba5 	bl	8002bb4 <HAL_I2C_Master_Transmit>
 800046a:	0003      	movs	r3, r0
 800046c:	7023      	strb	r3, [r4, #0]
									&(keyStatReg[0]), 1, HAL_MAX_DELAY);
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &keyStatusRet, 1, HAL_MAX_DELAY);
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	6818      	ldr	r0, [r3, #0]
 8000472:	197c      	adds	r4, r7, r5
 8000474:	19ba      	adds	r2, r7, r6
 8000476:	2301      	movs	r3, #1
 8000478:	425b      	negs	r3, r3
 800047a:	9300      	str	r3, [sp, #0]
 800047c:	2301      	movs	r3, #1
 800047e:	2136      	movs	r1, #54	@ 0x36
 8000480:	f002 fcc2 	bl	8002e08 <HAL_I2C_Master_Receive>
 8000484:	0003      	movs	r3, r0
 8000486:	7023      	strb	r3, [r4, #0]

	*dataBuff = keyStatusRet;
 8000488:	19bb      	adds	r3, r7, r6
 800048a:	781a      	ldrb	r2, [r3, #0]
 800048c:	683b      	ldr	r3, [r7, #0]
 800048e:	701a      	strb	r2, [r3, #0]

	return halRet;
 8000490:	197b      	adds	r3, r7, r5
 8000492:	781b      	ldrb	r3, [r3, #0]

}
 8000494:	0018      	movs	r0, r3
 8000496:	46bd      	mov	sp, r7
 8000498:	b005      	add	sp, #20
 800049a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800049c:	08005c28 	.word	0x08005c28

080004a0 <getRTCTime>:
				internalAlarm_initTest.AlarmTime.Minutes, internalAlarm_initTest.AlarmTime.Seconds);
	}

}

void getRTCTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b084      	sub	sp, #16
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	60f8      	str	r0, [r7, #12]
 80004a8:	60b9      	str	r1, [r7, #8]
 80004aa:	607a      	str	r2, [r7, #4]

	// Store both current time and current date in time and date pointers.
	HAL_RTC_GetTime(hrtc, currTime, RTCTimeFormat);
 80004ac:	68b9      	ldr	r1, [r7, #8]
 80004ae:	68fb      	ldr	r3, [r7, #12]
 80004b0:	2200      	movs	r2, #0
 80004b2:	0018      	movs	r0, r3
 80004b4:	f004 f8d2 	bl	800465c <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, currDate, RTCTimeFormat);
 80004b8:	6879      	ldr	r1, [r7, #4]
 80004ba:	68fb      	ldr	r3, [r7, #12]
 80004bc:	2200      	movs	r2, #0
 80004be:	0018      	movs	r0, r3
 80004c0:	f004 f9ba 	bl	8004838 <HAL_RTC_GetDate>

}
 80004c4:	46c0      	nop			@ (mov r8, r8)
 80004c6:	46bd      	mov	sp, r7
 80004c8:	b004      	add	sp, #16
 80004ca:	bd80      	pop	{r7, pc}

080004cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ce:	b08b      	sub	sp, #44	@ 0x2c
 80004d0:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d2:	f001 faf9 	bl	8001ac8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d6:	f000 f853 	bl	8000580 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004da:	f000 faa3 	bl	8000a24 <MX_GPIO_Init>
  MX_ADC1_Init();
 80004de:	f000 f8bb 	bl	8000658 <MX_ADC1_Init>
  MX_RTC_Init();
 80004e2:	f000 f965 	bl	80007b0 <MX_RTC_Init>
  MX_I2C1_Init();
 80004e6:	f000 f923 	bl	8000730 <MX_I2C1_Init>
  MX_TIM14_Init();
 80004ea:	f000 fa75 	bl	80009d8 <MX_TIM14_Init>
  MX_TIM2_Init();
 80004ee:	f000 fa13 	bl	8000918 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // Initialize all GPIOs to be used with 7 segment display
    sevSeg_Init(shiftDataPin, shiftDataClockPin, shiftStoreClockPin,
 80004f2:	2380      	movs	r3, #128	@ 0x80
 80004f4:	009c      	lsls	r4, r3, #2
 80004f6:	2380      	movs	r3, #128	@ 0x80
 80004f8:	00dd      	lsls	r5, r3, #3
 80004fa:	2680      	movs	r6, #128	@ 0x80
 80004fc:	2340      	movs	r3, #64	@ 0x40
 80004fe:	469c      	mov	ip, r3
 8000500:	2380      	movs	r3, #128	@ 0x80
 8000502:	011a      	lsls	r2, r3, #4
 8000504:	4b17      	ldr	r3, [pc, #92]	@ (8000564 <main+0x98>)
 8000506:	6819      	ldr	r1, [r3, #0]
 8000508:	4b17      	ldr	r3, [pc, #92]	@ (8000568 <main+0x9c>)
 800050a:	6818      	ldr	r0, [r3, #0]
 800050c:	4b17      	ldr	r3, [pc, #92]	@ (800056c <main+0xa0>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	9304      	str	r3, [sp, #16]
 8000512:	9003      	str	r0, [sp, #12]
 8000514:	9102      	str	r1, [sp, #8]
 8000516:	4b16      	ldr	r3, [pc, #88]	@ (8000570 <main+0xa4>)
 8000518:	9301      	str	r3, [sp, #4]
 800051a:	9200      	str	r2, [sp, #0]
 800051c:	4663      	mov	r3, ip
 800051e:	0032      	movs	r2, r6
 8000520:	0029      	movs	r1, r5
 8000522:	0020      	movs	r0, r4
 8000524:	f000 fec4 	bl	80012b0 <sevSeg_Init>
				shiftOutputEnablePin, shiftMCLRPin,
				GPIOPortArray, timerDelay, timerPWM, tim_PWM_CHANNEL);

	HAL_StatusTypeDef halRet = updateAndDisplayTime();
 8000528:	250f      	movs	r5, #15
 800052a:	197c      	adds	r4, r7, r5
 800052c:	f000 fb4c 	bl	8000bc8 <updateAndDisplayTime>
 8000530:	0003      	movs	r3, r0
 8000532:	7023      	strb	r3, [r4, #0]

    /*
     * Initialize capacitive touch sensor
     */
    QT1070 capTouch;
    halRet = capTouch_Init(&capTouch, &hi2c1, 0b00001111);
 8000534:	197c      	adds	r4, r7, r5
 8000536:	490f      	ldr	r1, [pc, #60]	@ (8000574 <main+0xa8>)
 8000538:	1d3b      	adds	r3, r7, #4
 800053a:	220f      	movs	r2, #15
 800053c:	0018      	movs	r0, r3
 800053e:	f7ff fe6d 	bl	800021c <capTouch_Init>
 8000542:	0003      	movs	r3, r0
 8000544:	7023      	strb	r3, [r4, #0]

	userAlarmToggle = false;			//Default to off
 8000546:	4b0c      	ldr	r3, [pc, #48]	@ (8000578 <main+0xac>)
 8000548:	2200      	movs	r2, #0
 800054a:	701a      	strb	r2, [r3, #0]

    // User alarm default value
    userAlarmTime.Hours = 1;
 800054c:	4b0b      	ldr	r3, [pc, #44]	@ (800057c <main+0xb0>)
 800054e:	2201      	movs	r2, #1
 8000550:	701a      	strb	r2, [r3, #0]
    userAlarmTime.Minutes = 1;
 8000552:	4b0a      	ldr	r3, [pc, #40]	@ (800057c <main+0xb0>)
 8000554:	2201      	movs	r2, #1
 8000556:	705a      	strb	r2, [r3, #1]
    userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000558:	4b08      	ldr	r3, [pc, #32]	@ (800057c <main+0xb0>)
 800055a:	2200      	movs	r2, #0
 800055c:	70da      	strb	r2, [r3, #3]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 800055e:	46c0      	nop			@ (mov r8, r8)
 8000560:	e7fd      	b.n	800055e <main+0x92>
 8000562:	46c0      	nop			@ (mov r8, r8)
 8000564:	20000020 	.word	0x20000020
 8000568:	20000024 	.word	0x20000024
 800056c:	20000028 	.word	0x20000028
 8000570:	2000000c 	.word	0x2000000c
 8000574:	200000d4 	.word	0x200000d4
 8000578:	2000006d 	.word	0x2000006d
 800057c:	20000204 	.word	0x20000204

08000580 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000580:	b590      	push	{r4, r7, lr}
 8000582:	b093      	sub	sp, #76	@ 0x4c
 8000584:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000586:	2410      	movs	r4, #16
 8000588:	193b      	adds	r3, r7, r4
 800058a:	0018      	movs	r0, r3
 800058c:	2338      	movs	r3, #56	@ 0x38
 800058e:	001a      	movs	r2, r3
 8000590:	2100      	movs	r1, #0
 8000592:	f005 fb0b 	bl	8005bac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000596:	003b      	movs	r3, r7
 8000598:	0018      	movs	r0, r3
 800059a:	2310      	movs	r3, #16
 800059c:	001a      	movs	r2, r3
 800059e:	2100      	movs	r1, #0
 80005a0:	f005 fb04 	bl	8005bac <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005a4:	2380      	movs	r3, #128	@ 0x80
 80005a6:	009b      	lsls	r3, r3, #2
 80005a8:	0018      	movs	r0, r3
 80005aa:	f003 f8af 	bl	800370c <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80005ae:	f003 f89f 	bl	80036f0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80005b2:	4b28      	ldr	r3, [pc, #160]	@ (8000654 <SystemClock_Config+0xd4>)
 80005b4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80005b6:	4b27      	ldr	r3, [pc, #156]	@ (8000654 <SystemClock_Config+0xd4>)
 80005b8:	2118      	movs	r1, #24
 80005ba:	438a      	bics	r2, r1
 80005bc:	65da      	str	r2, [r3, #92]	@ 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80005be:	193b      	adds	r3, r7, r4
 80005c0:	2206      	movs	r2, #6
 80005c2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80005c4:	193b      	adds	r3, r7, r4
 80005c6:	2201      	movs	r2, #1
 80005c8:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005ca:	193b      	adds	r3, r7, r4
 80005cc:	2280      	movs	r2, #128	@ 0x80
 80005ce:	0052      	lsls	r2, r2, #1
 80005d0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80005d2:	0021      	movs	r1, r4
 80005d4:	187b      	adds	r3, r7, r1
 80005d6:	2200      	movs	r2, #0
 80005d8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005da:	187b      	adds	r3, r7, r1
 80005dc:	2240      	movs	r2, #64	@ 0x40
 80005de:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005e0:	187b      	adds	r3, r7, r1
 80005e2:	2202      	movs	r2, #2
 80005e4:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005e6:	187b      	adds	r3, r7, r1
 80005e8:	2202      	movs	r2, #2
 80005ea:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80005ec:	187b      	adds	r3, r7, r1
 80005ee:	2200      	movs	r2, #0
 80005f0:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80005f2:	187b      	adds	r3, r7, r1
 80005f4:	2208      	movs	r2, #8
 80005f6:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005f8:	187b      	adds	r3, r7, r1
 80005fa:	2280      	movs	r2, #128	@ 0x80
 80005fc:	0292      	lsls	r2, r2, #10
 80005fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000600:	187b      	adds	r3, r7, r1
 8000602:	2280      	movs	r2, #128	@ 0x80
 8000604:	0492      	lsls	r2, r2, #18
 8000606:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000608:	187b      	adds	r3, r7, r1
 800060a:	2280      	movs	r2, #128	@ 0x80
 800060c:	0592      	lsls	r2, r2, #22
 800060e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000610:	187b      	adds	r3, r7, r1
 8000612:	0018      	movs	r0, r3
 8000614:	f003 f8ba 	bl	800378c <HAL_RCC_OscConfig>
 8000618:	1e03      	subs	r3, r0, #0
 800061a:	d001      	beq.n	8000620 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 800061c:	f000 fe42 	bl	80012a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000620:	003b      	movs	r3, r7
 8000622:	2207      	movs	r2, #7
 8000624:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000626:	003b      	movs	r3, r7
 8000628:	2202      	movs	r2, #2
 800062a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800062c:	003b      	movs	r3, r7
 800062e:	2200      	movs	r2, #0
 8000630:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000632:	003b      	movs	r3, r7
 8000634:	2200      	movs	r2, #0
 8000636:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000638:	003b      	movs	r3, r7
 800063a:	2102      	movs	r1, #2
 800063c:	0018      	movs	r0, r3
 800063e:	f003 fbbf 	bl	8003dc0 <HAL_RCC_ClockConfig>
 8000642:	1e03      	subs	r3, r0, #0
 8000644:	d001      	beq.n	800064a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000646:	f000 fe2d 	bl	80012a4 <Error_Handler>
  }
}
 800064a:	46c0      	nop			@ (mov r8, r8)
 800064c:	46bd      	mov	sp, r7
 800064e:	b013      	add	sp, #76	@ 0x4c
 8000650:	bd90      	pop	{r4, r7, pc}
 8000652:	46c0      	nop			@ (mov r8, r8)
 8000654:	40021000 	.word	0x40021000

08000658 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b084      	sub	sp, #16
 800065c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800065e:	1d3b      	adds	r3, r7, #4
 8000660:	0018      	movs	r0, r3
 8000662:	230c      	movs	r3, #12
 8000664:	001a      	movs	r2, r3
 8000666:	2100      	movs	r1, #0
 8000668:	f005 faa0 	bl	8005bac <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800066c:	4b2d      	ldr	r3, [pc, #180]	@ (8000724 <MX_ADC1_Init+0xcc>)
 800066e:	4a2e      	ldr	r2, [pc, #184]	@ (8000728 <MX_ADC1_Init+0xd0>)
 8000670:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000672:	4b2c      	ldr	r3, [pc, #176]	@ (8000724 <MX_ADC1_Init+0xcc>)
 8000674:	2280      	movs	r2, #128	@ 0x80
 8000676:	05d2      	lsls	r2, r2, #23
 8000678:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800067a:	4b2a      	ldr	r3, [pc, #168]	@ (8000724 <MX_ADC1_Init+0xcc>)
 800067c:	2200      	movs	r2, #0
 800067e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000680:	4b28      	ldr	r3, [pc, #160]	@ (8000724 <MX_ADC1_Init+0xcc>)
 8000682:	2200      	movs	r2, #0
 8000684:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000686:	4b27      	ldr	r3, [pc, #156]	@ (8000724 <MX_ADC1_Init+0xcc>)
 8000688:	2200      	movs	r2, #0
 800068a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800068c:	4b25      	ldr	r3, [pc, #148]	@ (8000724 <MX_ADC1_Init+0xcc>)
 800068e:	2204      	movs	r2, #4
 8000690:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000692:	4b24      	ldr	r3, [pc, #144]	@ (8000724 <MX_ADC1_Init+0xcc>)
 8000694:	2200      	movs	r2, #0
 8000696:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000698:	4b22      	ldr	r3, [pc, #136]	@ (8000724 <MX_ADC1_Init+0xcc>)
 800069a:	2200      	movs	r2, #0
 800069c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800069e:	4b21      	ldr	r3, [pc, #132]	@ (8000724 <MX_ADC1_Init+0xcc>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 80006a4:	4b1f      	ldr	r3, [pc, #124]	@ (8000724 <MX_ADC1_Init+0xcc>)
 80006a6:	2201      	movs	r2, #1
 80006a8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006aa:	4b1e      	ldr	r3, [pc, #120]	@ (8000724 <MX_ADC1_Init+0xcc>)
 80006ac:	2220      	movs	r2, #32
 80006ae:	2100      	movs	r1, #0
 80006b0:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006b2:	4b1c      	ldr	r3, [pc, #112]	@ (8000724 <MX_ADC1_Init+0xcc>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006b8:	4b1a      	ldr	r3, [pc, #104]	@ (8000724 <MX_ADC1_Init+0xcc>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80006be:	4b19      	ldr	r3, [pc, #100]	@ (8000724 <MX_ADC1_Init+0xcc>)
 80006c0:	222c      	movs	r2, #44	@ 0x2c
 80006c2:	2100      	movs	r1, #0
 80006c4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006c6:	4b17      	ldr	r3, [pc, #92]	@ (8000724 <MX_ADC1_Init+0xcc>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80006cc:	4b15      	ldr	r3, [pc, #84]	@ (8000724 <MX_ADC1_Init+0xcc>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80006d2:	4b14      	ldr	r3, [pc, #80]	@ (8000724 <MX_ADC1_Init+0xcc>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80006d8:	4b12      	ldr	r3, [pc, #72]	@ (8000724 <MX_ADC1_Init+0xcc>)
 80006da:	223c      	movs	r2, #60	@ 0x3c
 80006dc:	2100      	movs	r1, #0
 80006de:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80006e0:	4b10      	ldr	r3, [pc, #64]	@ (8000724 <MX_ADC1_Init+0xcc>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000724 <MX_ADC1_Init+0xcc>)
 80006e8:	0018      	movs	r0, r3
 80006ea:	f001 fb71 	bl	8001dd0 <HAL_ADC_Init>
 80006ee:	1e03      	subs	r3, r0, #0
 80006f0:	d001      	beq.n	80006f6 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80006f2:	f000 fdd7 	bl	80012a4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80006f6:	1d3b      	adds	r3, r7, #4
 80006f8:	4a0c      	ldr	r2, [pc, #48]	@ (800072c <MX_ADC1_Init+0xd4>)
 80006fa:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006fc:	1d3b      	adds	r3, r7, #4
 80006fe:	2200      	movs	r2, #0
 8000700:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000702:	1d3b      	adds	r3, r7, #4
 8000704:	2200      	movs	r2, #0
 8000706:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000708:	1d3a      	adds	r2, r7, #4
 800070a:	4b06      	ldr	r3, [pc, #24]	@ (8000724 <MX_ADC1_Init+0xcc>)
 800070c:	0011      	movs	r1, r2
 800070e:	0018      	movs	r0, r3
 8000710:	f001 fd06 	bl	8002120 <HAL_ADC_ConfigChannel>
 8000714:	1e03      	subs	r3, r0, #0
 8000716:	d001      	beq.n	800071c <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8000718:	f000 fdc4 	bl	80012a4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800071c:	46c0      	nop			@ (mov r8, r8)
 800071e:	46bd      	mov	sp, r7
 8000720:	b004      	add	sp, #16
 8000722:	bd80      	pop	{r7, pc}
 8000724:	20000070 	.word	0x20000070
 8000728:	40012400 	.word	0x40012400
 800072c:	08000004 	.word	0x08000004

08000730 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000734:	4b1b      	ldr	r3, [pc, #108]	@ (80007a4 <MX_I2C1_Init+0x74>)
 8000736:	4a1c      	ldr	r2, [pc, #112]	@ (80007a8 <MX_I2C1_Init+0x78>)
 8000738:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00602173;
 800073a:	4b1a      	ldr	r3, [pc, #104]	@ (80007a4 <MX_I2C1_Init+0x74>)
 800073c:	4a1b      	ldr	r2, [pc, #108]	@ (80007ac <MX_I2C1_Init+0x7c>)
 800073e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000740:	4b18      	ldr	r3, [pc, #96]	@ (80007a4 <MX_I2C1_Init+0x74>)
 8000742:	2200      	movs	r2, #0
 8000744:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000746:	4b17      	ldr	r3, [pc, #92]	@ (80007a4 <MX_I2C1_Init+0x74>)
 8000748:	2201      	movs	r2, #1
 800074a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800074c:	4b15      	ldr	r3, [pc, #84]	@ (80007a4 <MX_I2C1_Init+0x74>)
 800074e:	2200      	movs	r2, #0
 8000750:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000752:	4b14      	ldr	r3, [pc, #80]	@ (80007a4 <MX_I2C1_Init+0x74>)
 8000754:	2200      	movs	r2, #0
 8000756:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000758:	4b12      	ldr	r3, [pc, #72]	@ (80007a4 <MX_I2C1_Init+0x74>)
 800075a:	2200      	movs	r2, #0
 800075c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800075e:	4b11      	ldr	r3, [pc, #68]	@ (80007a4 <MX_I2C1_Init+0x74>)
 8000760:	2200      	movs	r2, #0
 8000762:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000764:	4b0f      	ldr	r3, [pc, #60]	@ (80007a4 <MX_I2C1_Init+0x74>)
 8000766:	2200      	movs	r2, #0
 8000768:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800076a:	4b0e      	ldr	r3, [pc, #56]	@ (80007a4 <MX_I2C1_Init+0x74>)
 800076c:	0018      	movs	r0, r3
 800076e:	f002 f97b 	bl	8002a68 <HAL_I2C_Init>
 8000772:	1e03      	subs	r3, r0, #0
 8000774:	d001      	beq.n	800077a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000776:	f000 fd95 	bl	80012a4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800077a:	4b0a      	ldr	r3, [pc, #40]	@ (80007a4 <MX_I2C1_Init+0x74>)
 800077c:	2100      	movs	r1, #0
 800077e:	0018      	movs	r0, r3
 8000780:	f002 ff1e 	bl	80035c0 <HAL_I2CEx_ConfigAnalogFilter>
 8000784:	1e03      	subs	r3, r0, #0
 8000786:	d001      	beq.n	800078c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000788:	f000 fd8c 	bl	80012a4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800078c:	4b05      	ldr	r3, [pc, #20]	@ (80007a4 <MX_I2C1_Init+0x74>)
 800078e:	2100      	movs	r1, #0
 8000790:	0018      	movs	r0, r3
 8000792:	f002 ff61 	bl	8003658 <HAL_I2CEx_ConfigDigitalFilter>
 8000796:	1e03      	subs	r3, r0, #0
 8000798:	d001      	beq.n	800079e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800079a:	f000 fd83 	bl	80012a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800079e:	46c0      	nop			@ (mov r8, r8)
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	200000d4 	.word	0x200000d4
 80007a8:	40005400 	.word	0x40005400
 80007ac:	00602173 	.word	0x00602173

080007b0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b090      	sub	sp, #64	@ 0x40
 80007b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80007b6:	232c      	movs	r3, #44	@ 0x2c
 80007b8:	18fb      	adds	r3, r7, r3
 80007ba:	0018      	movs	r0, r3
 80007bc:	2314      	movs	r3, #20
 80007be:	001a      	movs	r2, r3
 80007c0:	2100      	movs	r1, #0
 80007c2:	f005 f9f3 	bl	8005bac <memset>
  RTC_DateTypeDef sDate = {0};
 80007c6:	2328      	movs	r3, #40	@ 0x28
 80007c8:	18fb      	adds	r3, r7, r3
 80007ca:	2200      	movs	r2, #0
 80007cc:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 80007ce:	003b      	movs	r3, r7
 80007d0:	0018      	movs	r0, r3
 80007d2:	2328      	movs	r3, #40	@ 0x28
 80007d4:	001a      	movs	r2, r3
 80007d6:	2100      	movs	r1, #0
 80007d8:	f005 f9e8 	bl	8005bac <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80007dc:	4b4b      	ldr	r3, [pc, #300]	@ (800090c <MX_RTC_Init+0x15c>)
 80007de:	4a4c      	ldr	r2, [pc, #304]	@ (8000910 <MX_RTC_Init+0x160>)
 80007e0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 80007e2:	4b4a      	ldr	r3, [pc, #296]	@ (800090c <MX_RTC_Init+0x15c>)
 80007e4:	2240      	movs	r2, #64	@ 0x40
 80007e6:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 80007e8:	4b48      	ldr	r3, [pc, #288]	@ (800090c <MX_RTC_Init+0x15c>)
 80007ea:	227f      	movs	r2, #127	@ 0x7f
 80007ec:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 80007ee:	4b47      	ldr	r3, [pc, #284]	@ (800090c <MX_RTC_Init+0x15c>)
 80007f0:	22ff      	movs	r2, #255	@ 0xff
 80007f2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80007f4:	4b45      	ldr	r3, [pc, #276]	@ (800090c <MX_RTC_Init+0x15c>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80007fa:	4b44      	ldr	r3, [pc, #272]	@ (800090c <MX_RTC_Init+0x15c>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000800:	4b42      	ldr	r3, [pc, #264]	@ (800090c <MX_RTC_Init+0x15c>)
 8000802:	2200      	movs	r2, #0
 8000804:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000806:	4b41      	ldr	r3, [pc, #260]	@ (800090c <MX_RTC_Init+0x15c>)
 8000808:	2280      	movs	r2, #128	@ 0x80
 800080a:	05d2      	lsls	r2, r2, #23
 800080c:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800080e:	4b3f      	ldr	r3, [pc, #252]	@ (800090c <MX_RTC_Init+0x15c>)
 8000810:	2200      	movs	r2, #0
 8000812:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000814:	4b3d      	ldr	r3, [pc, #244]	@ (800090c <MX_RTC_Init+0x15c>)
 8000816:	0018      	movs	r0, r3
 8000818:	f003 fdd6 	bl	80043c8 <HAL_RTC_Init>
 800081c:	1e03      	subs	r3, r0, #0
 800081e:	d001      	beq.n	8000824 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8000820:	f000 fd40 	bl	80012a4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x1;
 8000824:	212c      	movs	r1, #44	@ 0x2c
 8000826:	187b      	adds	r3, r7, r1
 8000828:	2201      	movs	r2, #1
 800082a:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 800082c:	187b      	adds	r3, r7, r1
 800082e:	2200      	movs	r2, #0
 8000830:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8000832:	187b      	adds	r3, r7, r1
 8000834:	2200      	movs	r2, #0
 8000836:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8000838:	187b      	adds	r3, r7, r1
 800083a:	2200      	movs	r2, #0
 800083c:	605a      	str	r2, [r3, #4]
  sTime.TimeFormat = RTC_HOURFORMAT12_AM;
 800083e:	187b      	adds	r3, r7, r1
 8000840:	2200      	movs	r2, #0
 8000842:	70da      	strb	r2, [r3, #3]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000844:	187b      	adds	r3, r7, r1
 8000846:	2200      	movs	r2, #0
 8000848:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800084a:	187b      	adds	r3, r7, r1
 800084c:	2200      	movs	r2, #0
 800084e:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000850:	1879      	adds	r1, r7, r1
 8000852:	4b2e      	ldr	r3, [pc, #184]	@ (800090c <MX_RTC_Init+0x15c>)
 8000854:	2201      	movs	r2, #1
 8000856:	0018      	movs	r0, r3
 8000858:	f003 fe58 	bl	800450c <HAL_RTC_SetTime>
 800085c:	1e03      	subs	r3, r0, #0
 800085e:	d001      	beq.n	8000864 <MX_RTC_Init+0xb4>
  {
    Error_Handler();
 8000860:	f000 fd20 	bl	80012a4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000864:	2128      	movs	r1, #40	@ 0x28
 8000866:	187b      	adds	r3, r7, r1
 8000868:	2201      	movs	r2, #1
 800086a:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800086c:	187b      	adds	r3, r7, r1
 800086e:	2201      	movs	r2, #1
 8000870:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8000872:	187b      	adds	r3, r7, r1
 8000874:	2201      	movs	r2, #1
 8000876:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8000878:	187b      	adds	r3, r7, r1
 800087a:	2200      	movs	r2, #0
 800087c:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800087e:	1879      	adds	r1, r7, r1
 8000880:	4b22      	ldr	r3, [pc, #136]	@ (800090c <MX_RTC_Init+0x15c>)
 8000882:	2201      	movs	r2, #1
 8000884:	0018      	movs	r0, r3
 8000886:	f003 ff45 	bl	8004714 <HAL_RTC_SetDate>
 800088a:	1e03      	subs	r3, r0, #0
 800088c:	d001      	beq.n	8000892 <MX_RTC_Init+0xe2>
  {
    Error_Handler();
 800088e:	f000 fd09 	bl	80012a4 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 8000892:	003b      	movs	r3, r7
 8000894:	2201      	movs	r2, #1
 8000896:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 8000898:	003b      	movs	r3, r7
 800089a:	2201      	movs	r2, #1
 800089c:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 800089e:	003b      	movs	r3, r7
 80008a0:	2200      	movs	r2, #0
 80008a2:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80008a4:	003b      	movs	r3, r7
 80008a6:	2200      	movs	r2, #0
 80008a8:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 80008aa:	003b      	movs	r3, r7
 80008ac:	2200      	movs	r2, #0
 80008ae:	70da      	strb	r2, [r3, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80008b0:	003b      	movs	r3, r7
 80008b2:	2200      	movs	r2, #0
 80008b4:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80008b6:	003b      	movs	r3, r7
 80008b8:	2200      	movs	r2, #0
 80008ba:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 80008bc:	003b      	movs	r3, r7
 80008be:	4a15      	ldr	r2, [pc, #84]	@ (8000914 <MX_RTC_Init+0x164>)
 80008c0:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_SECONDS;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80008c2:	003b      	movs	r3, r7
 80008c4:	2200      	movs	r2, #0
 80008c6:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80008c8:	003b      	movs	r3, r7
 80008ca:	2200      	movs	r2, #0
 80008cc:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 80008ce:	003b      	movs	r3, r7
 80008d0:	2220      	movs	r2, #32
 80008d2:	2101      	movs	r1, #1
 80008d4:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 80008d6:	003b      	movs	r3, r7
 80008d8:	2280      	movs	r2, #128	@ 0x80
 80008da:	0052      	lsls	r2, r2, #1
 80008dc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80008de:	0039      	movs	r1, r7
 80008e0:	4b0a      	ldr	r3, [pc, #40]	@ (800090c <MX_RTC_Init+0x15c>)
 80008e2:	2201      	movs	r2, #1
 80008e4:	0018      	movs	r0, r3
 80008e6:	f003 fff5 	bl	80048d4 <HAL_RTC_SetAlarm_IT>
 80008ea:	1e03      	subs	r3, r0, #0
 80008ec:	d001      	beq.n	80008f2 <MX_RTC_Init+0x142>
  {
    Error_Handler();
 80008ee:	f000 fcd9 	bl	80012a4 <Error_Handler>
  }

  /** Enable Calibration
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_512HZ) != HAL_OK)
 80008f2:	4b06      	ldr	r3, [pc, #24]	@ (800090c <MX_RTC_Init+0x15c>)
 80008f4:	2100      	movs	r1, #0
 80008f6:	0018      	movs	r0, r3
 80008f8:	f004 fa5c 	bl	8004db4 <HAL_RTCEx_SetCalibrationOutPut>
 80008fc:	1e03      	subs	r3, r0, #0
 80008fe:	d001      	beq.n	8000904 <MX_RTC_Init+0x154>
  {
    Error_Handler();
 8000900:	f000 fcd0 	bl	80012a4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000904:	46c0      	nop			@ (mov r8, r8)
 8000906:	46bd      	mov	sp, r7
 8000908:	b010      	add	sp, #64	@ 0x40
 800090a:	bd80      	pop	{r7, pc}
 800090c:	20000128 	.word	0x20000128
 8000910:	40002800 	.word	0x40002800
 8000914:	80800080 	.word	0x80800080

08000918 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b08a      	sub	sp, #40	@ 0x28
 800091c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800091e:	231c      	movs	r3, #28
 8000920:	18fb      	adds	r3, r7, r3
 8000922:	0018      	movs	r0, r3
 8000924:	230c      	movs	r3, #12
 8000926:	001a      	movs	r2, r3
 8000928:	2100      	movs	r1, #0
 800092a:	f005 f93f 	bl	8005bac <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800092e:	003b      	movs	r3, r7
 8000930:	0018      	movs	r0, r3
 8000932:	231c      	movs	r3, #28
 8000934:	001a      	movs	r2, r3
 8000936:	2100      	movs	r1, #0
 8000938:	f005 f938 	bl	8005bac <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800093c:	4b24      	ldr	r3, [pc, #144]	@ (80009d0 <MX_TIM2_Init+0xb8>)
 800093e:	2280      	movs	r2, #128	@ 0x80
 8000940:	05d2      	lsls	r2, r2, #23
 8000942:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 800-1;
 8000944:	4b22      	ldr	r3, [pc, #136]	@ (80009d0 <MX_TIM2_Init+0xb8>)
 8000946:	4a23      	ldr	r2, [pc, #140]	@ (80009d4 <MX_TIM2_Init+0xbc>)
 8000948:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800094a:	4b21      	ldr	r3, [pc, #132]	@ (80009d0 <MX_TIM2_Init+0xb8>)
 800094c:	2200      	movs	r2, #0
 800094e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8000950:	4b1f      	ldr	r3, [pc, #124]	@ (80009d0 <MX_TIM2_Init+0xb8>)
 8000952:	2263      	movs	r2, #99	@ 0x63
 8000954:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000956:	4b1e      	ldr	r3, [pc, #120]	@ (80009d0 <MX_TIM2_Init+0xb8>)
 8000958:	2200      	movs	r2, #0
 800095a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800095c:	4b1c      	ldr	r3, [pc, #112]	@ (80009d0 <MX_TIM2_Init+0xb8>)
 800095e:	2200      	movs	r2, #0
 8000960:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000962:	4b1b      	ldr	r3, [pc, #108]	@ (80009d0 <MX_TIM2_Init+0xb8>)
 8000964:	0018      	movs	r0, r3
 8000966:	f004 fb3f 	bl	8004fe8 <HAL_TIM_PWM_Init>
 800096a:	1e03      	subs	r3, r0, #0
 800096c:	d001      	beq.n	8000972 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800096e:	f000 fc99 	bl	80012a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000972:	211c      	movs	r1, #28
 8000974:	187b      	adds	r3, r7, r1
 8000976:	2200      	movs	r2, #0
 8000978:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800097a:	187b      	adds	r3, r7, r1
 800097c:	2200      	movs	r2, #0
 800097e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000980:	187a      	adds	r2, r7, r1
 8000982:	4b13      	ldr	r3, [pc, #76]	@ (80009d0 <MX_TIM2_Init+0xb8>)
 8000984:	0011      	movs	r1, r2
 8000986:	0018      	movs	r0, r3
 8000988:	f005 f8a8 	bl	8005adc <HAL_TIMEx_MasterConfigSynchronization>
 800098c:	1e03      	subs	r3, r0, #0
 800098e:	d001      	beq.n	8000994 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000990:	f000 fc88 	bl	80012a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000994:	003b      	movs	r3, r7
 8000996:	2260      	movs	r2, #96	@ 0x60
 8000998:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800099a:	003b      	movs	r3, r7
 800099c:	2200      	movs	r2, #0
 800099e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009a0:	003b      	movs	r3, r7
 80009a2:	2200      	movs	r2, #0
 80009a4:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009a6:	003b      	movs	r3, r7
 80009a8:	2200      	movs	r2, #0
 80009aa:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80009ac:	0039      	movs	r1, r7
 80009ae:	4b08      	ldr	r3, [pc, #32]	@ (80009d0 <MX_TIM2_Init+0xb8>)
 80009b0:	2208      	movs	r2, #8
 80009b2:	0018      	movs	r0, r3
 80009b4:	f004 fc4e 	bl	8005254 <HAL_TIM_PWM_ConfigChannel>
 80009b8:	1e03      	subs	r3, r0, #0
 80009ba:	d001      	beq.n	80009c0 <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 80009bc:	f000 fc72 	bl	80012a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80009c0:	4b03      	ldr	r3, [pc, #12]	@ (80009d0 <MX_TIM2_Init+0xb8>)
 80009c2:	0018      	movs	r0, r3
 80009c4:	f000 ffce 	bl	8001964 <HAL_TIM_MspPostInit>

}
 80009c8:	46c0      	nop			@ (mov r8, r8)
 80009ca:	46bd      	mov	sp, r7
 80009cc:	b00a      	add	sp, #40	@ 0x28
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	20000154 	.word	0x20000154
 80009d4:	0000031f 	.word	0x0000031f

080009d8 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80009dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000a18 <MX_TIM14_Init+0x40>)
 80009de:	4a0f      	ldr	r2, [pc, #60]	@ (8000a1c <MX_TIM14_Init+0x44>)
 80009e0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 244*4;
 80009e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000a18 <MX_TIM14_Init+0x40>)
 80009e4:	22f4      	movs	r2, #244	@ 0xf4
 80009e6:	0092      	lsls	r2, r2, #2
 80009e8:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000a18 <MX_TIM14_Init+0x40>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 80009f0:	4b09      	ldr	r3, [pc, #36]	@ (8000a18 <MX_TIM14_Init+0x40>)
 80009f2:	4a0b      	ldr	r2, [pc, #44]	@ (8000a20 <MX_TIM14_Init+0x48>)
 80009f4:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009f6:	4b08      	ldr	r3, [pc, #32]	@ (8000a18 <MX_TIM14_Init+0x40>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009fc:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <MX_TIM14_Init+0x40>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000a02:	4b05      	ldr	r3, [pc, #20]	@ (8000a18 <MX_TIM14_Init+0x40>)
 8000a04:	0018      	movs	r0, r3
 8000a06:	f004 fa25 	bl	8004e54 <HAL_TIM_Base_Init>
 8000a0a:	1e03      	subs	r3, r0, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8000a0e:	f000 fc49 	bl	80012a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000a12:	46c0      	nop			@ (mov r8, r8)
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	200001a0 	.word	0x200001a0
 8000a1c:	40002000 	.word	0x40002000
 8000a20:	0000ffff 	.word	0x0000ffff

08000a24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a24:	b590      	push	{r4, r7, lr}
 8000a26:	b08b      	sub	sp, #44	@ 0x2c
 8000a28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a2a:	2414      	movs	r4, #20
 8000a2c:	193b      	adds	r3, r7, r4
 8000a2e:	0018      	movs	r0, r3
 8000a30:	2314      	movs	r3, #20
 8000a32:	001a      	movs	r2, r3
 8000a34:	2100      	movs	r1, #0
 8000a36:	f005 f8b9 	bl	8005bac <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a3a:	4b5e      	ldr	r3, [pc, #376]	@ (8000bb4 <MX_GPIO_Init+0x190>)
 8000a3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a3e:	4b5d      	ldr	r3, [pc, #372]	@ (8000bb4 <MX_GPIO_Init+0x190>)
 8000a40:	2104      	movs	r1, #4
 8000a42:	430a      	orrs	r2, r1
 8000a44:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a46:	4b5b      	ldr	r3, [pc, #364]	@ (8000bb4 <MX_GPIO_Init+0x190>)
 8000a48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a4a:	2204      	movs	r2, #4
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	613b      	str	r3, [r7, #16]
 8000a50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a52:	4b58      	ldr	r3, [pc, #352]	@ (8000bb4 <MX_GPIO_Init+0x190>)
 8000a54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a56:	4b57      	ldr	r3, [pc, #348]	@ (8000bb4 <MX_GPIO_Init+0x190>)
 8000a58:	2101      	movs	r1, #1
 8000a5a:	430a      	orrs	r2, r1
 8000a5c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a5e:	4b55      	ldr	r3, [pc, #340]	@ (8000bb4 <MX_GPIO_Init+0x190>)
 8000a60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a62:	2201      	movs	r2, #1
 8000a64:	4013      	ands	r3, r2
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a6a:	4b52      	ldr	r3, [pc, #328]	@ (8000bb4 <MX_GPIO_Init+0x190>)
 8000a6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a6e:	4b51      	ldr	r3, [pc, #324]	@ (8000bb4 <MX_GPIO_Init+0x190>)
 8000a70:	2108      	movs	r1, #8
 8000a72:	430a      	orrs	r2, r1
 8000a74:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a76:	4b4f      	ldr	r3, [pc, #316]	@ (8000bb4 <MX_GPIO_Init+0x190>)
 8000a78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a7a:	2208      	movs	r2, #8
 8000a7c:	4013      	ands	r3, r2
 8000a7e:	60bb      	str	r3, [r7, #8]
 8000a80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a82:	4b4c      	ldr	r3, [pc, #304]	@ (8000bb4 <MX_GPIO_Init+0x190>)
 8000a84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a86:	4b4b      	ldr	r3, [pc, #300]	@ (8000bb4 <MX_GPIO_Init+0x190>)
 8000a88:	2102      	movs	r1, #2
 8000a8a:	430a      	orrs	r2, r1
 8000a8c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a8e:	4b49      	ldr	r3, [pc, #292]	@ (8000bb4 <MX_GPIO_Init+0x190>)
 8000a90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a92:	2202      	movs	r2, #2
 8000a94:	4013      	ands	r3, r2
 8000a96:	607b      	str	r3, [r7, #4]
 8000a98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 8000a9a:	4947      	ldr	r1, [pc, #284]	@ (8000bb8 <MX_GPIO_Init+0x194>)
 8000a9c:	23a0      	movs	r3, #160	@ 0xa0
 8000a9e:	05db      	lsls	r3, r3, #23
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	f001 ff73 	bl	800298e <HAL_GPIO_WritePin>
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHIFT_STORE_CLK_GPIO_Port, SHIFT_STORE_CLK_Pin, GPIO_PIN_RESET);
 8000aa8:	4b44      	ldr	r3, [pc, #272]	@ (8000bbc <MX_GPIO_Init+0x198>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	2180      	movs	r1, #128	@ 0x80
 8000aae:	0018      	movs	r0, r3
 8000ab0:	f001 ff6d 	bl	800298e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CTOUCH_EN_GPIO_Port, CTOUCH_EN_Pin, GPIO_PIN_RESET);
 8000ab4:	2380      	movs	r3, #128	@ 0x80
 8000ab6:	009b      	lsls	r3, r3, #2
 8000ab8:	4841      	ldr	r0, [pc, #260]	@ (8000bc0 <MX_GPIO_Init+0x19c>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	0019      	movs	r1, r3
 8000abe:	f001 ff66 	bl	800298e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin BUZZER_OUT_Pin SHIFT_DATA_IN_Pin SHIFT_DATA_CLK_Pin
                           SHIFT_MCLR_Pin ALARM_LED_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 8000ac2:	193b      	adds	r3, r7, r4
 8000ac4:	4a3c      	ldr	r2, [pc, #240]	@ (8000bb8 <MX_GPIO_Init+0x194>)
 8000ac6:	601a      	str	r2, [r3, #0]
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac8:	193b      	adds	r3, r7, r4
 8000aca:	2201      	movs	r2, #1
 8000acc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ace:	193b      	adds	r3, r7, r4
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad4:	193b      	adds	r3, r7, r4
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ada:	193a      	adds	r2, r7, r4
 8000adc:	23a0      	movs	r3, #160	@ 0xa0
 8000ade:	05db      	lsls	r3, r3, #23
 8000ae0:	0011      	movs	r1, r2
 8000ae2:	0018      	movs	r0, r3
 8000ae4:	f001 fdd2 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pin : SHIFT_STORE_CLK_Pin */
  GPIO_InitStruct.Pin = SHIFT_STORE_CLK_Pin;
 8000ae8:	193b      	adds	r3, r7, r4
 8000aea:	2280      	movs	r2, #128	@ 0x80
 8000aec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aee:	193b      	adds	r3, r7, r4
 8000af0:	2201      	movs	r2, #1
 8000af2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af4:	193b      	adds	r3, r7, r4
 8000af6:	2200      	movs	r2, #0
 8000af8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000afa:	193b      	adds	r3, r7, r4
 8000afc:	2200      	movs	r2, #0
 8000afe:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SHIFT_STORE_CLK_GPIO_Port, &GPIO_InitStruct);
 8000b00:	193b      	adds	r3, r7, r4
 8000b02:	4a2e      	ldr	r2, [pc, #184]	@ (8000bbc <MX_GPIO_Init+0x198>)
 8000b04:	0019      	movs	r1, r3
 8000b06:	0010      	movs	r0, r2
 8000b08:	f001 fdc0 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pin : MINUTE_SET_BUTTON_Pin */
  GPIO_InitStruct.Pin = MINUTE_SET_BUTTON_Pin;
 8000b0c:	193b      	adds	r3, r7, r4
 8000b0e:	2280      	movs	r2, #128	@ 0x80
 8000b10:	0212      	lsls	r2, r2, #8
 8000b12:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b14:	193b      	adds	r3, r7, r4
 8000b16:	2284      	movs	r2, #132	@ 0x84
 8000b18:	0392      	lsls	r2, r2, #14
 8000b1a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b1c:	193b      	adds	r3, r7, r4
 8000b1e:	2201      	movs	r2, #1
 8000b20:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MINUTE_SET_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000b22:	193a      	adds	r2, r7, r4
 8000b24:	23a0      	movs	r3, #160	@ 0xa0
 8000b26:	05db      	lsls	r3, r3, #23
 8000b28:	0011      	movs	r1, r2
 8000b2a:	0018      	movs	r0, r3
 8000b2c:	f001 fdae 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pins : HOUR_SET_BUTTON_Pin ALARM_SET_BUTTON_Pin ALARM_EN_BUTTON_Pin DISPLAY_BUTTON_Pin */
  GPIO_InitStruct.Pin = HOUR_SET_BUTTON_Pin|ALARM_SET_BUTTON_Pin|ALARM_EN_BUTTON_Pin|DISPLAY_BUTTON_Pin;
 8000b30:	0021      	movs	r1, r4
 8000b32:	187b      	adds	r3, r7, r1
 8000b34:	220f      	movs	r2, #15
 8000b36:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b38:	187b      	adds	r3, r7, r1
 8000b3a:	2284      	movs	r2, #132	@ 0x84
 8000b3c:	0392      	lsls	r2, r2, #14
 8000b3e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b40:	187b      	adds	r3, r7, r1
 8000b42:	2201      	movs	r2, #1
 8000b44:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b46:	000c      	movs	r4, r1
 8000b48:	187b      	adds	r3, r7, r1
 8000b4a:	4a1e      	ldr	r2, [pc, #120]	@ (8000bc4 <MX_GPIO_Init+0x1a0>)
 8000b4c:	0019      	movs	r1, r3
 8000b4e:	0010      	movs	r0, r2
 8000b50:	f001 fd9c 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pin : CTOUCH_EN_Pin */
  GPIO_InitStruct.Pin = CTOUCH_EN_Pin;
 8000b54:	0021      	movs	r1, r4
 8000b56:	187b      	adds	r3, r7, r1
 8000b58:	2280      	movs	r2, #128	@ 0x80
 8000b5a:	0092      	lsls	r2, r2, #2
 8000b5c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b5e:	187b      	adds	r3, r7, r1
 8000b60:	2201      	movs	r2, #1
 8000b62:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b64:	187b      	adds	r3, r7, r1
 8000b66:	2200      	movs	r2, #0
 8000b68:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6a:	187b      	adds	r3, r7, r1
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CTOUCH_EN_GPIO_Port, &GPIO_InitStruct);
 8000b70:	187b      	adds	r3, r7, r1
 8000b72:	4a13      	ldr	r2, [pc, #76]	@ (8000bc0 <MX_GPIO_Init+0x19c>)
 8000b74:	0019      	movs	r1, r3
 8000b76:	0010      	movs	r0, r2
 8000b78:	f001 fd88 	bl	800268c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	2100      	movs	r1, #0
 8000b80:	2005      	movs	r0, #5
 8000b82:	f001 fd51 	bl	8002628 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000b86:	2005      	movs	r0, #5
 8000b88:	f001 fd63 	bl	8002652 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	2100      	movs	r1, #0
 8000b90:	2006      	movs	r0, #6
 8000b92:	f001 fd49 	bl	8002628 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8000b96:	2006      	movs	r0, #6
 8000b98:	f001 fd5b 	bl	8002652 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 1, 0);
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	2101      	movs	r1, #1
 8000ba0:	2007      	movs	r0, #7
 8000ba2:	f001 fd41 	bl	8002628 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000ba6:	2007      	movs	r0, #7
 8000ba8:	f001 fd53 	bl	8002652 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000bac:	46c0      	nop			@ (mov r8, r8)
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	b00b      	add	sp, #44	@ 0x2c
 8000bb2:	bd90      	pop	{r4, r7, pc}
 8000bb4:	40021000 	.word	0x40021000
 8000bb8:	00001f01 	.word	0x00001f01
 8000bbc:	50000800 	.word	0x50000800
 8000bc0:	50000400 	.word	0x50000400
 8000bc4:	50000c00 	.word	0x50000c00

08000bc8 <updateAndDisplayTime>:

/* USER CODE BEGIN 4 */

HAL_StatusTypeDef updateAndDisplayTime(void) {
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 8000bce:	1dfb      	adds	r3, r7, #7
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	701a      	strb	r2, [r3, #0]

	getRTCTime(&hrtc, &currTime, &currDate);
 8000bd4:	4a07      	ldr	r2, [pc, #28]	@ (8000bf4 <updateAndDisplayTime+0x2c>)
 8000bd6:	4908      	ldr	r1, [pc, #32]	@ (8000bf8 <updateAndDisplayTime+0x30>)
 8000bd8:	4b08      	ldr	r3, [pc, #32]	@ (8000bfc <updateAndDisplayTime+0x34>)
 8000bda:	0018      	movs	r0, r3
 8000bdc:	f7ff fc60 	bl	80004a0 <getRTCTime>
	sevSeg_updateDigits(&currTime);
 8000be0:	4b05      	ldr	r3, [pc, #20]	@ (8000bf8 <updateAndDisplayTime+0x30>)
 8000be2:	0018      	movs	r0, r3
 8000be4:	f000 fc7c 	bl	80014e0 <sevSeg_updateDigits>

	return halRet;
 8000be8:	1dfb      	adds	r3, r7, #7
 8000bea:	781b      	ldrb	r3, [r3, #0]

}
 8000bec:	0018      	movs	r0, r3
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	b002      	add	sp, #8
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	20000200 	.word	0x20000200
 8000bf8:	200001ec 	.word	0x200001ec
 8000bfc:	20000128 	.word	0x20000128

08000c00 <updateAndDisplayAlarm>:

HAL_StatusTypeDef updateAndDisplayAlarm(void) {
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 8000c06:	1dfb      	adds	r3, r7, #7
 8000c08:	2200      	movs	r2, #0
 8000c0a:	701a      	strb	r2, [r3, #0]

	sevSeg_updateDigits(&userAlarmTime);
 8000c0c:	4b04      	ldr	r3, [pc, #16]	@ (8000c20 <updateAndDisplayAlarm+0x20>)
 8000c0e:	0018      	movs	r0, r3
 8000c10:	f000 fc66 	bl	80014e0 <sevSeg_updateDigits>

	return halRet;
 8000c14:	1dfb      	adds	r3, r7, #7
 8000c16:	781b      	ldrb	r3, [r3, #0]

}
 8000c18:	0018      	movs	r0, r3
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	b002      	add	sp, #8
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	20000204 	.word	0x20000204

08000c24 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b08c      	sub	sp, #48	@ 0x30
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]

	  //printf("Enter current time minute increment interrupt\n\r");

	  RTC_AlarmTypeDef sAlarm;
	  getRTCTime(hrtc, &currTime, &currDate);
 8000c2c:	4a1e      	ldr	r2, [pc, #120]	@ (8000ca8 <HAL_RTC_AlarmAEventCallback+0x84>)
 8000c2e:	491f      	ldr	r1, [pc, #124]	@ (8000cac <HAL_RTC_AlarmAEventCallback+0x88>)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	0018      	movs	r0, r3
 8000c34:	f7ff fc34 	bl	80004a0 <getRTCTime>

	  if(sAlarm.AlarmTime.Minutes>58) {
 8000c38:	2208      	movs	r2, #8
 8000c3a:	18bb      	adds	r3, r7, r2
 8000c3c:	785b      	ldrb	r3, [r3, #1]
 8000c3e:	2b3a      	cmp	r3, #58	@ 0x3a
 8000c40:	d903      	bls.n	8000c4a <HAL_RTC_AlarmAEventCallback+0x26>
		sAlarm.AlarmTime.Minutes=0;
 8000c42:	18bb      	adds	r3, r7, r2
 8000c44:	2200      	movs	r2, #0
 8000c46:	705a      	strb	r2, [r3, #1]
 8000c48:	e006      	b.n	8000c58 <HAL_RTC_AlarmAEventCallback+0x34>
		//printf("Reset alarm time\n\r");
	  } else {
		sAlarm.AlarmTime.Minutes=sAlarm.AlarmTime.Minutes+1;
 8000c4a:	2108      	movs	r1, #8
 8000c4c:	187b      	adds	r3, r7, r1
 8000c4e:	785b      	ldrb	r3, [r3, #1]
 8000c50:	3301      	adds	r3, #1
 8000c52:	b2da      	uxtb	r2, r3
 8000c54:	187b      	adds	r3, r7, r1
 8000c56:	705a      	strb	r2, [r3, #1]
	  }
		while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 8000c58:	46c0      	nop			@ (mov r8, r8)
 8000c5a:	2308      	movs	r3, #8
 8000c5c:	18f9      	adds	r1, r7, r3
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	2200      	movs	r2, #0
 8000c62:	0018      	movs	r0, r3
 8000c64:	f003 fe36 	bl	80048d4 <HAL_RTC_SetAlarm_IT>
 8000c68:	1e03      	subs	r3, r0, #0
 8000c6a:	d1f6      	bne.n	8000c5a <HAL_RTC_AlarmAEventCallback+0x36>

	  updateAndDisplayTime();
 8000c6c:	f7ff ffac 	bl	8000bc8 <updateAndDisplayTime>

	  //printf("Current time: %u : %u : %u\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);

	  // If alarm is enabled and current time matches user alarm time, set off the alarm.
	  if(userAlarmToggle && userAlarmTime.Hours == currTime.Hours
 8000c70:	4b0f      	ldr	r3, [pc, #60]	@ (8000cb0 <HAL_RTC_AlarmAEventCallback+0x8c>)
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d013      	beq.n	8000ca0 <HAL_RTC_AlarmAEventCallback+0x7c>
 8000c78:	4b0e      	ldr	r3, [pc, #56]	@ (8000cb4 <HAL_RTC_AlarmAEventCallback+0x90>)
 8000c7a:	781a      	ldrb	r2, [r3, #0]
 8000c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000cac <HAL_RTC_AlarmAEventCallback+0x88>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	d10d      	bne.n	8000ca0 <HAL_RTC_AlarmAEventCallback+0x7c>
			  && userAlarmTime.Minutes == currTime.Minutes && userAlarmTime.TimeFormat == currTime.TimeFormat) {
 8000c84:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb4 <HAL_RTC_AlarmAEventCallback+0x90>)
 8000c86:	785a      	ldrb	r2, [r3, #1]
 8000c88:	4b08      	ldr	r3, [pc, #32]	@ (8000cac <HAL_RTC_AlarmAEventCallback+0x88>)
 8000c8a:	785b      	ldrb	r3, [r3, #1]
 8000c8c:	429a      	cmp	r2, r3
 8000c8e:	d107      	bne.n	8000ca0 <HAL_RTC_AlarmAEventCallback+0x7c>
 8000c90:	4b08      	ldr	r3, [pc, #32]	@ (8000cb4 <HAL_RTC_AlarmAEventCallback+0x90>)
 8000c92:	78da      	ldrb	r2, [r3, #3]
 8000c94:	4b05      	ldr	r3, [pc, #20]	@ (8000cac <HAL_RTC_AlarmAEventCallback+0x88>)
 8000c96:	78db      	ldrb	r3, [r3, #3]
 8000c98:	429a      	cmp	r2, r3
 8000c9a:	d101      	bne.n	8000ca0 <HAL_RTC_AlarmAEventCallback+0x7c>
		  userAlarmBeep();
 8000c9c:	f000 f80c 	bl	8000cb8 <userAlarmBeep>
	  }

}
 8000ca0:	46c0      	nop			@ (mov r8, r8)
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	b00c      	add	sp, #48	@ 0x30
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	20000200 	.word	0x20000200
 8000cac:	200001ec 	.word	0x200001ec
 8000cb0:	2000006d 	.word	0x2000006d
 8000cb4:	20000204 	.word	0x20000204

08000cb8 <userAlarmBeep>:

void userAlarmBeep() {
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Stop(timerDelay);
 8000cbe:	4b2c      	ldr	r3, [pc, #176]	@ (8000d70 <userAlarmBeep+0xb8>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	0018      	movs	r0, r3
 8000cc4:	f004 f96a 	bl	8004f9c <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8000cc8:	4b29      	ldr	r3, [pc, #164]	@ (8000d70 <userAlarmBeep+0xb8>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	0018      	movs	r0, r3
 8000cce:	f004 f919 	bl	8004f04 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8000cd2:	4b27      	ldr	r3, [pc, #156]	@ (8000d70 <userAlarmBeep+0xb8>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cda:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 8000cdc:	1cfb      	adds	r3, r7, #3
 8000cde:	2200      	movs	r2, #0
 8000ce0:	701a      	strb	r2, [r3, #0]

	uint8_t i = 0;
 8000ce2:	1cbb      	adds	r3, r7, #2
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	701a      	strb	r2, [r3, #0]

	do {						// Beep buzzer and blink display until snooze button is pressed

		updateAndDisplayTime();				// Update to current time and display
 8000ce8:	f7ff ff6e 	bl	8000bc8 <updateAndDisplayTime>

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 2)) {		// Use hardware timer to blink/beep display
 8000cec:	4b20      	ldr	r3, [pc, #128]	@ (8000d70 <userAlarmBeep+0xb8>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	1ad3      	subs	r3, r2, r3
 8000cf8:	4a1e      	ldr	r2, [pc, #120]	@ (8000d74 <userAlarmBeep+0xbc>)
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d926      	bls.n	8000d4c <userAlarmBeep+0x94>

			sevSeg_setIntensity(timerPWM, tim_PWM_CHANNEL, sevSeg_intensityDuty[displayBlink]);	// Toggle 0% to 50% duty cycle
 8000cfe:	4b1e      	ldr	r3, [pc, #120]	@ (8000d78 <userAlarmBeep+0xc0>)
 8000d00:	6818      	ldr	r0, [r3, #0]
 8000d02:	4b1e      	ldr	r3, [pc, #120]	@ (8000d7c <userAlarmBeep+0xc4>)
 8000d04:	6819      	ldr	r1, [r3, #0]
 8000d06:	1cfb      	adds	r3, r7, #3
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	4a1d      	ldr	r2, [pc, #116]	@ (8000d80 <userAlarmBeep+0xc8>)
 8000d0c:	5cd3      	ldrb	r3, [r2, r3]
 8000d0e:	001a      	movs	r2, r3
 8000d10:	f000 fc98 	bl	8001644 <sevSeg_setIntensity>

			HAL_GPIO_TogglePin(buzzerPort, buzzerPin);					// Toggle Buzzer
 8000d14:	4b1b      	ldr	r3, [pc, #108]	@ (8000d84 <userAlarmBeep+0xcc>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	2280      	movs	r2, #128	@ 0x80
 8000d1a:	0052      	lsls	r2, r2, #1
 8000d1c:	0011      	movs	r1, r2
 8000d1e:	0018      	movs	r0, r3
 8000d20:	f001 fe52 	bl	80029c8 <HAL_GPIO_TogglePin>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 8000d24:	4b12      	ldr	r3, [pc, #72]	@ (8000d70 <userAlarmBeep+0xb8>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d2c:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 8000d2e:	1cfb      	adds	r3, r7, #3
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	1e5a      	subs	r2, r3, #1
 8000d34:	4193      	sbcs	r3, r2
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	2201      	movs	r2, #1
 8000d3a:	4053      	eors	r3, r2
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	001a      	movs	r2, r3
 8000d40:	1cfb      	adds	r3, r7, #3
 8000d42:	701a      	strb	r2, [r3, #0]
 8000d44:	781a      	ldrb	r2, [r3, #0]
 8000d46:	2101      	movs	r1, #1
 8000d48:	400a      	ands	r2, r1
 8000d4a:	701a      	strb	r2, [r3, #0]

			//printf("Display Blink = %u\n\r", displayBlink);

		}

		i++;		// Get rid of. This is just for testing.
 8000d4c:	1cbb      	adds	r3, r7, #2
 8000d4e:	781a      	ldrb	r2, [r3, #0]
 8000d50:	1cbb      	adds	r3, r7, #2
 8000d52:	3201      	adds	r2, #1
 8000d54:	701a      	strb	r2, [r3, #0]

//	} while(capTouchTrigger(snoozeButtonPin));
	} while(i < 5);
 8000d56:	1cbb      	adds	r3, r7, #2
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	2b04      	cmp	r3, #4
 8000d5c:	d9c4      	bls.n	8000ce8 <userAlarmBeep+0x30>

	HAL_TIM_Base_Stop(timerDelay);
 8000d5e:	4b04      	ldr	r3, [pc, #16]	@ (8000d70 <userAlarmBeep+0xb8>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	0018      	movs	r0, r3
 8000d64:	f004 f91a 	bl	8004f9c <HAL_TIM_Base_Stop>

}
 8000d68:	46c0      	nop			@ (mov r8, r8)
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	b002      	add	sp, #8
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	20000020 	.word	0x20000020
 8000d74:	00007ffe 	.word	0x00007ffe
 8000d78:	20000024 	.word	0x20000024
 8000d7c:	20000028 	.word	0x20000028
 8000d80:	08005c2c 	.word	0x08005c2c
 8000d84:	20000008 	.word	0x20000008

08000d88 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 8000d88:	b590      	push	{r4, r7, lr}
 8000d8a:	b085      	sub	sp, #20
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	0002      	movs	r2, r0
 8000d90:	1dbb      	adds	r3, r7, #6
 8000d92:	801a      	strh	r2, [r3, #0]

	HAL_StatusTypeDef halRet;					// Flag for printing interrupt status

	if(GPIO_Pin == displayButtonPin) {
 8000d94:	2208      	movs	r2, #8
 8000d96:	1dbb      	adds	r3, r7, #6
 8000d98:	881b      	ldrh	r3, [r3, #0]
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d106      	bne.n	8000dac <HAL_GPIO_EXTI_Falling_Callback+0x24>
		halRet = displayButtonISR();
 8000d9e:	230f      	movs	r3, #15
 8000da0:	18fc      	adds	r4, r7, r3
 8000da2:	f000 f839 	bl	8000e18 <displayButtonISR>
 8000da6:	0003      	movs	r3, r0
 8000da8:	7023      	strb	r3, [r4, #0]
	}
	else {			//Code should never reach here, but do nothing if it does.
		__NOP();
	}

}
 8000daa:	e031      	b.n	8000e10 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == alarmEnableButtonPin) {
 8000dac:	2204      	movs	r2, #4
 8000dae:	1dbb      	adds	r3, r7, #6
 8000db0:	881b      	ldrh	r3, [r3, #0]
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d106      	bne.n	8000dc4 <HAL_GPIO_EXTI_Falling_Callback+0x3c>
		halRet = alarmEnableISR();
 8000db6:	230f      	movs	r3, #15
 8000db8:	18fc      	adds	r4, r7, r3
 8000dba:	f000 f85d 	bl	8000e78 <alarmEnableISR>
 8000dbe:	0003      	movs	r3, r0
 8000dc0:	7023      	strb	r3, [r4, #0]
}
 8000dc2:	e025      	b.n	8000e10 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == alarmSetButtonPin) {
 8000dc4:	2380      	movs	r3, #128	@ 0x80
 8000dc6:	021b      	lsls	r3, r3, #8
 8000dc8:	1dba      	adds	r2, r7, #6
 8000dca:	8812      	ldrh	r2, [r2, #0]
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	d106      	bne.n	8000dde <HAL_GPIO_EXTI_Falling_Callback+0x56>
		halRet = alarmSetISR();
 8000dd0:	230f      	movs	r3, #15
 8000dd2:	18fc      	adds	r4, r7, r3
 8000dd4:	f000 f884 	bl	8000ee0 <alarmSetISR>
 8000dd8:	0003      	movs	r3, r0
 8000dda:	7023      	strb	r3, [r4, #0]
}
 8000ddc:	e018      	b.n	8000e10 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == hourSetButtonPin) {
 8000dde:	2201      	movs	r2, #1
 8000de0:	1dbb      	adds	r3, r7, #6
 8000de2:	881b      	ldrh	r3, [r3, #0]
 8000de4:	4293      	cmp	r3, r2
 8000de6:	d106      	bne.n	8000df6 <HAL_GPIO_EXTI_Falling_Callback+0x6e>
		halRet = hourSetISR();
 8000de8:	230f      	movs	r3, #15
 8000dea:	18fc      	adds	r4, r7, r3
 8000dec:	f000 f954 	bl	8001098 <hourSetISR>
 8000df0:	0003      	movs	r3, r0
 8000df2:	7023      	strb	r3, [r4, #0]
}
 8000df4:	e00c      	b.n	8000e10 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == minuteSetButtonPin) {
 8000df6:	2202      	movs	r2, #2
 8000df8:	1dbb      	adds	r3, r7, #6
 8000dfa:	881b      	ldrh	r3, [r3, #0]
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	d106      	bne.n	8000e0e <HAL_GPIO_EXTI_Falling_Callback+0x86>
		halRet = minuteSetISR();
 8000e00:	230f      	movs	r3, #15
 8000e02:	18fc      	adds	r4, r7, r3
 8000e04:	f000 f974 	bl	80010f0 <minuteSetISR>
 8000e08:	0003      	movs	r3, r0
 8000e0a:	7023      	strb	r3, [r4, #0]
}
 8000e0c:	e000      	b.n	8000e10 <HAL_GPIO_EXTI_Falling_Callback+0x88>
		__NOP();
 8000e0e:	46c0      	nop			@ (mov r8, r8)
}
 8000e10:	46c0      	nop			@ (mov r8, r8)
 8000e12:	46bd      	mov	sp, r7
 8000e14:	b005      	add	sp, #20
 8000e16:	bd90      	pop	{r4, r7, pc}

08000e18 <displayButtonISR>:

HAL_StatusTypeDef displayButtonISR(void) {
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0

	//printf("Entered display toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 8000e1e:	1dfb      	adds	r3, r7, #7
 8000e20:	2200      	movs	r2, #0
 8000e22:	701a      	strb	r2, [r3, #0]

	updateAndDisplayTime();
 8000e24:	f7ff fed0 	bl	8000bc8 <updateAndDisplayTime>

	sevSeg_setIntensity(timerPWM, tim_PWM_CHANNEL, sevSeg_intensityDuty[displayToggle]);		//Turn display to proper duty cycle
 8000e28:	4b0f      	ldr	r3, [pc, #60]	@ (8000e68 <displayButtonISR+0x50>)
 8000e2a:	6818      	ldr	r0, [r3, #0]
 8000e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000e6c <displayButtonISR+0x54>)
 8000e2e:	6819      	ldr	r1, [r3, #0]
 8000e30:	4b0f      	ldr	r3, [pc, #60]	@ (8000e70 <displayButtonISR+0x58>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	001a      	movs	r2, r3
 8000e36:	4b0f      	ldr	r3, [pc, #60]	@ (8000e74 <displayButtonISR+0x5c>)
 8000e38:	5c9b      	ldrb	r3, [r3, r2]
 8000e3a:	001a      	movs	r2, r3
 8000e3c:	f000 fc02 	bl	8001644 <sevSeg_setIntensity>

	if(displayToggle >= 2) {			// Increment display toggle or reset back down to 0;
 8000e40:	4b0b      	ldr	r3, [pc, #44]	@ (8000e70 <displayButtonISR+0x58>)
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	2b01      	cmp	r3, #1
 8000e46:	d903      	bls.n	8000e50 <displayButtonISR+0x38>
		displayToggle = 0;
 8000e48:	4b09      	ldr	r3, [pc, #36]	@ (8000e70 <displayButtonISR+0x58>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	701a      	strb	r2, [r3, #0]
 8000e4e:	e005      	b.n	8000e5c <displayButtonISR+0x44>
//		HAL_GPIO_WritePin(GPIOB, PMLED, GPIO_PIN_RESET);		// If display is off, turn off AM/PM LED
	} else {
		displayToggle++;
 8000e50:	4b07      	ldr	r3, [pc, #28]	@ (8000e70 <displayButtonISR+0x58>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	3301      	adds	r3, #1
 8000e56:	b2da      	uxtb	r2, r3
 8000e58:	4b05      	ldr	r3, [pc, #20]	@ (8000e70 <displayButtonISR+0x58>)
 8000e5a:	701a      	strb	r2, [r3, #0]
	}

	return halRet;				// Return HAL status
 8000e5c:	1dfb      	adds	r3, r7, #7
 8000e5e:	781b      	ldrb	r3, [r3, #0]

}
 8000e60:	0018      	movs	r0, r3
 8000e62:	46bd      	mov	sp, r7
 8000e64:	b002      	add	sp, #8
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	20000024 	.word	0x20000024
 8000e6c:	20000028 	.word	0x20000028
 8000e70:	2000006c 	.word	0x2000006c
 8000e74:	08005c2c 	.word	0x08005c2c

08000e78 <alarmEnableISR>:

HAL_StatusTypeDef alarmEnableISR(void) {
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0

	//printf("Entered alarm toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 8000e7e:	1dfb      	adds	r3, r7, #7
 8000e80:	2200      	movs	r2, #0
 8000e82:	701a      	strb	r2, [r3, #0]

	if(!userAlarmToggle) {					// If alarm is disabled, enable it.
 8000e84:	4b14      	ldr	r3, [pc, #80]	@ (8000ed8 <alarmEnableISR+0x60>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	2201      	movs	r2, #1
 8000e8a:	4053      	eors	r3, r2
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d00b      	beq.n	8000eaa <alarmEnableISR+0x32>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_SET);			// Turn on alarm LED
 8000e92:	4b12      	ldr	r3, [pc, #72]	@ (8000edc <alarmEnableISR+0x64>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	2280      	movs	r2, #128	@ 0x80
 8000e98:	0151      	lsls	r1, r2, #5
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	0018      	movs	r0, r3
 8000e9e:	f001 fd76 	bl	800298e <HAL_GPIO_WritePin>
		userAlarmToggle = true;								// Toggle internal flag to true
 8000ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ed8 <alarmEnableISR+0x60>)
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	701a      	strb	r2, [r3, #0]
 8000ea8:	e010      	b.n	8000ecc <alarmEnableISR+0x54>

		//printf("User alarm set to: %u:%u:%u.\n\r", userAlarmTime.Hours,
								//userAlarmTime.Minutes, userAlarmTime.Seconds);

	}
	else if (userAlarmToggle) {				// If alarm is enabled, disable it.
 8000eaa:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed8 <alarmEnableISR+0x60>)
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d00b      	beq.n	8000eca <alarmEnableISR+0x52>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_RESET);			// Turn off alarm LED
 8000eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8000edc <alarmEnableISR+0x64>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	2280      	movs	r2, #128	@ 0x80
 8000eb8:	0151      	lsls	r1, r2, #5
 8000eba:	2200      	movs	r2, #0
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	f001 fd66 	bl	800298e <HAL_GPIO_WritePin>
		userAlarmToggle = false;							// Toggle internal flag to false
 8000ec2:	4b05      	ldr	r3, [pc, #20]	@ (8000ed8 <alarmEnableISR+0x60>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	701a      	strb	r2, [r3, #0]
 8000ec8:	e000      	b.n	8000ecc <alarmEnableISR+0x54>

		//printf("User alarm disabled.\n\r");
	}
	else {
		__NOP();							//Code should never reach here.
 8000eca:	46c0      	nop			@ (mov r8, r8)
	}

	return halRet;
 8000ecc:	1dfb      	adds	r3, r7, #7
 8000ece:	781b      	ldrb	r3, [r3, #0]

}
 8000ed0:	0018      	movs	r0, r3
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	b002      	add	sp, #8
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	2000006d 	.word	0x2000006d
 8000edc:	20000004 	.word	0x20000004

08000ee0 <alarmSetISR>:

HAL_StatusTypeDef alarmSetISR(void) {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
	//printf("Enter user alarm set ISR.\n\r");

	//printf("User alarm currently set to %u:%u:%u.\n\r", userAlarmTime.Hours,
			//userAlarmTime.Minutes, userAlarmTime.Seconds);

	HAL_StatusTypeDef halRet = HAL_OK;
 8000ee6:	1cbb      	adds	r3, r7, #2
 8000ee8:	2200      	movs	r2, #0
 8000eea:	701a      	strb	r2, [r3, #0]
	/*
	 * Wait for switch debounce
	 */

	// First wait for button to deactivate again
	while(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) != GPIO_PIN_SET);
 8000eec:	46c0      	nop			@ (mov r8, r8)
 8000eee:	4b64      	ldr	r3, [pc, #400]	@ (8001080 <alarmSetISR+0x1a0>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	2280      	movs	r2, #128	@ 0x80
 8000ef4:	0212      	lsls	r2, r2, #8
 8000ef6:	0011      	movs	r1, r2
 8000ef8:	0018      	movs	r0, r3
 8000efa:	f001 fd2b 	bl	8002954 <HAL_GPIO_ReadPin>
 8000efe:	0003      	movs	r3, r0
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d1f4      	bne.n	8000eee <alarmSetISR+0xe>

	// Go through debounce
	HAL_TIM_Base_Stop(timerDelay);
 8000f04:	4b5f      	ldr	r3, [pc, #380]	@ (8001084 <alarmSetISR+0x1a4>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	0018      	movs	r0, r3
 8000f0a:	f004 f847 	bl	8004f9c <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8000f0e:	4b5d      	ldr	r3, [pc, #372]	@ (8001084 <alarmSetISR+0x1a4>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	0018      	movs	r0, r3
 8000f14:	f003 fff6 	bl	8004f04 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8000f18:	4b5a      	ldr	r3, [pc, #360]	@ (8001084 <alarmSetISR+0x1a4>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f20:	607b      	str	r3, [r7, #4]

	do {

	}while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536 / 8));
 8000f22:	4b58      	ldr	r3, [pc, #352]	@ (8001084 <alarmSetISR+0x1a4>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	1ad2      	subs	r2, r2, r3
 8000f2e:	2380      	movs	r3, #128	@ 0x80
 8000f30:	019b      	lsls	r3, r3, #6
 8000f32:	429a      	cmp	r2, r3
 8000f34:	d9f5      	bls.n	8000f22 <alarmSetISR+0x42>


	/*
	 *  Poll for 1 second to see if the alarm set button is pressed again
	 */
	HAL_TIM_Base_Stop(timerDelay);
 8000f36:	4b53      	ldr	r3, [pc, #332]	@ (8001084 <alarmSetISR+0x1a4>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	0018      	movs	r0, r3
 8000f3c:	f004 f82e 	bl	8004f9c <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8000f40:	4b50      	ldr	r3, [pc, #320]	@ (8001084 <alarmSetISR+0x1a4>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	0018      	movs	r0, r3
 8000f46:	f003 ffdd 	bl	8004f04 <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8000f4a:	4b4e      	ldr	r3, [pc, #312]	@ (8001084 <alarmSetISR+0x1a4>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f52:	607b      	str	r3, [r7, #4]

	while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536)) {
 8000f54:	e00d      	b.n	8000f72 <alarmSetISR+0x92>

		if(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == GPIO_PIN_RESET) {
 8000f56:	4b4a      	ldr	r3, [pc, #296]	@ (8001080 <alarmSetISR+0x1a0>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	2280      	movs	r2, #128	@ 0x80
 8000f5c:	0212      	lsls	r2, r2, #8
 8000f5e:	0011      	movs	r1, r2
 8000f60:	0018      	movs	r0, r3
 8000f62:	f001 fcf7 	bl	8002954 <HAL_GPIO_ReadPin>
 8000f66:	1e03      	subs	r3, r0, #0
 8000f68:	d103      	bne.n	8000f72 <alarmSetISR+0x92>
			alarmSetMode = true;
 8000f6a:	4b47      	ldr	r3, [pc, #284]	@ (8001088 <alarmSetISR+0x1a8>)
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	701a      	strb	r2, [r3, #0]
//			HAL_GPIO_WritePin(debugLEDPort, debugLEDPin, GPIO_PIN_SET);
			break;
 8000f70:	e009      	b.n	8000f86 <alarmSetISR+0xa6>
	while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536)) {
 8000f72:	4b44      	ldr	r3, [pc, #272]	@ (8001084 <alarmSetISR+0x1a4>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	1ad2      	subs	r2, r2, r3
 8000f7e:	2380      	movs	r3, #128	@ 0x80
 8000f80:	025b      	lsls	r3, r3, #9
 8000f82:	429a      	cmp	r2, r3
 8000f84:	d9e7      	bls.n	8000f56 <alarmSetISR+0x76>
		}

	}

	// Go through debounce once again
	HAL_TIM_Base_Stop(timerDelay);
 8000f86:	4b3f      	ldr	r3, [pc, #252]	@ (8001084 <alarmSetISR+0x1a4>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	0018      	movs	r0, r3
 8000f8c:	f004 f806 	bl	8004f9c <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8000f90:	4b3c      	ldr	r3, [pc, #240]	@ (8001084 <alarmSetISR+0x1a4>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	0018      	movs	r0, r3
 8000f96:	f003 ffb5 	bl	8004f04 <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8000f9a:	4b3a      	ldr	r3, [pc, #232]	@ (8001084 <alarmSetISR+0x1a4>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fa2:	607b      	str	r3, [r7, #4]

	do {

	}while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536 / 4));
 8000fa4:	4b37      	ldr	r3, [pc, #220]	@ (8001084 <alarmSetISR+0x1a4>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	1ad2      	subs	r2, r2, r3
 8000fb0:	2380      	movs	r3, #128	@ 0x80
 8000fb2:	01db      	lsls	r3, r3, #7
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	d9f5      	bls.n	8000fa4 <alarmSetISR+0xc4>
	/*
	 * Then, if we are in alarm set mode, go through the
	 * alarm set process until the button is pressed again
	 */

	HAL_TIM_Base_Stop(timerDelay);
 8000fb8:	4b32      	ldr	r3, [pc, #200]	@ (8001084 <alarmSetISR+0x1a4>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	0018      	movs	r0, r3
 8000fbe:	f003 ffed 	bl	8004f9c <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8000fc2:	4b30      	ldr	r3, [pc, #192]	@ (8001084 <alarmSetISR+0x1a4>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	0018      	movs	r0, r3
 8000fc8:	f003 ff9c 	bl	8004f04 <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8000fcc:	4b2d      	ldr	r3, [pc, #180]	@ (8001084 <alarmSetISR+0x1a4>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fd4:	607b      	str	r3, [r7, #4]

	if(alarmSetMode) {
 8000fd6:	4b2c      	ldr	r3, [pc, #176]	@ (8001088 <alarmSetISR+0x1a8>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d046      	beq.n	800106c <alarmSetISR+0x18c>

		bool displayBlink = false;
 8000fde:	1cfb      	adds	r3, r7, #3
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	701a      	strb	r2, [r3, #0]

		do {											// while the alarm set button is not held down, blink display.

			updateAndDisplayAlarm();
 8000fe4:	f7ff fe0c 	bl	8000c00 <updateAndDisplayAlarm>

			if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65536 / 2)) {
 8000fe8:	4b26      	ldr	r3, [pc, #152]	@ (8001084 <alarmSetISR+0x1a4>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	1ad2      	subs	r2, r2, r3
 8000ff4:	2380      	movs	r3, #128	@ 0x80
 8000ff6:	021b      	lsls	r3, r3, #8
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	d31e      	bcc.n	800103a <alarmSetISR+0x15a>

//				HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);

				sevSeg_setIntensity(timerPWM, tim_PWM_CHANNEL, sevSeg_intensityDuty[displayBlink]);		// Initialize to whatever duty cycle
 8000ffc:	4b23      	ldr	r3, [pc, #140]	@ (800108c <alarmSetISR+0x1ac>)
 8000ffe:	6818      	ldr	r0, [r3, #0]
 8001000:	4b23      	ldr	r3, [pc, #140]	@ (8001090 <alarmSetISR+0x1b0>)
 8001002:	6819      	ldr	r1, [r3, #0]
 8001004:	1cfb      	adds	r3, r7, #3
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	4a22      	ldr	r2, [pc, #136]	@ (8001094 <alarmSetISR+0x1b4>)
 800100a:	5cd3      	ldrb	r3, [r2, r3]
 800100c:	001a      	movs	r2, r3
 800100e:	f000 fb19 	bl	8001644 <sevSeg_setIntensity>

				timerVal = __HAL_TIM_GET_COUNTER(timerDelay);
 8001012:	4b1c      	ldr	r3, [pc, #112]	@ (8001084 <alarmSetISR+0x1a4>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800101a:	607b      	str	r3, [r7, #4]
				displayBlink = !displayBlink;
 800101c:	1cfb      	adds	r3, r7, #3
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	1e5a      	subs	r2, r3, #1
 8001022:	4193      	sbcs	r3, r2
 8001024:	b2db      	uxtb	r3, r3
 8001026:	2201      	movs	r2, #1
 8001028:	4053      	eors	r3, r2
 800102a:	b2db      	uxtb	r3, r3
 800102c:	001a      	movs	r2, r3
 800102e:	1cfb      	adds	r3, r7, #3
 8001030:	701a      	strb	r2, [r3, #0]
 8001032:	781a      	ldrb	r2, [r3, #0]
 8001034:	2101      	movs	r1, #1
 8001036:	400a      	ands	r2, r1
 8001038:	701a      	strb	r2, [r3, #0]

			}

		}while(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) != GPIO_PIN_RESET);
 800103a:	4b11      	ldr	r3, [pc, #68]	@ (8001080 <alarmSetISR+0x1a0>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	2280      	movs	r2, #128	@ 0x80
 8001040:	0212      	lsls	r2, r2, #8
 8001042:	0011      	movs	r1, r2
 8001044:	0018      	movs	r0, r3
 8001046:	f001 fc85 	bl	8002954 <HAL_GPIO_ReadPin>
 800104a:	1e03      	subs	r3, r0, #0
 800104c:	d1ca      	bne.n	8000fe4 <alarmSetISR+0x104>

//		HAL_GPIO_WritePin(debugLEDPort, debugLEDPin, GPIO_PIN_RESET);

		sevSeg_setIntensity(timerPWM, tim_PWM_CHANNEL, sevSeg_intensityDuty[1]);			// Turn display back to 50% intensity
 800104e:	4b0f      	ldr	r3, [pc, #60]	@ (800108c <alarmSetISR+0x1ac>)
 8001050:	6818      	ldr	r0, [r3, #0]
 8001052:	4b0f      	ldr	r3, [pc, #60]	@ (8001090 <alarmSetISR+0x1b0>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	225a      	movs	r2, #90	@ 0x5a
 8001058:	0019      	movs	r1, r3
 800105a:	f000 faf3 	bl	8001644 <sevSeg_setIntensity>

		HAL_TIM_Base_Stop(timerDelay);
 800105e:	4b09      	ldr	r3, [pc, #36]	@ (8001084 <alarmSetISR+0x1a4>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	0018      	movs	r0, r3
 8001064:	f003 ff9a 	bl	8004f9c <HAL_TIM_Base_Stop>

		updateAndDisplayTime();
 8001068:	f7ff fdae 	bl	8000bc8 <updateAndDisplayTime>

	}

	alarmSetMode = false;		// We have exited alarm set mode
 800106c:	4b06      	ldr	r3, [pc, #24]	@ (8001088 <alarmSetISR+0x1a8>)
 800106e:	2200      	movs	r2, #0
 8001070:	701a      	strb	r2, [r3, #0]

	//printf("Current time back to %u:%u:%u.\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);

	return halRet;
 8001072:	1cbb      	adds	r3, r7, #2
 8001074:	781b      	ldrb	r3, [r3, #0]

}
 8001076:	0018      	movs	r0, r3
 8001078:	46bd      	mov	sp, r7
 800107a:	b002      	add	sp, #8
 800107c:	bd80      	pop	{r7, pc}
 800107e:	46c0      	nop			@ (mov r8, r8)
 8001080:	20000000 	.word	0x20000000
 8001084:	20000020 	.word	0x20000020
 8001088:	20000218 	.word	0x20000218
 800108c:	20000024 	.word	0x20000024
 8001090:	20000028 	.word	0x20000028
 8001094:	08005c2c 	.word	0x08005c2c

08001098 <hourSetISR>:

HAL_StatusTypeDef hourSetISR(void) {
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0

//	printf("Entered hour set ISR.\n\r");
//	HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);


	HAL_StatusTypeDef halRet = HAL_OK;
 800109e:	1dfb      	adds	r3, r7, #7
 80010a0:	2200      	movs	r2, #0
 80010a2:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 80010a4:	4b0e      	ldr	r3, [pc, #56]	@ (80010e0 <hourSetISR+0x48>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d002      	beq.n	80010b2 <hourSetISR+0x1a>

		alarmHourInc();
 80010ac:	f000 f84c 	bl	8001148 <alarmHourInc>
 80010b0:	e00f      	b.n	80010d2 <hourSetISR+0x3a>
				//userAlarmTime.Minutes, userAlarmTime.Seconds);

	}
	else {									// Otherwise, change current time hour.

		currHourInc();
 80010b2:	f000 f877 	bl	80011a4 <currHourInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 80010b6:	490b      	ldr	r1, [pc, #44]	@ (80010e4 <hourSetISR+0x4c>)
 80010b8:	4b0b      	ldr	r3, [pc, #44]	@ (80010e8 <hourSetISR+0x50>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	0018      	movs	r0, r3
 80010be:	f003 fa25 	bl	800450c <HAL_RTC_SetTime>

		updateAndDisplayTime();
 80010c2:	f7ff fd81 	bl	8000bc8 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 80010c6:	4a09      	ldr	r2, [pc, #36]	@ (80010ec <hourSetISR+0x54>)
 80010c8:	4906      	ldr	r1, [pc, #24]	@ (80010e4 <hourSetISR+0x4c>)
 80010ca:	4b07      	ldr	r3, [pc, #28]	@ (80010e8 <hourSetISR+0x50>)
 80010cc:	0018      	movs	r0, r3
 80010ce:	f7ff f9e7 	bl	80004a0 <getRTCTime>

		//printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}

	return halRet;
 80010d2:	1dfb      	adds	r3, r7, #7
 80010d4:	781b      	ldrb	r3, [r3, #0]

}
 80010d6:	0018      	movs	r0, r3
 80010d8:	46bd      	mov	sp, r7
 80010da:	b002      	add	sp, #8
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	46c0      	nop			@ (mov r8, r8)
 80010e0:	20000218 	.word	0x20000218
 80010e4:	200001ec 	.word	0x200001ec
 80010e8:	20000128 	.word	0x20000128
 80010ec:	20000200 	.word	0x20000200

080010f0 <minuteSetISR>:

HAL_StatusTypeDef minuteSetISR(void) {
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0

//	printf("Entered minute set ISR.\n\r");
//	HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);

	HAL_StatusTypeDef halRet = HAL_OK;
 80010f6:	1dfb      	adds	r3, r7, #7
 80010f8:	2200      	movs	r2, #0
 80010fa:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 80010fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001138 <minuteSetISR+0x48>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d002      	beq.n	800110a <minuteSetISR+0x1a>

		alarmMinuteInc();
 8001104:	f000 f888 	bl	8001218 <alarmMinuteInc>
 8001108:	e00f      	b.n	800112a <minuteSetISR+0x3a>
				//userAlarmTime.Minutes, userAlarmTime.Seconds);

	}
	else {									// Otherwise, change current time hour.

		currMinuteInc();
 800110a:	f000 f8a3 	bl	8001254 <currMinuteInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 800110e:	490b      	ldr	r1, [pc, #44]	@ (800113c <minuteSetISR+0x4c>)
 8001110:	4b0b      	ldr	r3, [pc, #44]	@ (8001140 <minuteSetISR+0x50>)
 8001112:	2200      	movs	r2, #0
 8001114:	0018      	movs	r0, r3
 8001116:	f003 f9f9 	bl	800450c <HAL_RTC_SetTime>

		updateAndDisplayTime();
 800111a:	f7ff fd55 	bl	8000bc8 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 800111e:	4a09      	ldr	r2, [pc, #36]	@ (8001144 <minuteSetISR+0x54>)
 8001120:	4906      	ldr	r1, [pc, #24]	@ (800113c <minuteSetISR+0x4c>)
 8001122:	4b07      	ldr	r3, [pc, #28]	@ (8001140 <minuteSetISR+0x50>)
 8001124:	0018      	movs	r0, r3
 8001126:	f7ff f9bb 	bl	80004a0 <getRTCTime>

		//printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}

	return halRet;
 800112a:	1dfb      	adds	r3, r7, #7
 800112c:	781b      	ldrb	r3, [r3, #0]
}
 800112e:	0018      	movs	r0, r3
 8001130:	46bd      	mov	sp, r7
 8001132:	b002      	add	sp, #8
 8001134:	bd80      	pop	{r7, pc}
 8001136:	46c0      	nop			@ (mov r8, r8)
 8001138:	20000218 	.word	0x20000218
 800113c:	200001ec 	.word	0x200001ec
 8001140:	20000128 	.word	0x20000128
 8001144:	20000200 	.word	0x20000200

08001148 <alarmHourInc>:

void alarmHourInc(void) {
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0

	if(userAlarmTime.Hours >= 12) {
 800114c:	4b14      	ldr	r3, [pc, #80]	@ (80011a0 <alarmHourInc+0x58>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b0b      	cmp	r3, #11
 8001152:	d903      	bls.n	800115c <alarmHourInc+0x14>
		userAlarmTime.Hours = 1;
 8001154:	4b12      	ldr	r3, [pc, #72]	@ (80011a0 <alarmHourInc+0x58>)
 8001156:	2201      	movs	r2, #1
 8001158:	701a      	strb	r2, [r3, #0]
	}
	else {
		__NOP();
	}

}
 800115a:	e01e      	b.n	800119a <alarmHourInc+0x52>
	else if(userAlarmTime.Hours == 11) {
 800115c:	4b10      	ldr	r3, [pc, #64]	@ (80011a0 <alarmHourInc+0x58>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	2b0b      	cmp	r3, #11
 8001162:	d10e      	bne.n	8001182 <alarmHourInc+0x3a>
		if(userAlarmTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8001164:	4b0e      	ldr	r3, [pc, #56]	@ (80011a0 <alarmHourInc+0x58>)
 8001166:	78db      	ldrb	r3, [r3, #3]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d103      	bne.n	8001174 <alarmHourInc+0x2c>
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 800116c:	4b0c      	ldr	r3, [pc, #48]	@ (80011a0 <alarmHourInc+0x58>)
 800116e:	2201      	movs	r2, #1
 8001170:	70da      	strb	r2, [r3, #3]
 8001172:	e002      	b.n	800117a <alarmHourInc+0x32>
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8001174:	4b0a      	ldr	r3, [pc, #40]	@ (80011a0 <alarmHourInc+0x58>)
 8001176:	2200      	movs	r2, #0
 8001178:	70da      	strb	r2, [r3, #3]
		userAlarmTime.Hours = 12;
 800117a:	4b09      	ldr	r3, [pc, #36]	@ (80011a0 <alarmHourInc+0x58>)
 800117c:	220c      	movs	r2, #12
 800117e:	701a      	strb	r2, [r3, #0]
}
 8001180:	e00b      	b.n	800119a <alarmHourInc+0x52>
	else if(userAlarmTime.Hours < 11) {
 8001182:	4b07      	ldr	r3, [pc, #28]	@ (80011a0 <alarmHourInc+0x58>)
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	2b0a      	cmp	r3, #10
 8001188:	d806      	bhi.n	8001198 <alarmHourInc+0x50>
		userAlarmTime.Hours = userAlarmTime.Hours + 1;
 800118a:	4b05      	ldr	r3, [pc, #20]	@ (80011a0 <alarmHourInc+0x58>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	3301      	adds	r3, #1
 8001190:	b2da      	uxtb	r2, r3
 8001192:	4b03      	ldr	r3, [pc, #12]	@ (80011a0 <alarmHourInc+0x58>)
 8001194:	701a      	strb	r2, [r3, #0]
}
 8001196:	e000      	b.n	800119a <alarmHourInc+0x52>
		__NOP();
 8001198:	46c0      	nop			@ (mov r8, r8)
}
 800119a:	46c0      	nop			@ (mov r8, r8)
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	20000204 	.word	0x20000204

080011a4 <currHourInc>:

void currHourInc(void) {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 80011a8:	4a17      	ldr	r2, [pc, #92]	@ (8001208 <currHourInc+0x64>)
 80011aa:	4918      	ldr	r1, [pc, #96]	@ (800120c <currHourInc+0x68>)
 80011ac:	4b18      	ldr	r3, [pc, #96]	@ (8001210 <currHourInc+0x6c>)
 80011ae:	0018      	movs	r0, r3
 80011b0:	f7ff f976 	bl	80004a0 <getRTCTime>

	if(currTime.Hours >= 12) {
 80011b4:	4b15      	ldr	r3, [pc, #84]	@ (800120c <currHourInc+0x68>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	2b0b      	cmp	r3, #11
 80011ba:	d903      	bls.n	80011c4 <currHourInc+0x20>
		currTime.Hours = 1;
 80011bc:	4b13      	ldr	r3, [pc, #76]	@ (800120c <currHourInc+0x68>)
 80011be:	2201      	movs	r2, #1
 80011c0:	701a      	strb	r2, [r3, #0]
	}
	else {
		__NOP();
	}

}
 80011c2:	e01e      	b.n	8001202 <currHourInc+0x5e>
	else if(currTime.Hours == 11) {
 80011c4:	4b11      	ldr	r3, [pc, #68]	@ (800120c <currHourInc+0x68>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	2b0b      	cmp	r3, #11
 80011ca:	d10e      	bne.n	80011ea <currHourInc+0x46>
		if(currTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 80011cc:	4b0f      	ldr	r3, [pc, #60]	@ (800120c <currHourInc+0x68>)
 80011ce:	78db      	ldrb	r3, [r3, #3]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d103      	bne.n	80011dc <currHourInc+0x38>
			currTime.TimeFormat = RTC_HOURFORMAT12_PM;
 80011d4:	4b0d      	ldr	r3, [pc, #52]	@ (800120c <currHourInc+0x68>)
 80011d6:	2201      	movs	r2, #1
 80011d8:	70da      	strb	r2, [r3, #3]
 80011da:	e002      	b.n	80011e2 <currHourInc+0x3e>
			currTime.TimeFormat = RTC_HOURFORMAT12_AM;
 80011dc:	4b0b      	ldr	r3, [pc, #44]	@ (800120c <currHourInc+0x68>)
 80011de:	2200      	movs	r2, #0
 80011e0:	70da      	strb	r2, [r3, #3]
		currTime.Hours = 12;
 80011e2:	4b0a      	ldr	r3, [pc, #40]	@ (800120c <currHourInc+0x68>)
 80011e4:	220c      	movs	r2, #12
 80011e6:	701a      	strb	r2, [r3, #0]
}
 80011e8:	e00b      	b.n	8001202 <currHourInc+0x5e>
	else if(userAlarmTime.Hours < 11) {
 80011ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001214 <currHourInc+0x70>)
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	2b0a      	cmp	r3, #10
 80011f0:	d806      	bhi.n	8001200 <currHourInc+0x5c>
		currTime.Hours = currTime.Hours + 1;
 80011f2:	4b06      	ldr	r3, [pc, #24]	@ (800120c <currHourInc+0x68>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	3301      	adds	r3, #1
 80011f8:	b2da      	uxtb	r2, r3
 80011fa:	4b04      	ldr	r3, [pc, #16]	@ (800120c <currHourInc+0x68>)
 80011fc:	701a      	strb	r2, [r3, #0]
}
 80011fe:	e000      	b.n	8001202 <currHourInc+0x5e>
		__NOP();
 8001200:	46c0      	nop			@ (mov r8, r8)
}
 8001202:	46c0      	nop			@ (mov r8, r8)
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	20000200 	.word	0x20000200
 800120c:	200001ec 	.word	0x200001ec
 8001210:	20000128 	.word	0x20000128
 8001214:	20000204 	.word	0x20000204

08001218 <alarmMinuteInc>:

void alarmMinuteInc(void) {
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0

	if(userAlarmTime.Minutes >= 59) {
 800121c:	4b0c      	ldr	r3, [pc, #48]	@ (8001250 <alarmMinuteInc+0x38>)
 800121e:	785b      	ldrb	r3, [r3, #1]
 8001220:	2b3a      	cmp	r3, #58	@ 0x3a
 8001222:	d905      	bls.n	8001230 <alarmMinuteInc+0x18>
		alarmHourInc();
 8001224:	f7ff ff90 	bl	8001148 <alarmHourInc>
		userAlarmTime.Minutes = 0;
 8001228:	4b09      	ldr	r3, [pc, #36]	@ (8001250 <alarmMinuteInc+0x38>)
 800122a:	2200      	movs	r2, #0
 800122c:	705a      	strb	r2, [r3, #1]
	}
	else {
		__NOP();
	}

}
 800122e:	e00b      	b.n	8001248 <alarmMinuteInc+0x30>
	else if(userAlarmTime.Minutes < 59) {
 8001230:	4b07      	ldr	r3, [pc, #28]	@ (8001250 <alarmMinuteInc+0x38>)
 8001232:	785b      	ldrb	r3, [r3, #1]
 8001234:	2b3a      	cmp	r3, #58	@ 0x3a
 8001236:	d806      	bhi.n	8001246 <alarmMinuteInc+0x2e>
		userAlarmTime.Minutes = userAlarmTime.Minutes + 1;
 8001238:	4b05      	ldr	r3, [pc, #20]	@ (8001250 <alarmMinuteInc+0x38>)
 800123a:	785b      	ldrb	r3, [r3, #1]
 800123c:	3301      	adds	r3, #1
 800123e:	b2da      	uxtb	r2, r3
 8001240:	4b03      	ldr	r3, [pc, #12]	@ (8001250 <alarmMinuteInc+0x38>)
 8001242:	705a      	strb	r2, [r3, #1]
}
 8001244:	e000      	b.n	8001248 <alarmMinuteInc+0x30>
		__NOP();
 8001246:	46c0      	nop			@ (mov r8, r8)
}
 8001248:	46c0      	nop			@ (mov r8, r8)
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	46c0      	nop			@ (mov r8, r8)
 8001250:	20000204 	.word	0x20000204

08001254 <currMinuteInc>:

void currMinuteInc(void) {
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 8001258:	4a0f      	ldr	r2, [pc, #60]	@ (8001298 <currMinuteInc+0x44>)
 800125a:	4910      	ldr	r1, [pc, #64]	@ (800129c <currMinuteInc+0x48>)
 800125c:	4b10      	ldr	r3, [pc, #64]	@ (80012a0 <currMinuteInc+0x4c>)
 800125e:	0018      	movs	r0, r3
 8001260:	f7ff f91e 	bl	80004a0 <getRTCTime>

	if(currTime.Minutes >= 59) {
 8001264:	4b0d      	ldr	r3, [pc, #52]	@ (800129c <currMinuteInc+0x48>)
 8001266:	785b      	ldrb	r3, [r3, #1]
 8001268:	2b3a      	cmp	r3, #58	@ 0x3a
 800126a:	d905      	bls.n	8001278 <currMinuteInc+0x24>
		currHourInc();
 800126c:	f7ff ff9a 	bl	80011a4 <currHourInc>
		currTime.Minutes = 0;
 8001270:	4b0a      	ldr	r3, [pc, #40]	@ (800129c <currMinuteInc+0x48>)
 8001272:	2200      	movs	r2, #0
 8001274:	705a      	strb	r2, [r3, #1]
	}
	else {
		__NOP();
	}

}
 8001276:	e00b      	b.n	8001290 <currMinuteInc+0x3c>
	else if(currTime.Minutes < 59) {
 8001278:	4b08      	ldr	r3, [pc, #32]	@ (800129c <currMinuteInc+0x48>)
 800127a:	785b      	ldrb	r3, [r3, #1]
 800127c:	2b3a      	cmp	r3, #58	@ 0x3a
 800127e:	d806      	bhi.n	800128e <currMinuteInc+0x3a>
		currTime.Minutes = currTime.Minutes + 1;
 8001280:	4b06      	ldr	r3, [pc, #24]	@ (800129c <currMinuteInc+0x48>)
 8001282:	785b      	ldrb	r3, [r3, #1]
 8001284:	3301      	adds	r3, #1
 8001286:	b2da      	uxtb	r2, r3
 8001288:	4b04      	ldr	r3, [pc, #16]	@ (800129c <currMinuteInc+0x48>)
 800128a:	705a      	strb	r2, [r3, #1]
}
 800128c:	e000      	b.n	8001290 <currMinuteInc+0x3c>
		__NOP();
 800128e:	46c0      	nop			@ (mov r8, r8)
}
 8001290:	46c0      	nop			@ (mov r8, r8)
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	46c0      	nop			@ (mov r8, r8)
 8001298:	20000200 	.word	0x20000200
 800129c:	200001ec 	.word	0x200001ec
 80012a0:	20000128 	.word	0x20000128

080012a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012a8:	b672      	cpsid	i
}
 80012aa:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012ac:	46c0      	nop			@ (mov r8, r8)
 80012ae:	e7fd      	b.n	80012ac <Error_Handler+0x8>

080012b0 <sevSeg_Init>:


void sevSeg_Init(uint16_t shiftDataPin, uint16_t shiftDataClockPin, uint16_t shiftStoreClockPin,
					uint16_t shiftOutputEnablePin, uint16_t shiftMCLRPin,
					GPIO_TypeDef **GPIOPortArray, TIM_HandleTypeDef *htim, TIM_HandleTypeDef *htim_PWM,
					uint32_t tim_PWM_CHANNEL) {
 80012b0:	b5b0      	push	{r4, r5, r7, lr}
 80012b2:	b088      	sub	sp, #32
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	0005      	movs	r5, r0
 80012b8:	000c      	movs	r4, r1
 80012ba:	0010      	movs	r0, r2
 80012bc:	0019      	movs	r1, r3
 80012be:	1dbb      	adds	r3, r7, #6
 80012c0:	1c2a      	adds	r2, r5, #0
 80012c2:	801a      	strh	r2, [r3, #0]
 80012c4:	1d3b      	adds	r3, r7, #4
 80012c6:	1c22      	adds	r2, r4, #0
 80012c8:	801a      	strh	r2, [r3, #0]
 80012ca:	1cbb      	adds	r3, r7, #2
 80012cc:	1c02      	adds	r2, r0, #0
 80012ce:	801a      	strh	r2, [r3, #0]
 80012d0:	003b      	movs	r3, r7
 80012d2:	1c0a      	adds	r2, r1, #0
 80012d4:	801a      	strh	r2, [r3, #0]

	shiftData = shiftDataPin;
 80012d6:	4b7a      	ldr	r3, [pc, #488]	@ (80014c0 <sevSeg_Init+0x210>)
 80012d8:	1dba      	adds	r2, r7, #6
 80012da:	8812      	ldrh	r2, [r2, #0]
 80012dc:	801a      	strh	r2, [r3, #0]
	shiftDataClock = shiftDataClockPin;
 80012de:	4b79      	ldr	r3, [pc, #484]	@ (80014c4 <sevSeg_Init+0x214>)
 80012e0:	1d3a      	adds	r2, r7, #4
 80012e2:	8812      	ldrh	r2, [r2, #0]
 80012e4:	801a      	strh	r2, [r3, #0]
	shiftStoreClock = shiftStoreClockPin;
 80012e6:	4b78      	ldr	r3, [pc, #480]	@ (80014c8 <sevSeg_Init+0x218>)
 80012e8:	1cba      	adds	r2, r7, #2
 80012ea:	8812      	ldrh	r2, [r2, #0]
 80012ec:	801a      	strh	r2, [r3, #0]
	shiftOutputEnable = shiftOutputEnablePin;
 80012ee:	4b77      	ldr	r3, [pc, #476]	@ (80014cc <sevSeg_Init+0x21c>)
 80012f0:	003a      	movs	r2, r7
 80012f2:	8812      	ldrh	r2, [r2, #0]
 80012f4:	801a      	strh	r2, [r3, #0]
	shiftMCLR = shiftMCLRPin;
 80012f6:	4a76      	ldr	r2, [pc, #472]	@ (80014d0 <sevSeg_Init+0x220>)
 80012f8:	2330      	movs	r3, #48	@ 0x30
 80012fa:	18fb      	adds	r3, r7, r3
 80012fc:	881b      	ldrh	r3, [r3, #0]
 80012fe:	8013      	strh	r3, [r2, #0]

	for(int i = 0; i < 5; i++) {
 8001300:	2300      	movs	r3, #0
 8001302:	61fb      	str	r3, [r7, #28]
 8001304:	e00b      	b.n	800131e <sevSeg_Init+0x6e>
		portArray[i] = GPIOPortArray[i];
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800130c:	18d3      	adds	r3, r2, r3
 800130e:	6819      	ldr	r1, [r3, #0]
 8001310:	4b70      	ldr	r3, [pc, #448]	@ (80014d4 <sevSeg_Init+0x224>)
 8001312:	69fa      	ldr	r2, [r7, #28]
 8001314:	0092      	lsls	r2, r2, #2
 8001316:	50d1      	str	r1, [r2, r3]
	for(int i = 0; i < 5; i++) {
 8001318:	69fb      	ldr	r3, [r7, #28]
 800131a:	3301      	adds	r3, #1
 800131c:	61fb      	str	r3, [r7, #28]
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	2b04      	cmp	r3, #4
 8001322:	ddf0      	ble.n	8001306 <sevSeg_Init+0x56>
	}

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8001324:	4b6b      	ldr	r3, [pc, #428]	@ (80014d4 <sevSeg_Init+0x224>)
 8001326:	6918      	ldr	r0, [r3, #16]
 8001328:	4b69      	ldr	r3, [pc, #420]	@ (80014d0 <sevSeg_Init+0x220>)
 800132a:	8819      	ldrh	r1, [r3, #0]
 800132c:	4b6a      	ldr	r3, [pc, #424]	@ (80014d8 <sevSeg_Init+0x228>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	001a      	movs	r2, r3
 8001332:	f001 fb2c 	bl	800298e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 8001336:	4b67      	ldr	r3, [pc, #412]	@ (80014d4 <sevSeg_Init+0x224>)
 8001338:	6918      	ldr	r0, [r3, #16]
 800133a:	4b65      	ldr	r3, [pc, #404]	@ (80014d0 <sevSeg_Init+0x220>)
 800133c:	8819      	ldrh	r1, [r3, #0]
 800133e:	4b66      	ldr	r3, [pc, #408]	@ (80014d8 <sevSeg_Init+0x228>)
 8001340:	785b      	ldrb	r3, [r3, #1]
 8001342:	001a      	movs	r2, r3
 8001344:	f001 fb23 	bl	800298e <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001348:	4b62      	ldr	r3, [pc, #392]	@ (80014d4 <sevSeg_Init+0x224>)
 800134a:	6898      	ldr	r0, [r3, #8]
 800134c:	4b5e      	ldr	r3, [pc, #376]	@ (80014c8 <sevSeg_Init+0x218>)
 800134e:	8819      	ldrh	r1, [r3, #0]
 8001350:	4b61      	ldr	r3, [pc, #388]	@ (80014d8 <sevSeg_Init+0x228>)
 8001352:	785b      	ldrb	r3, [r3, #1]
 8001354:	001a      	movs	r2, r3
 8001356:	f001 fb1a 	bl	800298e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 800135a:	4b5e      	ldr	r3, [pc, #376]	@ (80014d4 <sevSeg_Init+0x224>)
 800135c:	6898      	ldr	r0, [r3, #8]
 800135e:	4b5a      	ldr	r3, [pc, #360]	@ (80014c8 <sevSeg_Init+0x218>)
 8001360:	8819      	ldrh	r1, [r3, #0]
 8001362:	4b5d      	ldr	r3, [pc, #372]	@ (80014d8 <sevSeg_Init+0x228>)
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	001a      	movs	r2, r3
 8001368:	f001 fb11 	bl	800298e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[3], shiftOutputEnable, GPIOPinSet[0]);
 800136c:	4b59      	ldr	r3, [pc, #356]	@ (80014d4 <sevSeg_Init+0x224>)
 800136e:	68d8      	ldr	r0, [r3, #12]
 8001370:	4b56      	ldr	r3, [pc, #344]	@ (80014cc <sevSeg_Init+0x21c>)
 8001372:	8819      	ldrh	r1, [r3, #0]
 8001374:	4b58      	ldr	r3, [pc, #352]	@ (80014d8 <sevSeg_Init+0x228>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	001a      	movs	r2, r3
 800137a:	f001 fb08 	bl	800298e <HAL_GPIO_WritePin>

	// Set duty cycle to 50%

	sevSeg_setIntensity(htim_PWM, tim_PWM_CHANNEL, 50);
 800137e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001380:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001382:	2232      	movs	r2, #50	@ 0x32
 8001384:	0018      	movs	r0, r3
 8001386:	f000 f95d 	bl	8001644 <sevSeg_setIntensity>

	//Flash an initializing "Hof" symbol
	uint8_t hofSymb[4] = {0b00000000, 0b00110111, 0b00011101, 0b01000111};
 800138a:	2308      	movs	r3, #8
 800138c:	18fb      	adds	r3, r7, r3
 800138e:	4a53      	ldr	r2, [pc, #332]	@ (80014dc <sevSeg_Init+0x22c>)
 8001390:	601a      	str	r2, [r3, #0]

	uint8_t sendByte;					// To be used to shift bits

	for(int i = 0; i <= 3; i++) {
 8001392:	2300      	movs	r3, #0
 8001394:	617b      	str	r3, [r7, #20]
 8001396:	e038      	b.n	800140a <sevSeg_Init+0x15a>

		sendByte = hofSymb[i];
 8001398:	231b      	movs	r3, #27
 800139a:	18fb      	adds	r3, r7, r3
 800139c:	2208      	movs	r2, #8
 800139e:	18b9      	adds	r1, r7, r2
 80013a0:	697a      	ldr	r2, [r7, #20]
 80013a2:	188a      	adds	r2, r1, r2
 80013a4:	7812      	ldrb	r2, [r2, #0]
 80013a6:	701a      	strb	r2, [r3, #0]

		for(int j = 0; j < 8; j++) {
 80013a8:	2300      	movs	r3, #0
 80013aa:	613b      	str	r3, [r7, #16]
 80013ac:	e027      	b.n	80013fe <sevSeg_Init+0x14e>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 80013ae:	4b49      	ldr	r3, [pc, #292]	@ (80014d4 <sevSeg_Init+0x224>)
 80013b0:	6818      	ldr	r0, [r3, #0]
 80013b2:	4b43      	ldr	r3, [pc, #268]	@ (80014c0 <sevSeg_Init+0x210>)
 80013b4:	8819      	ldrh	r1, [r3, #0]
 80013b6:	241b      	movs	r4, #27
 80013b8:	193b      	adds	r3, r7, r4
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2201      	movs	r2, #1
 80013be:	4013      	ands	r3, r2
 80013c0:	4a45      	ldr	r2, [pc, #276]	@ (80014d8 <sevSeg_Init+0x228>)
 80013c2:	5cd3      	ldrb	r3, [r2, r3]
 80013c4:	001a      	movs	r2, r3
 80013c6:	f001 fae2 	bl	800298e <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 80013ca:	4b42      	ldr	r3, [pc, #264]	@ (80014d4 <sevSeg_Init+0x224>)
 80013cc:	6858      	ldr	r0, [r3, #4]
 80013ce:	4b3d      	ldr	r3, [pc, #244]	@ (80014c4 <sevSeg_Init+0x214>)
 80013d0:	8819      	ldrh	r1, [r3, #0]
 80013d2:	4b41      	ldr	r3, [pc, #260]	@ (80014d8 <sevSeg_Init+0x228>)
 80013d4:	785b      	ldrb	r3, [r3, #1]
 80013d6:	001a      	movs	r2, r3
 80013d8:	f001 fad9 	bl	800298e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 80013dc:	4b3d      	ldr	r3, [pc, #244]	@ (80014d4 <sevSeg_Init+0x224>)
 80013de:	6858      	ldr	r0, [r3, #4]
 80013e0:	4b38      	ldr	r3, [pc, #224]	@ (80014c4 <sevSeg_Init+0x214>)
 80013e2:	8819      	ldrh	r1, [r3, #0]
 80013e4:	4b3c      	ldr	r3, [pc, #240]	@ (80014d8 <sevSeg_Init+0x228>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	001a      	movs	r2, r3
 80013ea:	f001 fad0 	bl	800298e <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 80013ee:	193b      	adds	r3, r7, r4
 80013f0:	193a      	adds	r2, r7, r4
 80013f2:	7812      	ldrb	r2, [r2, #0]
 80013f4:	0852      	lsrs	r2, r2, #1
 80013f6:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	3301      	adds	r3, #1
 80013fc:	613b      	str	r3, [r7, #16]
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	2b07      	cmp	r3, #7
 8001402:	ddd4      	ble.n	80013ae <sevSeg_Init+0xfe>
	for(int i = 0; i <= 3; i++) {
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	3301      	adds	r3, #1
 8001408:	617b      	str	r3, [r7, #20]
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	2b03      	cmp	r3, #3
 800140e:	ddc3      	ble.n	8001398 <sevSeg_Init+0xe8>

		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001410:	4b30      	ldr	r3, [pc, #192]	@ (80014d4 <sevSeg_Init+0x224>)
 8001412:	6898      	ldr	r0, [r3, #8]
 8001414:	4b2c      	ldr	r3, [pc, #176]	@ (80014c8 <sevSeg_Init+0x218>)
 8001416:	8819      	ldrh	r1, [r3, #0]
 8001418:	4b2f      	ldr	r3, [pc, #188]	@ (80014d8 <sevSeg_Init+0x228>)
 800141a:	785b      	ldrb	r3, [r3, #1]
 800141c:	001a      	movs	r2, r3
 800141e:	f001 fab6 	bl	800298e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001422:	4b2c      	ldr	r3, [pc, #176]	@ (80014d4 <sevSeg_Init+0x224>)
 8001424:	6898      	ldr	r0, [r3, #8]
 8001426:	4b28      	ldr	r3, [pc, #160]	@ (80014c8 <sevSeg_Init+0x218>)
 8001428:	8819      	ldrh	r1, [r3, #0]
 800142a:	4b2b      	ldr	r3, [pc, #172]	@ (80014d8 <sevSeg_Init+0x228>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	001a      	movs	r2, r3
 8001430:	f001 faad 	bl	800298e <HAL_GPIO_WritePin>

	// Delay for 500 ms using hardware timer
	HAL_TIM_Base_Stop(htim);
 8001434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001436:	0018      	movs	r0, r3
 8001438:	f003 fdb0 	bl	8004f9c <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(htim);							// Begin timer counting
 800143c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800143e:	0018      	movs	r0, r3
 8001440:	f003 fd60 	bl	8004f04 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(htim);	// Get initial timer value to compare to
 8001444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800144a:	60fb      	str	r3, [r7, #12]

	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(htim) - timerVal <= (65535 / 8)){ timerVal = __HAL_TIM_GET_COUNTER(htim); }
 800144c:	e003      	b.n	8001456 <sevSeg_Init+0x1a6>
 800144e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001454:	60fb      	str	r3, [r7, #12]
 8001456:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	1ad2      	subs	r2, r2, r3
 8001460:	2380      	movs	r3, #128	@ 0x80
 8001462:	019b      	lsls	r3, r3, #6
 8001464:	429a      	cmp	r2, r3
 8001466:	d3f2      	bcc.n	800144e <sevSeg_Init+0x19e>

	HAL_TIM_Base_Stop(htim);
 8001468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800146a:	0018      	movs	r0, r3
 800146c:	f003 fd96 	bl	8004f9c <HAL_TIM_Base_Stop>

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8001470:	4b18      	ldr	r3, [pc, #96]	@ (80014d4 <sevSeg_Init+0x224>)
 8001472:	6918      	ldr	r0, [r3, #16]
 8001474:	4b16      	ldr	r3, [pc, #88]	@ (80014d0 <sevSeg_Init+0x220>)
 8001476:	8819      	ldrh	r1, [r3, #0]
 8001478:	4b17      	ldr	r3, [pc, #92]	@ (80014d8 <sevSeg_Init+0x228>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	001a      	movs	r2, r3
 800147e:	f001 fa86 	bl	800298e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 8001482:	4b14      	ldr	r3, [pc, #80]	@ (80014d4 <sevSeg_Init+0x224>)
 8001484:	6918      	ldr	r0, [r3, #16]
 8001486:	4b12      	ldr	r3, [pc, #72]	@ (80014d0 <sevSeg_Init+0x220>)
 8001488:	8819      	ldrh	r1, [r3, #0]
 800148a:	4b13      	ldr	r3, [pc, #76]	@ (80014d8 <sevSeg_Init+0x228>)
 800148c:	785b      	ldrb	r3, [r3, #1]
 800148e:	001a      	movs	r2, r3
 8001490:	f001 fa7d 	bl	800298e <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001494:	4b0f      	ldr	r3, [pc, #60]	@ (80014d4 <sevSeg_Init+0x224>)
 8001496:	6898      	ldr	r0, [r3, #8]
 8001498:	4b0b      	ldr	r3, [pc, #44]	@ (80014c8 <sevSeg_Init+0x218>)
 800149a:	8819      	ldrh	r1, [r3, #0]
 800149c:	4b0e      	ldr	r3, [pc, #56]	@ (80014d8 <sevSeg_Init+0x228>)
 800149e:	785b      	ldrb	r3, [r3, #1]
 80014a0:	001a      	movs	r2, r3
 80014a2:	f001 fa74 	bl	800298e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 80014a6:	4b0b      	ldr	r3, [pc, #44]	@ (80014d4 <sevSeg_Init+0x224>)
 80014a8:	6898      	ldr	r0, [r3, #8]
 80014aa:	4b07      	ldr	r3, [pc, #28]	@ (80014c8 <sevSeg_Init+0x218>)
 80014ac:	8819      	ldrh	r1, [r3, #0]
 80014ae:	4b0a      	ldr	r3, [pc, #40]	@ (80014d8 <sevSeg_Init+0x228>)
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	001a      	movs	r2, r3
 80014b4:	f001 fa6b 	bl	800298e <HAL_GPIO_WritePin>

}
 80014b8:	46c0      	nop			@ (mov r8, r8)
 80014ba:	46bd      	mov	sp, r7
 80014bc:	b008      	add	sp, #32
 80014be:	bdb0      	pop	{r4, r5, r7, pc}
 80014c0:	2000021a 	.word	0x2000021a
 80014c4:	2000021c 	.word	0x2000021c
 80014c8:	2000021e 	.word	0x2000021e
 80014cc:	20000220 	.word	0x20000220
 80014d0:	20000222 	.word	0x20000222
 80014d4:	2000002c 	.word	0x2000002c
 80014d8:	20000040 	.word	0x20000040
 80014dc:	471d3700 	.word	0x471d3700

080014e0 <sevSeg_updateDigits>:

void sevSeg_updateDigits(RTC_TimeTypeDef *updateTime) {
 80014e0:	b590      	push	{r4, r7, lr}
 80014e2:	b087      	sub	sp, #28
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
	/*
	 * Determine what time to send to shift registers
	 * digit 3 is a special case - the colons are always on, but the one can be on/off.
	 * Therefore, use array indexing to decide what to send.
	 */
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	210a      	movs	r1, #10
 80014ee:	0018      	movs	r0, r3
 80014f0:	f7fe fe08 	bl	8000104 <__udivsi3>
 80014f4:	0003      	movs	r3, r0
 80014f6:	b2da      	uxtb	r2, r3
 80014f8:	2408      	movs	r4, #8
 80014fa:	193b      	adds	r3, r7, r4
 80014fc:	701a      	strb	r2, [r3, #0]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	210a      	movs	r1, #10
 8001504:	0018      	movs	r0, r3
 8001506:	f7fe fe83 	bl	8000210 <__aeabi_uidivmod>
 800150a:	000b      	movs	r3, r1
 800150c:	b2da      	uxtb	r2, r3
 800150e:	193b      	adds	r3, r7, r4
 8001510:	705a      	strb	r2, [r3, #1]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001516:	210a      	movs	r1, #10
 8001518:	0018      	movs	r0, r3
 800151a:	f7fe fdf3 	bl	8000104 <__udivsi3>
 800151e:	0003      	movs	r3, r0
 8001520:	b2da      	uxtb	r2, r3
 8001522:	193b      	adds	r3, r7, r4
 8001524:	709a      	strb	r2, [r3, #2]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 800152a:	210a      	movs	r1, #10
 800152c:	0018      	movs	r0, r3
 800152e:	f7fe fe6f 	bl	8000210 <__aeabi_uidivmod>
 8001532:	000b      	movs	r3, r1
 8001534:	b2da      	uxtb	r2, r3
 8001536:	193b      	adds	r3, r7, r4
 8001538:	70da      	strb	r2, [r3, #3]

	/*
	 * If we are in PM, we should reflect this in the PM LED.
	 * This offset will update the digit 3 shift register value with the correct sequence.
	 */
	uint8_t dig3Offset = 0;
 800153a:	2116      	movs	r1, #22
 800153c:	187b      	adds	r3, r7, r1
 800153e:	2200      	movs	r2, #0
 8001540:	701a      	strb	r2, [r3, #0]

	if(updateTime->TimeFormat == RTC_HOURFORMAT12_PM) {
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	78db      	ldrb	r3, [r3, #3]
 8001546:	2b01      	cmp	r3, #1
 8001548:	d102      	bne.n	8001550 <sevSeg_updateDigits+0x70>
		dig3Offset = 2;
 800154a:	187b      	adds	r3, r7, r1
 800154c:	2202      	movs	r2, #2
 800154e:	701a      	strb	r2, [r3, #0]
	}

	for(int i = 0; i < 4; i++) {
 8001550:	2300      	movs	r3, #0
 8001552:	613b      	str	r3, [r7, #16]
 8001554:	e04f      	b.n	80015f6 <sevSeg_updateDigits+0x116>

		sendByte = dispDigits[sendTime[i]];
 8001556:	2308      	movs	r3, #8
 8001558:	18fa      	adds	r2, r7, r3
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	18d3      	adds	r3, r2, r3
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	0019      	movs	r1, r3
 8001562:	2417      	movs	r4, #23
 8001564:	193b      	adds	r3, r7, r4
 8001566:	4a30      	ldr	r2, [pc, #192]	@ (8001628 <sevSeg_updateDigits+0x148>)
 8001568:	5c52      	ldrb	r2, [r2, r1]
 800156a:	701a      	strb	r2, [r3, #0]

		if(i == 0) {		// If tenth's place of hour, use special values
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d110      	bne.n	8001594 <sevSeg_updateDigits+0xb4>
			sendByte = dig3Seg[(updateTime->Hours / 10) + dig3Offset];
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	210a      	movs	r1, #10
 8001578:	0018      	movs	r0, r3
 800157a:	f7fe fdc3 	bl	8000104 <__udivsi3>
 800157e:	0003      	movs	r3, r0
 8001580:	b2db      	uxtb	r3, r3
 8001582:	001a      	movs	r2, r3
 8001584:	2316      	movs	r3, #22
 8001586:	18fb      	adds	r3, r7, r3
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	18d2      	adds	r2, r2, r3
 800158c:	193b      	adds	r3, r7, r4
 800158e:	4927      	ldr	r1, [pc, #156]	@ (800162c <sevSeg_updateDigits+0x14c>)
 8001590:	5c8a      	ldrb	r2, [r1, r2]
 8001592:	701a      	strb	r2, [r3, #0]
		}

		for(int j = 0; j < 8; j++) {
 8001594:	2300      	movs	r3, #0
 8001596:	60fb      	str	r3, [r7, #12]
 8001598:	e027      	b.n	80015ea <sevSeg_updateDigits+0x10a>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 800159a:	4b25      	ldr	r3, [pc, #148]	@ (8001630 <sevSeg_updateDigits+0x150>)
 800159c:	6818      	ldr	r0, [r3, #0]
 800159e:	4b25      	ldr	r3, [pc, #148]	@ (8001634 <sevSeg_updateDigits+0x154>)
 80015a0:	8819      	ldrh	r1, [r3, #0]
 80015a2:	2417      	movs	r4, #23
 80015a4:	193b      	adds	r3, r7, r4
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2201      	movs	r2, #1
 80015aa:	4013      	ands	r3, r2
 80015ac:	4a22      	ldr	r2, [pc, #136]	@ (8001638 <sevSeg_updateDigits+0x158>)
 80015ae:	5cd3      	ldrb	r3, [r2, r3]
 80015b0:	001a      	movs	r2, r3
 80015b2:	f001 f9ec 	bl	800298e <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 80015b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001630 <sevSeg_updateDigits+0x150>)
 80015b8:	6858      	ldr	r0, [r3, #4]
 80015ba:	4b20      	ldr	r3, [pc, #128]	@ (800163c <sevSeg_updateDigits+0x15c>)
 80015bc:	8819      	ldrh	r1, [r3, #0]
 80015be:	4b1e      	ldr	r3, [pc, #120]	@ (8001638 <sevSeg_updateDigits+0x158>)
 80015c0:	785b      	ldrb	r3, [r3, #1]
 80015c2:	001a      	movs	r2, r3
 80015c4:	f001 f9e3 	bl	800298e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 80015c8:	4b19      	ldr	r3, [pc, #100]	@ (8001630 <sevSeg_updateDigits+0x150>)
 80015ca:	6858      	ldr	r0, [r3, #4]
 80015cc:	4b1b      	ldr	r3, [pc, #108]	@ (800163c <sevSeg_updateDigits+0x15c>)
 80015ce:	8819      	ldrh	r1, [r3, #0]
 80015d0:	4b19      	ldr	r3, [pc, #100]	@ (8001638 <sevSeg_updateDigits+0x158>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	001a      	movs	r2, r3
 80015d6:	f001 f9da 	bl	800298e <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 80015da:	193b      	adds	r3, r7, r4
 80015dc:	193a      	adds	r2, r7, r4
 80015de:	7812      	ldrb	r2, [r2, #0]
 80015e0:	0852      	lsrs	r2, r2, #1
 80015e2:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	3301      	adds	r3, #1
 80015e8:	60fb      	str	r3, [r7, #12]
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	2b07      	cmp	r3, #7
 80015ee:	ddd4      	ble.n	800159a <sevSeg_updateDigits+0xba>
	for(int i = 0; i < 4; i++) {
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	3301      	adds	r3, #1
 80015f4:	613b      	str	r3, [r7, #16]
 80015f6:	693b      	ldr	r3, [r7, #16]
 80015f8:	2b03      	cmp	r3, #3
 80015fa:	ddac      	ble.n	8001556 <sevSeg_updateDigits+0x76>
		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.

	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 80015fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001630 <sevSeg_updateDigits+0x150>)
 80015fe:	6898      	ldr	r0, [r3, #8]
 8001600:	4b0f      	ldr	r3, [pc, #60]	@ (8001640 <sevSeg_updateDigits+0x160>)
 8001602:	8819      	ldrh	r1, [r3, #0]
 8001604:	4b0c      	ldr	r3, [pc, #48]	@ (8001638 <sevSeg_updateDigits+0x158>)
 8001606:	785b      	ldrb	r3, [r3, #1]
 8001608:	001a      	movs	r2, r3
 800160a:	f001 f9c0 	bl	800298e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 800160e:	4b08      	ldr	r3, [pc, #32]	@ (8001630 <sevSeg_updateDigits+0x150>)
 8001610:	6898      	ldr	r0, [r3, #8]
 8001612:	4b0b      	ldr	r3, [pc, #44]	@ (8001640 <sevSeg_updateDigits+0x160>)
 8001614:	8819      	ldrh	r1, [r3, #0]
 8001616:	4b08      	ldr	r3, [pc, #32]	@ (8001638 <sevSeg_updateDigits+0x158>)
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	001a      	movs	r2, r3
 800161c:	f001 f9b7 	bl	800298e <HAL_GPIO_WritePin>

	return;
 8001620:	46c0      	nop			@ (mov r8, r8)

}
 8001622:	46bd      	mov	sp, r7
 8001624:	b007      	add	sp, #28
 8001626:	bd90      	pop	{r4, r7, pc}
 8001628:	08005c30 	.word	0x08005c30
 800162c:	08005c3c 	.word	0x08005c3c
 8001630:	2000002c 	.word	0x2000002c
 8001634:	2000021a 	.word	0x2000021a
 8001638:	20000040 	.word	0x20000040
 800163c:	2000021c 	.word	0x2000021c
 8001640:	2000021e 	.word	0x2000021e

08001644 <sevSeg_setIntensity>:

void sevSeg_setIntensity(TIM_HandleTypeDef *htim_PWM, uint32_t tim_PWM_CHANNEL, uint16_t dutyCycle) {
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	60f8      	str	r0, [r7, #12]
 800164c:	60b9      	str	r1, [r7, #8]
 800164e:	1dbb      	adds	r3, r7, #6
 8001650:	801a      	strh	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(htim_PWM, tim_PWM_CHANNEL, dutyCycle);
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d105      	bne.n	8001664 <sevSeg_setIntensity+0x20>
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	1dba      	adds	r2, r7, #6
 800165e:	8812      	ldrh	r2, [r2, #0]
 8001660:	635a      	str	r2, [r3, #52]	@ 0x34
 8001662:	e028      	b.n	80016b6 <sevSeg_setIntensity+0x72>
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	2b04      	cmp	r3, #4
 8001668:	d105      	bne.n	8001676 <sevSeg_setIntensity+0x32>
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	1dbb      	adds	r3, r7, #6
 8001670:	881b      	ldrh	r3, [r3, #0]
 8001672:	6393      	str	r3, [r2, #56]	@ 0x38
 8001674:	e01f      	b.n	80016b6 <sevSeg_setIntensity+0x72>
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	2b08      	cmp	r3, #8
 800167a:	d105      	bne.n	8001688 <sevSeg_setIntensity+0x44>
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	1dbb      	adds	r3, r7, #6
 8001682:	881b      	ldrh	r3, [r3, #0]
 8001684:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001686:	e016      	b.n	80016b6 <sevSeg_setIntensity+0x72>
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	2b0c      	cmp	r3, #12
 800168c:	d105      	bne.n	800169a <sevSeg_setIntensity+0x56>
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	1dbb      	adds	r3, r7, #6
 8001694:	881b      	ldrh	r3, [r3, #0]
 8001696:	6413      	str	r3, [r2, #64]	@ 0x40
 8001698:	e00d      	b.n	80016b6 <sevSeg_setIntensity+0x72>
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	2b10      	cmp	r3, #16
 800169e:	d105      	bne.n	80016ac <sevSeg_setIntensity+0x68>
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	1dbb      	adds	r3, r7, #6
 80016a6:	881b      	ldrh	r3, [r3, #0]
 80016a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80016aa:	e004      	b.n	80016b6 <sevSeg_setIntensity+0x72>
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	1dbb      	adds	r3, r7, #6
 80016b2:	881b      	ldrh	r3, [r3, #0]
 80016b4:	65d3      	str	r3, [r2, #92]	@ 0x5c
	HAL_TIM_PWM_Start(htim_PWM, tim_PWM_CHANNEL);
 80016b6:	68ba      	ldr	r2, [r7, #8]
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	0011      	movs	r1, r2
 80016bc:	0018      	movs	r0, r3
 80016be:	f003 fceb 	bl	8005098 <HAL_TIM_PWM_Start>

}
 80016c2:	46c0      	nop			@ (mov r8, r8)
 80016c4:	46bd      	mov	sp, r7
 80016c6:	b004      	add	sp, #16
 80016c8:	bd80      	pop	{r7, pc}
	...

080016cc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001710 <HAL_MspInit+0x44>)
 80016d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80016d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001710 <HAL_MspInit+0x44>)
 80016d8:	2101      	movs	r1, #1
 80016da:	430a      	orrs	r2, r1
 80016dc:	641a      	str	r2, [r3, #64]	@ 0x40
 80016de:	4b0c      	ldr	r3, [pc, #48]	@ (8001710 <HAL_MspInit+0x44>)
 80016e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e2:	2201      	movs	r2, #1
 80016e4:	4013      	ands	r3, r2
 80016e6:	607b      	str	r3, [r7, #4]
 80016e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ea:	4b09      	ldr	r3, [pc, #36]	@ (8001710 <HAL_MspInit+0x44>)
 80016ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80016ee:	4b08      	ldr	r3, [pc, #32]	@ (8001710 <HAL_MspInit+0x44>)
 80016f0:	2180      	movs	r1, #128	@ 0x80
 80016f2:	0549      	lsls	r1, r1, #21
 80016f4:	430a      	orrs	r2, r1
 80016f6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80016f8:	4b05      	ldr	r3, [pc, #20]	@ (8001710 <HAL_MspInit+0x44>)
 80016fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80016fc:	2380      	movs	r3, #128	@ 0x80
 80016fe:	055b      	lsls	r3, r3, #21
 8001700:	4013      	ands	r3, r2
 8001702:	603b      	str	r3, [r7, #0]
 8001704:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001706:	46c0      	nop			@ (mov r8, r8)
 8001708:	46bd      	mov	sp, r7
 800170a:	b002      	add	sp, #8
 800170c:	bd80      	pop	{r7, pc}
 800170e:	46c0      	nop			@ (mov r8, r8)
 8001710:	40021000 	.word	0x40021000

08001714 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001714:	b590      	push	{r4, r7, lr}
 8001716:	b08b      	sub	sp, #44	@ 0x2c
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800171c:	2414      	movs	r4, #20
 800171e:	193b      	adds	r3, r7, r4
 8001720:	0018      	movs	r0, r3
 8001722:	2314      	movs	r3, #20
 8001724:	001a      	movs	r2, r3
 8001726:	2100      	movs	r1, #0
 8001728:	f004 fa40 	bl	8005bac <memset>
  if(hadc->Instance==ADC1)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a18      	ldr	r2, [pc, #96]	@ (8001794 <HAL_ADC_MspInit+0x80>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d129      	bne.n	800178a <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001736:	4b18      	ldr	r3, [pc, #96]	@ (8001798 <HAL_ADC_MspInit+0x84>)
 8001738:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800173a:	4b17      	ldr	r3, [pc, #92]	@ (8001798 <HAL_ADC_MspInit+0x84>)
 800173c:	2180      	movs	r1, #128	@ 0x80
 800173e:	0349      	lsls	r1, r1, #13
 8001740:	430a      	orrs	r2, r1
 8001742:	641a      	str	r2, [r3, #64]	@ 0x40
 8001744:	4b14      	ldr	r3, [pc, #80]	@ (8001798 <HAL_ADC_MspInit+0x84>)
 8001746:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001748:	2380      	movs	r3, #128	@ 0x80
 800174a:	035b      	lsls	r3, r3, #13
 800174c:	4013      	ands	r3, r2
 800174e:	613b      	str	r3, [r7, #16]
 8001750:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001752:	4b11      	ldr	r3, [pc, #68]	@ (8001798 <HAL_ADC_MspInit+0x84>)
 8001754:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001756:	4b10      	ldr	r3, [pc, #64]	@ (8001798 <HAL_ADC_MspInit+0x84>)
 8001758:	2101      	movs	r1, #1
 800175a:	430a      	orrs	r2, r1
 800175c:	635a      	str	r2, [r3, #52]	@ 0x34
 800175e:	4b0e      	ldr	r3, [pc, #56]	@ (8001798 <HAL_ADC_MspInit+0x84>)
 8001760:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001762:	2201      	movs	r2, #1
 8001764:	4013      	ands	r3, r2
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800176a:	193b      	adds	r3, r7, r4
 800176c:	2204      	movs	r2, #4
 800176e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001770:	193b      	adds	r3, r7, r4
 8001772:	2203      	movs	r2, #3
 8001774:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001776:	193b      	adds	r3, r7, r4
 8001778:	2200      	movs	r2, #0
 800177a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800177c:	193a      	adds	r2, r7, r4
 800177e:	23a0      	movs	r3, #160	@ 0xa0
 8001780:	05db      	lsls	r3, r3, #23
 8001782:	0011      	movs	r1, r2
 8001784:	0018      	movs	r0, r3
 8001786:	f000 ff81 	bl	800268c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800178a:	46c0      	nop			@ (mov r8, r8)
 800178c:	46bd      	mov	sp, r7
 800178e:	b00b      	add	sp, #44	@ 0x2c
 8001790:	bd90      	pop	{r4, r7, pc}
 8001792:	46c0      	nop			@ (mov r8, r8)
 8001794:	40012400 	.word	0x40012400
 8001798:	40021000 	.word	0x40021000

0800179c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800179c:	b590      	push	{r4, r7, lr}
 800179e:	b095      	sub	sp, #84	@ 0x54
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a4:	233c      	movs	r3, #60	@ 0x3c
 80017a6:	18fb      	adds	r3, r7, r3
 80017a8:	0018      	movs	r0, r3
 80017aa:	2314      	movs	r3, #20
 80017ac:	001a      	movs	r2, r3
 80017ae:	2100      	movs	r1, #0
 80017b0:	f004 f9fc 	bl	8005bac <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017b4:	2414      	movs	r4, #20
 80017b6:	193b      	adds	r3, r7, r4
 80017b8:	0018      	movs	r0, r3
 80017ba:	2328      	movs	r3, #40	@ 0x28
 80017bc:	001a      	movs	r2, r3
 80017be:	2100      	movs	r1, #0
 80017c0:	f004 f9f4 	bl	8005bac <memset>
  if(hi2c->Instance==I2C1)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a22      	ldr	r2, [pc, #136]	@ (8001854 <HAL_I2C_MspInit+0xb8>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d13d      	bne.n	800184a <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80017ce:	193b      	adds	r3, r7, r4
 80017d0:	2220      	movs	r2, #32
 80017d2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80017d4:	193b      	adds	r3, r7, r4
 80017d6:	2200      	movs	r2, #0
 80017d8:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017da:	193b      	adds	r3, r7, r4
 80017dc:	0018      	movs	r0, r3
 80017de:	f002 fc79 	bl	80040d4 <HAL_RCCEx_PeriphCLKConfig>
 80017e2:	1e03      	subs	r3, r0, #0
 80017e4:	d001      	beq.n	80017ea <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80017e6:	f7ff fd5d 	bl	80012a4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ea:	4b1b      	ldr	r3, [pc, #108]	@ (8001858 <HAL_I2C_MspInit+0xbc>)
 80017ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80017ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001858 <HAL_I2C_MspInit+0xbc>)
 80017f0:	2102      	movs	r1, #2
 80017f2:	430a      	orrs	r2, r1
 80017f4:	635a      	str	r2, [r3, #52]	@ 0x34
 80017f6:	4b18      	ldr	r3, [pc, #96]	@ (8001858 <HAL_I2C_MspInit+0xbc>)
 80017f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017fa:	2202      	movs	r2, #2
 80017fc:	4013      	ands	r3, r2
 80017fe:	613b      	str	r3, [r7, #16]
 8001800:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001802:	213c      	movs	r1, #60	@ 0x3c
 8001804:	187b      	adds	r3, r7, r1
 8001806:	22c0      	movs	r2, #192	@ 0xc0
 8001808:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800180a:	187b      	adds	r3, r7, r1
 800180c:	2212      	movs	r2, #18
 800180e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001810:	187b      	adds	r3, r7, r1
 8001812:	2200      	movs	r2, #0
 8001814:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001816:	187b      	adds	r3, r7, r1
 8001818:	2200      	movs	r2, #0
 800181a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800181c:	187b      	adds	r3, r7, r1
 800181e:	2206      	movs	r2, #6
 8001820:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001822:	187b      	adds	r3, r7, r1
 8001824:	4a0d      	ldr	r2, [pc, #52]	@ (800185c <HAL_I2C_MspInit+0xc0>)
 8001826:	0019      	movs	r1, r3
 8001828:	0010      	movs	r0, r2
 800182a:	f000 ff2f 	bl	800268c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800182e:	4b0a      	ldr	r3, [pc, #40]	@ (8001858 <HAL_I2C_MspInit+0xbc>)
 8001830:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001832:	4b09      	ldr	r3, [pc, #36]	@ (8001858 <HAL_I2C_MspInit+0xbc>)
 8001834:	2180      	movs	r1, #128	@ 0x80
 8001836:	0389      	lsls	r1, r1, #14
 8001838:	430a      	orrs	r2, r1
 800183a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800183c:	4b06      	ldr	r3, [pc, #24]	@ (8001858 <HAL_I2C_MspInit+0xbc>)
 800183e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001840:	2380      	movs	r3, #128	@ 0x80
 8001842:	039b      	lsls	r3, r3, #14
 8001844:	4013      	ands	r3, r2
 8001846:	60fb      	str	r3, [r7, #12]
 8001848:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800184a:	46c0      	nop			@ (mov r8, r8)
 800184c:	46bd      	mov	sp, r7
 800184e:	b015      	add	sp, #84	@ 0x54
 8001850:	bd90      	pop	{r4, r7, pc}
 8001852:	46c0      	nop			@ (mov r8, r8)
 8001854:	40005400 	.word	0x40005400
 8001858:	40021000 	.word	0x40021000
 800185c:	50000400 	.word	0x50000400

08001860 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001860:	b590      	push	{r4, r7, lr}
 8001862:	b08f      	sub	sp, #60	@ 0x3c
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001868:	2410      	movs	r4, #16
 800186a:	193b      	adds	r3, r7, r4
 800186c:	0018      	movs	r0, r3
 800186e:	2328      	movs	r3, #40	@ 0x28
 8001870:	001a      	movs	r2, r3
 8001872:	2100      	movs	r1, #0
 8001874:	f004 f99a 	bl	8005bac <memset>
  if(hrtc->Instance==RTC)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a19      	ldr	r2, [pc, #100]	@ (80018e4 <HAL_RTC_MspInit+0x84>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d12c      	bne.n	80018dc <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001882:	193b      	adds	r3, r7, r4
 8001884:	2280      	movs	r2, #128	@ 0x80
 8001886:	0292      	lsls	r2, r2, #10
 8001888:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800188a:	193b      	adds	r3, r7, r4
 800188c:	2280      	movs	r2, #128	@ 0x80
 800188e:	0052      	lsls	r2, r2, #1
 8001890:	625a      	str	r2, [r3, #36]	@ 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001892:	193b      	adds	r3, r7, r4
 8001894:	0018      	movs	r0, r3
 8001896:	f002 fc1d 	bl	80040d4 <HAL_RCCEx_PeriphCLKConfig>
 800189a:	1e03      	subs	r3, r0, #0
 800189c:	d001      	beq.n	80018a2 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800189e:	f7ff fd01 	bl	80012a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80018a2:	4b11      	ldr	r3, [pc, #68]	@ (80018e8 <HAL_RTC_MspInit+0x88>)
 80018a4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018a6:	4b10      	ldr	r3, [pc, #64]	@ (80018e8 <HAL_RTC_MspInit+0x88>)
 80018a8:	2180      	movs	r1, #128	@ 0x80
 80018aa:	0209      	lsls	r1, r1, #8
 80018ac:	430a      	orrs	r2, r1
 80018ae:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80018b0:	4b0d      	ldr	r3, [pc, #52]	@ (80018e8 <HAL_RTC_MspInit+0x88>)
 80018b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80018b4:	4b0c      	ldr	r3, [pc, #48]	@ (80018e8 <HAL_RTC_MspInit+0x88>)
 80018b6:	2180      	movs	r1, #128	@ 0x80
 80018b8:	00c9      	lsls	r1, r1, #3
 80018ba:	430a      	orrs	r2, r1
 80018bc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80018be:	4b0a      	ldr	r3, [pc, #40]	@ (80018e8 <HAL_RTC_MspInit+0x88>)
 80018c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80018c2:	2380      	movs	r3, #128	@ 0x80
 80018c4:	00db      	lsls	r3, r3, #3
 80018c6:	4013      	ands	r3, r2
 80018c8:	60fb      	str	r3, [r7, #12]
 80018ca:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 80018cc:	2200      	movs	r2, #0
 80018ce:	2100      	movs	r1, #0
 80018d0:	2002      	movs	r0, #2
 80018d2:	f000 fea9 	bl	8002628 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 80018d6:	2002      	movs	r0, #2
 80018d8:	f000 febb 	bl	8002652 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80018dc:	46c0      	nop			@ (mov r8, r8)
 80018de:	46bd      	mov	sp, r7
 80018e0:	b00f      	add	sp, #60	@ 0x3c
 80018e2:	bd90      	pop	{r4, r7, pc}
 80018e4:	40002800 	.word	0x40002800
 80018e8:	40021000 	.word	0x40021000

080018ec <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	2380      	movs	r3, #128	@ 0x80
 80018fa:	05db      	lsls	r3, r3, #23
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d10b      	bne.n	8001918 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001900:	4b07      	ldr	r3, [pc, #28]	@ (8001920 <HAL_TIM_PWM_MspInit+0x34>)
 8001902:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001904:	4b06      	ldr	r3, [pc, #24]	@ (8001920 <HAL_TIM_PWM_MspInit+0x34>)
 8001906:	2101      	movs	r1, #1
 8001908:	430a      	orrs	r2, r1
 800190a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800190c:	4b04      	ldr	r3, [pc, #16]	@ (8001920 <HAL_TIM_PWM_MspInit+0x34>)
 800190e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001910:	2201      	movs	r2, #1
 8001912:	4013      	ands	r3, r2
 8001914:	60fb      	str	r3, [r7, #12]
 8001916:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001918:	46c0      	nop			@ (mov r8, r8)
 800191a:	46bd      	mov	sp, r7
 800191c:	b004      	add	sp, #16
 800191e:	bd80      	pop	{r7, pc}
 8001920:	40021000 	.word	0x40021000

08001924 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a0a      	ldr	r2, [pc, #40]	@ (800195c <HAL_TIM_Base_MspInit+0x38>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d10d      	bne.n	8001952 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001936:	4b0a      	ldr	r3, [pc, #40]	@ (8001960 <HAL_TIM_Base_MspInit+0x3c>)
 8001938:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800193a:	4b09      	ldr	r3, [pc, #36]	@ (8001960 <HAL_TIM_Base_MspInit+0x3c>)
 800193c:	2180      	movs	r1, #128	@ 0x80
 800193e:	0209      	lsls	r1, r1, #8
 8001940:	430a      	orrs	r2, r1
 8001942:	641a      	str	r2, [r3, #64]	@ 0x40
 8001944:	4b06      	ldr	r3, [pc, #24]	@ (8001960 <HAL_TIM_Base_MspInit+0x3c>)
 8001946:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001948:	2380      	movs	r3, #128	@ 0x80
 800194a:	021b      	lsls	r3, r3, #8
 800194c:	4013      	ands	r3, r2
 800194e:	60fb      	str	r3, [r7, #12]
 8001950:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001952:	46c0      	nop			@ (mov r8, r8)
 8001954:	46bd      	mov	sp, r7
 8001956:	b004      	add	sp, #16
 8001958:	bd80      	pop	{r7, pc}
 800195a:	46c0      	nop			@ (mov r8, r8)
 800195c:	40002000 	.word	0x40002000
 8001960:	40021000 	.word	0x40021000

08001964 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001964:	b590      	push	{r4, r7, lr}
 8001966:	b089      	sub	sp, #36	@ 0x24
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800196c:	240c      	movs	r4, #12
 800196e:	193b      	adds	r3, r7, r4
 8001970:	0018      	movs	r0, r3
 8001972:	2314      	movs	r3, #20
 8001974:	001a      	movs	r2, r3
 8001976:	2100      	movs	r1, #0
 8001978:	f004 f918 	bl	8005bac <memset>
  if(htim->Instance==TIM2)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	2380      	movs	r3, #128	@ 0x80
 8001982:	05db      	lsls	r3, r3, #23
 8001984:	429a      	cmp	r2, r3
 8001986:	d121      	bne.n	80019cc <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001988:	4b12      	ldr	r3, [pc, #72]	@ (80019d4 <HAL_TIM_MspPostInit+0x70>)
 800198a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800198c:	4b11      	ldr	r3, [pc, #68]	@ (80019d4 <HAL_TIM_MspPostInit+0x70>)
 800198e:	2104      	movs	r1, #4
 8001990:	430a      	orrs	r2, r1
 8001992:	635a      	str	r2, [r3, #52]	@ 0x34
 8001994:	4b0f      	ldr	r3, [pc, #60]	@ (80019d4 <HAL_TIM_MspPostInit+0x70>)
 8001996:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001998:	2204      	movs	r2, #4
 800199a:	4013      	ands	r3, r2
 800199c:	60bb      	str	r3, [r7, #8]
 800199e:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PC6     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = SHIFT_OUTPUT_EN_PWM_Pin;
 80019a0:	0021      	movs	r1, r4
 80019a2:	187b      	adds	r3, r7, r1
 80019a4:	2240      	movs	r2, #64	@ 0x40
 80019a6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a8:	187b      	adds	r3, r7, r1
 80019aa:	2202      	movs	r2, #2
 80019ac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ae:	187b      	adds	r3, r7, r1
 80019b0:	2200      	movs	r2, #0
 80019b2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b4:	187b      	adds	r3, r7, r1
 80019b6:	2200      	movs	r2, #0
 80019b8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80019ba:	187b      	adds	r3, r7, r1
 80019bc:	2202      	movs	r2, #2
 80019be:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(SHIFT_OUTPUT_EN_PWM_GPIO_Port, &GPIO_InitStruct);
 80019c0:	187b      	adds	r3, r7, r1
 80019c2:	4a05      	ldr	r2, [pc, #20]	@ (80019d8 <HAL_TIM_MspPostInit+0x74>)
 80019c4:	0019      	movs	r1, r3
 80019c6:	0010      	movs	r0, r2
 80019c8:	f000 fe60 	bl	800268c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80019cc:	46c0      	nop			@ (mov r8, r8)
 80019ce:	46bd      	mov	sp, r7
 80019d0:	b009      	add	sp, #36	@ 0x24
 80019d2:	bd90      	pop	{r4, r7, pc}
 80019d4:	40021000 	.word	0x40021000
 80019d8:	50000800 	.word	0x50000800

080019dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019e0:	46c0      	nop			@ (mov r8, r8)
 80019e2:	e7fd      	b.n	80019e0 <NMI_Handler+0x4>

080019e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019e8:	46c0      	nop			@ (mov r8, r8)
 80019ea:	e7fd      	b.n	80019e8 <HardFault_Handler+0x4>

080019ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80019f0:	46c0      	nop			@ (mov r8, r8)
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}

080019f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019f6:	b580      	push	{r7, lr}
 80019f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019fa:	46c0      	nop			@ (mov r8, r8)
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a04:	f000 f8ca 	bl	8001b9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a08:	46c0      	nop			@ (mov r8, r8)
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
	...

08001a10 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001a14:	4b03      	ldr	r3, [pc, #12]	@ (8001a24 <RTC_TAMP_IRQHandler+0x14>)
 8001a16:	0018      	movs	r0, r3
 8001a18:	f003 f89c 	bl	8004b54 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8001a1c:	46c0      	nop			@ (mov r8, r8)
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	46c0      	nop			@ (mov r8, r8)
 8001a24:	20000128 	.word	0x20000128

08001a28 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HOUR_SET_BUTTON_Pin);
 8001a2c:	2001      	movs	r0, #1
 8001a2e:	f000 ffe7 	bl	8002a00 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALARM_SET_BUTTON_Pin);
 8001a32:	2002      	movs	r0, #2
 8001a34:	f000 ffe4 	bl	8002a00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8001a38:	46c0      	nop			@ (mov r8, r8)
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ALARM_EN_BUTTON_Pin);
 8001a42:	2004      	movs	r0, #4
 8001a44:	f000 ffdc 	bl	8002a00 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DISPLAY_BUTTON_Pin);
 8001a48:	2008      	movs	r0, #8
 8001a4a:	f000 ffd9 	bl	8002a00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8001a4e:	46c0      	nop			@ (mov r8, r8)
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MINUTE_SET_BUTTON_Pin);
 8001a58:	2380      	movs	r3, #128	@ 0x80
 8001a5a:	021b      	lsls	r3, r3, #8
 8001a5c:	0018      	movs	r0, r3
 8001a5e:	f000 ffcf 	bl	8002a00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001a62:	46c0      	nop			@ (mov r8, r8)
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a6c:	46c0      	nop			@ (mov r8, r8)
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
	...

08001a74 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a74:	480d      	ldr	r0, [pc, #52]	@ (8001aac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a76:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001a78:	f7ff fff6 	bl	8001a68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a7c:	480c      	ldr	r0, [pc, #48]	@ (8001ab0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a7e:	490d      	ldr	r1, [pc, #52]	@ (8001ab4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a80:	4a0d      	ldr	r2, [pc, #52]	@ (8001ab8 <LoopForever+0xe>)
  movs r3, #0
 8001a82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a84:	e002      	b.n	8001a8c <LoopCopyDataInit>

08001a86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a8a:	3304      	adds	r3, #4

08001a8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a90:	d3f9      	bcc.n	8001a86 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a92:	4a0a      	ldr	r2, [pc, #40]	@ (8001abc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a94:	4c0a      	ldr	r4, [pc, #40]	@ (8001ac0 <LoopForever+0x16>)
  movs r3, #0
 8001a96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a98:	e001      	b.n	8001a9e <LoopFillZerobss>

08001a9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a9c:	3204      	adds	r2, #4

08001a9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001aa0:	d3fb      	bcc.n	8001a9a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001aa2:	f004 f88b 	bl	8005bbc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001aa6:	f7fe fd11 	bl	80004cc <main>

08001aaa <LoopForever>:

LoopForever:
  b LoopForever
 8001aaa:	e7fe      	b.n	8001aaa <LoopForever>
  ldr   r0, =_estack
 8001aac:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001ab0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ab4:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 8001ab8:	08005cdc 	.word	0x08005cdc
  ldr r2, =_sbss
 8001abc:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 8001ac0:	20000228 	.word	0x20000228

08001ac4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ac4:	e7fe      	b.n	8001ac4 <ADC1_IRQHandler>
	...

08001ac8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ace:	1dfb      	adds	r3, r7, #7
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ad4:	4b0b      	ldr	r3, [pc, #44]	@ (8001b04 <HAL_Init+0x3c>)
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8001b04 <HAL_Init+0x3c>)
 8001ada:	2180      	movs	r1, #128	@ 0x80
 8001adc:	0049      	lsls	r1, r1, #1
 8001ade:	430a      	orrs	r2, r1
 8001ae0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ae2:	2003      	movs	r0, #3
 8001ae4:	f000 f810 	bl	8001b08 <HAL_InitTick>
 8001ae8:	1e03      	subs	r3, r0, #0
 8001aea:	d003      	beq.n	8001af4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001aec:	1dfb      	adds	r3, r7, #7
 8001aee:	2201      	movs	r2, #1
 8001af0:	701a      	strb	r2, [r3, #0]
 8001af2:	e001      	b.n	8001af8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001af4:	f7ff fdea 	bl	80016cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001af8:	1dfb      	adds	r3, r7, #7
 8001afa:	781b      	ldrb	r3, [r3, #0]
}
 8001afc:	0018      	movs	r0, r3
 8001afe:	46bd      	mov	sp, r7
 8001b00:	b002      	add	sp, #8
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	40022000 	.word	0x40022000

08001b08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b08:	b590      	push	{r4, r7, lr}
 8001b0a:	b085      	sub	sp, #20
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b10:	230f      	movs	r3, #15
 8001b12:	18fb      	adds	r3, r7, r3
 8001b14:	2200      	movs	r2, #0
 8001b16:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001b18:	4b1d      	ldr	r3, [pc, #116]	@ (8001b90 <HAL_InitTick+0x88>)
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d02b      	beq.n	8001b78 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001b20:	4b1c      	ldr	r3, [pc, #112]	@ (8001b94 <HAL_InitTick+0x8c>)
 8001b22:	681c      	ldr	r4, [r3, #0]
 8001b24:	4b1a      	ldr	r3, [pc, #104]	@ (8001b90 <HAL_InitTick+0x88>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	0019      	movs	r1, r3
 8001b2a:	23fa      	movs	r3, #250	@ 0xfa
 8001b2c:	0098      	lsls	r0, r3, #2
 8001b2e:	f7fe fae9 	bl	8000104 <__udivsi3>
 8001b32:	0003      	movs	r3, r0
 8001b34:	0019      	movs	r1, r3
 8001b36:	0020      	movs	r0, r4
 8001b38:	f7fe fae4 	bl	8000104 <__udivsi3>
 8001b3c:	0003      	movs	r3, r0
 8001b3e:	0018      	movs	r0, r3
 8001b40:	f000 fd97 	bl	8002672 <HAL_SYSTICK_Config>
 8001b44:	1e03      	subs	r3, r0, #0
 8001b46:	d112      	bne.n	8001b6e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2b03      	cmp	r3, #3
 8001b4c:	d80a      	bhi.n	8001b64 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b4e:	6879      	ldr	r1, [r7, #4]
 8001b50:	2301      	movs	r3, #1
 8001b52:	425b      	negs	r3, r3
 8001b54:	2200      	movs	r2, #0
 8001b56:	0018      	movs	r0, r3
 8001b58:	f000 fd66 	bl	8002628 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001b98 <HAL_InitTick+0x90>)
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	601a      	str	r2, [r3, #0]
 8001b62:	e00d      	b.n	8001b80 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001b64:	230f      	movs	r3, #15
 8001b66:	18fb      	adds	r3, r7, r3
 8001b68:	2201      	movs	r2, #1
 8001b6a:	701a      	strb	r2, [r3, #0]
 8001b6c:	e008      	b.n	8001b80 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b6e:	230f      	movs	r3, #15
 8001b70:	18fb      	adds	r3, r7, r3
 8001b72:	2201      	movs	r2, #1
 8001b74:	701a      	strb	r2, [r3, #0]
 8001b76:	e003      	b.n	8001b80 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b78:	230f      	movs	r3, #15
 8001b7a:	18fb      	adds	r3, r7, r3
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001b80:	230f      	movs	r3, #15
 8001b82:	18fb      	adds	r3, r7, r3
 8001b84:	781b      	ldrb	r3, [r3, #0]
}
 8001b86:	0018      	movs	r0, r3
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	b005      	add	sp, #20
 8001b8c:	bd90      	pop	{r4, r7, pc}
 8001b8e:	46c0      	nop			@ (mov r8, r8)
 8001b90:	2000004c 	.word	0x2000004c
 8001b94:	20000044 	.word	0x20000044
 8001b98:	20000048 	.word	0x20000048

08001b9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ba0:	4b05      	ldr	r3, [pc, #20]	@ (8001bb8 <HAL_IncTick+0x1c>)
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	001a      	movs	r2, r3
 8001ba6:	4b05      	ldr	r3, [pc, #20]	@ (8001bbc <HAL_IncTick+0x20>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	18d2      	adds	r2, r2, r3
 8001bac:	4b03      	ldr	r3, [pc, #12]	@ (8001bbc <HAL_IncTick+0x20>)
 8001bae:	601a      	str	r2, [r3, #0]
}
 8001bb0:	46c0      	nop			@ (mov r8, r8)
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	46c0      	nop			@ (mov r8, r8)
 8001bb8:	2000004c 	.word	0x2000004c
 8001bbc:	20000224 	.word	0x20000224

08001bc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  return uwTick;
 8001bc4:	4b02      	ldr	r3, [pc, #8]	@ (8001bd0 <HAL_GetTick+0x10>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
}
 8001bc8:	0018      	movs	r0, r3
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	46c0      	nop			@ (mov r8, r8)
 8001bd0:	20000224 	.word	0x20000224

08001bd4 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a05      	ldr	r2, [pc, #20]	@ (8001bf8 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001be4:	401a      	ands	r2, r3
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	431a      	orrs	r2, r3
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	601a      	str	r2, [r3, #0]
}
 8001bee:	46c0      	nop			@ (mov r8, r8)
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	b002      	add	sp, #8
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	46c0      	nop			@ (mov r8, r8)
 8001bf8:	fe3fffff 	.word	0xfe3fffff

08001bfc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	23e0      	movs	r3, #224	@ 0xe0
 8001c0a:	045b      	lsls	r3, r3, #17
 8001c0c:	4013      	ands	r3, r2
}
 8001c0e:	0018      	movs	r0, r3
 8001c10:	46bd      	mov	sp, r7
 8001c12:	b002      	add	sp, #8
 8001c14:	bd80      	pop	{r7, pc}

08001c16 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001c16:	b580      	push	{r7, lr}
 8001c18:	b084      	sub	sp, #16
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	60f8      	str	r0, [r7, #12]
 8001c1e:	60b9      	str	r1, [r7, #8]
 8001c20:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	695b      	ldr	r3, [r3, #20]
 8001c26:	68ba      	ldr	r2, [r7, #8]
 8001c28:	2104      	movs	r1, #4
 8001c2a:	400a      	ands	r2, r1
 8001c2c:	2107      	movs	r1, #7
 8001c2e:	4091      	lsls	r1, r2
 8001c30:	000a      	movs	r2, r1
 8001c32:	43d2      	mvns	r2, r2
 8001c34:	401a      	ands	r2, r3
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	2104      	movs	r1, #4
 8001c3a:	400b      	ands	r3, r1
 8001c3c:	6879      	ldr	r1, [r7, #4]
 8001c3e:	4099      	lsls	r1, r3
 8001c40:	000b      	movs	r3, r1
 8001c42:	431a      	orrs	r2, r3
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001c48:	46c0      	nop			@ (mov r8, r8)
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	b004      	add	sp, #16
 8001c4e:	bd80      	pop	{r7, pc}

08001c50 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	695b      	ldr	r3, [r3, #20]
 8001c5e:	683a      	ldr	r2, [r7, #0]
 8001c60:	2104      	movs	r1, #4
 8001c62:	400a      	ands	r2, r1
 8001c64:	2107      	movs	r1, #7
 8001c66:	4091      	lsls	r1, r2
 8001c68:	000a      	movs	r2, r1
 8001c6a:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	2104      	movs	r1, #4
 8001c70:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001c72:	40da      	lsrs	r2, r3
 8001c74:	0013      	movs	r3, r2
}
 8001c76:	0018      	movs	r0, r3
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	b002      	add	sp, #8
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b084      	sub	sp, #16
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	60f8      	str	r0, [r7, #12]
 8001c86:	60b9      	str	r1, [r7, #8]
 8001c88:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c8e:	68ba      	ldr	r2, [r7, #8]
 8001c90:	211f      	movs	r1, #31
 8001c92:	400a      	ands	r2, r1
 8001c94:	210f      	movs	r1, #15
 8001c96:	4091      	lsls	r1, r2
 8001c98:	000a      	movs	r2, r1
 8001c9a:	43d2      	mvns	r2, r2
 8001c9c:	401a      	ands	r2, r3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	0e9b      	lsrs	r3, r3, #26
 8001ca2:	210f      	movs	r1, #15
 8001ca4:	4019      	ands	r1, r3
 8001ca6:	68bb      	ldr	r3, [r7, #8]
 8001ca8:	201f      	movs	r0, #31
 8001caa:	4003      	ands	r3, r0
 8001cac:	4099      	lsls	r1, r3
 8001cae:	000b      	movs	r3, r1
 8001cb0:	431a      	orrs	r2, r3
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001cb6:	46c0      	nop			@ (mov r8, r8)
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	b004      	add	sp, #16
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001cbe:	b580      	push	{r7, lr}
 8001cc0:	b082      	sub	sp, #8
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	6078      	str	r0, [r7, #4]
 8001cc6:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	035b      	lsls	r3, r3, #13
 8001cd0:	0b5b      	lsrs	r3, r3, #13
 8001cd2:	431a      	orrs	r2, r3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001cd8:	46c0      	nop			@ (mov r8, r8)
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	b002      	add	sp, #8
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cee:	683a      	ldr	r2, [r7, #0]
 8001cf0:	0352      	lsls	r2, r2, #13
 8001cf2:	0b52      	lsrs	r2, r2, #13
 8001cf4:	43d2      	mvns	r2, r2
 8001cf6:	401a      	ands	r2, r3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001cfc:	46c0      	nop			@ (mov r8, r8)
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	b002      	add	sp, #8
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b084      	sub	sp, #16
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	60f8      	str	r0, [r7, #12]
 8001d0c:	60b9      	str	r1, [r7, #8]
 8001d0e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	695b      	ldr	r3, [r3, #20]
 8001d14:	68ba      	ldr	r2, [r7, #8]
 8001d16:	0212      	lsls	r2, r2, #8
 8001d18:	43d2      	mvns	r2, r2
 8001d1a:	401a      	ands	r2, r3
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	6879      	ldr	r1, [r7, #4]
 8001d22:	400b      	ands	r3, r1
 8001d24:	4904      	ldr	r1, [pc, #16]	@ (8001d38 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001d26:	400b      	ands	r3, r1
 8001d28:	431a      	orrs	r2, r3
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001d2e:	46c0      	nop			@ (mov r8, r8)
 8001d30:	46bd      	mov	sp, r7
 8001d32:	b004      	add	sp, #16
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	46c0      	nop			@ (mov r8, r8)
 8001d38:	07ffff00 	.word	0x07ffff00

08001d3c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	4a05      	ldr	r2, [pc, #20]	@ (8001d60 <LL_ADC_EnableInternalRegulator+0x24>)
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	2280      	movs	r2, #128	@ 0x80
 8001d4e:	0552      	lsls	r2, r2, #21
 8001d50:	431a      	orrs	r2, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001d56:	46c0      	nop			@ (mov r8, r8)
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	b002      	add	sp, #8
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	46c0      	nop			@ (mov r8, r8)
 8001d60:	6fffffe8 	.word	0x6fffffe8

08001d64 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	689a      	ldr	r2, [r3, #8]
 8001d70:	2380      	movs	r3, #128	@ 0x80
 8001d72:	055b      	lsls	r3, r3, #21
 8001d74:	401a      	ands	r2, r3
 8001d76:	2380      	movs	r3, #128	@ 0x80
 8001d78:	055b      	lsls	r3, r3, #21
 8001d7a:	429a      	cmp	r2, r3
 8001d7c:	d101      	bne.n	8001d82 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e000      	b.n	8001d84 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001d82:	2300      	movs	r3, #0
}
 8001d84:	0018      	movs	r0, r3
 8001d86:	46bd      	mov	sp, r7
 8001d88:	b002      	add	sp, #8
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b082      	sub	sp, #8
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	2201      	movs	r2, #1
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d101      	bne.n	8001da4 <LL_ADC_IsEnabled+0x18>
 8001da0:	2301      	movs	r3, #1
 8001da2:	e000      	b.n	8001da6 <LL_ADC_IsEnabled+0x1a>
 8001da4:	2300      	movs	r3, #0
}
 8001da6:	0018      	movs	r0, r3
 8001da8:	46bd      	mov	sp, r7
 8001daa:	b002      	add	sp, #8
 8001dac:	bd80      	pop	{r7, pc}

08001dae <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001dae:	b580      	push	{r7, lr}
 8001db0:	b082      	sub	sp, #8
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	2204      	movs	r2, #4
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	2b04      	cmp	r3, #4
 8001dc0:	d101      	bne.n	8001dc6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e000      	b.n	8001dc8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001dc6:	2300      	movs	r3, #0
}
 8001dc8:	0018      	movs	r0, r3
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	b002      	add	sp, #8
 8001dce:	bd80      	pop	{r7, pc}

08001dd0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b088      	sub	sp, #32
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001dd8:	231f      	movs	r3, #31
 8001dda:	18fb      	adds	r3, r7, r3
 8001ddc:	2200      	movs	r2, #0
 8001dde:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8001de0:	2300      	movs	r3, #0
 8001de2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8001de4:	2300      	movs	r3, #0
 8001de6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001de8:	2300      	movs	r3, #0
 8001dea:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d101      	bne.n	8001df6 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e17f      	b.n	80020f6 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d10a      	bne.n	8001e14 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	0018      	movs	r0, r3
 8001e02:	f7ff fc87 	bl	8001714 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2254      	movs	r2, #84	@ 0x54
 8001e10:	2100      	movs	r1, #0
 8001e12:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	0018      	movs	r0, r3
 8001e1a:	f7ff ffa3 	bl	8001d64 <LL_ADC_IsInternalRegulatorEnabled>
 8001e1e:	1e03      	subs	r3, r0, #0
 8001e20:	d115      	bne.n	8001e4e <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	0018      	movs	r0, r3
 8001e28:	f7ff ff88 	bl	8001d3c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001e2c:	4bb4      	ldr	r3, [pc, #720]	@ (8002100 <HAL_ADC_Init+0x330>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	49b4      	ldr	r1, [pc, #720]	@ (8002104 <HAL_ADC_Init+0x334>)
 8001e32:	0018      	movs	r0, r3
 8001e34:	f7fe f966 	bl	8000104 <__udivsi3>
 8001e38:	0003      	movs	r3, r0
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001e40:	e002      	b.n	8001e48 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	3b01      	subs	r3, #1
 8001e46:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d1f9      	bne.n	8001e42 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	0018      	movs	r0, r3
 8001e54:	f7ff ff86 	bl	8001d64 <LL_ADC_IsInternalRegulatorEnabled>
 8001e58:	1e03      	subs	r3, r0, #0
 8001e5a:	d10f      	bne.n	8001e7c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e60:	2210      	movs	r2, #16
 8001e62:	431a      	orrs	r2, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	431a      	orrs	r2, r3
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001e74:	231f      	movs	r3, #31
 8001e76:	18fb      	adds	r3, r7, r3
 8001e78:	2201      	movs	r2, #1
 8001e7a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	0018      	movs	r0, r3
 8001e82:	f7ff ff94 	bl	8001dae <LL_ADC_REG_IsConversionOngoing>
 8001e86:	0003      	movs	r3, r0
 8001e88:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e8e:	2210      	movs	r2, #16
 8001e90:	4013      	ands	r3, r2
 8001e92:	d000      	beq.n	8001e96 <HAL_ADC_Init+0xc6>
 8001e94:	e122      	b.n	80020dc <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d000      	beq.n	8001e9e <HAL_ADC_Init+0xce>
 8001e9c:	e11e      	b.n	80020dc <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ea2:	4a99      	ldr	r2, [pc, #612]	@ (8002108 <HAL_ADC_Init+0x338>)
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	2202      	movs	r2, #2
 8001ea8:	431a      	orrs	r2, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	0018      	movs	r0, r3
 8001eb4:	f7ff ff6a 	bl	8001d8c <LL_ADC_IsEnabled>
 8001eb8:	1e03      	subs	r3, r0, #0
 8001eba:	d000      	beq.n	8001ebe <HAL_ADC_Init+0xee>
 8001ebc:	e0ad      	b.n	800201a <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	7e1b      	ldrb	r3, [r3, #24]
 8001ec6:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001ec8:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	7e5b      	ldrb	r3, [r3, #25]
 8001ece:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001ed0:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	7e9b      	ldrb	r3, [r3, #26]
 8001ed6:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001ed8:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d002      	beq.n	8001ee8 <HAL_ADC_Init+0x118>
 8001ee2:	2380      	movs	r3, #128	@ 0x80
 8001ee4:	015b      	lsls	r3, r3, #5
 8001ee6:	e000      	b.n	8001eea <HAL_ADC_Init+0x11a>
 8001ee8:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001eea:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001ef0:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	691b      	ldr	r3, [r3, #16]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	da04      	bge.n	8001f04 <HAL_ADC_Init+0x134>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	691b      	ldr	r3, [r3, #16]
 8001efe:	005b      	lsls	r3, r3, #1
 8001f00:	085b      	lsrs	r3, r3, #1
 8001f02:	e001      	b.n	8001f08 <HAL_ADC_Init+0x138>
 8001f04:	2380      	movs	r3, #128	@ 0x80
 8001f06:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8001f08:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	212c      	movs	r1, #44	@ 0x2c
 8001f0e:	5c5b      	ldrb	r3, [r3, r1]
 8001f10:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001f12:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001f14:	69ba      	ldr	r2, [r7, #24]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2220      	movs	r2, #32
 8001f1e:	5c9b      	ldrb	r3, [r3, r2]
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d115      	bne.n	8001f50 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	7e9b      	ldrb	r3, [r3, #26]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d105      	bne.n	8001f38 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8001f2c:	69bb      	ldr	r3, [r7, #24]
 8001f2e:	2280      	movs	r2, #128	@ 0x80
 8001f30:	0252      	lsls	r2, r2, #9
 8001f32:	4313      	orrs	r3, r2
 8001f34:	61bb      	str	r3, [r7, #24]
 8001f36:	e00b      	b.n	8001f50 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f3c:	2220      	movs	r2, #32
 8001f3e:	431a      	orrs	r2, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f48:	2201      	movs	r2, #1
 8001f4a:	431a      	orrs	r2, r3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d00a      	beq.n	8001f6e <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f5c:	23e0      	movs	r3, #224	@ 0xe0
 8001f5e:	005b      	lsls	r3, r3, #1
 8001f60:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001f66:	4313      	orrs	r3, r2
 8001f68:	69ba      	ldr	r2, [r7, #24]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	4a65      	ldr	r2, [pc, #404]	@ (800210c <HAL_ADC_Init+0x33c>)
 8001f76:	4013      	ands	r3, r2
 8001f78:	0019      	movs	r1, r3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	69ba      	ldr	r2, [r7, #24]
 8001f80:	430a      	orrs	r2, r1
 8001f82:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	0f9b      	lsrs	r3, r3, #30
 8001f8a:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001f90:	4313      	orrs	r3, r2
 8001f92:	697a      	ldr	r2, [r7, #20]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	223c      	movs	r2, #60	@ 0x3c
 8001f9c:	5c9b      	ldrb	r3, [r3, r2]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d111      	bne.n	8001fc6 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	0f9b      	lsrs	r3, r3, #30
 8001fa8:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001fae:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8001fb4:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8001fba:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	691b      	ldr	r3, [r3, #16]
 8001fcc:	4a50      	ldr	r2, [pc, #320]	@ (8002110 <HAL_ADC_Init+0x340>)
 8001fce:	4013      	ands	r3, r2
 8001fd0:	0019      	movs	r1, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	697a      	ldr	r2, [r7, #20]
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	685a      	ldr	r2, [r3, #4]
 8001fe0:	23c0      	movs	r3, #192	@ 0xc0
 8001fe2:	061b      	lsls	r3, r3, #24
 8001fe4:	429a      	cmp	r2, r3
 8001fe6:	d018      	beq.n	800201a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001fec:	2380      	movs	r3, #128	@ 0x80
 8001fee:	05db      	lsls	r3, r3, #23
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d012      	beq.n	800201a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001ff8:	2380      	movs	r3, #128	@ 0x80
 8001ffa:	061b      	lsls	r3, r3, #24
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d00c      	beq.n	800201a <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8002000:	4b44      	ldr	r3, [pc, #272]	@ (8002114 <HAL_ADC_Init+0x344>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a44      	ldr	r2, [pc, #272]	@ (8002118 <HAL_ADC_Init+0x348>)
 8002006:	4013      	ands	r3, r2
 8002008:	0019      	movs	r1, r3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	685a      	ldr	r2, [r3, #4]
 800200e:	23f0      	movs	r3, #240	@ 0xf0
 8002010:	039b      	lsls	r3, r3, #14
 8002012:	401a      	ands	r2, r3
 8002014:	4b3f      	ldr	r3, [pc, #252]	@ (8002114 <HAL_ADC_Init+0x344>)
 8002016:	430a      	orrs	r2, r1
 8002018:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6818      	ldr	r0, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002022:	001a      	movs	r2, r3
 8002024:	2100      	movs	r1, #0
 8002026:	f7ff fdf6 	bl	8001c16 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6818      	ldr	r0, [r3, #0]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002032:	493a      	ldr	r1, [pc, #232]	@ (800211c <HAL_ADC_Init+0x34c>)
 8002034:	001a      	movs	r2, r3
 8002036:	f7ff fdee 	bl	8001c16 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	691b      	ldr	r3, [r3, #16]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d109      	bne.n	8002056 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2110      	movs	r1, #16
 800204e:	4249      	negs	r1, r1
 8002050:	430a      	orrs	r2, r1
 8002052:	629a      	str	r2, [r3, #40]	@ 0x28
 8002054:	e018      	b.n	8002088 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	691a      	ldr	r2, [r3, #16]
 800205a:	2380      	movs	r3, #128	@ 0x80
 800205c:	039b      	lsls	r3, r3, #14
 800205e:	429a      	cmp	r2, r3
 8002060:	d112      	bne.n	8002088 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	69db      	ldr	r3, [r3, #28]
 800206c:	3b01      	subs	r3, #1
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	221c      	movs	r2, #28
 8002072:	4013      	ands	r3, r2
 8002074:	2210      	movs	r2, #16
 8002076:	4252      	negs	r2, r2
 8002078:	409a      	lsls	r2, r3
 800207a:	0011      	movs	r1, r2
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	430a      	orrs	r2, r1
 8002086:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	2100      	movs	r1, #0
 800208e:	0018      	movs	r0, r3
 8002090:	f7ff fdde 	bl	8001c50 <LL_ADC_GetSamplingTimeCommonChannels>
 8002094:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800209a:	429a      	cmp	r2, r3
 800209c:	d10b      	bne.n	80020b6 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020a8:	2203      	movs	r2, #3
 80020aa:	4393      	bics	r3, r2
 80020ac:	2201      	movs	r2, #1
 80020ae:	431a      	orrs	r2, r3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80020b4:	e01c      	b.n	80020f0 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ba:	2212      	movs	r2, #18
 80020bc:	4393      	bics	r3, r2
 80020be:	2210      	movs	r2, #16
 80020c0:	431a      	orrs	r2, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020ca:	2201      	movs	r2, #1
 80020cc:	431a      	orrs	r2, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80020d2:	231f      	movs	r3, #31
 80020d4:	18fb      	adds	r3, r7, r3
 80020d6:	2201      	movs	r2, #1
 80020d8:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80020da:	e009      	b.n	80020f0 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020e0:	2210      	movs	r2, #16
 80020e2:	431a      	orrs	r2, r3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80020e8:	231f      	movs	r3, #31
 80020ea:	18fb      	adds	r3, r7, r3
 80020ec:	2201      	movs	r2, #1
 80020ee:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80020f0:	231f      	movs	r3, #31
 80020f2:	18fb      	adds	r3, r7, r3
 80020f4:	781b      	ldrb	r3, [r3, #0]
}
 80020f6:	0018      	movs	r0, r3
 80020f8:	46bd      	mov	sp, r7
 80020fa:	b008      	add	sp, #32
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	46c0      	nop			@ (mov r8, r8)
 8002100:	20000044 	.word	0x20000044
 8002104:	00030d40 	.word	0x00030d40
 8002108:	fffffefd 	.word	0xfffffefd
 800210c:	ffde0201 	.word	0xffde0201
 8002110:	1ffffc02 	.word	0x1ffffc02
 8002114:	40012708 	.word	0x40012708
 8002118:	ffc3ffff 	.word	0xffc3ffff
 800211c:	07ffff04 	.word	0x07ffff04

08002120 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b086      	sub	sp, #24
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800212a:	2317      	movs	r3, #23
 800212c:	18fb      	adds	r3, r7, r3
 800212e:	2200      	movs	r2, #0
 8002130:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002132:	2300      	movs	r3, #0
 8002134:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2254      	movs	r2, #84	@ 0x54
 800213a:	5c9b      	ldrb	r3, [r3, r2]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d101      	bne.n	8002144 <HAL_ADC_ConfigChannel+0x24>
 8002140:	2302      	movs	r3, #2
 8002142:	e1c0      	b.n	80024c6 <HAL_ADC_ConfigChannel+0x3a6>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2254      	movs	r2, #84	@ 0x54
 8002148:	2101      	movs	r1, #1
 800214a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	0018      	movs	r0, r3
 8002152:	f7ff fe2c 	bl	8001dae <LL_ADC_REG_IsConversionOngoing>
 8002156:	1e03      	subs	r3, r0, #0
 8002158:	d000      	beq.n	800215c <HAL_ADC_ConfigChannel+0x3c>
 800215a:	e1a3      	b.n	80024a4 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	2b02      	cmp	r3, #2
 8002162:	d100      	bne.n	8002166 <HAL_ADC_ConfigChannel+0x46>
 8002164:	e143      	b.n	80023ee <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	691a      	ldr	r2, [r3, #16]
 800216a:	2380      	movs	r3, #128	@ 0x80
 800216c:	061b      	lsls	r3, r3, #24
 800216e:	429a      	cmp	r2, r3
 8002170:	d004      	beq.n	800217c <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002176:	4ac1      	ldr	r2, [pc, #772]	@ (800247c <HAL_ADC_ConfigChannel+0x35c>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d108      	bne.n	800218e <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	0019      	movs	r1, r3
 8002186:	0010      	movs	r0, r2
 8002188:	f7ff fd99 	bl	8001cbe <LL_ADC_REG_SetSequencerChAdd>
 800218c:	e0c9      	b.n	8002322 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	211f      	movs	r1, #31
 8002198:	400b      	ands	r3, r1
 800219a:	210f      	movs	r1, #15
 800219c:	4099      	lsls	r1, r3
 800219e:	000b      	movs	r3, r1
 80021a0:	43db      	mvns	r3, r3
 80021a2:	4013      	ands	r3, r2
 80021a4:	0019      	movs	r1, r3
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	035b      	lsls	r3, r3, #13
 80021ac:	0b5b      	lsrs	r3, r3, #13
 80021ae:	d105      	bne.n	80021bc <HAL_ADC_ConfigChannel+0x9c>
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	0e9b      	lsrs	r3, r3, #26
 80021b6:	221f      	movs	r2, #31
 80021b8:	4013      	ands	r3, r2
 80021ba:	e098      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1ce>
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2201      	movs	r2, #1
 80021c2:	4013      	ands	r3, r2
 80021c4:	d000      	beq.n	80021c8 <HAL_ADC_ConfigChannel+0xa8>
 80021c6:	e091      	b.n	80022ec <HAL_ADC_ConfigChannel+0x1cc>
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2202      	movs	r2, #2
 80021ce:	4013      	ands	r3, r2
 80021d0:	d000      	beq.n	80021d4 <HAL_ADC_ConfigChannel+0xb4>
 80021d2:	e089      	b.n	80022e8 <HAL_ADC_ConfigChannel+0x1c8>
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2204      	movs	r2, #4
 80021da:	4013      	ands	r3, r2
 80021dc:	d000      	beq.n	80021e0 <HAL_ADC_ConfigChannel+0xc0>
 80021de:	e081      	b.n	80022e4 <HAL_ADC_ConfigChannel+0x1c4>
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2208      	movs	r2, #8
 80021e6:	4013      	ands	r3, r2
 80021e8:	d000      	beq.n	80021ec <HAL_ADC_ConfigChannel+0xcc>
 80021ea:	e079      	b.n	80022e0 <HAL_ADC_ConfigChannel+0x1c0>
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	2210      	movs	r2, #16
 80021f2:	4013      	ands	r3, r2
 80021f4:	d000      	beq.n	80021f8 <HAL_ADC_ConfigChannel+0xd8>
 80021f6:	e071      	b.n	80022dc <HAL_ADC_ConfigChannel+0x1bc>
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2220      	movs	r2, #32
 80021fe:	4013      	ands	r3, r2
 8002200:	d000      	beq.n	8002204 <HAL_ADC_ConfigChannel+0xe4>
 8002202:	e069      	b.n	80022d8 <HAL_ADC_ConfigChannel+0x1b8>
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2240      	movs	r2, #64	@ 0x40
 800220a:	4013      	ands	r3, r2
 800220c:	d000      	beq.n	8002210 <HAL_ADC_ConfigChannel+0xf0>
 800220e:	e061      	b.n	80022d4 <HAL_ADC_ConfigChannel+0x1b4>
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	2280      	movs	r2, #128	@ 0x80
 8002216:	4013      	ands	r3, r2
 8002218:	d000      	beq.n	800221c <HAL_ADC_ConfigChannel+0xfc>
 800221a:	e059      	b.n	80022d0 <HAL_ADC_ConfigChannel+0x1b0>
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	2380      	movs	r3, #128	@ 0x80
 8002222:	005b      	lsls	r3, r3, #1
 8002224:	4013      	ands	r3, r2
 8002226:	d151      	bne.n	80022cc <HAL_ADC_ConfigChannel+0x1ac>
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	2380      	movs	r3, #128	@ 0x80
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	4013      	ands	r3, r2
 8002232:	d149      	bne.n	80022c8 <HAL_ADC_ConfigChannel+0x1a8>
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	2380      	movs	r3, #128	@ 0x80
 800223a:	00db      	lsls	r3, r3, #3
 800223c:	4013      	ands	r3, r2
 800223e:	d141      	bne.n	80022c4 <HAL_ADC_ConfigChannel+0x1a4>
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	2380      	movs	r3, #128	@ 0x80
 8002246:	011b      	lsls	r3, r3, #4
 8002248:	4013      	ands	r3, r2
 800224a:	d139      	bne.n	80022c0 <HAL_ADC_ConfigChannel+0x1a0>
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	2380      	movs	r3, #128	@ 0x80
 8002252:	015b      	lsls	r3, r3, #5
 8002254:	4013      	ands	r3, r2
 8002256:	d131      	bne.n	80022bc <HAL_ADC_ConfigChannel+0x19c>
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	2380      	movs	r3, #128	@ 0x80
 800225e:	019b      	lsls	r3, r3, #6
 8002260:	4013      	ands	r3, r2
 8002262:	d129      	bne.n	80022b8 <HAL_ADC_ConfigChannel+0x198>
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	2380      	movs	r3, #128	@ 0x80
 800226a:	01db      	lsls	r3, r3, #7
 800226c:	4013      	ands	r3, r2
 800226e:	d121      	bne.n	80022b4 <HAL_ADC_ConfigChannel+0x194>
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	2380      	movs	r3, #128	@ 0x80
 8002276:	021b      	lsls	r3, r3, #8
 8002278:	4013      	ands	r3, r2
 800227a:	d119      	bne.n	80022b0 <HAL_ADC_ConfigChannel+0x190>
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	2380      	movs	r3, #128	@ 0x80
 8002282:	025b      	lsls	r3, r3, #9
 8002284:	4013      	ands	r3, r2
 8002286:	d111      	bne.n	80022ac <HAL_ADC_ConfigChannel+0x18c>
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	2380      	movs	r3, #128	@ 0x80
 800228e:	029b      	lsls	r3, r3, #10
 8002290:	4013      	ands	r3, r2
 8002292:	d109      	bne.n	80022a8 <HAL_ADC_ConfigChannel+0x188>
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	2380      	movs	r3, #128	@ 0x80
 800229a:	02db      	lsls	r3, r3, #11
 800229c:	4013      	ands	r3, r2
 800229e:	d001      	beq.n	80022a4 <HAL_ADC_ConfigChannel+0x184>
 80022a0:	2312      	movs	r3, #18
 80022a2:	e024      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1ce>
 80022a4:	2300      	movs	r3, #0
 80022a6:	e022      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1ce>
 80022a8:	2311      	movs	r3, #17
 80022aa:	e020      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1ce>
 80022ac:	2310      	movs	r3, #16
 80022ae:	e01e      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1ce>
 80022b0:	230f      	movs	r3, #15
 80022b2:	e01c      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1ce>
 80022b4:	230e      	movs	r3, #14
 80022b6:	e01a      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1ce>
 80022b8:	230d      	movs	r3, #13
 80022ba:	e018      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1ce>
 80022bc:	230c      	movs	r3, #12
 80022be:	e016      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1ce>
 80022c0:	230b      	movs	r3, #11
 80022c2:	e014      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1ce>
 80022c4:	230a      	movs	r3, #10
 80022c6:	e012      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1ce>
 80022c8:	2309      	movs	r3, #9
 80022ca:	e010      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1ce>
 80022cc:	2308      	movs	r3, #8
 80022ce:	e00e      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1ce>
 80022d0:	2307      	movs	r3, #7
 80022d2:	e00c      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1ce>
 80022d4:	2306      	movs	r3, #6
 80022d6:	e00a      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1ce>
 80022d8:	2305      	movs	r3, #5
 80022da:	e008      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1ce>
 80022dc:	2304      	movs	r3, #4
 80022de:	e006      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1ce>
 80022e0:	2303      	movs	r3, #3
 80022e2:	e004      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1ce>
 80022e4:	2302      	movs	r3, #2
 80022e6:	e002      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1ce>
 80022e8:	2301      	movs	r3, #1
 80022ea:	e000      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1ce>
 80022ec:	2300      	movs	r3, #0
 80022ee:	683a      	ldr	r2, [r7, #0]
 80022f0:	6852      	ldr	r2, [r2, #4]
 80022f2:	201f      	movs	r0, #31
 80022f4:	4002      	ands	r2, r0
 80022f6:	4093      	lsls	r3, r2
 80022f8:	000a      	movs	r2, r1
 80022fa:	431a      	orrs	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	089b      	lsrs	r3, r3, #2
 8002306:	1c5a      	adds	r2, r3, #1
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	69db      	ldr	r3, [r3, #28]
 800230c:	429a      	cmp	r2, r3
 800230e:	d808      	bhi.n	8002322 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6818      	ldr	r0, [r3, #0]
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	6859      	ldr	r1, [r3, #4]
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	001a      	movs	r2, r3
 800231e:	f7ff fcae 	bl	8001c7e <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6818      	ldr	r0, [r3, #0]
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	6819      	ldr	r1, [r3, #0]
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	001a      	movs	r2, r3
 8002330:	f7ff fce8 	bl	8001d04 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2b00      	cmp	r3, #0
 800233a:	db00      	blt.n	800233e <HAL_ADC_ConfigChannel+0x21e>
 800233c:	e0bc      	b.n	80024b8 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800233e:	4b50      	ldr	r3, [pc, #320]	@ (8002480 <HAL_ADC_ConfigChannel+0x360>)
 8002340:	0018      	movs	r0, r3
 8002342:	f7ff fc5b 	bl	8001bfc <LL_ADC_GetCommonPathInternalCh>
 8002346:	0003      	movs	r3, r0
 8002348:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a4d      	ldr	r2, [pc, #308]	@ (8002484 <HAL_ADC_ConfigChannel+0x364>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d122      	bne.n	800239a <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002354:	693a      	ldr	r2, [r7, #16]
 8002356:	2380      	movs	r3, #128	@ 0x80
 8002358:	041b      	lsls	r3, r3, #16
 800235a:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800235c:	d11d      	bne.n	800239a <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	2280      	movs	r2, #128	@ 0x80
 8002362:	0412      	lsls	r2, r2, #16
 8002364:	4313      	orrs	r3, r2
 8002366:	4a46      	ldr	r2, [pc, #280]	@ (8002480 <HAL_ADC_ConfigChannel+0x360>)
 8002368:	0019      	movs	r1, r3
 800236a:	0010      	movs	r0, r2
 800236c:	f7ff fc32 	bl	8001bd4 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002370:	4b45      	ldr	r3, [pc, #276]	@ (8002488 <HAL_ADC_ConfigChannel+0x368>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4945      	ldr	r1, [pc, #276]	@ (800248c <HAL_ADC_ConfigChannel+0x36c>)
 8002376:	0018      	movs	r0, r3
 8002378:	f7fd fec4 	bl	8000104 <__udivsi3>
 800237c:	0003      	movs	r3, r0
 800237e:	1c5a      	adds	r2, r3, #1
 8002380:	0013      	movs	r3, r2
 8002382:	005b      	lsls	r3, r3, #1
 8002384:	189b      	adds	r3, r3, r2
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800238a:	e002      	b.n	8002392 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	3b01      	subs	r3, #1
 8002390:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d1f9      	bne.n	800238c <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002398:	e08e      	b.n	80024b8 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a3c      	ldr	r2, [pc, #240]	@ (8002490 <HAL_ADC_ConfigChannel+0x370>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d10e      	bne.n	80023c2 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80023a4:	693a      	ldr	r2, [r7, #16]
 80023a6:	2380      	movs	r3, #128	@ 0x80
 80023a8:	045b      	lsls	r3, r3, #17
 80023aa:	4013      	ands	r3, r2
 80023ac:	d109      	bne.n	80023c2 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	2280      	movs	r2, #128	@ 0x80
 80023b2:	0452      	lsls	r2, r2, #17
 80023b4:	4313      	orrs	r3, r2
 80023b6:	4a32      	ldr	r2, [pc, #200]	@ (8002480 <HAL_ADC_ConfigChannel+0x360>)
 80023b8:	0019      	movs	r1, r3
 80023ba:	0010      	movs	r0, r2
 80023bc:	f7ff fc0a 	bl	8001bd4 <LL_ADC_SetCommonPathInternalCh>
 80023c0:	e07a      	b.n	80024b8 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a33      	ldr	r2, [pc, #204]	@ (8002494 <HAL_ADC_ConfigChannel+0x374>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d000      	beq.n	80023ce <HAL_ADC_ConfigChannel+0x2ae>
 80023cc:	e074      	b.n	80024b8 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	2380      	movs	r3, #128	@ 0x80
 80023d2:	03db      	lsls	r3, r3, #15
 80023d4:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80023d6:	d000      	beq.n	80023da <HAL_ADC_ConfigChannel+0x2ba>
 80023d8:	e06e      	b.n	80024b8 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	2280      	movs	r2, #128	@ 0x80
 80023de:	03d2      	lsls	r2, r2, #15
 80023e0:	4313      	orrs	r3, r2
 80023e2:	4a27      	ldr	r2, [pc, #156]	@ (8002480 <HAL_ADC_ConfigChannel+0x360>)
 80023e4:	0019      	movs	r1, r3
 80023e6:	0010      	movs	r0, r2
 80023e8:	f7ff fbf4 	bl	8001bd4 <LL_ADC_SetCommonPathInternalCh>
 80023ec:	e064      	b.n	80024b8 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	691a      	ldr	r2, [r3, #16]
 80023f2:	2380      	movs	r3, #128	@ 0x80
 80023f4:	061b      	lsls	r3, r3, #24
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d004      	beq.n	8002404 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80023fe:	4a1f      	ldr	r2, [pc, #124]	@ (800247c <HAL_ADC_ConfigChannel+0x35c>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d107      	bne.n	8002414 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	0019      	movs	r1, r3
 800240e:	0010      	movs	r0, r2
 8002410:	f7ff fc66 	bl	8001ce0 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	2b00      	cmp	r3, #0
 800241a:	da4d      	bge.n	80024b8 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800241c:	4b18      	ldr	r3, [pc, #96]	@ (8002480 <HAL_ADC_ConfigChannel+0x360>)
 800241e:	0018      	movs	r0, r3
 8002420:	f7ff fbec 	bl	8001bfc <LL_ADC_GetCommonPathInternalCh>
 8002424:	0003      	movs	r3, r0
 8002426:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a15      	ldr	r2, [pc, #84]	@ (8002484 <HAL_ADC_ConfigChannel+0x364>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d108      	bne.n	8002444 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	4a18      	ldr	r2, [pc, #96]	@ (8002498 <HAL_ADC_ConfigChannel+0x378>)
 8002436:	4013      	ands	r3, r2
 8002438:	4a11      	ldr	r2, [pc, #68]	@ (8002480 <HAL_ADC_ConfigChannel+0x360>)
 800243a:	0019      	movs	r1, r3
 800243c:	0010      	movs	r0, r2
 800243e:	f7ff fbc9 	bl	8001bd4 <LL_ADC_SetCommonPathInternalCh>
 8002442:	e039      	b.n	80024b8 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a11      	ldr	r2, [pc, #68]	@ (8002490 <HAL_ADC_ConfigChannel+0x370>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d108      	bne.n	8002460 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	4a12      	ldr	r2, [pc, #72]	@ (800249c <HAL_ADC_ConfigChannel+0x37c>)
 8002452:	4013      	ands	r3, r2
 8002454:	4a0a      	ldr	r2, [pc, #40]	@ (8002480 <HAL_ADC_ConfigChannel+0x360>)
 8002456:	0019      	movs	r1, r3
 8002458:	0010      	movs	r0, r2
 800245a:	f7ff fbbb 	bl	8001bd4 <LL_ADC_SetCommonPathInternalCh>
 800245e:	e02b      	b.n	80024b8 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a0b      	ldr	r2, [pc, #44]	@ (8002494 <HAL_ADC_ConfigChannel+0x374>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d126      	bne.n	80024b8 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	4a0c      	ldr	r2, [pc, #48]	@ (80024a0 <HAL_ADC_ConfigChannel+0x380>)
 800246e:	4013      	ands	r3, r2
 8002470:	4a03      	ldr	r2, [pc, #12]	@ (8002480 <HAL_ADC_ConfigChannel+0x360>)
 8002472:	0019      	movs	r1, r3
 8002474:	0010      	movs	r0, r2
 8002476:	f7ff fbad 	bl	8001bd4 <LL_ADC_SetCommonPathInternalCh>
 800247a:	e01d      	b.n	80024b8 <HAL_ADC_ConfigChannel+0x398>
 800247c:	80000004 	.word	0x80000004
 8002480:	40012708 	.word	0x40012708
 8002484:	b0001000 	.word	0xb0001000
 8002488:	20000044 	.word	0x20000044
 800248c:	00030d40 	.word	0x00030d40
 8002490:	b8004000 	.word	0xb8004000
 8002494:	b4002000 	.word	0xb4002000
 8002498:	ff7fffff 	.word	0xff7fffff
 800249c:	feffffff 	.word	0xfeffffff
 80024a0:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024a8:	2220      	movs	r2, #32
 80024aa:	431a      	orrs	r2, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80024b0:	2317      	movs	r3, #23
 80024b2:	18fb      	adds	r3, r7, r3
 80024b4:	2201      	movs	r2, #1
 80024b6:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2254      	movs	r2, #84	@ 0x54
 80024bc:	2100      	movs	r1, #0
 80024be:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80024c0:	2317      	movs	r3, #23
 80024c2:	18fb      	adds	r3, r7, r3
 80024c4:	781b      	ldrb	r3, [r3, #0]
}
 80024c6:	0018      	movs	r0, r3
 80024c8:	46bd      	mov	sp, r7
 80024ca:	b006      	add	sp, #24
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	46c0      	nop			@ (mov r8, r8)

080024d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	0002      	movs	r2, r0
 80024d8:	1dfb      	adds	r3, r7, #7
 80024da:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80024dc:	1dfb      	adds	r3, r7, #7
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	2b7f      	cmp	r3, #127	@ 0x7f
 80024e2:	d809      	bhi.n	80024f8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024e4:	1dfb      	adds	r3, r7, #7
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	001a      	movs	r2, r3
 80024ea:	231f      	movs	r3, #31
 80024ec:	401a      	ands	r2, r3
 80024ee:	4b04      	ldr	r3, [pc, #16]	@ (8002500 <__NVIC_EnableIRQ+0x30>)
 80024f0:	2101      	movs	r1, #1
 80024f2:	4091      	lsls	r1, r2
 80024f4:	000a      	movs	r2, r1
 80024f6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80024f8:	46c0      	nop			@ (mov r8, r8)
 80024fa:	46bd      	mov	sp, r7
 80024fc:	b002      	add	sp, #8
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	e000e100 	.word	0xe000e100

08002504 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002504:	b590      	push	{r4, r7, lr}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	0002      	movs	r2, r0
 800250c:	6039      	str	r1, [r7, #0]
 800250e:	1dfb      	adds	r3, r7, #7
 8002510:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002512:	1dfb      	adds	r3, r7, #7
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	2b7f      	cmp	r3, #127	@ 0x7f
 8002518:	d828      	bhi.n	800256c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800251a:	4a2f      	ldr	r2, [pc, #188]	@ (80025d8 <__NVIC_SetPriority+0xd4>)
 800251c:	1dfb      	adds	r3, r7, #7
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	b25b      	sxtb	r3, r3
 8002522:	089b      	lsrs	r3, r3, #2
 8002524:	33c0      	adds	r3, #192	@ 0xc0
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	589b      	ldr	r3, [r3, r2]
 800252a:	1dfa      	adds	r2, r7, #7
 800252c:	7812      	ldrb	r2, [r2, #0]
 800252e:	0011      	movs	r1, r2
 8002530:	2203      	movs	r2, #3
 8002532:	400a      	ands	r2, r1
 8002534:	00d2      	lsls	r2, r2, #3
 8002536:	21ff      	movs	r1, #255	@ 0xff
 8002538:	4091      	lsls	r1, r2
 800253a:	000a      	movs	r2, r1
 800253c:	43d2      	mvns	r2, r2
 800253e:	401a      	ands	r2, r3
 8002540:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	019b      	lsls	r3, r3, #6
 8002546:	22ff      	movs	r2, #255	@ 0xff
 8002548:	401a      	ands	r2, r3
 800254a:	1dfb      	adds	r3, r7, #7
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	0018      	movs	r0, r3
 8002550:	2303      	movs	r3, #3
 8002552:	4003      	ands	r3, r0
 8002554:	00db      	lsls	r3, r3, #3
 8002556:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002558:	481f      	ldr	r0, [pc, #124]	@ (80025d8 <__NVIC_SetPriority+0xd4>)
 800255a:	1dfb      	adds	r3, r7, #7
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	b25b      	sxtb	r3, r3
 8002560:	089b      	lsrs	r3, r3, #2
 8002562:	430a      	orrs	r2, r1
 8002564:	33c0      	adds	r3, #192	@ 0xc0
 8002566:	009b      	lsls	r3, r3, #2
 8002568:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800256a:	e031      	b.n	80025d0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800256c:	4a1b      	ldr	r2, [pc, #108]	@ (80025dc <__NVIC_SetPriority+0xd8>)
 800256e:	1dfb      	adds	r3, r7, #7
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	0019      	movs	r1, r3
 8002574:	230f      	movs	r3, #15
 8002576:	400b      	ands	r3, r1
 8002578:	3b08      	subs	r3, #8
 800257a:	089b      	lsrs	r3, r3, #2
 800257c:	3306      	adds	r3, #6
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	18d3      	adds	r3, r2, r3
 8002582:	3304      	adds	r3, #4
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	1dfa      	adds	r2, r7, #7
 8002588:	7812      	ldrb	r2, [r2, #0]
 800258a:	0011      	movs	r1, r2
 800258c:	2203      	movs	r2, #3
 800258e:	400a      	ands	r2, r1
 8002590:	00d2      	lsls	r2, r2, #3
 8002592:	21ff      	movs	r1, #255	@ 0xff
 8002594:	4091      	lsls	r1, r2
 8002596:	000a      	movs	r2, r1
 8002598:	43d2      	mvns	r2, r2
 800259a:	401a      	ands	r2, r3
 800259c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	019b      	lsls	r3, r3, #6
 80025a2:	22ff      	movs	r2, #255	@ 0xff
 80025a4:	401a      	ands	r2, r3
 80025a6:	1dfb      	adds	r3, r7, #7
 80025a8:	781b      	ldrb	r3, [r3, #0]
 80025aa:	0018      	movs	r0, r3
 80025ac:	2303      	movs	r3, #3
 80025ae:	4003      	ands	r3, r0
 80025b0:	00db      	lsls	r3, r3, #3
 80025b2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025b4:	4809      	ldr	r0, [pc, #36]	@ (80025dc <__NVIC_SetPriority+0xd8>)
 80025b6:	1dfb      	adds	r3, r7, #7
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	001c      	movs	r4, r3
 80025bc:	230f      	movs	r3, #15
 80025be:	4023      	ands	r3, r4
 80025c0:	3b08      	subs	r3, #8
 80025c2:	089b      	lsrs	r3, r3, #2
 80025c4:	430a      	orrs	r2, r1
 80025c6:	3306      	adds	r3, #6
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	18c3      	adds	r3, r0, r3
 80025cc:	3304      	adds	r3, #4
 80025ce:	601a      	str	r2, [r3, #0]
}
 80025d0:	46c0      	nop			@ (mov r8, r8)
 80025d2:	46bd      	mov	sp, r7
 80025d4:	b003      	add	sp, #12
 80025d6:	bd90      	pop	{r4, r7, pc}
 80025d8:	e000e100 	.word	0xe000e100
 80025dc:	e000ed00 	.word	0xe000ed00

080025e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	1e5a      	subs	r2, r3, #1
 80025ec:	2380      	movs	r3, #128	@ 0x80
 80025ee:	045b      	lsls	r3, r3, #17
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d301      	bcc.n	80025f8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025f4:	2301      	movs	r3, #1
 80025f6:	e010      	b.n	800261a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002624 <SysTick_Config+0x44>)
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	3a01      	subs	r2, #1
 80025fe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002600:	2301      	movs	r3, #1
 8002602:	425b      	negs	r3, r3
 8002604:	2103      	movs	r1, #3
 8002606:	0018      	movs	r0, r3
 8002608:	f7ff ff7c 	bl	8002504 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800260c:	4b05      	ldr	r3, [pc, #20]	@ (8002624 <SysTick_Config+0x44>)
 800260e:	2200      	movs	r2, #0
 8002610:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002612:	4b04      	ldr	r3, [pc, #16]	@ (8002624 <SysTick_Config+0x44>)
 8002614:	2207      	movs	r2, #7
 8002616:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002618:	2300      	movs	r3, #0
}
 800261a:	0018      	movs	r0, r3
 800261c:	46bd      	mov	sp, r7
 800261e:	b002      	add	sp, #8
 8002620:	bd80      	pop	{r7, pc}
 8002622:	46c0      	nop			@ (mov r8, r8)
 8002624:	e000e010 	.word	0xe000e010

08002628 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	60b9      	str	r1, [r7, #8]
 8002630:	607a      	str	r2, [r7, #4]
 8002632:	210f      	movs	r1, #15
 8002634:	187b      	adds	r3, r7, r1
 8002636:	1c02      	adds	r2, r0, #0
 8002638:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800263a:	68ba      	ldr	r2, [r7, #8]
 800263c:	187b      	adds	r3, r7, r1
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	b25b      	sxtb	r3, r3
 8002642:	0011      	movs	r1, r2
 8002644:	0018      	movs	r0, r3
 8002646:	f7ff ff5d 	bl	8002504 <__NVIC_SetPriority>
}
 800264a:	46c0      	nop			@ (mov r8, r8)
 800264c:	46bd      	mov	sp, r7
 800264e:	b004      	add	sp, #16
 8002650:	bd80      	pop	{r7, pc}

08002652 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002652:	b580      	push	{r7, lr}
 8002654:	b082      	sub	sp, #8
 8002656:	af00      	add	r7, sp, #0
 8002658:	0002      	movs	r2, r0
 800265a:	1dfb      	adds	r3, r7, #7
 800265c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800265e:	1dfb      	adds	r3, r7, #7
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	b25b      	sxtb	r3, r3
 8002664:	0018      	movs	r0, r3
 8002666:	f7ff ff33 	bl	80024d0 <__NVIC_EnableIRQ>
}
 800266a:	46c0      	nop			@ (mov r8, r8)
 800266c:	46bd      	mov	sp, r7
 800266e:	b002      	add	sp, #8
 8002670:	bd80      	pop	{r7, pc}

08002672 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002672:	b580      	push	{r7, lr}
 8002674:	b082      	sub	sp, #8
 8002676:	af00      	add	r7, sp, #0
 8002678:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	0018      	movs	r0, r3
 800267e:	f7ff ffaf 	bl	80025e0 <SysTick_Config>
 8002682:	0003      	movs	r3, r0
}
 8002684:	0018      	movs	r0, r3
 8002686:	46bd      	mov	sp, r7
 8002688:	b002      	add	sp, #8
 800268a:	bd80      	pop	{r7, pc}

0800268c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b086      	sub	sp, #24
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002696:	2300      	movs	r3, #0
 8002698:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800269a:	e147      	b.n	800292c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2101      	movs	r1, #1
 80026a2:	697a      	ldr	r2, [r7, #20]
 80026a4:	4091      	lsls	r1, r2
 80026a6:	000a      	movs	r2, r1
 80026a8:	4013      	ands	r3, r2
 80026aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d100      	bne.n	80026b4 <HAL_GPIO_Init+0x28>
 80026b2:	e138      	b.n	8002926 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	2203      	movs	r2, #3
 80026ba:	4013      	ands	r3, r2
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d005      	beq.n	80026cc <HAL_GPIO_Init+0x40>
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	2203      	movs	r2, #3
 80026c6:	4013      	ands	r3, r2
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	d130      	bne.n	800272e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	005b      	lsls	r3, r3, #1
 80026d6:	2203      	movs	r2, #3
 80026d8:	409a      	lsls	r2, r3
 80026da:	0013      	movs	r3, r2
 80026dc:	43da      	mvns	r2, r3
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	4013      	ands	r3, r2
 80026e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	68da      	ldr	r2, [r3, #12]
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	005b      	lsls	r3, r3, #1
 80026ec:	409a      	lsls	r2, r3
 80026ee:	0013      	movs	r3, r2
 80026f0:	693a      	ldr	r2, [r7, #16]
 80026f2:	4313      	orrs	r3, r2
 80026f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	693a      	ldr	r2, [r7, #16]
 80026fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002702:	2201      	movs	r2, #1
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	409a      	lsls	r2, r3
 8002708:	0013      	movs	r3, r2
 800270a:	43da      	mvns	r2, r3
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	4013      	ands	r3, r2
 8002710:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	091b      	lsrs	r3, r3, #4
 8002718:	2201      	movs	r2, #1
 800271a:	401a      	ands	r2, r3
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	409a      	lsls	r2, r3
 8002720:	0013      	movs	r3, r2
 8002722:	693a      	ldr	r2, [r7, #16]
 8002724:	4313      	orrs	r3, r2
 8002726:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	693a      	ldr	r2, [r7, #16]
 800272c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	2203      	movs	r2, #3
 8002734:	4013      	ands	r3, r2
 8002736:	2b03      	cmp	r3, #3
 8002738:	d017      	beq.n	800276a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	68db      	ldr	r3, [r3, #12]
 800273e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	005b      	lsls	r3, r3, #1
 8002744:	2203      	movs	r2, #3
 8002746:	409a      	lsls	r2, r3
 8002748:	0013      	movs	r3, r2
 800274a:	43da      	mvns	r2, r3
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	4013      	ands	r3, r2
 8002750:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	689a      	ldr	r2, [r3, #8]
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	005b      	lsls	r3, r3, #1
 800275a:	409a      	lsls	r2, r3
 800275c:	0013      	movs	r3, r2
 800275e:	693a      	ldr	r2, [r7, #16]
 8002760:	4313      	orrs	r3, r2
 8002762:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	693a      	ldr	r2, [r7, #16]
 8002768:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	2203      	movs	r2, #3
 8002770:	4013      	ands	r3, r2
 8002772:	2b02      	cmp	r3, #2
 8002774:	d123      	bne.n	80027be <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	08da      	lsrs	r2, r3, #3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	3208      	adds	r2, #8
 800277e:	0092      	lsls	r2, r2, #2
 8002780:	58d3      	ldr	r3, [r2, r3]
 8002782:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	2207      	movs	r2, #7
 8002788:	4013      	ands	r3, r2
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	220f      	movs	r2, #15
 800278e:	409a      	lsls	r2, r3
 8002790:	0013      	movs	r3, r2
 8002792:	43da      	mvns	r2, r3
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	4013      	ands	r3, r2
 8002798:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	691a      	ldr	r2, [r3, #16]
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	2107      	movs	r1, #7
 80027a2:	400b      	ands	r3, r1
 80027a4:	009b      	lsls	r3, r3, #2
 80027a6:	409a      	lsls	r2, r3
 80027a8:	0013      	movs	r3, r2
 80027aa:	693a      	ldr	r2, [r7, #16]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	08da      	lsrs	r2, r3, #3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	3208      	adds	r2, #8
 80027b8:	0092      	lsls	r2, r2, #2
 80027ba:	6939      	ldr	r1, [r7, #16]
 80027bc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	2203      	movs	r2, #3
 80027ca:	409a      	lsls	r2, r3
 80027cc:	0013      	movs	r3, r2
 80027ce:	43da      	mvns	r2, r3
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	4013      	ands	r3, r2
 80027d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	2203      	movs	r2, #3
 80027dc:	401a      	ands	r2, r3
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	005b      	lsls	r3, r3, #1
 80027e2:	409a      	lsls	r2, r3
 80027e4:	0013      	movs	r3, r2
 80027e6:	693a      	ldr	r2, [r7, #16]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	693a      	ldr	r2, [r7, #16]
 80027f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	685a      	ldr	r2, [r3, #4]
 80027f6:	23c0      	movs	r3, #192	@ 0xc0
 80027f8:	029b      	lsls	r3, r3, #10
 80027fa:	4013      	ands	r3, r2
 80027fc:	d100      	bne.n	8002800 <HAL_GPIO_Init+0x174>
 80027fe:	e092      	b.n	8002926 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002800:	4a50      	ldr	r2, [pc, #320]	@ (8002944 <HAL_GPIO_Init+0x2b8>)
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	089b      	lsrs	r3, r3, #2
 8002806:	3318      	adds	r3, #24
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	589b      	ldr	r3, [r3, r2]
 800280c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	2203      	movs	r2, #3
 8002812:	4013      	ands	r3, r2
 8002814:	00db      	lsls	r3, r3, #3
 8002816:	220f      	movs	r2, #15
 8002818:	409a      	lsls	r2, r3
 800281a:	0013      	movs	r3, r2
 800281c:	43da      	mvns	r2, r3
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	4013      	ands	r3, r2
 8002822:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	23a0      	movs	r3, #160	@ 0xa0
 8002828:	05db      	lsls	r3, r3, #23
 800282a:	429a      	cmp	r2, r3
 800282c:	d013      	beq.n	8002856 <HAL_GPIO_Init+0x1ca>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4a45      	ldr	r2, [pc, #276]	@ (8002948 <HAL_GPIO_Init+0x2bc>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d00d      	beq.n	8002852 <HAL_GPIO_Init+0x1c6>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4a44      	ldr	r2, [pc, #272]	@ (800294c <HAL_GPIO_Init+0x2c0>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d007      	beq.n	800284e <HAL_GPIO_Init+0x1c2>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a43      	ldr	r2, [pc, #268]	@ (8002950 <HAL_GPIO_Init+0x2c4>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d101      	bne.n	800284a <HAL_GPIO_Init+0x1be>
 8002846:	2303      	movs	r3, #3
 8002848:	e006      	b.n	8002858 <HAL_GPIO_Init+0x1cc>
 800284a:	2305      	movs	r3, #5
 800284c:	e004      	b.n	8002858 <HAL_GPIO_Init+0x1cc>
 800284e:	2302      	movs	r3, #2
 8002850:	e002      	b.n	8002858 <HAL_GPIO_Init+0x1cc>
 8002852:	2301      	movs	r3, #1
 8002854:	e000      	b.n	8002858 <HAL_GPIO_Init+0x1cc>
 8002856:	2300      	movs	r3, #0
 8002858:	697a      	ldr	r2, [r7, #20]
 800285a:	2103      	movs	r1, #3
 800285c:	400a      	ands	r2, r1
 800285e:	00d2      	lsls	r2, r2, #3
 8002860:	4093      	lsls	r3, r2
 8002862:	693a      	ldr	r2, [r7, #16]
 8002864:	4313      	orrs	r3, r2
 8002866:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002868:	4936      	ldr	r1, [pc, #216]	@ (8002944 <HAL_GPIO_Init+0x2b8>)
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	089b      	lsrs	r3, r3, #2
 800286e:	3318      	adds	r3, #24
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	693a      	ldr	r2, [r7, #16]
 8002874:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002876:	4b33      	ldr	r3, [pc, #204]	@ (8002944 <HAL_GPIO_Init+0x2b8>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	43da      	mvns	r2, r3
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	4013      	ands	r3, r2
 8002884:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	685a      	ldr	r2, [r3, #4]
 800288a:	2380      	movs	r3, #128	@ 0x80
 800288c:	035b      	lsls	r3, r3, #13
 800288e:	4013      	ands	r3, r2
 8002890:	d003      	beq.n	800289a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	4313      	orrs	r3, r2
 8002898:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800289a:	4b2a      	ldr	r3, [pc, #168]	@ (8002944 <HAL_GPIO_Init+0x2b8>)
 800289c:	693a      	ldr	r2, [r7, #16]
 800289e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80028a0:	4b28      	ldr	r3, [pc, #160]	@ (8002944 <HAL_GPIO_Init+0x2b8>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	43da      	mvns	r2, r3
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	4013      	ands	r3, r2
 80028ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685a      	ldr	r2, [r3, #4]
 80028b4:	2380      	movs	r3, #128	@ 0x80
 80028b6:	039b      	lsls	r3, r3, #14
 80028b8:	4013      	ands	r3, r2
 80028ba:	d003      	beq.n	80028c4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80028bc:	693a      	ldr	r2, [r7, #16]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80028c4:	4b1f      	ldr	r3, [pc, #124]	@ (8002944 <HAL_GPIO_Init+0x2b8>)
 80028c6:	693a      	ldr	r2, [r7, #16]
 80028c8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80028ca:	4a1e      	ldr	r2, [pc, #120]	@ (8002944 <HAL_GPIO_Init+0x2b8>)
 80028cc:	2384      	movs	r3, #132	@ 0x84
 80028ce:	58d3      	ldr	r3, [r2, r3]
 80028d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	43da      	mvns	r2, r3
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	4013      	ands	r3, r2
 80028da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	685a      	ldr	r2, [r3, #4]
 80028e0:	2380      	movs	r3, #128	@ 0x80
 80028e2:	029b      	lsls	r3, r3, #10
 80028e4:	4013      	ands	r3, r2
 80028e6:	d003      	beq.n	80028f0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80028e8:	693a      	ldr	r2, [r7, #16]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80028f0:	4914      	ldr	r1, [pc, #80]	@ (8002944 <HAL_GPIO_Init+0x2b8>)
 80028f2:	2284      	movs	r2, #132	@ 0x84
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80028f8:	4a12      	ldr	r2, [pc, #72]	@ (8002944 <HAL_GPIO_Init+0x2b8>)
 80028fa:	2380      	movs	r3, #128	@ 0x80
 80028fc:	58d3      	ldr	r3, [r2, r3]
 80028fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	43da      	mvns	r2, r3
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	4013      	ands	r3, r2
 8002908:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685a      	ldr	r2, [r3, #4]
 800290e:	2380      	movs	r3, #128	@ 0x80
 8002910:	025b      	lsls	r3, r3, #9
 8002912:	4013      	ands	r3, r2
 8002914:	d003      	beq.n	800291e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002916:	693a      	ldr	r2, [r7, #16]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	4313      	orrs	r3, r2
 800291c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800291e:	4909      	ldr	r1, [pc, #36]	@ (8002944 <HAL_GPIO_Init+0x2b8>)
 8002920:	2280      	movs	r2, #128	@ 0x80
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	3301      	adds	r3, #1
 800292a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	40da      	lsrs	r2, r3
 8002934:	1e13      	subs	r3, r2, #0
 8002936:	d000      	beq.n	800293a <HAL_GPIO_Init+0x2ae>
 8002938:	e6b0      	b.n	800269c <HAL_GPIO_Init+0x10>
  }
}
 800293a:	46c0      	nop			@ (mov r8, r8)
 800293c:	46c0      	nop			@ (mov r8, r8)
 800293e:	46bd      	mov	sp, r7
 8002940:	b006      	add	sp, #24
 8002942:	bd80      	pop	{r7, pc}
 8002944:	40021800 	.word	0x40021800
 8002948:	50000400 	.word	0x50000400
 800294c:	50000800 	.word	0x50000800
 8002950:	50000c00 	.word	0x50000c00

08002954 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	000a      	movs	r2, r1
 800295e:	1cbb      	adds	r3, r7, #2
 8002960:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	691b      	ldr	r3, [r3, #16]
 8002966:	1cba      	adds	r2, r7, #2
 8002968:	8812      	ldrh	r2, [r2, #0]
 800296a:	4013      	ands	r3, r2
 800296c:	d004      	beq.n	8002978 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800296e:	230f      	movs	r3, #15
 8002970:	18fb      	adds	r3, r7, r3
 8002972:	2201      	movs	r2, #1
 8002974:	701a      	strb	r2, [r3, #0]
 8002976:	e003      	b.n	8002980 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002978:	230f      	movs	r3, #15
 800297a:	18fb      	adds	r3, r7, r3
 800297c:	2200      	movs	r2, #0
 800297e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002980:	230f      	movs	r3, #15
 8002982:	18fb      	adds	r3, r7, r3
 8002984:	781b      	ldrb	r3, [r3, #0]
}
 8002986:	0018      	movs	r0, r3
 8002988:	46bd      	mov	sp, r7
 800298a:	b004      	add	sp, #16
 800298c:	bd80      	pop	{r7, pc}

0800298e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800298e:	b580      	push	{r7, lr}
 8002990:	b082      	sub	sp, #8
 8002992:	af00      	add	r7, sp, #0
 8002994:	6078      	str	r0, [r7, #4]
 8002996:	0008      	movs	r0, r1
 8002998:	0011      	movs	r1, r2
 800299a:	1cbb      	adds	r3, r7, #2
 800299c:	1c02      	adds	r2, r0, #0
 800299e:	801a      	strh	r2, [r3, #0]
 80029a0:	1c7b      	adds	r3, r7, #1
 80029a2:	1c0a      	adds	r2, r1, #0
 80029a4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029a6:	1c7b      	adds	r3, r7, #1
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d004      	beq.n	80029b8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80029ae:	1cbb      	adds	r3, r7, #2
 80029b0:	881a      	ldrh	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80029b6:	e003      	b.n	80029c0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80029b8:	1cbb      	adds	r3, r7, #2
 80029ba:	881a      	ldrh	r2, [r3, #0]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80029c0:	46c0      	nop			@ (mov r8, r8)
 80029c2:	46bd      	mov	sp, r7
 80029c4:	b002      	add	sp, #8
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b084      	sub	sp, #16
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	000a      	movs	r2, r1
 80029d2:	1cbb      	adds	r3, r7, #2
 80029d4:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	695b      	ldr	r3, [r3, #20]
 80029da:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80029dc:	1cbb      	adds	r3, r7, #2
 80029de:	881b      	ldrh	r3, [r3, #0]
 80029e0:	68fa      	ldr	r2, [r7, #12]
 80029e2:	4013      	ands	r3, r2
 80029e4:	041a      	lsls	r2, r3, #16
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	43db      	mvns	r3, r3
 80029ea:	1cb9      	adds	r1, r7, #2
 80029ec:	8809      	ldrh	r1, [r1, #0]
 80029ee:	400b      	ands	r3, r1
 80029f0:	431a      	orrs	r2, r3
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	619a      	str	r2, [r3, #24]
}
 80029f6:	46c0      	nop			@ (mov r8, r8)
 80029f8:	46bd      	mov	sp, r7
 80029fa:	b004      	add	sp, #16
 80029fc:	bd80      	pop	{r7, pc}
	...

08002a00 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	0002      	movs	r2, r0
 8002a08:	1dbb      	adds	r3, r7, #6
 8002a0a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8002a0c:	4b10      	ldr	r3, [pc, #64]	@ (8002a50 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	1dba      	adds	r2, r7, #6
 8002a12:	8812      	ldrh	r2, [r2, #0]
 8002a14:	4013      	ands	r3, r2
 8002a16:	d008      	beq.n	8002a2a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002a18:	4b0d      	ldr	r3, [pc, #52]	@ (8002a50 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002a1a:	1dba      	adds	r2, r7, #6
 8002a1c:	8812      	ldrh	r2, [r2, #0]
 8002a1e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002a20:	1dbb      	adds	r3, r7, #6
 8002a22:	881b      	ldrh	r3, [r3, #0]
 8002a24:	0018      	movs	r0, r3
 8002a26:	f000 f815 	bl	8002a54 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8002a2a:	4b09      	ldr	r3, [pc, #36]	@ (8002a50 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002a2c:	691b      	ldr	r3, [r3, #16]
 8002a2e:	1dba      	adds	r2, r7, #6
 8002a30:	8812      	ldrh	r2, [r2, #0]
 8002a32:	4013      	ands	r3, r2
 8002a34:	d008      	beq.n	8002a48 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002a36:	4b06      	ldr	r3, [pc, #24]	@ (8002a50 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002a38:	1dba      	adds	r2, r7, #6
 8002a3a:	8812      	ldrh	r2, [r2, #0]
 8002a3c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002a3e:	1dbb      	adds	r3, r7, #6
 8002a40:	881b      	ldrh	r3, [r3, #0]
 8002a42:	0018      	movs	r0, r3
 8002a44:	f7fe f9a0 	bl	8000d88 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002a48:	46c0      	nop			@ (mov r8, r8)
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	b002      	add	sp, #8
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	40021800 	.word	0x40021800

08002a54 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	0002      	movs	r2, r0
 8002a5c:	1dbb      	adds	r3, r7, #6
 8002a5e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8002a60:	46c0      	nop			@ (mov r8, r8)
 8002a62:	46bd      	mov	sp, r7
 8002a64:	b002      	add	sp, #8
 8002a66:	bd80      	pop	{r7, pc}

08002a68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d101      	bne.n	8002a7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e08f      	b.n	8002b9a <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2241      	movs	r2, #65	@ 0x41
 8002a7e:	5c9b      	ldrb	r3, [r3, r2]
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d107      	bne.n	8002a96 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2240      	movs	r2, #64	@ 0x40
 8002a8a:	2100      	movs	r1, #0
 8002a8c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	0018      	movs	r0, r3
 8002a92:	f7fe fe83 	bl	800179c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2241      	movs	r2, #65	@ 0x41
 8002a9a:	2124      	movs	r1, #36	@ 0x24
 8002a9c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2101      	movs	r1, #1
 8002aaa:	438a      	bics	r2, r1
 8002aac:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	685a      	ldr	r2, [r3, #4]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	493b      	ldr	r1, [pc, #236]	@ (8002ba4 <HAL_I2C_Init+0x13c>)
 8002ab8:	400a      	ands	r2, r1
 8002aba:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	689a      	ldr	r2, [r3, #8]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4938      	ldr	r1, [pc, #224]	@ (8002ba8 <HAL_I2C_Init+0x140>)
 8002ac8:	400a      	ands	r2, r1
 8002aca:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d108      	bne.n	8002ae6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	689a      	ldr	r2, [r3, #8]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2180      	movs	r1, #128	@ 0x80
 8002ade:	0209      	lsls	r1, r1, #8
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	609a      	str	r2, [r3, #8]
 8002ae4:	e007      	b.n	8002af6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	689a      	ldr	r2, [r3, #8]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	2184      	movs	r1, #132	@ 0x84
 8002af0:	0209      	lsls	r1, r1, #8
 8002af2:	430a      	orrs	r2, r1
 8002af4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	68db      	ldr	r3, [r3, #12]
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d109      	bne.n	8002b12 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	685a      	ldr	r2, [r3, #4]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2180      	movs	r1, #128	@ 0x80
 8002b0a:	0109      	lsls	r1, r1, #4
 8002b0c:	430a      	orrs	r2, r1
 8002b0e:	605a      	str	r2, [r3, #4]
 8002b10:	e007      	b.n	8002b22 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	685a      	ldr	r2, [r3, #4]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4923      	ldr	r1, [pc, #140]	@ (8002bac <HAL_I2C_Init+0x144>)
 8002b1e:	400a      	ands	r2, r1
 8002b20:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	685a      	ldr	r2, [r3, #4]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4920      	ldr	r1, [pc, #128]	@ (8002bb0 <HAL_I2C_Init+0x148>)
 8002b2e:	430a      	orrs	r2, r1
 8002b30:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	68da      	ldr	r2, [r3, #12]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	491a      	ldr	r1, [pc, #104]	@ (8002ba8 <HAL_I2C_Init+0x140>)
 8002b3e:	400a      	ands	r2, r1
 8002b40:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	691a      	ldr	r2, [r3, #16]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	695b      	ldr	r3, [r3, #20]
 8002b4a:	431a      	orrs	r2, r3
 8002b4c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	699b      	ldr	r3, [r3, #24]
 8002b52:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	430a      	orrs	r2, r1
 8002b5a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	69d9      	ldr	r1, [r3, #28]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6a1a      	ldr	r2, [r3, #32]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	430a      	orrs	r2, r1
 8002b6a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2101      	movs	r1, #1
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2241      	movs	r2, #65	@ 0x41
 8002b86:	2120      	movs	r1, #32
 8002b88:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2242      	movs	r2, #66	@ 0x42
 8002b94:	2100      	movs	r1, #0
 8002b96:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	0018      	movs	r0, r3
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	b002      	add	sp, #8
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	46c0      	nop			@ (mov r8, r8)
 8002ba4:	f0ffffff 	.word	0xf0ffffff
 8002ba8:	ffff7fff 	.word	0xffff7fff
 8002bac:	fffff7ff 	.word	0xfffff7ff
 8002bb0:	02008000 	.word	0x02008000

08002bb4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002bb4:	b590      	push	{r4, r7, lr}
 8002bb6:	b089      	sub	sp, #36	@ 0x24
 8002bb8:	af02      	add	r7, sp, #8
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	0008      	movs	r0, r1
 8002bbe:	607a      	str	r2, [r7, #4]
 8002bc0:	0019      	movs	r1, r3
 8002bc2:	230a      	movs	r3, #10
 8002bc4:	18fb      	adds	r3, r7, r3
 8002bc6:	1c02      	adds	r2, r0, #0
 8002bc8:	801a      	strh	r2, [r3, #0]
 8002bca:	2308      	movs	r3, #8
 8002bcc:	18fb      	adds	r3, r7, r3
 8002bce:	1c0a      	adds	r2, r1, #0
 8002bd0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2241      	movs	r2, #65	@ 0x41
 8002bd6:	5c9b      	ldrb	r3, [r3, r2]
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	2b20      	cmp	r3, #32
 8002bdc:	d000      	beq.n	8002be0 <HAL_I2C_Master_Transmit+0x2c>
 8002bde:	e10a      	b.n	8002df6 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2240      	movs	r2, #64	@ 0x40
 8002be4:	5c9b      	ldrb	r3, [r3, r2]
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d101      	bne.n	8002bee <HAL_I2C_Master_Transmit+0x3a>
 8002bea:	2302      	movs	r3, #2
 8002bec:	e104      	b.n	8002df8 <HAL_I2C_Master_Transmit+0x244>
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2240      	movs	r2, #64	@ 0x40
 8002bf2:	2101      	movs	r1, #1
 8002bf4:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002bf6:	f7fe ffe3 	bl	8001bc0 <HAL_GetTick>
 8002bfa:	0003      	movs	r3, r0
 8002bfc:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002bfe:	2380      	movs	r3, #128	@ 0x80
 8002c00:	0219      	lsls	r1, r3, #8
 8002c02:	68f8      	ldr	r0, [r7, #12]
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	9300      	str	r3, [sp, #0]
 8002c08:	2319      	movs	r3, #25
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f000 fa26 	bl	800305c <I2C_WaitOnFlagUntilTimeout>
 8002c10:	1e03      	subs	r3, r0, #0
 8002c12:	d001      	beq.n	8002c18 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e0ef      	b.n	8002df8 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2241      	movs	r2, #65	@ 0x41
 8002c1c:	2121      	movs	r1, #33	@ 0x21
 8002c1e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2242      	movs	r2, #66	@ 0x42
 8002c24:	2110      	movs	r1, #16
 8002c26:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	2208      	movs	r2, #8
 8002c38:	18ba      	adds	r2, r7, r2
 8002c3a:	8812      	ldrh	r2, [r2, #0]
 8002c3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2200      	movs	r2, #0
 8002c42:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c48:	b29b      	uxth	r3, r3
 8002c4a:	2bff      	cmp	r3, #255	@ 0xff
 8002c4c:	d906      	bls.n	8002c5c <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	22ff      	movs	r2, #255	@ 0xff
 8002c52:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002c54:	2380      	movs	r3, #128	@ 0x80
 8002c56:	045b      	lsls	r3, r3, #17
 8002c58:	617b      	str	r3, [r7, #20]
 8002c5a:	e007      	b.n	8002c6c <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c60:	b29a      	uxth	r2, r3
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002c66:	2380      	movs	r3, #128	@ 0x80
 8002c68:	049b      	lsls	r3, r3, #18
 8002c6a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d027      	beq.n	8002cc4 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c78:	781a      	ldrb	r2, [r3, #0]
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c84:	1c5a      	adds	r2, r3, #1
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	3b01      	subs	r3, #1
 8002c92:	b29a      	uxth	r2, r3
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c9c:	3b01      	subs	r3, #1
 8002c9e:	b29a      	uxth	r2, r3
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	3301      	adds	r3, #1
 8002cac:	b2da      	uxtb	r2, r3
 8002cae:	697c      	ldr	r4, [r7, #20]
 8002cb0:	230a      	movs	r3, #10
 8002cb2:	18fb      	adds	r3, r7, r3
 8002cb4:	8819      	ldrh	r1, [r3, #0]
 8002cb6:	68f8      	ldr	r0, [r7, #12]
 8002cb8:	4b51      	ldr	r3, [pc, #324]	@ (8002e00 <HAL_I2C_Master_Transmit+0x24c>)
 8002cba:	9300      	str	r3, [sp, #0]
 8002cbc:	0023      	movs	r3, r4
 8002cbe:	f000 fc45 	bl	800354c <I2C_TransferConfig>
 8002cc2:	e06f      	b.n	8002da4 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cc8:	b2da      	uxtb	r2, r3
 8002cca:	697c      	ldr	r4, [r7, #20]
 8002ccc:	230a      	movs	r3, #10
 8002cce:	18fb      	adds	r3, r7, r3
 8002cd0:	8819      	ldrh	r1, [r3, #0]
 8002cd2:	68f8      	ldr	r0, [r7, #12]
 8002cd4:	4b4a      	ldr	r3, [pc, #296]	@ (8002e00 <HAL_I2C_Master_Transmit+0x24c>)
 8002cd6:	9300      	str	r3, [sp, #0]
 8002cd8:	0023      	movs	r3, r4
 8002cda:	f000 fc37 	bl	800354c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002cde:	e061      	b.n	8002da4 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ce0:	693a      	ldr	r2, [r7, #16]
 8002ce2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	0018      	movs	r0, r3
 8002ce8:	f000 fa10 	bl	800310c <I2C_WaitOnTXISFlagUntilTimeout>
 8002cec:	1e03      	subs	r3, r0, #0
 8002cee:	d001      	beq.n	8002cf4 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e081      	b.n	8002df8 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cf8:	781a      	ldrb	r2, [r3, #0]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d04:	1c5a      	adds	r2, r3, #1
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d0e:	b29b      	uxth	r3, r3
 8002d10:	3b01      	subs	r3, #1
 8002d12:	b29a      	uxth	r2, r3
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d1c:	3b01      	subs	r3, #1
 8002d1e:	b29a      	uxth	r2, r3
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d28:	b29b      	uxth	r3, r3
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d03a      	beq.n	8002da4 <HAL_I2C_Master_Transmit+0x1f0>
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d136      	bne.n	8002da4 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002d36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002d38:	68f8      	ldr	r0, [r7, #12]
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	9300      	str	r3, [sp, #0]
 8002d3e:	0013      	movs	r3, r2
 8002d40:	2200      	movs	r2, #0
 8002d42:	2180      	movs	r1, #128	@ 0x80
 8002d44:	f000 f98a 	bl	800305c <I2C_WaitOnFlagUntilTimeout>
 8002d48:	1e03      	subs	r3, r0, #0
 8002d4a:	d001      	beq.n	8002d50 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e053      	b.n	8002df8 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	2bff      	cmp	r3, #255	@ 0xff
 8002d58:	d911      	bls.n	8002d7e <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	22ff      	movs	r2, #255	@ 0xff
 8002d5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d64:	b2da      	uxtb	r2, r3
 8002d66:	2380      	movs	r3, #128	@ 0x80
 8002d68:	045c      	lsls	r4, r3, #17
 8002d6a:	230a      	movs	r3, #10
 8002d6c:	18fb      	adds	r3, r7, r3
 8002d6e:	8819      	ldrh	r1, [r3, #0]
 8002d70:	68f8      	ldr	r0, [r7, #12]
 8002d72:	2300      	movs	r3, #0
 8002d74:	9300      	str	r3, [sp, #0]
 8002d76:	0023      	movs	r3, r4
 8002d78:	f000 fbe8 	bl	800354c <I2C_TransferConfig>
 8002d7c:	e012      	b.n	8002da4 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d82:	b29a      	uxth	r2, r3
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d8c:	b2da      	uxtb	r2, r3
 8002d8e:	2380      	movs	r3, #128	@ 0x80
 8002d90:	049c      	lsls	r4, r3, #18
 8002d92:	230a      	movs	r3, #10
 8002d94:	18fb      	adds	r3, r7, r3
 8002d96:	8819      	ldrh	r1, [r3, #0]
 8002d98:	68f8      	ldr	r0, [r7, #12]
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	9300      	str	r3, [sp, #0]
 8002d9e:	0023      	movs	r3, r4
 8002da0:	f000 fbd4 	bl	800354c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002da8:	b29b      	uxth	r3, r3
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d198      	bne.n	8002ce0 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dae:	693a      	ldr	r2, [r7, #16]
 8002db0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	0018      	movs	r0, r3
 8002db6:	f000 f9ef 	bl	8003198 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002dba:	1e03      	subs	r3, r0, #0
 8002dbc:	d001      	beq.n	8002dc2 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e01a      	b.n	8002df8 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	2220      	movs	r2, #32
 8002dc8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	685a      	ldr	r2, [r3, #4]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	490b      	ldr	r1, [pc, #44]	@ (8002e04 <HAL_I2C_Master_Transmit+0x250>)
 8002dd6:	400a      	ands	r2, r1
 8002dd8:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2241      	movs	r2, #65	@ 0x41
 8002dde:	2120      	movs	r1, #32
 8002de0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2242      	movs	r2, #66	@ 0x42
 8002de6:	2100      	movs	r1, #0
 8002de8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2240      	movs	r2, #64	@ 0x40
 8002dee:	2100      	movs	r1, #0
 8002df0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002df2:	2300      	movs	r3, #0
 8002df4:	e000      	b.n	8002df8 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8002df6:	2302      	movs	r3, #2
  }
}
 8002df8:	0018      	movs	r0, r3
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	b007      	add	sp, #28
 8002dfe:	bd90      	pop	{r4, r7, pc}
 8002e00:	80002000 	.word	0x80002000
 8002e04:	fe00e800 	.word	0xfe00e800

08002e08 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002e08:	b590      	push	{r4, r7, lr}
 8002e0a:	b089      	sub	sp, #36	@ 0x24
 8002e0c:	af02      	add	r7, sp, #8
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	0008      	movs	r0, r1
 8002e12:	607a      	str	r2, [r7, #4]
 8002e14:	0019      	movs	r1, r3
 8002e16:	230a      	movs	r3, #10
 8002e18:	18fb      	adds	r3, r7, r3
 8002e1a:	1c02      	adds	r2, r0, #0
 8002e1c:	801a      	strh	r2, [r3, #0]
 8002e1e:	2308      	movs	r3, #8
 8002e20:	18fb      	adds	r3, r7, r3
 8002e22:	1c0a      	adds	r2, r1, #0
 8002e24:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2241      	movs	r2, #65	@ 0x41
 8002e2a:	5c9b      	ldrb	r3, [r3, r2]
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	2b20      	cmp	r3, #32
 8002e30:	d000      	beq.n	8002e34 <HAL_I2C_Master_Receive+0x2c>
 8002e32:	e0e8      	b.n	8003006 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2240      	movs	r2, #64	@ 0x40
 8002e38:	5c9b      	ldrb	r3, [r3, r2]
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d101      	bne.n	8002e42 <HAL_I2C_Master_Receive+0x3a>
 8002e3e:	2302      	movs	r3, #2
 8002e40:	e0e2      	b.n	8003008 <HAL_I2C_Master_Receive+0x200>
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2240      	movs	r2, #64	@ 0x40
 8002e46:	2101      	movs	r1, #1
 8002e48:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002e4a:	f7fe feb9 	bl	8001bc0 <HAL_GetTick>
 8002e4e:	0003      	movs	r3, r0
 8002e50:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e52:	2380      	movs	r3, #128	@ 0x80
 8002e54:	0219      	lsls	r1, r3, #8
 8002e56:	68f8      	ldr	r0, [r7, #12]
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	9300      	str	r3, [sp, #0]
 8002e5c:	2319      	movs	r3, #25
 8002e5e:	2201      	movs	r2, #1
 8002e60:	f000 f8fc 	bl	800305c <I2C_WaitOnFlagUntilTimeout>
 8002e64:	1e03      	subs	r3, r0, #0
 8002e66:	d001      	beq.n	8002e6c <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e0cd      	b.n	8003008 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2241      	movs	r2, #65	@ 0x41
 8002e70:	2122      	movs	r1, #34	@ 0x22
 8002e72:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2242      	movs	r2, #66	@ 0x42
 8002e78:	2110      	movs	r1, #16
 8002e7a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	687a      	ldr	r2, [r7, #4]
 8002e86:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2208      	movs	r2, #8
 8002e8c:	18ba      	adds	r2, r7, r2
 8002e8e:	8812      	ldrh	r2, [r2, #0]
 8002e90:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2200      	movs	r2, #0
 8002e96:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	2bff      	cmp	r3, #255	@ 0xff
 8002ea0:	d911      	bls.n	8002ec6 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	22ff      	movs	r2, #255	@ 0xff
 8002ea6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eac:	b2da      	uxtb	r2, r3
 8002eae:	2380      	movs	r3, #128	@ 0x80
 8002eb0:	045c      	lsls	r4, r3, #17
 8002eb2:	230a      	movs	r3, #10
 8002eb4:	18fb      	adds	r3, r7, r3
 8002eb6:	8819      	ldrh	r1, [r3, #0]
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	4b55      	ldr	r3, [pc, #340]	@ (8003010 <HAL_I2C_Master_Receive+0x208>)
 8002ebc:	9300      	str	r3, [sp, #0]
 8002ebe:	0023      	movs	r3, r4
 8002ec0:	f000 fb44 	bl	800354c <I2C_TransferConfig>
 8002ec4:	e076      	b.n	8002fb4 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eca:	b29a      	uxth	r2, r3
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ed4:	b2da      	uxtb	r2, r3
 8002ed6:	2380      	movs	r3, #128	@ 0x80
 8002ed8:	049c      	lsls	r4, r3, #18
 8002eda:	230a      	movs	r3, #10
 8002edc:	18fb      	adds	r3, r7, r3
 8002ede:	8819      	ldrh	r1, [r3, #0]
 8002ee0:	68f8      	ldr	r0, [r7, #12]
 8002ee2:	4b4b      	ldr	r3, [pc, #300]	@ (8003010 <HAL_I2C_Master_Receive+0x208>)
 8002ee4:	9300      	str	r3, [sp, #0]
 8002ee6:	0023      	movs	r3, r4
 8002ee8:	f000 fb30 	bl	800354c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002eec:	e062      	b.n	8002fb4 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002eee:	697a      	ldr	r2, [r7, #20]
 8002ef0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	0018      	movs	r0, r3
 8002ef6:	f000 f993 	bl	8003220 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002efa:	1e03      	subs	r3, r0, #0
 8002efc:	d001      	beq.n	8002f02 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e082      	b.n	8003008 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f0c:	b2d2      	uxtb	r2, r2
 8002f0e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f14:	1c5a      	adds	r2, r3, #1
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f1e:	3b01      	subs	r3, #1
 8002f20:	b29a      	uxth	r2, r3
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f2a:	b29b      	uxth	r3, r3
 8002f2c:	3b01      	subs	r3, #1
 8002f2e:	b29a      	uxth	r2, r3
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f38:	b29b      	uxth	r3, r3
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d03a      	beq.n	8002fb4 <HAL_I2C_Master_Receive+0x1ac>
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d136      	bne.n	8002fb4 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f48:	68f8      	ldr	r0, [r7, #12]
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	9300      	str	r3, [sp, #0]
 8002f4e:	0013      	movs	r3, r2
 8002f50:	2200      	movs	r2, #0
 8002f52:	2180      	movs	r1, #128	@ 0x80
 8002f54:	f000 f882 	bl	800305c <I2C_WaitOnFlagUntilTimeout>
 8002f58:	1e03      	subs	r3, r0, #0
 8002f5a:	d001      	beq.n	8002f60 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e053      	b.n	8003008 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	2bff      	cmp	r3, #255	@ 0xff
 8002f68:	d911      	bls.n	8002f8e <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	22ff      	movs	r2, #255	@ 0xff
 8002f6e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f74:	b2da      	uxtb	r2, r3
 8002f76:	2380      	movs	r3, #128	@ 0x80
 8002f78:	045c      	lsls	r4, r3, #17
 8002f7a:	230a      	movs	r3, #10
 8002f7c:	18fb      	adds	r3, r7, r3
 8002f7e:	8819      	ldrh	r1, [r3, #0]
 8002f80:	68f8      	ldr	r0, [r7, #12]
 8002f82:	2300      	movs	r3, #0
 8002f84:	9300      	str	r3, [sp, #0]
 8002f86:	0023      	movs	r3, r4
 8002f88:	f000 fae0 	bl	800354c <I2C_TransferConfig>
 8002f8c:	e012      	b.n	8002fb4 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f92:	b29a      	uxth	r2, r3
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f9c:	b2da      	uxtb	r2, r3
 8002f9e:	2380      	movs	r3, #128	@ 0x80
 8002fa0:	049c      	lsls	r4, r3, #18
 8002fa2:	230a      	movs	r3, #10
 8002fa4:	18fb      	adds	r3, r7, r3
 8002fa6:	8819      	ldrh	r1, [r3, #0]
 8002fa8:	68f8      	ldr	r0, [r7, #12]
 8002faa:	2300      	movs	r3, #0
 8002fac:	9300      	str	r3, [sp, #0]
 8002fae:	0023      	movs	r3, r4
 8002fb0:	f000 facc 	bl	800354c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d197      	bne.n	8002eee <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fbe:	697a      	ldr	r2, [r7, #20]
 8002fc0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	0018      	movs	r0, r3
 8002fc6:	f000 f8e7 	bl	8003198 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002fca:	1e03      	subs	r3, r0, #0
 8002fcc:	d001      	beq.n	8002fd2 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e01a      	b.n	8003008 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2220      	movs	r2, #32
 8002fd8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	685a      	ldr	r2, [r3, #4]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	490b      	ldr	r1, [pc, #44]	@ (8003014 <HAL_I2C_Master_Receive+0x20c>)
 8002fe6:	400a      	ands	r2, r1
 8002fe8:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2241      	movs	r2, #65	@ 0x41
 8002fee:	2120      	movs	r1, #32
 8002ff0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2242      	movs	r2, #66	@ 0x42
 8002ff6:	2100      	movs	r1, #0
 8002ff8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2240      	movs	r2, #64	@ 0x40
 8002ffe:	2100      	movs	r1, #0
 8003000:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003002:	2300      	movs	r3, #0
 8003004:	e000      	b.n	8003008 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8003006:	2302      	movs	r3, #2
  }
}
 8003008:	0018      	movs	r0, r3
 800300a:	46bd      	mov	sp, r7
 800300c:	b007      	add	sp, #28
 800300e:	bd90      	pop	{r4, r7, pc}
 8003010:	80002400 	.word	0x80002400
 8003014:	fe00e800 	.word	0xfe00e800

08003018 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	699b      	ldr	r3, [r3, #24]
 8003026:	2202      	movs	r2, #2
 8003028:	4013      	ands	r3, r2
 800302a:	2b02      	cmp	r3, #2
 800302c:	d103      	bne.n	8003036 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	2200      	movs	r2, #0
 8003034:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	699b      	ldr	r3, [r3, #24]
 800303c:	2201      	movs	r2, #1
 800303e:	4013      	ands	r3, r2
 8003040:	2b01      	cmp	r3, #1
 8003042:	d007      	beq.n	8003054 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	699a      	ldr	r2, [r3, #24]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	2101      	movs	r1, #1
 8003050:	430a      	orrs	r2, r1
 8003052:	619a      	str	r2, [r3, #24]
  }
}
 8003054:	46c0      	nop			@ (mov r8, r8)
 8003056:	46bd      	mov	sp, r7
 8003058:	b002      	add	sp, #8
 800305a:	bd80      	pop	{r7, pc}

0800305c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	60f8      	str	r0, [r7, #12]
 8003064:	60b9      	str	r1, [r7, #8]
 8003066:	603b      	str	r3, [r7, #0]
 8003068:	1dfb      	adds	r3, r7, #7
 800306a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800306c:	e03a      	b.n	80030e4 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800306e:	69ba      	ldr	r2, [r7, #24]
 8003070:	6839      	ldr	r1, [r7, #0]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	0018      	movs	r0, r3
 8003076:	f000 f971 	bl	800335c <I2C_IsErrorOccurred>
 800307a:	1e03      	subs	r3, r0, #0
 800307c:	d001      	beq.n	8003082 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e040      	b.n	8003104 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	3301      	adds	r3, #1
 8003086:	d02d      	beq.n	80030e4 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003088:	f7fe fd9a 	bl	8001bc0 <HAL_GetTick>
 800308c:	0002      	movs	r2, r0
 800308e:	69bb      	ldr	r3, [r7, #24]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	683a      	ldr	r2, [r7, #0]
 8003094:	429a      	cmp	r2, r3
 8003096:	d302      	bcc.n	800309e <I2C_WaitOnFlagUntilTimeout+0x42>
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d122      	bne.n	80030e4 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	699b      	ldr	r3, [r3, #24]
 80030a4:	68ba      	ldr	r2, [r7, #8]
 80030a6:	4013      	ands	r3, r2
 80030a8:	68ba      	ldr	r2, [r7, #8]
 80030aa:	1ad3      	subs	r3, r2, r3
 80030ac:	425a      	negs	r2, r3
 80030ae:	4153      	adcs	r3, r2
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	001a      	movs	r2, r3
 80030b4:	1dfb      	adds	r3, r7, #7
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d113      	bne.n	80030e4 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030c0:	2220      	movs	r2, #32
 80030c2:	431a      	orrs	r2, r3
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2241      	movs	r2, #65	@ 0x41
 80030cc:	2120      	movs	r1, #32
 80030ce:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2242      	movs	r2, #66	@ 0x42
 80030d4:	2100      	movs	r1, #0
 80030d6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2240      	movs	r2, #64	@ 0x40
 80030dc:	2100      	movs	r1, #0
 80030de:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e00f      	b.n	8003104 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	68ba      	ldr	r2, [r7, #8]
 80030ec:	4013      	ands	r3, r2
 80030ee:	68ba      	ldr	r2, [r7, #8]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	425a      	negs	r2, r3
 80030f4:	4153      	adcs	r3, r2
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	001a      	movs	r2, r3
 80030fa:	1dfb      	adds	r3, r7, #7
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	429a      	cmp	r2, r3
 8003100:	d0b5      	beq.n	800306e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003102:	2300      	movs	r3, #0
}
 8003104:	0018      	movs	r0, r3
 8003106:	46bd      	mov	sp, r7
 8003108:	b004      	add	sp, #16
 800310a:	bd80      	pop	{r7, pc}

0800310c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	60f8      	str	r0, [r7, #12]
 8003114:	60b9      	str	r1, [r7, #8]
 8003116:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003118:	e032      	b.n	8003180 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800311a:	687a      	ldr	r2, [r7, #4]
 800311c:	68b9      	ldr	r1, [r7, #8]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	0018      	movs	r0, r3
 8003122:	f000 f91b 	bl	800335c <I2C_IsErrorOccurred>
 8003126:	1e03      	subs	r3, r0, #0
 8003128:	d001      	beq.n	800312e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e030      	b.n	8003190 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	3301      	adds	r3, #1
 8003132:	d025      	beq.n	8003180 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003134:	f7fe fd44 	bl	8001bc0 <HAL_GetTick>
 8003138:	0002      	movs	r2, r0
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	68ba      	ldr	r2, [r7, #8]
 8003140:	429a      	cmp	r2, r3
 8003142:	d302      	bcc.n	800314a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d11a      	bne.n	8003180 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	699b      	ldr	r3, [r3, #24]
 8003150:	2202      	movs	r2, #2
 8003152:	4013      	ands	r3, r2
 8003154:	2b02      	cmp	r3, #2
 8003156:	d013      	beq.n	8003180 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800315c:	2220      	movs	r2, #32
 800315e:	431a      	orrs	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2241      	movs	r2, #65	@ 0x41
 8003168:	2120      	movs	r1, #32
 800316a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2242      	movs	r2, #66	@ 0x42
 8003170:	2100      	movs	r1, #0
 8003172:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2240      	movs	r2, #64	@ 0x40
 8003178:	2100      	movs	r1, #0
 800317a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	e007      	b.n	8003190 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	699b      	ldr	r3, [r3, #24]
 8003186:	2202      	movs	r2, #2
 8003188:	4013      	ands	r3, r2
 800318a:	2b02      	cmp	r3, #2
 800318c:	d1c5      	bne.n	800311a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800318e:	2300      	movs	r3, #0
}
 8003190:	0018      	movs	r0, r3
 8003192:	46bd      	mov	sp, r7
 8003194:	b004      	add	sp, #16
 8003196:	bd80      	pop	{r7, pc}

08003198 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b084      	sub	sp, #16
 800319c:	af00      	add	r7, sp, #0
 800319e:	60f8      	str	r0, [r7, #12]
 80031a0:	60b9      	str	r1, [r7, #8]
 80031a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031a4:	e02f      	b.n	8003206 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	68b9      	ldr	r1, [r7, #8]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	0018      	movs	r0, r3
 80031ae:	f000 f8d5 	bl	800335c <I2C_IsErrorOccurred>
 80031b2:	1e03      	subs	r3, r0, #0
 80031b4:	d001      	beq.n	80031ba <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	e02d      	b.n	8003216 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031ba:	f7fe fd01 	bl	8001bc0 <HAL_GetTick>
 80031be:	0002      	movs	r2, r0
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	1ad3      	subs	r3, r2, r3
 80031c4:	68ba      	ldr	r2, [r7, #8]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d302      	bcc.n	80031d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d11a      	bne.n	8003206 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	699b      	ldr	r3, [r3, #24]
 80031d6:	2220      	movs	r2, #32
 80031d8:	4013      	ands	r3, r2
 80031da:	2b20      	cmp	r3, #32
 80031dc:	d013      	beq.n	8003206 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031e2:	2220      	movs	r2, #32
 80031e4:	431a      	orrs	r2, r3
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2241      	movs	r2, #65	@ 0x41
 80031ee:	2120      	movs	r1, #32
 80031f0:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2242      	movs	r2, #66	@ 0x42
 80031f6:	2100      	movs	r1, #0
 80031f8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2240      	movs	r2, #64	@ 0x40
 80031fe:	2100      	movs	r1, #0
 8003200:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e007      	b.n	8003216 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	2220      	movs	r2, #32
 800320e:	4013      	ands	r3, r2
 8003210:	2b20      	cmp	r3, #32
 8003212:	d1c8      	bne.n	80031a6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003214:	2300      	movs	r3, #0
}
 8003216:	0018      	movs	r0, r3
 8003218:	46bd      	mov	sp, r7
 800321a:	b004      	add	sp, #16
 800321c:	bd80      	pop	{r7, pc}
	...

08003220 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b086      	sub	sp, #24
 8003224:	af00      	add	r7, sp, #0
 8003226:	60f8      	str	r0, [r7, #12]
 8003228:	60b9      	str	r1, [r7, #8]
 800322a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800322c:	2317      	movs	r3, #23
 800322e:	18fb      	adds	r3, r7, r3
 8003230:	2200      	movs	r2, #0
 8003232:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003234:	e07b      	b.n	800332e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003236:	687a      	ldr	r2, [r7, #4]
 8003238:	68b9      	ldr	r1, [r7, #8]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	0018      	movs	r0, r3
 800323e:	f000 f88d 	bl	800335c <I2C_IsErrorOccurred>
 8003242:	1e03      	subs	r3, r0, #0
 8003244:	d003      	beq.n	800324e <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8003246:	2317      	movs	r3, #23
 8003248:	18fb      	adds	r3, r7, r3
 800324a:	2201      	movs	r2, #1
 800324c:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	699b      	ldr	r3, [r3, #24]
 8003254:	2220      	movs	r2, #32
 8003256:	4013      	ands	r3, r2
 8003258:	2b20      	cmp	r3, #32
 800325a:	d140      	bne.n	80032de <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 800325c:	2117      	movs	r1, #23
 800325e:	187b      	adds	r3, r7, r1
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d13b      	bne.n	80032de <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	699b      	ldr	r3, [r3, #24]
 800326c:	2204      	movs	r2, #4
 800326e:	4013      	ands	r3, r2
 8003270:	2b04      	cmp	r3, #4
 8003272:	d106      	bne.n	8003282 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003278:	2b00      	cmp	r3, #0
 800327a:	d002      	beq.n	8003282 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800327c:	187b      	adds	r3, r7, r1
 800327e:	2200      	movs	r2, #0
 8003280:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	699b      	ldr	r3, [r3, #24]
 8003288:	2210      	movs	r2, #16
 800328a:	4013      	ands	r3, r2
 800328c:	2b10      	cmp	r3, #16
 800328e:	d123      	bne.n	80032d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2210      	movs	r2, #16
 8003296:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2204      	movs	r2, #4
 800329c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	2220      	movs	r2, #32
 80032a4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	685a      	ldr	r2, [r3, #4]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4929      	ldr	r1, [pc, #164]	@ (8003358 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 80032b2:	400a      	ands	r2, r1
 80032b4:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2241      	movs	r2, #65	@ 0x41
 80032ba:	2120      	movs	r1, #32
 80032bc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2242      	movs	r2, #66	@ 0x42
 80032c2:	2100      	movs	r1, #0
 80032c4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2240      	movs	r2, #64	@ 0x40
 80032ca:	2100      	movs	r1, #0
 80032cc:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80032ce:	2317      	movs	r3, #23
 80032d0:	18fb      	adds	r3, r7, r3
 80032d2:	2201      	movs	r2, #1
 80032d4:	701a      	strb	r2, [r3, #0]
 80032d6:	e002      	b.n	80032de <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2200      	movs	r2, #0
 80032dc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80032de:	f7fe fc6f 	bl	8001bc0 <HAL_GetTick>
 80032e2:	0002      	movs	r2, r0
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	68ba      	ldr	r2, [r7, #8]
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d302      	bcc.n	80032f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d11c      	bne.n	800332e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 80032f4:	2017      	movs	r0, #23
 80032f6:	183b      	adds	r3, r7, r0
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d117      	bne.n	800332e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	699b      	ldr	r3, [r3, #24]
 8003304:	2204      	movs	r2, #4
 8003306:	4013      	ands	r3, r2
 8003308:	2b04      	cmp	r3, #4
 800330a:	d010      	beq.n	800332e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003310:	2220      	movs	r2, #32
 8003312:	431a      	orrs	r2, r3
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2241      	movs	r2, #65	@ 0x41
 800331c:	2120      	movs	r1, #32
 800331e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2240      	movs	r2, #64	@ 0x40
 8003324:	2100      	movs	r1, #0
 8003326:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8003328:	183b      	adds	r3, r7, r0
 800332a:	2201      	movs	r2, #1
 800332c:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	699b      	ldr	r3, [r3, #24]
 8003334:	2204      	movs	r2, #4
 8003336:	4013      	ands	r3, r2
 8003338:	2b04      	cmp	r3, #4
 800333a:	d005      	beq.n	8003348 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 800333c:	2317      	movs	r3, #23
 800333e:	18fb      	adds	r3, r7, r3
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d100      	bne.n	8003348 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8003346:	e776      	b.n	8003236 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8003348:	2317      	movs	r3, #23
 800334a:	18fb      	adds	r3, r7, r3
 800334c:	781b      	ldrb	r3, [r3, #0]
}
 800334e:	0018      	movs	r0, r3
 8003350:	46bd      	mov	sp, r7
 8003352:	b006      	add	sp, #24
 8003354:	bd80      	pop	{r7, pc}
 8003356:	46c0      	nop			@ (mov r8, r8)
 8003358:	fe00e800 	.word	0xfe00e800

0800335c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b08a      	sub	sp, #40	@ 0x28
 8003360:	af00      	add	r7, sp, #0
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	60b9      	str	r1, [r7, #8]
 8003366:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003368:	2327      	movs	r3, #39	@ 0x27
 800336a:	18fb      	adds	r3, r7, r3
 800336c:	2200      	movs	r2, #0
 800336e:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	699b      	ldr	r3, [r3, #24]
 8003376:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003378:	2300      	movs	r3, #0
 800337a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003380:	69bb      	ldr	r3, [r7, #24]
 8003382:	2210      	movs	r2, #16
 8003384:	4013      	ands	r3, r2
 8003386:	d100      	bne.n	800338a <I2C_IsErrorOccurred+0x2e>
 8003388:	e079      	b.n	800347e <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2210      	movs	r2, #16
 8003390:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003392:	e057      	b.n	8003444 <I2C_IsErrorOccurred+0xe8>
 8003394:	2227      	movs	r2, #39	@ 0x27
 8003396:	18bb      	adds	r3, r7, r2
 8003398:	18ba      	adds	r2, r7, r2
 800339a:	7812      	ldrb	r2, [r2, #0]
 800339c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	3301      	adds	r3, #1
 80033a2:	d04f      	beq.n	8003444 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80033a4:	f7fe fc0c 	bl	8001bc0 <HAL_GetTick>
 80033a8:	0002      	movs	r2, r0
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	68ba      	ldr	r2, [r7, #8]
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d302      	bcc.n	80033ba <I2C_IsErrorOccurred+0x5e>
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d144      	bne.n	8003444 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	685a      	ldr	r2, [r3, #4]
 80033c0:	2380      	movs	r3, #128	@ 0x80
 80033c2:	01db      	lsls	r3, r3, #7
 80033c4:	4013      	ands	r3, r2
 80033c6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80033c8:	2013      	movs	r0, #19
 80033ca:	183b      	adds	r3, r7, r0
 80033cc:	68fa      	ldr	r2, [r7, #12]
 80033ce:	2142      	movs	r1, #66	@ 0x42
 80033d0:	5c52      	ldrb	r2, [r2, r1]
 80033d2:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	699a      	ldr	r2, [r3, #24]
 80033da:	2380      	movs	r3, #128	@ 0x80
 80033dc:	021b      	lsls	r3, r3, #8
 80033de:	401a      	ands	r2, r3
 80033e0:	2380      	movs	r3, #128	@ 0x80
 80033e2:	021b      	lsls	r3, r3, #8
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d126      	bne.n	8003436 <I2C_IsErrorOccurred+0xda>
 80033e8:	697a      	ldr	r2, [r7, #20]
 80033ea:	2380      	movs	r3, #128	@ 0x80
 80033ec:	01db      	lsls	r3, r3, #7
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d021      	beq.n	8003436 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80033f2:	183b      	adds	r3, r7, r0
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	2b20      	cmp	r3, #32
 80033f8:	d01d      	beq.n	8003436 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	685a      	ldr	r2, [r3, #4]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2180      	movs	r1, #128	@ 0x80
 8003406:	01c9      	lsls	r1, r1, #7
 8003408:	430a      	orrs	r2, r1
 800340a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800340c:	f7fe fbd8 	bl	8001bc0 <HAL_GetTick>
 8003410:	0003      	movs	r3, r0
 8003412:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003414:	e00f      	b.n	8003436 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003416:	f7fe fbd3 	bl	8001bc0 <HAL_GetTick>
 800341a:	0002      	movs	r2, r0
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	1ad3      	subs	r3, r2, r3
 8003420:	2b19      	cmp	r3, #25
 8003422:	d908      	bls.n	8003436 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003424:	6a3b      	ldr	r3, [r7, #32]
 8003426:	2220      	movs	r2, #32
 8003428:	4313      	orrs	r3, r2
 800342a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800342c:	2327      	movs	r3, #39	@ 0x27
 800342e:	18fb      	adds	r3, r7, r3
 8003430:	2201      	movs	r2, #1
 8003432:	701a      	strb	r2, [r3, #0]

              break;
 8003434:	e006      	b.n	8003444 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	699b      	ldr	r3, [r3, #24]
 800343c:	2220      	movs	r2, #32
 800343e:	4013      	ands	r3, r2
 8003440:	2b20      	cmp	r3, #32
 8003442:	d1e8      	bne.n	8003416 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	699b      	ldr	r3, [r3, #24]
 800344a:	2220      	movs	r2, #32
 800344c:	4013      	ands	r3, r2
 800344e:	2b20      	cmp	r3, #32
 8003450:	d004      	beq.n	800345c <I2C_IsErrorOccurred+0x100>
 8003452:	2327      	movs	r3, #39	@ 0x27
 8003454:	18fb      	adds	r3, r7, r3
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d09b      	beq.n	8003394 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800345c:	2327      	movs	r3, #39	@ 0x27
 800345e:	18fb      	adds	r3, r7, r3
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d103      	bne.n	800346e <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	2220      	movs	r2, #32
 800346c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800346e:	6a3b      	ldr	r3, [r7, #32]
 8003470:	2204      	movs	r2, #4
 8003472:	4313      	orrs	r3, r2
 8003474:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003476:	2327      	movs	r3, #39	@ 0x27
 8003478:	18fb      	adds	r3, r7, r3
 800347a:	2201      	movs	r2, #1
 800347c:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	699b      	ldr	r3, [r3, #24]
 8003484:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003486:	69ba      	ldr	r2, [r7, #24]
 8003488:	2380      	movs	r3, #128	@ 0x80
 800348a:	005b      	lsls	r3, r3, #1
 800348c:	4013      	ands	r3, r2
 800348e:	d00c      	beq.n	80034aa <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003490:	6a3b      	ldr	r3, [r7, #32]
 8003492:	2201      	movs	r2, #1
 8003494:	4313      	orrs	r3, r2
 8003496:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2280      	movs	r2, #128	@ 0x80
 800349e:	0052      	lsls	r2, r2, #1
 80034a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80034a2:	2327      	movs	r3, #39	@ 0x27
 80034a4:	18fb      	adds	r3, r7, r3
 80034a6:	2201      	movs	r2, #1
 80034a8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80034aa:	69ba      	ldr	r2, [r7, #24]
 80034ac:	2380      	movs	r3, #128	@ 0x80
 80034ae:	00db      	lsls	r3, r3, #3
 80034b0:	4013      	ands	r3, r2
 80034b2:	d00c      	beq.n	80034ce <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80034b4:	6a3b      	ldr	r3, [r7, #32]
 80034b6:	2208      	movs	r2, #8
 80034b8:	4313      	orrs	r3, r2
 80034ba:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2280      	movs	r2, #128	@ 0x80
 80034c2:	00d2      	lsls	r2, r2, #3
 80034c4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80034c6:	2327      	movs	r3, #39	@ 0x27
 80034c8:	18fb      	adds	r3, r7, r3
 80034ca:	2201      	movs	r2, #1
 80034cc:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80034ce:	69ba      	ldr	r2, [r7, #24]
 80034d0:	2380      	movs	r3, #128	@ 0x80
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	4013      	ands	r3, r2
 80034d6:	d00c      	beq.n	80034f2 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80034d8:	6a3b      	ldr	r3, [r7, #32]
 80034da:	2202      	movs	r2, #2
 80034dc:	4313      	orrs	r3, r2
 80034de:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	2280      	movs	r2, #128	@ 0x80
 80034e6:	0092      	lsls	r2, r2, #2
 80034e8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80034ea:	2327      	movs	r3, #39	@ 0x27
 80034ec:	18fb      	adds	r3, r7, r3
 80034ee:	2201      	movs	r2, #1
 80034f0:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80034f2:	2327      	movs	r3, #39	@ 0x27
 80034f4:	18fb      	adds	r3, r7, r3
 80034f6:	781b      	ldrb	r3, [r3, #0]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d01d      	beq.n	8003538 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	0018      	movs	r0, r3
 8003500:	f7ff fd8a 	bl	8003018 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	685a      	ldr	r2, [r3, #4]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	490e      	ldr	r1, [pc, #56]	@ (8003548 <I2C_IsErrorOccurred+0x1ec>)
 8003510:	400a      	ands	r2, r1
 8003512:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003518:	6a3b      	ldr	r3, [r7, #32]
 800351a:	431a      	orrs	r2, r3
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2241      	movs	r2, #65	@ 0x41
 8003524:	2120      	movs	r1, #32
 8003526:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2242      	movs	r2, #66	@ 0x42
 800352c:	2100      	movs	r1, #0
 800352e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2240      	movs	r2, #64	@ 0x40
 8003534:	2100      	movs	r1, #0
 8003536:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8003538:	2327      	movs	r3, #39	@ 0x27
 800353a:	18fb      	adds	r3, r7, r3
 800353c:	781b      	ldrb	r3, [r3, #0]
}
 800353e:	0018      	movs	r0, r3
 8003540:	46bd      	mov	sp, r7
 8003542:	b00a      	add	sp, #40	@ 0x28
 8003544:	bd80      	pop	{r7, pc}
 8003546:	46c0      	nop			@ (mov r8, r8)
 8003548:	fe00e800 	.word	0xfe00e800

0800354c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800354c:	b590      	push	{r4, r7, lr}
 800354e:	b087      	sub	sp, #28
 8003550:	af00      	add	r7, sp, #0
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	0008      	movs	r0, r1
 8003556:	0011      	movs	r1, r2
 8003558:	607b      	str	r3, [r7, #4]
 800355a:	240a      	movs	r4, #10
 800355c:	193b      	adds	r3, r7, r4
 800355e:	1c02      	adds	r2, r0, #0
 8003560:	801a      	strh	r2, [r3, #0]
 8003562:	2009      	movs	r0, #9
 8003564:	183b      	adds	r3, r7, r0
 8003566:	1c0a      	adds	r2, r1, #0
 8003568:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800356a:	193b      	adds	r3, r7, r4
 800356c:	881b      	ldrh	r3, [r3, #0]
 800356e:	059b      	lsls	r3, r3, #22
 8003570:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003572:	183b      	adds	r3, r7, r0
 8003574:	781b      	ldrb	r3, [r3, #0]
 8003576:	0419      	lsls	r1, r3, #16
 8003578:	23ff      	movs	r3, #255	@ 0xff
 800357a:	041b      	lsls	r3, r3, #16
 800357c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800357e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003586:	4313      	orrs	r3, r2
 8003588:	005b      	lsls	r3, r3, #1
 800358a:	085b      	lsrs	r3, r3, #1
 800358c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003596:	0d51      	lsrs	r1, r2, #21
 8003598:	2280      	movs	r2, #128	@ 0x80
 800359a:	00d2      	lsls	r2, r2, #3
 800359c:	400a      	ands	r2, r1
 800359e:	4907      	ldr	r1, [pc, #28]	@ (80035bc <I2C_TransferConfig+0x70>)
 80035a0:	430a      	orrs	r2, r1
 80035a2:	43d2      	mvns	r2, r2
 80035a4:	401a      	ands	r2, r3
 80035a6:	0011      	movs	r1, r2
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	697a      	ldr	r2, [r7, #20]
 80035ae:	430a      	orrs	r2, r1
 80035b0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80035b2:	46c0      	nop			@ (mov r8, r8)
 80035b4:	46bd      	mov	sp, r7
 80035b6:	b007      	add	sp, #28
 80035b8:	bd90      	pop	{r4, r7, pc}
 80035ba:	46c0      	nop			@ (mov r8, r8)
 80035bc:	03ff63ff 	.word	0x03ff63ff

080035c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2241      	movs	r2, #65	@ 0x41
 80035ce:	5c9b      	ldrb	r3, [r3, r2]
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b20      	cmp	r3, #32
 80035d4:	d138      	bne.n	8003648 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2240      	movs	r2, #64	@ 0x40
 80035da:	5c9b      	ldrb	r3, [r3, r2]
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d101      	bne.n	80035e4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80035e0:	2302      	movs	r3, #2
 80035e2:	e032      	b.n	800364a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2240      	movs	r2, #64	@ 0x40
 80035e8:	2101      	movs	r1, #1
 80035ea:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2241      	movs	r2, #65	@ 0x41
 80035f0:	2124      	movs	r1, #36	@ 0x24
 80035f2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	2101      	movs	r1, #1
 8003600:	438a      	bics	r2, r1
 8003602:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4911      	ldr	r1, [pc, #68]	@ (8003654 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003610:	400a      	ands	r2, r1
 8003612:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	6819      	ldr	r1, [r3, #0]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	683a      	ldr	r2, [r7, #0]
 8003620:	430a      	orrs	r2, r1
 8003622:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	2101      	movs	r1, #1
 8003630:	430a      	orrs	r2, r1
 8003632:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2241      	movs	r2, #65	@ 0x41
 8003638:	2120      	movs	r1, #32
 800363a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2240      	movs	r2, #64	@ 0x40
 8003640:	2100      	movs	r1, #0
 8003642:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003644:	2300      	movs	r3, #0
 8003646:	e000      	b.n	800364a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003648:	2302      	movs	r3, #2
  }
}
 800364a:	0018      	movs	r0, r3
 800364c:	46bd      	mov	sp, r7
 800364e:	b002      	add	sp, #8
 8003650:	bd80      	pop	{r7, pc}
 8003652:	46c0      	nop			@ (mov r8, r8)
 8003654:	ffffefff 	.word	0xffffefff

08003658 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2241      	movs	r2, #65	@ 0x41
 8003666:	5c9b      	ldrb	r3, [r3, r2]
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b20      	cmp	r3, #32
 800366c:	d139      	bne.n	80036e2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2240      	movs	r2, #64	@ 0x40
 8003672:	5c9b      	ldrb	r3, [r3, r2]
 8003674:	2b01      	cmp	r3, #1
 8003676:	d101      	bne.n	800367c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003678:	2302      	movs	r3, #2
 800367a:	e033      	b.n	80036e4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2240      	movs	r2, #64	@ 0x40
 8003680:	2101      	movs	r1, #1
 8003682:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2241      	movs	r2, #65	@ 0x41
 8003688:	2124      	movs	r1, #36	@ 0x24
 800368a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	2101      	movs	r1, #1
 8003698:	438a      	bics	r2, r1
 800369a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	4a11      	ldr	r2, [pc, #68]	@ (80036ec <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80036a8:	4013      	ands	r3, r2
 80036aa:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	021b      	lsls	r3, r3, #8
 80036b0:	68fa      	ldr	r2, [r7, #12]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	68fa      	ldr	r2, [r7, #12]
 80036bc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2101      	movs	r1, #1
 80036ca:	430a      	orrs	r2, r1
 80036cc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2241      	movs	r2, #65	@ 0x41
 80036d2:	2120      	movs	r1, #32
 80036d4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2240      	movs	r2, #64	@ 0x40
 80036da:	2100      	movs	r1, #0
 80036dc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80036de:	2300      	movs	r3, #0
 80036e0:	e000      	b.n	80036e4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80036e2:	2302      	movs	r3, #2
  }
}
 80036e4:	0018      	movs	r0, r3
 80036e6:	46bd      	mov	sp, r7
 80036e8:	b004      	add	sp, #16
 80036ea:	bd80      	pop	{r7, pc}
 80036ec:	fffff0ff 	.word	0xfffff0ff

080036f0 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036f4:	4b04      	ldr	r3, [pc, #16]	@ (8003708 <HAL_PWR_EnableBkUpAccess+0x18>)
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	4b03      	ldr	r3, [pc, #12]	@ (8003708 <HAL_PWR_EnableBkUpAccess+0x18>)
 80036fa:	2180      	movs	r1, #128	@ 0x80
 80036fc:	0049      	lsls	r1, r1, #1
 80036fe:	430a      	orrs	r2, r1
 8003700:	601a      	str	r2, [r3, #0]
}
 8003702:	46c0      	nop			@ (mov r8, r8)
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}
 8003708:	40007000 	.word	0x40007000

0800370c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b084      	sub	sp, #16
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003714:	4b19      	ldr	r3, [pc, #100]	@ (800377c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a19      	ldr	r2, [pc, #100]	@ (8003780 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800371a:	4013      	ands	r3, r2
 800371c:	0019      	movs	r1, r3
 800371e:	4b17      	ldr	r3, [pc, #92]	@ (800377c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003720:	687a      	ldr	r2, [r7, #4]
 8003722:	430a      	orrs	r2, r1
 8003724:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003726:	687a      	ldr	r2, [r7, #4]
 8003728:	2380      	movs	r3, #128	@ 0x80
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	429a      	cmp	r2, r3
 800372e:	d11f      	bne.n	8003770 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003730:	4b14      	ldr	r3, [pc, #80]	@ (8003784 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	0013      	movs	r3, r2
 8003736:	005b      	lsls	r3, r3, #1
 8003738:	189b      	adds	r3, r3, r2
 800373a:	005b      	lsls	r3, r3, #1
 800373c:	4912      	ldr	r1, [pc, #72]	@ (8003788 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800373e:	0018      	movs	r0, r3
 8003740:	f7fc fce0 	bl	8000104 <__udivsi3>
 8003744:	0003      	movs	r3, r0
 8003746:	3301      	adds	r3, #1
 8003748:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800374a:	e008      	b.n	800375e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d003      	beq.n	800375a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	3b01      	subs	r3, #1
 8003756:	60fb      	str	r3, [r7, #12]
 8003758:	e001      	b.n	800375e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	e009      	b.n	8003772 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800375e:	4b07      	ldr	r3, [pc, #28]	@ (800377c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003760:	695a      	ldr	r2, [r3, #20]
 8003762:	2380      	movs	r3, #128	@ 0x80
 8003764:	00db      	lsls	r3, r3, #3
 8003766:	401a      	ands	r2, r3
 8003768:	2380      	movs	r3, #128	@ 0x80
 800376a:	00db      	lsls	r3, r3, #3
 800376c:	429a      	cmp	r2, r3
 800376e:	d0ed      	beq.n	800374c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003770:	2300      	movs	r3, #0
}
 8003772:	0018      	movs	r0, r3
 8003774:	46bd      	mov	sp, r7
 8003776:	b004      	add	sp, #16
 8003778:	bd80      	pop	{r7, pc}
 800377a:	46c0      	nop			@ (mov r8, r8)
 800377c:	40007000 	.word	0x40007000
 8003780:	fffff9ff 	.word	0xfffff9ff
 8003784:	20000044 	.word	0x20000044
 8003788:	000f4240 	.word	0x000f4240

0800378c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b088      	sub	sp, #32
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d101      	bne.n	800379e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e2fe      	b.n	8003d9c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	2201      	movs	r2, #1
 80037a4:	4013      	ands	r3, r2
 80037a6:	d100      	bne.n	80037aa <HAL_RCC_OscConfig+0x1e>
 80037a8:	e07c      	b.n	80038a4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037aa:	4bc3      	ldr	r3, [pc, #780]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	2238      	movs	r2, #56	@ 0x38
 80037b0:	4013      	ands	r3, r2
 80037b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037b4:	4bc0      	ldr	r3, [pc, #768]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	2203      	movs	r2, #3
 80037ba:	4013      	ands	r3, r2
 80037bc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80037be:	69bb      	ldr	r3, [r7, #24]
 80037c0:	2b10      	cmp	r3, #16
 80037c2:	d102      	bne.n	80037ca <HAL_RCC_OscConfig+0x3e>
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	2b03      	cmp	r3, #3
 80037c8:	d002      	beq.n	80037d0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	2b08      	cmp	r3, #8
 80037ce:	d10b      	bne.n	80037e8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037d0:	4bb9      	ldr	r3, [pc, #740]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	2380      	movs	r3, #128	@ 0x80
 80037d6:	029b      	lsls	r3, r3, #10
 80037d8:	4013      	ands	r3, r2
 80037da:	d062      	beq.n	80038a2 <HAL_RCC_OscConfig+0x116>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d15e      	bne.n	80038a2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e2d9      	b.n	8003d9c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	685a      	ldr	r2, [r3, #4]
 80037ec:	2380      	movs	r3, #128	@ 0x80
 80037ee:	025b      	lsls	r3, r3, #9
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d107      	bne.n	8003804 <HAL_RCC_OscConfig+0x78>
 80037f4:	4bb0      	ldr	r3, [pc, #704]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	4baf      	ldr	r3, [pc, #700]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 80037fa:	2180      	movs	r1, #128	@ 0x80
 80037fc:	0249      	lsls	r1, r1, #9
 80037fe:	430a      	orrs	r2, r1
 8003800:	601a      	str	r2, [r3, #0]
 8003802:	e020      	b.n	8003846 <HAL_RCC_OscConfig+0xba>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685a      	ldr	r2, [r3, #4]
 8003808:	23a0      	movs	r3, #160	@ 0xa0
 800380a:	02db      	lsls	r3, r3, #11
 800380c:	429a      	cmp	r2, r3
 800380e:	d10e      	bne.n	800382e <HAL_RCC_OscConfig+0xa2>
 8003810:	4ba9      	ldr	r3, [pc, #676]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	4ba8      	ldr	r3, [pc, #672]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 8003816:	2180      	movs	r1, #128	@ 0x80
 8003818:	02c9      	lsls	r1, r1, #11
 800381a:	430a      	orrs	r2, r1
 800381c:	601a      	str	r2, [r3, #0]
 800381e:	4ba6      	ldr	r3, [pc, #664]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	4ba5      	ldr	r3, [pc, #660]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 8003824:	2180      	movs	r1, #128	@ 0x80
 8003826:	0249      	lsls	r1, r1, #9
 8003828:	430a      	orrs	r2, r1
 800382a:	601a      	str	r2, [r3, #0]
 800382c:	e00b      	b.n	8003846 <HAL_RCC_OscConfig+0xba>
 800382e:	4ba2      	ldr	r3, [pc, #648]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	4ba1      	ldr	r3, [pc, #644]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 8003834:	49a1      	ldr	r1, [pc, #644]	@ (8003abc <HAL_RCC_OscConfig+0x330>)
 8003836:	400a      	ands	r2, r1
 8003838:	601a      	str	r2, [r3, #0]
 800383a:	4b9f      	ldr	r3, [pc, #636]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	4b9e      	ldr	r3, [pc, #632]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 8003840:	499f      	ldr	r1, [pc, #636]	@ (8003ac0 <HAL_RCC_OscConfig+0x334>)
 8003842:	400a      	ands	r2, r1
 8003844:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d014      	beq.n	8003878 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800384e:	f7fe f9b7 	bl	8001bc0 <HAL_GetTick>
 8003852:	0003      	movs	r3, r0
 8003854:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003856:	e008      	b.n	800386a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003858:	f7fe f9b2 	bl	8001bc0 <HAL_GetTick>
 800385c:	0002      	movs	r2, r0
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	2b64      	cmp	r3, #100	@ 0x64
 8003864:	d901      	bls.n	800386a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	e298      	b.n	8003d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800386a:	4b93      	ldr	r3, [pc, #588]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	2380      	movs	r3, #128	@ 0x80
 8003870:	029b      	lsls	r3, r3, #10
 8003872:	4013      	ands	r3, r2
 8003874:	d0f0      	beq.n	8003858 <HAL_RCC_OscConfig+0xcc>
 8003876:	e015      	b.n	80038a4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003878:	f7fe f9a2 	bl	8001bc0 <HAL_GetTick>
 800387c:	0003      	movs	r3, r0
 800387e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003880:	e008      	b.n	8003894 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003882:	f7fe f99d 	bl	8001bc0 <HAL_GetTick>
 8003886:	0002      	movs	r2, r0
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	1ad3      	subs	r3, r2, r3
 800388c:	2b64      	cmp	r3, #100	@ 0x64
 800388e:	d901      	bls.n	8003894 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003890:	2303      	movs	r3, #3
 8003892:	e283      	b.n	8003d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003894:	4b88      	ldr	r3, [pc, #544]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	2380      	movs	r3, #128	@ 0x80
 800389a:	029b      	lsls	r3, r3, #10
 800389c:	4013      	ands	r3, r2
 800389e:	d1f0      	bne.n	8003882 <HAL_RCC_OscConfig+0xf6>
 80038a0:	e000      	b.n	80038a4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038a2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	2202      	movs	r2, #2
 80038aa:	4013      	ands	r3, r2
 80038ac:	d100      	bne.n	80038b0 <HAL_RCC_OscConfig+0x124>
 80038ae:	e099      	b.n	80039e4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038b0:	4b81      	ldr	r3, [pc, #516]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	2238      	movs	r2, #56	@ 0x38
 80038b6:	4013      	ands	r3, r2
 80038b8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038ba:	4b7f      	ldr	r3, [pc, #508]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	2203      	movs	r2, #3
 80038c0:	4013      	ands	r3, r2
 80038c2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80038c4:	69bb      	ldr	r3, [r7, #24]
 80038c6:	2b10      	cmp	r3, #16
 80038c8:	d102      	bne.n	80038d0 <HAL_RCC_OscConfig+0x144>
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d002      	beq.n	80038d6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80038d0:	69bb      	ldr	r3, [r7, #24]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d135      	bne.n	8003942 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038d6:	4b78      	ldr	r3, [pc, #480]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	2380      	movs	r3, #128	@ 0x80
 80038dc:	00db      	lsls	r3, r3, #3
 80038de:	4013      	ands	r3, r2
 80038e0:	d005      	beq.n	80038ee <HAL_RCC_OscConfig+0x162>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d101      	bne.n	80038ee <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e256      	b.n	8003d9c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038ee:	4b72      	ldr	r3, [pc, #456]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	4a74      	ldr	r2, [pc, #464]	@ (8003ac4 <HAL_RCC_OscConfig+0x338>)
 80038f4:	4013      	ands	r3, r2
 80038f6:	0019      	movs	r1, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	695b      	ldr	r3, [r3, #20]
 80038fc:	021a      	lsls	r2, r3, #8
 80038fe:	4b6e      	ldr	r3, [pc, #440]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 8003900:	430a      	orrs	r2, r1
 8003902:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003904:	69bb      	ldr	r3, [r7, #24]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d112      	bne.n	8003930 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800390a:	4b6b      	ldr	r3, [pc, #428]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a6e      	ldr	r2, [pc, #440]	@ (8003ac8 <HAL_RCC_OscConfig+0x33c>)
 8003910:	4013      	ands	r3, r2
 8003912:	0019      	movs	r1, r3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	691a      	ldr	r2, [r3, #16]
 8003918:	4b67      	ldr	r3, [pc, #412]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 800391a:	430a      	orrs	r2, r1
 800391c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800391e:	4b66      	ldr	r3, [pc, #408]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	0adb      	lsrs	r3, r3, #11
 8003924:	2207      	movs	r2, #7
 8003926:	4013      	ands	r3, r2
 8003928:	4a68      	ldr	r2, [pc, #416]	@ (8003acc <HAL_RCC_OscConfig+0x340>)
 800392a:	40da      	lsrs	r2, r3
 800392c:	4b68      	ldr	r3, [pc, #416]	@ (8003ad0 <HAL_RCC_OscConfig+0x344>)
 800392e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003930:	4b68      	ldr	r3, [pc, #416]	@ (8003ad4 <HAL_RCC_OscConfig+0x348>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	0018      	movs	r0, r3
 8003936:	f7fe f8e7 	bl	8001b08 <HAL_InitTick>
 800393a:	1e03      	subs	r3, r0, #0
 800393c:	d051      	beq.n	80039e2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e22c      	b.n	8003d9c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d030      	beq.n	80039ac <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800394a:	4b5b      	ldr	r3, [pc, #364]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a5e      	ldr	r2, [pc, #376]	@ (8003ac8 <HAL_RCC_OscConfig+0x33c>)
 8003950:	4013      	ands	r3, r2
 8003952:	0019      	movs	r1, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	691a      	ldr	r2, [r3, #16]
 8003958:	4b57      	ldr	r3, [pc, #348]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 800395a:	430a      	orrs	r2, r1
 800395c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800395e:	4b56      	ldr	r3, [pc, #344]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	4b55      	ldr	r3, [pc, #340]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 8003964:	2180      	movs	r1, #128	@ 0x80
 8003966:	0049      	lsls	r1, r1, #1
 8003968:	430a      	orrs	r2, r1
 800396a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800396c:	f7fe f928 	bl	8001bc0 <HAL_GetTick>
 8003970:	0003      	movs	r3, r0
 8003972:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003974:	e008      	b.n	8003988 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003976:	f7fe f923 	bl	8001bc0 <HAL_GetTick>
 800397a:	0002      	movs	r2, r0
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	1ad3      	subs	r3, r2, r3
 8003980:	2b02      	cmp	r3, #2
 8003982:	d901      	bls.n	8003988 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003984:	2303      	movs	r3, #3
 8003986:	e209      	b.n	8003d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003988:	4b4b      	ldr	r3, [pc, #300]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	2380      	movs	r3, #128	@ 0x80
 800398e:	00db      	lsls	r3, r3, #3
 8003990:	4013      	ands	r3, r2
 8003992:	d0f0      	beq.n	8003976 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003994:	4b48      	ldr	r3, [pc, #288]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	4a4a      	ldr	r2, [pc, #296]	@ (8003ac4 <HAL_RCC_OscConfig+0x338>)
 800399a:	4013      	ands	r3, r2
 800399c:	0019      	movs	r1, r3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	695b      	ldr	r3, [r3, #20]
 80039a2:	021a      	lsls	r2, r3, #8
 80039a4:	4b44      	ldr	r3, [pc, #272]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 80039a6:	430a      	orrs	r2, r1
 80039a8:	605a      	str	r2, [r3, #4]
 80039aa:	e01b      	b.n	80039e4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80039ac:	4b42      	ldr	r3, [pc, #264]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	4b41      	ldr	r3, [pc, #260]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 80039b2:	4949      	ldr	r1, [pc, #292]	@ (8003ad8 <HAL_RCC_OscConfig+0x34c>)
 80039b4:	400a      	ands	r2, r1
 80039b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b8:	f7fe f902 	bl	8001bc0 <HAL_GetTick>
 80039bc:	0003      	movs	r3, r0
 80039be:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039c0:	e008      	b.n	80039d4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039c2:	f7fe f8fd 	bl	8001bc0 <HAL_GetTick>
 80039c6:	0002      	movs	r2, r0
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d901      	bls.n	80039d4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80039d0:	2303      	movs	r3, #3
 80039d2:	e1e3      	b.n	8003d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039d4:	4b38      	ldr	r3, [pc, #224]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	2380      	movs	r3, #128	@ 0x80
 80039da:	00db      	lsls	r3, r3, #3
 80039dc:	4013      	ands	r3, r2
 80039de:	d1f0      	bne.n	80039c2 <HAL_RCC_OscConfig+0x236>
 80039e0:	e000      	b.n	80039e4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039e2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2208      	movs	r2, #8
 80039ea:	4013      	ands	r3, r2
 80039ec:	d047      	beq.n	8003a7e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80039ee:	4b32      	ldr	r3, [pc, #200]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	2238      	movs	r2, #56	@ 0x38
 80039f4:	4013      	ands	r3, r2
 80039f6:	2b18      	cmp	r3, #24
 80039f8:	d10a      	bne.n	8003a10 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80039fa:	4b2f      	ldr	r3, [pc, #188]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 80039fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039fe:	2202      	movs	r2, #2
 8003a00:	4013      	ands	r3, r2
 8003a02:	d03c      	beq.n	8003a7e <HAL_RCC_OscConfig+0x2f2>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	699b      	ldr	r3, [r3, #24]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d138      	bne.n	8003a7e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e1c5      	b.n	8003d9c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	699b      	ldr	r3, [r3, #24]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d019      	beq.n	8003a4c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003a18:	4b27      	ldr	r3, [pc, #156]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 8003a1a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003a1c:	4b26      	ldr	r3, [pc, #152]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 8003a1e:	2101      	movs	r1, #1
 8003a20:	430a      	orrs	r2, r1
 8003a22:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a24:	f7fe f8cc 	bl	8001bc0 <HAL_GetTick>
 8003a28:	0003      	movs	r3, r0
 8003a2a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a2c:	e008      	b.n	8003a40 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a2e:	f7fe f8c7 	bl	8001bc0 <HAL_GetTick>
 8003a32:	0002      	movs	r2, r0
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	1ad3      	subs	r3, r2, r3
 8003a38:	2b02      	cmp	r3, #2
 8003a3a:	d901      	bls.n	8003a40 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003a3c:	2303      	movs	r3, #3
 8003a3e:	e1ad      	b.n	8003d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a40:	4b1d      	ldr	r3, [pc, #116]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 8003a42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a44:	2202      	movs	r2, #2
 8003a46:	4013      	ands	r3, r2
 8003a48:	d0f1      	beq.n	8003a2e <HAL_RCC_OscConfig+0x2a2>
 8003a4a:	e018      	b.n	8003a7e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003a4c:	4b1a      	ldr	r3, [pc, #104]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 8003a4e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003a50:	4b19      	ldr	r3, [pc, #100]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 8003a52:	2101      	movs	r1, #1
 8003a54:	438a      	bics	r2, r1
 8003a56:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a58:	f7fe f8b2 	bl	8001bc0 <HAL_GetTick>
 8003a5c:	0003      	movs	r3, r0
 8003a5e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a60:	e008      	b.n	8003a74 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a62:	f7fe f8ad 	bl	8001bc0 <HAL_GetTick>
 8003a66:	0002      	movs	r2, r0
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	2b02      	cmp	r3, #2
 8003a6e:	d901      	bls.n	8003a74 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003a70:	2303      	movs	r3, #3
 8003a72:	e193      	b.n	8003d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a74:	4b10      	ldr	r3, [pc, #64]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 8003a76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a78:	2202      	movs	r2, #2
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	d1f1      	bne.n	8003a62 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	2204      	movs	r2, #4
 8003a84:	4013      	ands	r3, r2
 8003a86:	d100      	bne.n	8003a8a <HAL_RCC_OscConfig+0x2fe>
 8003a88:	e0c6      	b.n	8003c18 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a8a:	231f      	movs	r3, #31
 8003a8c:	18fb      	adds	r3, r7, r3
 8003a8e:	2200      	movs	r2, #0
 8003a90:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003a92:	4b09      	ldr	r3, [pc, #36]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	2238      	movs	r2, #56	@ 0x38
 8003a98:	4013      	ands	r3, r2
 8003a9a:	2b20      	cmp	r3, #32
 8003a9c:	d11e      	bne.n	8003adc <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003a9e:	4b06      	ldr	r3, [pc, #24]	@ (8003ab8 <HAL_RCC_OscConfig+0x32c>)
 8003aa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aa2:	2202      	movs	r2, #2
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	d100      	bne.n	8003aaa <HAL_RCC_OscConfig+0x31e>
 8003aa8:	e0b6      	b.n	8003c18 <HAL_RCC_OscConfig+0x48c>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d000      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x328>
 8003ab2:	e0b1      	b.n	8003c18 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e171      	b.n	8003d9c <HAL_RCC_OscConfig+0x610>
 8003ab8:	40021000 	.word	0x40021000
 8003abc:	fffeffff 	.word	0xfffeffff
 8003ac0:	fffbffff 	.word	0xfffbffff
 8003ac4:	ffff80ff 	.word	0xffff80ff
 8003ac8:	ffffc7ff 	.word	0xffffc7ff
 8003acc:	00f42400 	.word	0x00f42400
 8003ad0:	20000044 	.word	0x20000044
 8003ad4:	20000048 	.word	0x20000048
 8003ad8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003adc:	4bb1      	ldr	r3, [pc, #708]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003ade:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ae0:	2380      	movs	r3, #128	@ 0x80
 8003ae2:	055b      	lsls	r3, r3, #21
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	d101      	bne.n	8003aec <HAL_RCC_OscConfig+0x360>
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e000      	b.n	8003aee <HAL_RCC_OscConfig+0x362>
 8003aec:	2300      	movs	r3, #0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d011      	beq.n	8003b16 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003af2:	4bac      	ldr	r3, [pc, #688]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003af4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003af6:	4bab      	ldr	r3, [pc, #684]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003af8:	2180      	movs	r1, #128	@ 0x80
 8003afa:	0549      	lsls	r1, r1, #21
 8003afc:	430a      	orrs	r2, r1
 8003afe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003b00:	4ba8      	ldr	r3, [pc, #672]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003b02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003b04:	2380      	movs	r3, #128	@ 0x80
 8003b06:	055b      	lsls	r3, r3, #21
 8003b08:	4013      	ands	r3, r2
 8003b0a:	60fb      	str	r3, [r7, #12]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003b0e:	231f      	movs	r3, #31
 8003b10:	18fb      	adds	r3, r7, r3
 8003b12:	2201      	movs	r2, #1
 8003b14:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b16:	4ba4      	ldr	r3, [pc, #656]	@ (8003da8 <HAL_RCC_OscConfig+0x61c>)
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	2380      	movs	r3, #128	@ 0x80
 8003b1c:	005b      	lsls	r3, r3, #1
 8003b1e:	4013      	ands	r3, r2
 8003b20:	d11a      	bne.n	8003b58 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b22:	4ba1      	ldr	r3, [pc, #644]	@ (8003da8 <HAL_RCC_OscConfig+0x61c>)
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	4ba0      	ldr	r3, [pc, #640]	@ (8003da8 <HAL_RCC_OscConfig+0x61c>)
 8003b28:	2180      	movs	r1, #128	@ 0x80
 8003b2a:	0049      	lsls	r1, r1, #1
 8003b2c:	430a      	orrs	r2, r1
 8003b2e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003b30:	f7fe f846 	bl	8001bc0 <HAL_GetTick>
 8003b34:	0003      	movs	r3, r0
 8003b36:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b38:	e008      	b.n	8003b4c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b3a:	f7fe f841 	bl	8001bc0 <HAL_GetTick>
 8003b3e:	0002      	movs	r2, r0
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d901      	bls.n	8003b4c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003b48:	2303      	movs	r3, #3
 8003b4a:	e127      	b.n	8003d9c <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b4c:	4b96      	ldr	r3, [pc, #600]	@ (8003da8 <HAL_RCC_OscConfig+0x61c>)
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	2380      	movs	r3, #128	@ 0x80
 8003b52:	005b      	lsls	r3, r3, #1
 8003b54:	4013      	ands	r3, r2
 8003b56:	d0f0      	beq.n	8003b3a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d106      	bne.n	8003b6e <HAL_RCC_OscConfig+0x3e2>
 8003b60:	4b90      	ldr	r3, [pc, #576]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003b62:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003b64:	4b8f      	ldr	r3, [pc, #572]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003b66:	2101      	movs	r1, #1
 8003b68:	430a      	orrs	r2, r1
 8003b6a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b6c:	e01c      	b.n	8003ba8 <HAL_RCC_OscConfig+0x41c>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	2b05      	cmp	r3, #5
 8003b74:	d10c      	bne.n	8003b90 <HAL_RCC_OscConfig+0x404>
 8003b76:	4b8b      	ldr	r3, [pc, #556]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003b78:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003b7a:	4b8a      	ldr	r3, [pc, #552]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003b7c:	2104      	movs	r1, #4
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b82:	4b88      	ldr	r3, [pc, #544]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003b84:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003b86:	4b87      	ldr	r3, [pc, #540]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003b88:	2101      	movs	r1, #1
 8003b8a:	430a      	orrs	r2, r1
 8003b8c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b8e:	e00b      	b.n	8003ba8 <HAL_RCC_OscConfig+0x41c>
 8003b90:	4b84      	ldr	r3, [pc, #528]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003b92:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003b94:	4b83      	ldr	r3, [pc, #524]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003b96:	2101      	movs	r1, #1
 8003b98:	438a      	bics	r2, r1
 8003b9a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b9c:	4b81      	ldr	r3, [pc, #516]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003b9e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003ba0:	4b80      	ldr	r3, [pc, #512]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003ba2:	2104      	movs	r1, #4
 8003ba4:	438a      	bics	r2, r1
 8003ba6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d014      	beq.n	8003bda <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb0:	f7fe f806 	bl	8001bc0 <HAL_GetTick>
 8003bb4:	0003      	movs	r3, r0
 8003bb6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bb8:	e009      	b.n	8003bce <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bba:	f7fe f801 	bl	8001bc0 <HAL_GetTick>
 8003bbe:	0002      	movs	r2, r0
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	1ad3      	subs	r3, r2, r3
 8003bc4:	4a79      	ldr	r2, [pc, #484]	@ (8003dac <HAL_RCC_OscConfig+0x620>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d901      	bls.n	8003bce <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e0e6      	b.n	8003d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bce:	4b75      	ldr	r3, [pc, #468]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003bd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bd2:	2202      	movs	r2, #2
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	d0f0      	beq.n	8003bba <HAL_RCC_OscConfig+0x42e>
 8003bd8:	e013      	b.n	8003c02 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bda:	f7fd fff1 	bl	8001bc0 <HAL_GetTick>
 8003bde:	0003      	movs	r3, r0
 8003be0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003be2:	e009      	b.n	8003bf8 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003be4:	f7fd ffec 	bl	8001bc0 <HAL_GetTick>
 8003be8:	0002      	movs	r2, r0
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	4a6f      	ldr	r2, [pc, #444]	@ (8003dac <HAL_RCC_OscConfig+0x620>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d901      	bls.n	8003bf8 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e0d1      	b.n	8003d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003bf8:	4b6a      	ldr	r3, [pc, #424]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003bfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bfc:	2202      	movs	r2, #2
 8003bfe:	4013      	ands	r3, r2
 8003c00:	d1f0      	bne.n	8003be4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003c02:	231f      	movs	r3, #31
 8003c04:	18fb      	adds	r3, r7, r3
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d105      	bne.n	8003c18 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003c0c:	4b65      	ldr	r3, [pc, #404]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003c0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003c10:	4b64      	ldr	r3, [pc, #400]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003c12:	4967      	ldr	r1, [pc, #412]	@ (8003db0 <HAL_RCC_OscConfig+0x624>)
 8003c14:	400a      	ands	r2, r1
 8003c16:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	69db      	ldr	r3, [r3, #28]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d100      	bne.n	8003c22 <HAL_RCC_OscConfig+0x496>
 8003c20:	e0bb      	b.n	8003d9a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c22:	4b60      	ldr	r3, [pc, #384]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	2238      	movs	r2, #56	@ 0x38
 8003c28:	4013      	ands	r3, r2
 8003c2a:	2b10      	cmp	r3, #16
 8003c2c:	d100      	bne.n	8003c30 <HAL_RCC_OscConfig+0x4a4>
 8003c2e:	e07b      	b.n	8003d28 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	69db      	ldr	r3, [r3, #28]
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d156      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c38:	4b5a      	ldr	r3, [pc, #360]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	4b59      	ldr	r3, [pc, #356]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003c3e:	495d      	ldr	r1, [pc, #372]	@ (8003db4 <HAL_RCC_OscConfig+0x628>)
 8003c40:	400a      	ands	r2, r1
 8003c42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c44:	f7fd ffbc 	bl	8001bc0 <HAL_GetTick>
 8003c48:	0003      	movs	r3, r0
 8003c4a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c4c:	e008      	b.n	8003c60 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c4e:	f7fd ffb7 	bl	8001bc0 <HAL_GetTick>
 8003c52:	0002      	movs	r2, r0
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	2b02      	cmp	r3, #2
 8003c5a:	d901      	bls.n	8003c60 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003c5c:	2303      	movs	r3, #3
 8003c5e:	e09d      	b.n	8003d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c60:	4b50      	ldr	r3, [pc, #320]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	2380      	movs	r3, #128	@ 0x80
 8003c66:	049b      	lsls	r3, r3, #18
 8003c68:	4013      	ands	r3, r2
 8003c6a:	d1f0      	bne.n	8003c4e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c6c:	4b4d      	ldr	r3, [pc, #308]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	4a51      	ldr	r2, [pc, #324]	@ (8003db8 <HAL_RCC_OscConfig+0x62c>)
 8003c72:	4013      	ands	r3, r2
 8003c74:	0019      	movs	r1, r3
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6a1a      	ldr	r2, [r3, #32]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c7e:	431a      	orrs	r2, r3
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c84:	021b      	lsls	r3, r3, #8
 8003c86:	431a      	orrs	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c8c:	431a      	orrs	r2, r3
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c92:	431a      	orrs	r2, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c98:	431a      	orrs	r2, r3
 8003c9a:	4b42      	ldr	r3, [pc, #264]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003c9c:	430a      	orrs	r2, r1
 8003c9e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ca0:	4b40      	ldr	r3, [pc, #256]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	4b3f      	ldr	r3, [pc, #252]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003ca6:	2180      	movs	r1, #128	@ 0x80
 8003ca8:	0449      	lsls	r1, r1, #17
 8003caa:	430a      	orrs	r2, r1
 8003cac:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003cae:	4b3d      	ldr	r3, [pc, #244]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003cb0:	68da      	ldr	r2, [r3, #12]
 8003cb2:	4b3c      	ldr	r3, [pc, #240]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003cb4:	2180      	movs	r1, #128	@ 0x80
 8003cb6:	0549      	lsls	r1, r1, #21
 8003cb8:	430a      	orrs	r2, r1
 8003cba:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cbc:	f7fd ff80 	bl	8001bc0 <HAL_GetTick>
 8003cc0:	0003      	movs	r3, r0
 8003cc2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cc4:	e008      	b.n	8003cd8 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cc6:	f7fd ff7b 	bl	8001bc0 <HAL_GetTick>
 8003cca:	0002      	movs	r2, r0
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	1ad3      	subs	r3, r2, r3
 8003cd0:	2b02      	cmp	r3, #2
 8003cd2:	d901      	bls.n	8003cd8 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	e061      	b.n	8003d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cd8:	4b32      	ldr	r3, [pc, #200]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	2380      	movs	r3, #128	@ 0x80
 8003cde:	049b      	lsls	r3, r3, #18
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	d0f0      	beq.n	8003cc6 <HAL_RCC_OscConfig+0x53a>
 8003ce4:	e059      	b.n	8003d9a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ce6:	4b2f      	ldr	r3, [pc, #188]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	4b2e      	ldr	r3, [pc, #184]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003cec:	4931      	ldr	r1, [pc, #196]	@ (8003db4 <HAL_RCC_OscConfig+0x628>)
 8003cee:	400a      	ands	r2, r1
 8003cf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cf2:	f7fd ff65 	bl	8001bc0 <HAL_GetTick>
 8003cf6:	0003      	movs	r3, r0
 8003cf8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cfa:	e008      	b.n	8003d0e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cfc:	f7fd ff60 	bl	8001bc0 <HAL_GetTick>
 8003d00:	0002      	movs	r2, r0
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d901      	bls.n	8003d0e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e046      	b.n	8003d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d0e:	4b25      	ldr	r3, [pc, #148]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	2380      	movs	r3, #128	@ 0x80
 8003d14:	049b      	lsls	r3, r3, #18
 8003d16:	4013      	ands	r3, r2
 8003d18:	d1f0      	bne.n	8003cfc <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003d1a:	4b22      	ldr	r3, [pc, #136]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003d1c:	68da      	ldr	r2, [r3, #12]
 8003d1e:	4b21      	ldr	r3, [pc, #132]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003d20:	4926      	ldr	r1, [pc, #152]	@ (8003dbc <HAL_RCC_OscConfig+0x630>)
 8003d22:	400a      	ands	r2, r1
 8003d24:	60da      	str	r2, [r3, #12]
 8003d26:	e038      	b.n	8003d9a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	69db      	ldr	r3, [r3, #28]
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d101      	bne.n	8003d34 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e033      	b.n	8003d9c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003d34:	4b1b      	ldr	r3, [pc, #108]	@ (8003da4 <HAL_RCC_OscConfig+0x618>)
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	2203      	movs	r2, #3
 8003d3e:	401a      	ands	r2, r3
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6a1b      	ldr	r3, [r3, #32]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d126      	bne.n	8003d96 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	2270      	movs	r2, #112	@ 0x70
 8003d4c:	401a      	ands	r2, r3
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d52:	429a      	cmp	r2, r3
 8003d54:	d11f      	bne.n	8003d96 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d56:	697a      	ldr	r2, [r7, #20]
 8003d58:	23fe      	movs	r3, #254	@ 0xfe
 8003d5a:	01db      	lsls	r3, r3, #7
 8003d5c:	401a      	ands	r2, r3
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d62:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d116      	bne.n	8003d96 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003d68:	697a      	ldr	r2, [r7, #20]
 8003d6a:	23f8      	movs	r3, #248	@ 0xf8
 8003d6c:	039b      	lsls	r3, r3, #14
 8003d6e:	401a      	ands	r2, r3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d10e      	bne.n	8003d96 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003d78:	697a      	ldr	r2, [r7, #20]
 8003d7a:	23e0      	movs	r3, #224	@ 0xe0
 8003d7c:	051b      	lsls	r3, r3, #20
 8003d7e:	401a      	ands	r2, r3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d106      	bne.n	8003d96 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	0f5b      	lsrs	r3, r3, #29
 8003d8c:	075a      	lsls	r2, r3, #29
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003d92:	429a      	cmp	r2, r3
 8003d94:	d001      	beq.n	8003d9a <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e000      	b.n	8003d9c <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8003d9a:	2300      	movs	r3, #0
}
 8003d9c:	0018      	movs	r0, r3
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	b008      	add	sp, #32
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	40021000 	.word	0x40021000
 8003da8:	40007000 	.word	0x40007000
 8003dac:	00001388 	.word	0x00001388
 8003db0:	efffffff 	.word	0xefffffff
 8003db4:	feffffff 	.word	0xfeffffff
 8003db8:	11c1808c 	.word	0x11c1808c
 8003dbc:	eefefffc 	.word	0xeefefffc

08003dc0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b084      	sub	sp, #16
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d101      	bne.n	8003dd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e0e9      	b.n	8003fa8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003dd4:	4b76      	ldr	r3, [pc, #472]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1f0>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	2207      	movs	r2, #7
 8003dda:	4013      	ands	r3, r2
 8003ddc:	683a      	ldr	r2, [r7, #0]
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d91e      	bls.n	8003e20 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003de2:	4b73      	ldr	r3, [pc, #460]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1f0>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	2207      	movs	r2, #7
 8003de8:	4393      	bics	r3, r2
 8003dea:	0019      	movs	r1, r3
 8003dec:	4b70      	ldr	r3, [pc, #448]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1f0>)
 8003dee:	683a      	ldr	r2, [r7, #0]
 8003df0:	430a      	orrs	r2, r1
 8003df2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003df4:	f7fd fee4 	bl	8001bc0 <HAL_GetTick>
 8003df8:	0003      	movs	r3, r0
 8003dfa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003dfc:	e009      	b.n	8003e12 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dfe:	f7fd fedf 	bl	8001bc0 <HAL_GetTick>
 8003e02:	0002      	movs	r2, r0
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	4a6a      	ldr	r2, [pc, #424]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1f4>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e0ca      	b.n	8003fa8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003e12:	4b67      	ldr	r3, [pc, #412]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1f0>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	2207      	movs	r2, #7
 8003e18:	4013      	ands	r3, r2
 8003e1a:	683a      	ldr	r2, [r7, #0]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d1ee      	bne.n	8003dfe <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	2202      	movs	r2, #2
 8003e26:	4013      	ands	r3, r2
 8003e28:	d015      	beq.n	8003e56 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2204      	movs	r2, #4
 8003e30:	4013      	ands	r3, r2
 8003e32:	d006      	beq.n	8003e42 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003e34:	4b60      	ldr	r3, [pc, #384]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1f8>)
 8003e36:	689a      	ldr	r2, [r3, #8]
 8003e38:	4b5f      	ldr	r3, [pc, #380]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1f8>)
 8003e3a:	21e0      	movs	r1, #224	@ 0xe0
 8003e3c:	01c9      	lsls	r1, r1, #7
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e42:	4b5d      	ldr	r3, [pc, #372]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1f8>)
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	4a5d      	ldr	r2, [pc, #372]	@ (8003fbc <HAL_RCC_ClockConfig+0x1fc>)
 8003e48:	4013      	ands	r3, r2
 8003e4a:	0019      	movs	r1, r3
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	689a      	ldr	r2, [r3, #8]
 8003e50:	4b59      	ldr	r3, [pc, #356]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1f8>)
 8003e52:	430a      	orrs	r2, r1
 8003e54:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	d057      	beq.n	8003f10 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d107      	bne.n	8003e78 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e68:	4b53      	ldr	r3, [pc, #332]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1f8>)
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	2380      	movs	r3, #128	@ 0x80
 8003e6e:	029b      	lsls	r3, r3, #10
 8003e70:	4013      	ands	r3, r2
 8003e72:	d12b      	bne.n	8003ecc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e097      	b.n	8003fa8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	2b02      	cmp	r3, #2
 8003e7e:	d107      	bne.n	8003e90 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e80:	4b4d      	ldr	r3, [pc, #308]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1f8>)
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	2380      	movs	r3, #128	@ 0x80
 8003e86:	049b      	lsls	r3, r3, #18
 8003e88:	4013      	ands	r3, r2
 8003e8a:	d11f      	bne.n	8003ecc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e08b      	b.n	8003fa8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d107      	bne.n	8003ea8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e98:	4b47      	ldr	r3, [pc, #284]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1f8>)
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	2380      	movs	r3, #128	@ 0x80
 8003e9e:	00db      	lsls	r3, r3, #3
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	d113      	bne.n	8003ecc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e07f      	b.n	8003fa8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	2b03      	cmp	r3, #3
 8003eae:	d106      	bne.n	8003ebe <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003eb0:	4b41      	ldr	r3, [pc, #260]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1f8>)
 8003eb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003eb4:	2202      	movs	r2, #2
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	d108      	bne.n	8003ecc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e074      	b.n	8003fa8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ebe:	4b3e      	ldr	r3, [pc, #248]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1f8>)
 8003ec0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ec2:	2202      	movs	r2, #2
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	d101      	bne.n	8003ecc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e06d      	b.n	8003fa8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ecc:	4b3a      	ldr	r3, [pc, #232]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1f8>)
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	2207      	movs	r2, #7
 8003ed2:	4393      	bics	r3, r2
 8003ed4:	0019      	movs	r1, r3
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	685a      	ldr	r2, [r3, #4]
 8003eda:	4b37      	ldr	r3, [pc, #220]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1f8>)
 8003edc:	430a      	orrs	r2, r1
 8003ede:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ee0:	f7fd fe6e 	bl	8001bc0 <HAL_GetTick>
 8003ee4:	0003      	movs	r3, r0
 8003ee6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ee8:	e009      	b.n	8003efe <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eea:	f7fd fe69 	bl	8001bc0 <HAL_GetTick>
 8003eee:	0002      	movs	r2, r0
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	1ad3      	subs	r3, r2, r3
 8003ef4:	4a2f      	ldr	r2, [pc, #188]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1f4>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d901      	bls.n	8003efe <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003efa:	2303      	movs	r3, #3
 8003efc:	e054      	b.n	8003fa8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003efe:	4b2e      	ldr	r3, [pc, #184]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1f8>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	2238      	movs	r2, #56	@ 0x38
 8003f04:	401a      	ands	r2, r3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	00db      	lsls	r3, r3, #3
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d1ec      	bne.n	8003eea <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f10:	4b27      	ldr	r3, [pc, #156]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1f0>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	2207      	movs	r2, #7
 8003f16:	4013      	ands	r3, r2
 8003f18:	683a      	ldr	r2, [r7, #0]
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	d21e      	bcs.n	8003f5c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f1e:	4b24      	ldr	r3, [pc, #144]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1f0>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	2207      	movs	r2, #7
 8003f24:	4393      	bics	r3, r2
 8003f26:	0019      	movs	r1, r3
 8003f28:	4b21      	ldr	r3, [pc, #132]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1f0>)
 8003f2a:	683a      	ldr	r2, [r7, #0]
 8003f2c:	430a      	orrs	r2, r1
 8003f2e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003f30:	f7fd fe46 	bl	8001bc0 <HAL_GetTick>
 8003f34:	0003      	movs	r3, r0
 8003f36:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003f38:	e009      	b.n	8003f4e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f3a:	f7fd fe41 	bl	8001bc0 <HAL_GetTick>
 8003f3e:	0002      	movs	r2, r0
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	4a1b      	ldr	r2, [pc, #108]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1f4>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d901      	bls.n	8003f4e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003f4a:	2303      	movs	r3, #3
 8003f4c:	e02c      	b.n	8003fa8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003f4e:	4b18      	ldr	r3, [pc, #96]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1f0>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	2207      	movs	r2, #7
 8003f54:	4013      	ands	r3, r2
 8003f56:	683a      	ldr	r2, [r7, #0]
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d1ee      	bne.n	8003f3a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2204      	movs	r2, #4
 8003f62:	4013      	ands	r3, r2
 8003f64:	d009      	beq.n	8003f7a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003f66:	4b14      	ldr	r3, [pc, #80]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1f8>)
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	4a15      	ldr	r2, [pc, #84]	@ (8003fc0 <HAL_RCC_ClockConfig+0x200>)
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	0019      	movs	r1, r3
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	68da      	ldr	r2, [r3, #12]
 8003f74:	4b10      	ldr	r3, [pc, #64]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1f8>)
 8003f76:	430a      	orrs	r2, r1
 8003f78:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003f7a:	f000 f829 	bl	8003fd0 <HAL_RCC_GetSysClockFreq>
 8003f7e:	0001      	movs	r1, r0
 8003f80:	4b0d      	ldr	r3, [pc, #52]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1f8>)
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	0a1b      	lsrs	r3, r3, #8
 8003f86:	220f      	movs	r2, #15
 8003f88:	401a      	ands	r2, r3
 8003f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8003fc4 <HAL_RCC_ClockConfig+0x204>)
 8003f8c:	0092      	lsls	r2, r2, #2
 8003f8e:	58d3      	ldr	r3, [r2, r3]
 8003f90:	221f      	movs	r2, #31
 8003f92:	4013      	ands	r3, r2
 8003f94:	000a      	movs	r2, r1
 8003f96:	40da      	lsrs	r2, r3
 8003f98:	4b0b      	ldr	r3, [pc, #44]	@ (8003fc8 <HAL_RCC_ClockConfig+0x208>)
 8003f9a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003f9c:	4b0b      	ldr	r3, [pc, #44]	@ (8003fcc <HAL_RCC_ClockConfig+0x20c>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	0018      	movs	r0, r3
 8003fa2:	f7fd fdb1 	bl	8001b08 <HAL_InitTick>
 8003fa6:	0003      	movs	r3, r0
}
 8003fa8:	0018      	movs	r0, r3
 8003faa:	46bd      	mov	sp, r7
 8003fac:	b004      	add	sp, #16
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	40022000 	.word	0x40022000
 8003fb4:	00001388 	.word	0x00001388
 8003fb8:	40021000 	.word	0x40021000
 8003fbc:	fffff0ff 	.word	0xfffff0ff
 8003fc0:	ffff8fff 	.word	0xffff8fff
 8003fc4:	08005c40 	.word	0x08005c40
 8003fc8:	20000044 	.word	0x20000044
 8003fcc:	20000048 	.word	0x20000048

08003fd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003fd6:	4b3c      	ldr	r3, [pc, #240]	@ (80040c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	2238      	movs	r2, #56	@ 0x38
 8003fdc:	4013      	ands	r3, r2
 8003fde:	d10f      	bne.n	8004000 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003fe0:	4b39      	ldr	r3, [pc, #228]	@ (80040c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	0adb      	lsrs	r3, r3, #11
 8003fe6:	2207      	movs	r2, #7
 8003fe8:	4013      	ands	r3, r2
 8003fea:	2201      	movs	r2, #1
 8003fec:	409a      	lsls	r2, r3
 8003fee:	0013      	movs	r3, r2
 8003ff0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003ff2:	6839      	ldr	r1, [r7, #0]
 8003ff4:	4835      	ldr	r0, [pc, #212]	@ (80040cc <HAL_RCC_GetSysClockFreq+0xfc>)
 8003ff6:	f7fc f885 	bl	8000104 <__udivsi3>
 8003ffa:	0003      	movs	r3, r0
 8003ffc:	613b      	str	r3, [r7, #16]
 8003ffe:	e05d      	b.n	80040bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004000:	4b31      	ldr	r3, [pc, #196]	@ (80040c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	2238      	movs	r2, #56	@ 0x38
 8004006:	4013      	ands	r3, r2
 8004008:	2b08      	cmp	r3, #8
 800400a:	d102      	bne.n	8004012 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800400c:	4b30      	ldr	r3, [pc, #192]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x100>)
 800400e:	613b      	str	r3, [r7, #16]
 8004010:	e054      	b.n	80040bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004012:	4b2d      	ldr	r3, [pc, #180]	@ (80040c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	2238      	movs	r2, #56	@ 0x38
 8004018:	4013      	ands	r3, r2
 800401a:	2b10      	cmp	r3, #16
 800401c:	d138      	bne.n	8004090 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800401e:	4b2a      	ldr	r3, [pc, #168]	@ (80040c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004020:	68db      	ldr	r3, [r3, #12]
 8004022:	2203      	movs	r2, #3
 8004024:	4013      	ands	r3, r2
 8004026:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004028:	4b27      	ldr	r3, [pc, #156]	@ (80040c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	091b      	lsrs	r3, r3, #4
 800402e:	2207      	movs	r2, #7
 8004030:	4013      	ands	r3, r2
 8004032:	3301      	adds	r3, #1
 8004034:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2b03      	cmp	r3, #3
 800403a:	d10d      	bne.n	8004058 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800403c:	68b9      	ldr	r1, [r7, #8]
 800403e:	4824      	ldr	r0, [pc, #144]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x100>)
 8004040:	f7fc f860 	bl	8000104 <__udivsi3>
 8004044:	0003      	movs	r3, r0
 8004046:	0019      	movs	r1, r3
 8004048:	4b1f      	ldr	r3, [pc, #124]	@ (80040c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	0a1b      	lsrs	r3, r3, #8
 800404e:	227f      	movs	r2, #127	@ 0x7f
 8004050:	4013      	ands	r3, r2
 8004052:	434b      	muls	r3, r1
 8004054:	617b      	str	r3, [r7, #20]
        break;
 8004056:	e00d      	b.n	8004074 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004058:	68b9      	ldr	r1, [r7, #8]
 800405a:	481c      	ldr	r0, [pc, #112]	@ (80040cc <HAL_RCC_GetSysClockFreq+0xfc>)
 800405c:	f7fc f852 	bl	8000104 <__udivsi3>
 8004060:	0003      	movs	r3, r0
 8004062:	0019      	movs	r1, r3
 8004064:	4b18      	ldr	r3, [pc, #96]	@ (80040c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	0a1b      	lsrs	r3, r3, #8
 800406a:	227f      	movs	r2, #127	@ 0x7f
 800406c:	4013      	ands	r3, r2
 800406e:	434b      	muls	r3, r1
 8004070:	617b      	str	r3, [r7, #20]
        break;
 8004072:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004074:	4b14      	ldr	r3, [pc, #80]	@ (80040c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	0f5b      	lsrs	r3, r3, #29
 800407a:	2207      	movs	r2, #7
 800407c:	4013      	ands	r3, r2
 800407e:	3301      	adds	r3, #1
 8004080:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004082:	6879      	ldr	r1, [r7, #4]
 8004084:	6978      	ldr	r0, [r7, #20]
 8004086:	f7fc f83d 	bl	8000104 <__udivsi3>
 800408a:	0003      	movs	r3, r0
 800408c:	613b      	str	r3, [r7, #16]
 800408e:	e015      	b.n	80040bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004090:	4b0d      	ldr	r3, [pc, #52]	@ (80040c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	2238      	movs	r2, #56	@ 0x38
 8004096:	4013      	ands	r3, r2
 8004098:	2b20      	cmp	r3, #32
 800409a:	d103      	bne.n	80040a4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800409c:	2380      	movs	r3, #128	@ 0x80
 800409e:	021b      	lsls	r3, r3, #8
 80040a0:	613b      	str	r3, [r7, #16]
 80040a2:	e00b      	b.n	80040bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80040a4:	4b08      	ldr	r3, [pc, #32]	@ (80040c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	2238      	movs	r2, #56	@ 0x38
 80040aa:	4013      	ands	r3, r2
 80040ac:	2b18      	cmp	r3, #24
 80040ae:	d103      	bne.n	80040b8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80040b0:	23fa      	movs	r3, #250	@ 0xfa
 80040b2:	01db      	lsls	r3, r3, #7
 80040b4:	613b      	str	r3, [r7, #16]
 80040b6:	e001      	b.n	80040bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80040b8:	2300      	movs	r3, #0
 80040ba:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80040bc:	693b      	ldr	r3, [r7, #16]
}
 80040be:	0018      	movs	r0, r3
 80040c0:	46bd      	mov	sp, r7
 80040c2:	b006      	add	sp, #24
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	46c0      	nop			@ (mov r8, r8)
 80040c8:	40021000 	.word	0x40021000
 80040cc:	00f42400 	.word	0x00f42400
 80040d0:	007a1200 	.word	0x007a1200

080040d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b086      	sub	sp, #24
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80040dc:	2313      	movs	r3, #19
 80040de:	18fb      	adds	r3, r7, r3
 80040e0:	2200      	movs	r2, #0
 80040e2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80040e4:	2312      	movs	r3, #18
 80040e6:	18fb      	adds	r3, r7, r3
 80040e8:	2200      	movs	r2, #0
 80040ea:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	2380      	movs	r3, #128	@ 0x80
 80040f2:	029b      	lsls	r3, r3, #10
 80040f4:	4013      	ands	r3, r2
 80040f6:	d100      	bne.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x26>
 80040f8:	e0a3      	b.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040fa:	2011      	movs	r0, #17
 80040fc:	183b      	adds	r3, r7, r0
 80040fe:	2200      	movs	r2, #0
 8004100:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004102:	4ba5      	ldr	r3, [pc, #660]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004104:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004106:	2380      	movs	r3, #128	@ 0x80
 8004108:	055b      	lsls	r3, r3, #21
 800410a:	4013      	ands	r3, r2
 800410c:	d110      	bne.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800410e:	4ba2      	ldr	r3, [pc, #648]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004110:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004112:	4ba1      	ldr	r3, [pc, #644]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004114:	2180      	movs	r1, #128	@ 0x80
 8004116:	0549      	lsls	r1, r1, #21
 8004118:	430a      	orrs	r2, r1
 800411a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800411c:	4b9e      	ldr	r3, [pc, #632]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800411e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004120:	2380      	movs	r3, #128	@ 0x80
 8004122:	055b      	lsls	r3, r3, #21
 8004124:	4013      	ands	r3, r2
 8004126:	60bb      	str	r3, [r7, #8]
 8004128:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800412a:	183b      	adds	r3, r7, r0
 800412c:	2201      	movs	r2, #1
 800412e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004130:	4b9a      	ldr	r3, [pc, #616]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	4b99      	ldr	r3, [pc, #612]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8004136:	2180      	movs	r1, #128	@ 0x80
 8004138:	0049      	lsls	r1, r1, #1
 800413a:	430a      	orrs	r2, r1
 800413c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800413e:	f7fd fd3f 	bl	8001bc0 <HAL_GetTick>
 8004142:	0003      	movs	r3, r0
 8004144:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004146:	e00b      	b.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004148:	f7fd fd3a 	bl	8001bc0 <HAL_GetTick>
 800414c:	0002      	movs	r2, r0
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	2b02      	cmp	r3, #2
 8004154:	d904      	bls.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004156:	2313      	movs	r3, #19
 8004158:	18fb      	adds	r3, r7, r3
 800415a:	2203      	movs	r2, #3
 800415c:	701a      	strb	r2, [r3, #0]
        break;
 800415e:	e005      	b.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004160:	4b8e      	ldr	r3, [pc, #568]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	2380      	movs	r3, #128	@ 0x80
 8004166:	005b      	lsls	r3, r3, #1
 8004168:	4013      	ands	r3, r2
 800416a:	d0ed      	beq.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800416c:	2313      	movs	r3, #19
 800416e:	18fb      	adds	r3, r7, r3
 8004170:	781b      	ldrb	r3, [r3, #0]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d154      	bne.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004176:	4b88      	ldr	r3, [pc, #544]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004178:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800417a:	23c0      	movs	r3, #192	@ 0xc0
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	4013      	ands	r3, r2
 8004180:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d019      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800418c:	697a      	ldr	r2, [r7, #20]
 800418e:	429a      	cmp	r2, r3
 8004190:	d014      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004192:	4b81      	ldr	r3, [pc, #516]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004196:	4a82      	ldr	r2, [pc, #520]	@ (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8004198:	4013      	ands	r3, r2
 800419a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800419c:	4b7e      	ldr	r3, [pc, #504]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800419e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80041a0:	4b7d      	ldr	r3, [pc, #500]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041a2:	2180      	movs	r1, #128	@ 0x80
 80041a4:	0249      	lsls	r1, r1, #9
 80041a6:	430a      	orrs	r2, r1
 80041a8:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80041aa:	4b7b      	ldr	r3, [pc, #492]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041ac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80041ae:	4b7a      	ldr	r3, [pc, #488]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041b0:	497c      	ldr	r1, [pc, #496]	@ (80043a4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80041b2:	400a      	ands	r2, r1
 80041b4:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80041b6:	4b78      	ldr	r3, [pc, #480]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041b8:	697a      	ldr	r2, [r7, #20]
 80041ba:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80041bc:	697b      	ldr	r3, [r7, #20]
 80041be:	2201      	movs	r2, #1
 80041c0:	4013      	ands	r3, r2
 80041c2:	d016      	beq.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041c4:	f7fd fcfc 	bl	8001bc0 <HAL_GetTick>
 80041c8:	0003      	movs	r3, r0
 80041ca:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041cc:	e00c      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041ce:	f7fd fcf7 	bl	8001bc0 <HAL_GetTick>
 80041d2:	0002      	movs	r2, r0
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	4a73      	ldr	r2, [pc, #460]	@ (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d904      	bls.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80041de:	2313      	movs	r3, #19
 80041e0:	18fb      	adds	r3, r7, r3
 80041e2:	2203      	movs	r2, #3
 80041e4:	701a      	strb	r2, [r3, #0]
            break;
 80041e6:	e004      	b.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041e8:	4b6b      	ldr	r3, [pc, #428]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041ec:	2202      	movs	r2, #2
 80041ee:	4013      	ands	r3, r2
 80041f0:	d0ed      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80041f2:	2313      	movs	r3, #19
 80041f4:	18fb      	adds	r3, r7, r3
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d10a      	bne.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80041fc:	4b66      	ldr	r3, [pc, #408]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004200:	4a67      	ldr	r2, [pc, #412]	@ (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8004202:	4013      	ands	r3, r2
 8004204:	0019      	movs	r1, r3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800420a:	4b63      	ldr	r3, [pc, #396]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800420c:	430a      	orrs	r2, r1
 800420e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004210:	e00c      	b.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004212:	2312      	movs	r3, #18
 8004214:	18fb      	adds	r3, r7, r3
 8004216:	2213      	movs	r2, #19
 8004218:	18ba      	adds	r2, r7, r2
 800421a:	7812      	ldrb	r2, [r2, #0]
 800421c:	701a      	strb	r2, [r3, #0]
 800421e:	e005      	b.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004220:	2312      	movs	r3, #18
 8004222:	18fb      	adds	r3, r7, r3
 8004224:	2213      	movs	r2, #19
 8004226:	18ba      	adds	r2, r7, r2
 8004228:	7812      	ldrb	r2, [r2, #0]
 800422a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800422c:	2311      	movs	r3, #17
 800422e:	18fb      	adds	r3, r7, r3
 8004230:	781b      	ldrb	r3, [r3, #0]
 8004232:	2b01      	cmp	r3, #1
 8004234:	d105      	bne.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004236:	4b58      	ldr	r3, [pc, #352]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004238:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800423a:	4b57      	ldr	r3, [pc, #348]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800423c:	495b      	ldr	r1, [pc, #364]	@ (80043ac <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800423e:	400a      	ands	r2, r1
 8004240:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	2201      	movs	r2, #1
 8004248:	4013      	ands	r3, r2
 800424a:	d009      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800424c:	4b52      	ldr	r3, [pc, #328]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800424e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004250:	2203      	movs	r2, #3
 8004252:	4393      	bics	r3, r2
 8004254:	0019      	movs	r1, r3
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	685a      	ldr	r2, [r3, #4]
 800425a:	4b4f      	ldr	r3, [pc, #316]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800425c:	430a      	orrs	r2, r1
 800425e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	2210      	movs	r2, #16
 8004266:	4013      	ands	r3, r2
 8004268:	d009      	beq.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800426a:	4b4b      	ldr	r3, [pc, #300]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800426c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800426e:	4a50      	ldr	r2, [pc, #320]	@ (80043b0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8004270:	4013      	ands	r3, r2
 8004272:	0019      	movs	r1, r3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	689a      	ldr	r2, [r3, #8]
 8004278:	4b47      	ldr	r3, [pc, #284]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800427a:	430a      	orrs	r2, r1
 800427c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	2380      	movs	r3, #128	@ 0x80
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	4013      	ands	r3, r2
 8004288:	d009      	beq.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800428a:	4b43      	ldr	r3, [pc, #268]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800428c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800428e:	4a49      	ldr	r2, [pc, #292]	@ (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004290:	4013      	ands	r3, r2
 8004292:	0019      	movs	r1, r3
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	695a      	ldr	r2, [r3, #20]
 8004298:	4b3f      	ldr	r3, [pc, #252]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800429a:	430a      	orrs	r2, r1
 800429c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	2380      	movs	r3, #128	@ 0x80
 80042a4:	00db      	lsls	r3, r3, #3
 80042a6:	4013      	ands	r3, r2
 80042a8:	d009      	beq.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80042aa:	4b3b      	ldr	r3, [pc, #236]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042ae:	4a42      	ldr	r2, [pc, #264]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80042b0:	4013      	ands	r3, r2
 80042b2:	0019      	movs	r1, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	699a      	ldr	r2, [r3, #24]
 80042b8:	4b37      	ldr	r3, [pc, #220]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042ba:	430a      	orrs	r2, r1
 80042bc:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	2220      	movs	r2, #32
 80042c4:	4013      	ands	r3, r2
 80042c6:	d009      	beq.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80042c8:	4b33      	ldr	r3, [pc, #204]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042cc:	4a3b      	ldr	r2, [pc, #236]	@ (80043bc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80042ce:	4013      	ands	r3, r2
 80042d0:	0019      	movs	r1, r3
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	68da      	ldr	r2, [r3, #12]
 80042d6:	4b30      	ldr	r3, [pc, #192]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042d8:	430a      	orrs	r2, r1
 80042da:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	2380      	movs	r3, #128	@ 0x80
 80042e2:	01db      	lsls	r3, r3, #7
 80042e4:	4013      	ands	r3, r2
 80042e6:	d015      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80042e8:	4b2b      	ldr	r3, [pc, #172]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042ec:	009b      	lsls	r3, r3, #2
 80042ee:	0899      	lsrs	r1, r3, #2
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	69da      	ldr	r2, [r3, #28]
 80042f4:	4b28      	ldr	r3, [pc, #160]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042f6:	430a      	orrs	r2, r1
 80042f8:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	69da      	ldr	r2, [r3, #28]
 80042fe:	2380      	movs	r3, #128	@ 0x80
 8004300:	05db      	lsls	r3, r3, #23
 8004302:	429a      	cmp	r2, r3
 8004304:	d106      	bne.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004306:	4b24      	ldr	r3, [pc, #144]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004308:	68da      	ldr	r2, [r3, #12]
 800430a:	4b23      	ldr	r3, [pc, #140]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800430c:	2180      	movs	r1, #128	@ 0x80
 800430e:	0249      	lsls	r1, r1, #9
 8004310:	430a      	orrs	r2, r1
 8004312:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	2380      	movs	r3, #128	@ 0x80
 800431a:	039b      	lsls	r3, r3, #14
 800431c:	4013      	ands	r3, r2
 800431e:	d016      	beq.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004320:	4b1d      	ldr	r3, [pc, #116]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004322:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004324:	4a26      	ldr	r2, [pc, #152]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8004326:	4013      	ands	r3, r2
 8004328:	0019      	movs	r1, r3
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a1a      	ldr	r2, [r3, #32]
 800432e:	4b1a      	ldr	r3, [pc, #104]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004330:	430a      	orrs	r2, r1
 8004332:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6a1a      	ldr	r2, [r3, #32]
 8004338:	2380      	movs	r3, #128	@ 0x80
 800433a:	03db      	lsls	r3, r3, #15
 800433c:	429a      	cmp	r2, r3
 800433e:	d106      	bne.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004340:	4b15      	ldr	r3, [pc, #84]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004342:	68da      	ldr	r2, [r3, #12]
 8004344:	4b14      	ldr	r3, [pc, #80]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004346:	2180      	movs	r1, #128	@ 0x80
 8004348:	0449      	lsls	r1, r1, #17
 800434a:	430a      	orrs	r2, r1
 800434c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	2380      	movs	r3, #128	@ 0x80
 8004354:	011b      	lsls	r3, r3, #4
 8004356:	4013      	ands	r3, r2
 8004358:	d016      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800435a:	4b0f      	ldr	r3, [pc, #60]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800435c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800435e:	4a19      	ldr	r2, [pc, #100]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004360:	4013      	ands	r3, r2
 8004362:	0019      	movs	r1, r3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	691a      	ldr	r2, [r3, #16]
 8004368:	4b0b      	ldr	r3, [pc, #44]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800436a:	430a      	orrs	r2, r1
 800436c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	691a      	ldr	r2, [r3, #16]
 8004372:	2380      	movs	r3, #128	@ 0x80
 8004374:	01db      	lsls	r3, r3, #7
 8004376:	429a      	cmp	r2, r3
 8004378:	d106      	bne.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800437a:	4b07      	ldr	r3, [pc, #28]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800437c:	68da      	ldr	r2, [r3, #12]
 800437e:	4b06      	ldr	r3, [pc, #24]	@ (8004398 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004380:	2180      	movs	r1, #128	@ 0x80
 8004382:	0249      	lsls	r1, r1, #9
 8004384:	430a      	orrs	r2, r1
 8004386:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004388:	2312      	movs	r3, #18
 800438a:	18fb      	adds	r3, r7, r3
 800438c:	781b      	ldrb	r3, [r3, #0]
}
 800438e:	0018      	movs	r0, r3
 8004390:	46bd      	mov	sp, r7
 8004392:	b006      	add	sp, #24
 8004394:	bd80      	pop	{r7, pc}
 8004396:	46c0      	nop			@ (mov r8, r8)
 8004398:	40021000 	.word	0x40021000
 800439c:	40007000 	.word	0x40007000
 80043a0:	fffffcff 	.word	0xfffffcff
 80043a4:	fffeffff 	.word	0xfffeffff
 80043a8:	00001388 	.word	0x00001388
 80043ac:	efffffff 	.word	0xefffffff
 80043b0:	fffff3ff 	.word	0xfffff3ff
 80043b4:	fff3ffff 	.word	0xfff3ffff
 80043b8:	ffcfffff 	.word	0xffcfffff
 80043bc:	ffffcfff 	.word	0xffffcfff
 80043c0:	ffbfffff 	.word	0xffbfffff
 80043c4:	ffff3fff 	.word	0xffff3fff

080043c8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80043c8:	b5b0      	push	{r4, r5, r7, lr}
 80043ca:	b084      	sub	sp, #16
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80043d0:	230f      	movs	r3, #15
 80043d2:	18fb      	adds	r3, r7, r3
 80043d4:	2201      	movs	r2, #1
 80043d6:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d100      	bne.n	80043e0 <HAL_RTC_Init+0x18>
 80043de:	e08c      	b.n	80044fa <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2229      	movs	r2, #41	@ 0x29
 80043e4:	5c9b      	ldrb	r3, [r3, r2]
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d10b      	bne.n	8004404 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2228      	movs	r2, #40	@ 0x28
 80043f0:	2100      	movs	r1, #0
 80043f2:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2288      	movs	r2, #136	@ 0x88
 80043f8:	0212      	lsls	r2, r2, #8
 80043fa:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	0018      	movs	r0, r3
 8004400:	f7fd fa2e 	bl	8001860 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2229      	movs	r2, #41	@ 0x29
 8004408:	2102      	movs	r1, #2
 800440a:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	2210      	movs	r2, #16
 8004414:	4013      	ands	r3, r2
 8004416:	2b10      	cmp	r3, #16
 8004418:	d062      	beq.n	80044e0 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	22ca      	movs	r2, #202	@ 0xca
 8004420:	625a      	str	r2, [r3, #36]	@ 0x24
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2253      	movs	r2, #83	@ 0x53
 8004428:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800442a:	250f      	movs	r5, #15
 800442c:	197c      	adds	r4, r7, r5
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	0018      	movs	r0, r3
 8004432:	f000 fbf3 	bl	8004c1c <RTC_EnterInitMode>
 8004436:	0003      	movs	r3, r0
 8004438:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 800443a:	0028      	movs	r0, r5
 800443c:	183b      	adds	r3, r7, r0
 800443e:	781b      	ldrb	r3, [r3, #0]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d12c      	bne.n	800449e <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	699a      	ldr	r2, [r3, #24]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	492e      	ldr	r1, [pc, #184]	@ (8004508 <HAL_RTC_Init+0x140>)
 8004450:	400a      	ands	r2, r1
 8004452:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	6999      	ldr	r1, [r3, #24]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	689a      	ldr	r2, [r3, #8]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	695b      	ldr	r3, [r3, #20]
 8004462:	431a      	orrs	r2, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	69db      	ldr	r3, [r3, #28]
 8004468:	431a      	orrs	r2, r3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	430a      	orrs	r2, r1
 8004470:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	6912      	ldr	r2, [r2, #16]
 800447a:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	6919      	ldr	r1, [r3, #16]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	68db      	ldr	r3, [r3, #12]
 8004486:	041a      	lsls	r2, r3, #16
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	430a      	orrs	r2, r1
 800448e:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8004490:	183c      	adds	r4, r7, r0
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	0018      	movs	r0, r3
 8004496:	f000 fc03 	bl	8004ca0 <RTC_ExitInitMode>
 800449a:	0003      	movs	r3, r0
 800449c:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 800449e:	230f      	movs	r3, #15
 80044a0:	18fb      	adds	r3, r7, r3
 80044a2:	781b      	ldrb	r3, [r3, #0]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d116      	bne.n	80044d6 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	699a      	ldr	r2, [r3, #24]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	00d2      	lsls	r2, r2, #3
 80044b4:	08d2      	lsrs	r2, r2, #3
 80044b6:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	6999      	ldr	r1, [r3, #24]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a1b      	ldr	r3, [r3, #32]
 80044c6:	431a      	orrs	r2, r3
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	699b      	ldr	r3, [r3, #24]
 80044cc:	431a      	orrs	r2, r3
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	430a      	orrs	r2, r1
 80044d4:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	22ff      	movs	r2, #255	@ 0xff
 80044dc:	625a      	str	r2, [r3, #36]	@ 0x24
 80044de:	e003      	b.n	80044e8 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80044e0:	230f      	movs	r3, #15
 80044e2:	18fb      	adds	r3, r7, r3
 80044e4:	2200      	movs	r2, #0
 80044e6:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 80044e8:	230f      	movs	r3, #15
 80044ea:	18fb      	adds	r3, r7, r3
 80044ec:	781b      	ldrb	r3, [r3, #0]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d103      	bne.n	80044fa <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2229      	movs	r2, #41	@ 0x29
 80044f6:	2101      	movs	r1, #1
 80044f8:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80044fa:	230f      	movs	r3, #15
 80044fc:	18fb      	adds	r3, r7, r3
 80044fe:	781b      	ldrb	r3, [r3, #0]
}
 8004500:	0018      	movs	r0, r3
 8004502:	46bd      	mov	sp, r7
 8004504:	b004      	add	sp, #16
 8004506:	bdb0      	pop	{r4, r5, r7, pc}
 8004508:	fb8fffbf 	.word	0xfb8fffbf

0800450c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800450c:	b5b0      	push	{r4, r5, r7, lr}
 800450e:	b086      	sub	sp, #24
 8004510:	af00      	add	r7, sp, #0
 8004512:	60f8      	str	r0, [r7, #12]
 8004514:	60b9      	str	r1, [r7, #8]
 8004516:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2228      	movs	r2, #40	@ 0x28
 800451c:	5c9b      	ldrb	r3, [r3, r2]
 800451e:	2b01      	cmp	r3, #1
 8004520:	d101      	bne.n	8004526 <HAL_RTC_SetTime+0x1a>
 8004522:	2302      	movs	r3, #2
 8004524:	e092      	b.n	800464c <HAL_RTC_SetTime+0x140>
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2228      	movs	r2, #40	@ 0x28
 800452a:	2101      	movs	r1, #1
 800452c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2229      	movs	r2, #41	@ 0x29
 8004532:	2102      	movs	r1, #2
 8004534:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	22ca      	movs	r2, #202	@ 0xca
 800453c:	625a      	str	r2, [r3, #36]	@ 0x24
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	2253      	movs	r2, #83	@ 0x53
 8004544:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004546:	2513      	movs	r5, #19
 8004548:	197c      	adds	r4, r7, r5
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	0018      	movs	r0, r3
 800454e:	f000 fb65 	bl	8004c1c <RTC_EnterInitMode>
 8004552:	0003      	movs	r3, r0
 8004554:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8004556:	197b      	adds	r3, r7, r5
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d162      	bne.n	8004624 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d125      	bne.n	80045b0 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	699b      	ldr	r3, [r3, #24]
 800456a:	2240      	movs	r2, #64	@ 0x40
 800456c:	4013      	ands	r3, r2
 800456e:	d102      	bne.n	8004576 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	2200      	movs	r2, #0
 8004574:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	781b      	ldrb	r3, [r3, #0]
 800457a:	0018      	movs	r0, r3
 800457c:	f000 fbd4 	bl	8004d28 <RTC_ByteToBcd2>
 8004580:	0003      	movs	r3, r0
 8004582:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	785b      	ldrb	r3, [r3, #1]
 8004588:	0018      	movs	r0, r3
 800458a:	f000 fbcd 	bl	8004d28 <RTC_ByteToBcd2>
 800458e:	0003      	movs	r3, r0
 8004590:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004592:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	789b      	ldrb	r3, [r3, #2]
 8004598:	0018      	movs	r0, r3
 800459a:	f000 fbc5 	bl	8004d28 <RTC_ByteToBcd2>
 800459e:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80045a0:	0022      	movs	r2, r4
 80045a2:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	78db      	ldrb	r3, [r3, #3]
 80045a8:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80045aa:	4313      	orrs	r3, r2
 80045ac:	617b      	str	r3, [r7, #20]
 80045ae:	e017      	b.n	80045e0 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	699b      	ldr	r3, [r3, #24]
 80045b6:	2240      	movs	r2, #64	@ 0x40
 80045b8:	4013      	ands	r3, r2
 80045ba:	d102      	bne.n	80045c2 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	2200      	movs	r2, #0
 80045c0:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	781b      	ldrb	r3, [r3, #0]
 80045c6:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	785b      	ldrb	r3, [r3, #1]
 80045cc:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80045ce:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80045d0:	68ba      	ldr	r2, [r7, #8]
 80045d2:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80045d4:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	78db      	ldrb	r3, [r3, #3]
 80045da:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80045dc:	4313      	orrs	r3, r2
 80045de:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	697a      	ldr	r2, [r7, #20]
 80045e6:	491b      	ldr	r1, [pc, #108]	@ (8004654 <HAL_RTC_SetTime+0x148>)
 80045e8:	400a      	ands	r2, r1
 80045ea:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	699a      	ldr	r2, [r3, #24]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4918      	ldr	r1, [pc, #96]	@ (8004658 <HAL_RTC_SetTime+0x14c>)
 80045f8:	400a      	ands	r2, r1
 80045fa:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	6999      	ldr	r1, [r3, #24]
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	68da      	ldr	r2, [r3, #12]
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	691b      	ldr	r3, [r3, #16]
 800460a:	431a      	orrs	r2, r3
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	430a      	orrs	r2, r1
 8004612:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004614:	2313      	movs	r3, #19
 8004616:	18fc      	adds	r4, r7, r3
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	0018      	movs	r0, r3
 800461c:	f000 fb40 	bl	8004ca0 <RTC_ExitInitMode>
 8004620:	0003      	movs	r3, r0
 8004622:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	22ff      	movs	r2, #255	@ 0xff
 800462a:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 800462c:	2313      	movs	r3, #19
 800462e:	18fb      	adds	r3, r7, r3
 8004630:	781b      	ldrb	r3, [r3, #0]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d103      	bne.n	800463e <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2229      	movs	r2, #41	@ 0x29
 800463a:	2101      	movs	r1, #1
 800463c:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2228      	movs	r2, #40	@ 0x28
 8004642:	2100      	movs	r1, #0
 8004644:	5499      	strb	r1, [r3, r2]

  return status;
 8004646:	2313      	movs	r3, #19
 8004648:	18fb      	adds	r3, r7, r3
 800464a:	781b      	ldrb	r3, [r3, #0]
}
 800464c:	0018      	movs	r0, r3
 800464e:	46bd      	mov	sp, r7
 8004650:	b006      	add	sp, #24
 8004652:	bdb0      	pop	{r4, r5, r7, pc}
 8004654:	007f7f7f 	.word	0x007f7f7f
 8004658:	fffbffff 	.word	0xfffbffff

0800465c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b086      	sub	sp, #24
 8004660:	af00      	add	r7, sp, #0
 8004662:	60f8      	str	r0, [r7, #12]
 8004664:	60b9      	str	r1, [r7, #8]
 8004666:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	689a      	ldr	r2, [r3, #8]
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	691b      	ldr	r3, [r3, #16]
 8004678:	045b      	lsls	r3, r3, #17
 800467a:	0c5a      	lsrs	r2, r3, #17
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a22      	ldr	r2, [pc, #136]	@ (8004710 <HAL_RTC_GetTime+0xb4>)
 8004688:	4013      	ands	r3, r2
 800468a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	0c1b      	lsrs	r3, r3, #16
 8004690:	b2db      	uxtb	r3, r3
 8004692:	223f      	movs	r2, #63	@ 0x3f
 8004694:	4013      	ands	r3, r2
 8004696:	b2da      	uxtb	r2, r3
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	0a1b      	lsrs	r3, r3, #8
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	227f      	movs	r2, #127	@ 0x7f
 80046a4:	4013      	ands	r3, r2
 80046a6:	b2da      	uxtb	r2, r3
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	227f      	movs	r2, #127	@ 0x7f
 80046b2:	4013      	ands	r3, r2
 80046b4:	b2da      	uxtb	r2, r3
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	0d9b      	lsrs	r3, r3, #22
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	2201      	movs	r2, #1
 80046c2:	4013      	ands	r3, r2
 80046c4:	b2da      	uxtb	r2, r3
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d11a      	bne.n	8004706 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	781b      	ldrb	r3, [r3, #0]
 80046d4:	0018      	movs	r0, r3
 80046d6:	f000 fb4f 	bl	8004d78 <RTC_Bcd2ToByte>
 80046da:	0003      	movs	r3, r0
 80046dc:	001a      	movs	r2, r3
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	785b      	ldrb	r3, [r3, #1]
 80046e6:	0018      	movs	r0, r3
 80046e8:	f000 fb46 	bl	8004d78 <RTC_Bcd2ToByte>
 80046ec:	0003      	movs	r3, r0
 80046ee:	001a      	movs	r2, r3
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	789b      	ldrb	r3, [r3, #2]
 80046f8:	0018      	movs	r0, r3
 80046fa:	f000 fb3d 	bl	8004d78 <RTC_Bcd2ToByte>
 80046fe:	0003      	movs	r3, r0
 8004700:	001a      	movs	r2, r3
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004706:	2300      	movs	r3, #0
}
 8004708:	0018      	movs	r0, r3
 800470a:	46bd      	mov	sp, r7
 800470c:	b006      	add	sp, #24
 800470e:	bd80      	pop	{r7, pc}
 8004710:	007f7f7f 	.word	0x007f7f7f

08004714 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004714:	b5b0      	push	{r4, r5, r7, lr}
 8004716:	b086      	sub	sp, #24
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2228      	movs	r2, #40	@ 0x28
 8004724:	5c9b      	ldrb	r3, [r3, r2]
 8004726:	2b01      	cmp	r3, #1
 8004728:	d101      	bne.n	800472e <HAL_RTC_SetDate+0x1a>
 800472a:	2302      	movs	r3, #2
 800472c:	e07e      	b.n	800482c <HAL_RTC_SetDate+0x118>
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2228      	movs	r2, #40	@ 0x28
 8004732:	2101      	movs	r1, #1
 8004734:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2229      	movs	r2, #41	@ 0x29
 800473a:	2102      	movs	r1, #2
 800473c:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d10e      	bne.n	8004762 <HAL_RTC_SetDate+0x4e>
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	785b      	ldrb	r3, [r3, #1]
 8004748:	001a      	movs	r2, r3
 800474a:	2310      	movs	r3, #16
 800474c:	4013      	ands	r3, r2
 800474e:	d008      	beq.n	8004762 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	785b      	ldrb	r3, [r3, #1]
 8004754:	2210      	movs	r2, #16
 8004756:	4393      	bics	r3, r2
 8004758:	b2db      	uxtb	r3, r3
 800475a:	330a      	adds	r3, #10
 800475c:	b2da      	uxtb	r2, r3
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d11c      	bne.n	80047a2 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	78db      	ldrb	r3, [r3, #3]
 800476c:	0018      	movs	r0, r3
 800476e:	f000 fadb 	bl	8004d28 <RTC_ByteToBcd2>
 8004772:	0003      	movs	r3, r0
 8004774:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	785b      	ldrb	r3, [r3, #1]
 800477a:	0018      	movs	r0, r3
 800477c:	f000 fad4 	bl	8004d28 <RTC_ByteToBcd2>
 8004780:	0003      	movs	r3, r0
 8004782:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004784:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	789b      	ldrb	r3, [r3, #2]
 800478a:	0018      	movs	r0, r3
 800478c:	f000 facc 	bl	8004d28 <RTC_ByteToBcd2>
 8004790:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004792:	0022      	movs	r2, r4
 8004794:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	781b      	ldrb	r3, [r3, #0]
 800479a:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800479c:	4313      	orrs	r3, r2
 800479e:	617b      	str	r3, [r7, #20]
 80047a0:	e00e      	b.n	80047c0 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	78db      	ldrb	r3, [r3, #3]
 80047a6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	785b      	ldrb	r3, [r3, #1]
 80047ac:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80047ae:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 80047b0:	68ba      	ldr	r2, [r7, #8]
 80047b2:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80047b4:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	781b      	ldrb	r3, [r3, #0]
 80047ba:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80047bc:	4313      	orrs	r3, r2
 80047be:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	22ca      	movs	r2, #202	@ 0xca
 80047c6:	625a      	str	r2, [r3, #36]	@ 0x24
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2253      	movs	r2, #83	@ 0x53
 80047ce:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80047d0:	2513      	movs	r5, #19
 80047d2:	197c      	adds	r4, r7, r5
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	0018      	movs	r0, r3
 80047d8:	f000 fa20 	bl	8004c1c <RTC_EnterInitMode>
 80047dc:	0003      	movs	r3, r0
 80047de:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80047e0:	0028      	movs	r0, r5
 80047e2:	183b      	adds	r3, r7, r0
 80047e4:	781b      	ldrb	r3, [r3, #0]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d10c      	bne.n	8004804 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	697a      	ldr	r2, [r7, #20]
 80047f0:	4910      	ldr	r1, [pc, #64]	@ (8004834 <HAL_RTC_SetDate+0x120>)
 80047f2:	400a      	ands	r2, r1
 80047f4:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80047f6:	183c      	adds	r4, r7, r0
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	0018      	movs	r0, r3
 80047fc:	f000 fa50 	bl	8004ca0 <RTC_ExitInitMode>
 8004800:	0003      	movs	r3, r0
 8004802:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	22ff      	movs	r2, #255	@ 0xff
 800480a:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800480c:	2313      	movs	r3, #19
 800480e:	18fb      	adds	r3, r7, r3
 8004810:	781b      	ldrb	r3, [r3, #0]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d103      	bne.n	800481e <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2229      	movs	r2, #41	@ 0x29
 800481a:	2101      	movs	r1, #1
 800481c:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2228      	movs	r2, #40	@ 0x28
 8004822:	2100      	movs	r1, #0
 8004824:	5499      	strb	r1, [r3, r2]

  return status;
 8004826:	2313      	movs	r3, #19
 8004828:	18fb      	adds	r3, r7, r3
 800482a:	781b      	ldrb	r3, [r3, #0]
}
 800482c:	0018      	movs	r0, r3
 800482e:	46bd      	mov	sp, r7
 8004830:	b006      	add	sp, #24
 8004832:	bdb0      	pop	{r4, r5, r7, pc}
 8004834:	00ffff3f 	.word	0x00ffff3f

08004838 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b086      	sub	sp, #24
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	60b9      	str	r1, [r7, #8]
 8004842:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	4a21      	ldr	r2, [pc, #132]	@ (80048d0 <HAL_RTC_GetDate+0x98>)
 800484c:	4013      	ands	r3, r2
 800484e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	0c1b      	lsrs	r3, r3, #16
 8004854:	b2da      	uxtb	r2, r3
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	0a1b      	lsrs	r3, r3, #8
 800485e:	b2db      	uxtb	r3, r3
 8004860:	221f      	movs	r2, #31
 8004862:	4013      	ands	r3, r2
 8004864:	b2da      	uxtb	r2, r3
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	b2db      	uxtb	r3, r3
 800486e:	223f      	movs	r2, #63	@ 0x3f
 8004870:	4013      	ands	r3, r2
 8004872:	b2da      	uxtb	r2, r3
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	0b5b      	lsrs	r3, r3, #13
 800487c:	b2db      	uxtb	r3, r3
 800487e:	2207      	movs	r2, #7
 8004880:	4013      	ands	r3, r2
 8004882:	b2da      	uxtb	r2, r3
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d11a      	bne.n	80048c4 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	78db      	ldrb	r3, [r3, #3]
 8004892:	0018      	movs	r0, r3
 8004894:	f000 fa70 	bl	8004d78 <RTC_Bcd2ToByte>
 8004898:	0003      	movs	r3, r0
 800489a:	001a      	movs	r2, r3
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	785b      	ldrb	r3, [r3, #1]
 80048a4:	0018      	movs	r0, r3
 80048a6:	f000 fa67 	bl	8004d78 <RTC_Bcd2ToByte>
 80048aa:	0003      	movs	r3, r0
 80048ac:	001a      	movs	r2, r3
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	789b      	ldrb	r3, [r3, #2]
 80048b6:	0018      	movs	r0, r3
 80048b8:	f000 fa5e 	bl	8004d78 <RTC_Bcd2ToByte>
 80048bc:	0003      	movs	r3, r0
 80048be:	001a      	movs	r2, r3
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80048c4:	2300      	movs	r3, #0
}
 80048c6:	0018      	movs	r0, r3
 80048c8:	46bd      	mov	sp, r7
 80048ca:	b006      	add	sp, #24
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	46c0      	nop			@ (mov r8, r8)
 80048d0:	00ffff3f 	.word	0x00ffff3f

080048d4 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80048d4:	b590      	push	{r4, r7, lr}
 80048d6:	b089      	sub	sp, #36	@ 0x24
 80048d8:	af00      	add	r7, sp, #0
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	60b9      	str	r1, [r7, #8]
 80048de:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2228      	movs	r2, #40	@ 0x28
 80048e4:	5c9b      	ldrb	r3, [r3, r2]
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d101      	bne.n	80048ee <HAL_RTC_SetAlarm_IT+0x1a>
 80048ea:	2302      	movs	r3, #2
 80048ec:	e127      	b.n	8004b3e <HAL_RTC_SetAlarm_IT+0x26a>
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2228      	movs	r2, #40	@ 0x28
 80048f2:	2101      	movs	r1, #1
 80048f4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2229      	movs	r2, #41	@ 0x29
 80048fa:	2102      	movs	r1, #2
 80048fc:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d136      	bne.n	8004972 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	699b      	ldr	r3, [r3, #24]
 800490a:	2240      	movs	r2, #64	@ 0x40
 800490c:	4013      	ands	r3, r2
 800490e:	d102      	bne.n	8004916 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	2200      	movs	r2, #0
 8004914:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	781b      	ldrb	r3, [r3, #0]
 800491a:	0018      	movs	r0, r3
 800491c:	f000 fa04 	bl	8004d28 <RTC_ByteToBcd2>
 8004920:	0003      	movs	r3, r0
 8004922:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	785b      	ldrb	r3, [r3, #1]
 8004928:	0018      	movs	r0, r3
 800492a:	f000 f9fd 	bl	8004d28 <RTC_ByteToBcd2>
 800492e:	0003      	movs	r3, r0
 8004930:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004932:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	789b      	ldrb	r3, [r3, #2]
 8004938:	0018      	movs	r0, r3
 800493a:	f000 f9f5 	bl	8004d28 <RTC_ByteToBcd2>
 800493e:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004940:	0022      	movs	r2, r4
 8004942:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	78db      	ldrb	r3, [r3, #3]
 8004948:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800494a:	431a      	orrs	r2, r3
 800494c:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	2220      	movs	r2, #32
 8004952:	5c9b      	ldrb	r3, [r3, r2]
 8004954:	0018      	movs	r0, r3
 8004956:	f000 f9e7 	bl	8004d28 <RTC_ByteToBcd2>
 800495a:	0003      	movs	r3, r0
 800495c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800495e:	0022      	movs	r2, r4
 8004960:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004966:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800496c:	4313      	orrs	r3, r2
 800496e:	61fb      	str	r3, [r7, #28]
 8004970:	e022      	b.n	80049b8 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	699b      	ldr	r3, [r3, #24]
 8004978:	2240      	movs	r2, #64	@ 0x40
 800497a:	4013      	ands	r3, r2
 800497c:	d102      	bne.n	8004984 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	2200      	movs	r2, #0
 8004982:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	781b      	ldrb	r3, [r3, #0]
 8004988:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	785b      	ldrb	r3, [r3, #1]
 800498e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004990:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004992:	68ba      	ldr	r2, [r7, #8]
 8004994:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004996:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	78db      	ldrb	r3, [r3, #3]
 800499c:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800499e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	2120      	movs	r1, #32
 80049a4:	5c5b      	ldrb	r3, [r3, r1]
 80049a6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80049a8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80049ae:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80049b4:	4313      	orrs	r3, r2
 80049b6:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	685a      	ldr	r2, [r3, #4]
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	699b      	ldr	r3, [r3, #24]
 80049c0:	4313      	orrs	r3, r2
 80049c2:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	22ca      	movs	r2, #202	@ 0xca
 80049ca:	625a      	str	r2, [r3, #36]	@ 0x24
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2253      	movs	r2, #83	@ 0x53
 80049d2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80049d8:	2380      	movs	r3, #128	@ 0x80
 80049da:	005b      	lsls	r3, r3, #1
 80049dc:	429a      	cmp	r2, r3
 80049de:	d14c      	bne.n	8004a7a <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	699a      	ldr	r2, [r3, #24]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4957      	ldr	r1, [pc, #348]	@ (8004b48 <HAL_RTC_SetAlarm_IT+0x274>)
 80049ec:	400a      	ands	r2, r1
 80049ee:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	2101      	movs	r1, #1
 80049fc:	430a      	orrs	r2, r1
 80049fe:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8004a00:	f7fd f8de 	bl	8001bc0 <HAL_GetTick>
 8004a04:	0003      	movs	r3, r0
 8004a06:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004a08:	e016      	b.n	8004a38 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004a0a:	f7fd f8d9 	bl	8001bc0 <HAL_GetTick>
 8004a0e:	0002      	movs	r2, r0
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	1ad2      	subs	r2, r2, r3
 8004a14:	23fa      	movs	r3, #250	@ 0xfa
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d90d      	bls.n	8004a38 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	22ff      	movs	r2, #255	@ 0xff
 8004a22:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2229      	movs	r2, #41	@ 0x29
 8004a28:	2103      	movs	r1, #3
 8004a2a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2228      	movs	r2, #40	@ 0x28
 8004a30:	2100      	movs	r1, #0
 8004a32:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004a34:	2303      	movs	r3, #3
 8004a36:	e082      	b.n	8004b3e <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	68db      	ldr	r3, [r3, #12]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	4013      	ands	r3, r2
 8004a42:	d0e2      	beq.n	8004a0a <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	69fa      	ldr	r2, [r7, #28]
 8004a4a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	69ba      	ldr	r2, [r7, #24]
 8004a52:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	699a      	ldr	r2, [r3, #24]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2180      	movs	r1, #128	@ 0x80
 8004a60:	0049      	lsls	r1, r1, #1
 8004a62:	430a      	orrs	r2, r1
 8004a64:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	699a      	ldr	r2, [r3, #24]
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	2180      	movs	r1, #128	@ 0x80
 8004a72:	0149      	lsls	r1, r1, #5
 8004a74:	430a      	orrs	r2, r1
 8004a76:	619a      	str	r2, [r3, #24]
 8004a78:	e04b      	b.n	8004b12 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	699a      	ldr	r2, [r3, #24]
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4931      	ldr	r1, [pc, #196]	@ (8004b4c <HAL_RTC_SetAlarm_IT+0x278>)
 8004a86:	400a      	ands	r2, r1
 8004a88:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	2102      	movs	r1, #2
 8004a96:	430a      	orrs	r2, r1
 8004a98:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8004a9a:	f7fd f891 	bl	8001bc0 <HAL_GetTick>
 8004a9e:	0003      	movs	r3, r0
 8004aa0:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004aa2:	e016      	b.n	8004ad2 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004aa4:	f7fd f88c 	bl	8001bc0 <HAL_GetTick>
 8004aa8:	0002      	movs	r2, r0
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	1ad2      	subs	r2, r2, r3
 8004aae:	23fa      	movs	r3, #250	@ 0xfa
 8004ab0:	009b      	lsls	r3, r3, #2
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d90d      	bls.n	8004ad2 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	22ff      	movs	r2, #255	@ 0xff
 8004abc:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2229      	movs	r2, #41	@ 0x29
 8004ac2:	2103      	movs	r1, #3
 8004ac4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2228      	movs	r2, #40	@ 0x28
 8004aca:	2100      	movs	r1, #0
 8004acc:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e035      	b.n	8004b3e <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	68db      	ldr	r3, [r3, #12]
 8004ad8:	2202      	movs	r2, #2
 8004ada:	4013      	ands	r3, r2
 8004adc:	d0e2      	beq.n	8004aa4 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	69fa      	ldr	r2, [r7, #28]
 8004ae4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	69ba      	ldr	r2, [r7, #24]
 8004aec:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	699a      	ldr	r2, [r3, #24]
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2180      	movs	r1, #128	@ 0x80
 8004afa:	0089      	lsls	r1, r1, #2
 8004afc:	430a      	orrs	r2, r1
 8004afe:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	699a      	ldr	r2, [r3, #24]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	2180      	movs	r1, #128	@ 0x80
 8004b0c:	0189      	lsls	r1, r1, #6
 8004b0e:	430a      	orrs	r2, r1
 8004b10:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8004b12:	4a0f      	ldr	r2, [pc, #60]	@ (8004b50 <HAL_RTC_SetAlarm_IT+0x27c>)
 8004b14:	2380      	movs	r3, #128	@ 0x80
 8004b16:	58d3      	ldr	r3, [r2, r3]
 8004b18:	490d      	ldr	r1, [pc, #52]	@ (8004b50 <HAL_RTC_SetAlarm_IT+0x27c>)
 8004b1a:	2280      	movs	r2, #128	@ 0x80
 8004b1c:	0312      	lsls	r2, r2, #12
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	2280      	movs	r2, #128	@ 0x80
 8004b22:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	22ff      	movs	r2, #255	@ 0xff
 8004b2a:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2229      	movs	r2, #41	@ 0x29
 8004b30:	2101      	movs	r1, #1
 8004b32:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2228      	movs	r2, #40	@ 0x28
 8004b38:	2100      	movs	r1, #0
 8004b3a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004b3c:	2300      	movs	r3, #0
}
 8004b3e:	0018      	movs	r0, r3
 8004b40:	46bd      	mov	sp, r7
 8004b42:	b009      	add	sp, #36	@ 0x24
 8004b44:	bd90      	pop	{r4, r7, pc}
 8004b46:	46c0      	nop			@ (mov r8, r8)
 8004b48:	fffffeff 	.word	0xfffffeff
 8004b4c:	fffffdff 	.word	0xfffffdff
 8004b50:	40021800 	.word	0x40021800

08004b54 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b082      	sub	sp, #8
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	699a      	ldr	r2, [r3, #24]
 8004b62:	2380      	movs	r3, #128	@ 0x80
 8004b64:	015b      	lsls	r3, r3, #5
 8004b66:	4013      	ands	r3, r2
 8004b68:	d011      	beq.n	8004b8e <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b70:	2201      	movs	r2, #1
 8004b72:	4013      	ands	r3, r2
 8004b74:	d00b      	beq.n	8004b8e <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	2101      	movs	r1, #1
 8004b82:	430a      	orrs	r2, r1
 8004b84:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	0018      	movs	r0, r3
 8004b8a:	f7fc f84b 	bl	8000c24 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	699a      	ldr	r2, [r3, #24]
 8004b94:	2380      	movs	r3, #128	@ 0x80
 8004b96:	019b      	lsls	r3, r3, #6
 8004b98:	4013      	ands	r3, r2
 8004b9a:	d011      	beq.n	8004bc0 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ba2:	2202      	movs	r2, #2
 8004ba4:	4013      	ands	r3, r2
 8004ba6:	d00b      	beq.n	8004bc0 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	2102      	movs	r1, #2
 8004bb4:	430a      	orrs	r2, r1
 8004bb6:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	0018      	movs	r0, r3
 8004bbc:	f000 f942 	bl	8004e44 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2229      	movs	r2, #41	@ 0x29
 8004bc4:	2101      	movs	r1, #1
 8004bc6:	5499      	strb	r1, [r3, r2]
}
 8004bc8:	46c0      	nop			@ (mov r8, r8)
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	b002      	add	sp, #8
 8004bce:	bd80      	pop	{r7, pc}

08004bd0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b084      	sub	sp, #16
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a0e      	ldr	r2, [pc, #56]	@ (8004c18 <HAL_RTC_WaitForSynchro+0x48>)
 8004bde:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8004be0:	f7fc ffee 	bl	8001bc0 <HAL_GetTick>
 8004be4:	0003      	movs	r3, r0
 8004be6:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004be8:	e00a      	b.n	8004c00 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004bea:	f7fc ffe9 	bl	8001bc0 <HAL_GetTick>
 8004bee:	0002      	movs	r2, r0
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	1ad2      	subs	r2, r2, r3
 8004bf4:	23fa      	movs	r3, #250	@ 0xfa
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d901      	bls.n	8004c00 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	e006      	b.n	8004c0e <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	68db      	ldr	r3, [r3, #12]
 8004c06:	2220      	movs	r2, #32
 8004c08:	4013      	ands	r3, r2
 8004c0a:	d0ee      	beq.n	8004bea <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8004c0c:	2300      	movs	r3, #0
}
 8004c0e:	0018      	movs	r0, r3
 8004c10:	46bd      	mov	sp, r7
 8004c12:	b004      	add	sp, #16
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	46c0      	nop			@ (mov r8, r8)
 8004c18:	0001005f 	.word	0x0001005f

08004c1c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8004c24:	230f      	movs	r3, #15
 8004c26:	18fb      	adds	r3, r7, r3
 8004c28:	2200      	movs	r2, #0
 8004c2a:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	68db      	ldr	r3, [r3, #12]
 8004c32:	2240      	movs	r2, #64	@ 0x40
 8004c34:	4013      	ands	r3, r2
 8004c36:	d12c      	bne.n	8004c92 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	68da      	ldr	r2, [r3, #12]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	2180      	movs	r1, #128	@ 0x80
 8004c44:	430a      	orrs	r2, r1
 8004c46:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004c48:	f7fc ffba 	bl	8001bc0 <HAL_GetTick>
 8004c4c:	0003      	movs	r3, r0
 8004c4e:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004c50:	e014      	b.n	8004c7c <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8004c52:	f7fc ffb5 	bl	8001bc0 <HAL_GetTick>
 8004c56:	0002      	movs	r2, r0
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	1ad2      	subs	r2, r2, r3
 8004c5c:	200f      	movs	r0, #15
 8004c5e:	183b      	adds	r3, r7, r0
 8004c60:	1839      	adds	r1, r7, r0
 8004c62:	7809      	ldrb	r1, [r1, #0]
 8004c64:	7019      	strb	r1, [r3, #0]
 8004c66:	23fa      	movs	r3, #250	@ 0xfa
 8004c68:	009b      	lsls	r3, r3, #2
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	d906      	bls.n	8004c7c <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8004c6e:	183b      	adds	r3, r7, r0
 8004c70:	2203      	movs	r2, #3
 8004c72:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2229      	movs	r2, #41	@ 0x29
 8004c78:	2103      	movs	r1, #3
 8004c7a:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	2240      	movs	r2, #64	@ 0x40
 8004c84:	4013      	ands	r3, r2
 8004c86:	d104      	bne.n	8004c92 <RTC_EnterInitMode+0x76>
 8004c88:	230f      	movs	r3, #15
 8004c8a:	18fb      	adds	r3, r7, r3
 8004c8c:	781b      	ldrb	r3, [r3, #0]
 8004c8e:	2b03      	cmp	r3, #3
 8004c90:	d1df      	bne.n	8004c52 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004c92:	230f      	movs	r3, #15
 8004c94:	18fb      	adds	r3, r7, r3
 8004c96:	781b      	ldrb	r3, [r3, #0]
}
 8004c98:	0018      	movs	r0, r3
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	b004      	add	sp, #16
 8004c9e:	bd80      	pop	{r7, pc}

08004ca0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004ca0:	b590      	push	{r4, r7, lr}
 8004ca2:	b085      	sub	sp, #20
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ca8:	240f      	movs	r4, #15
 8004caa:	193b      	adds	r3, r7, r4
 8004cac:	2200      	movs	r2, #0
 8004cae:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004cb0:	4b1c      	ldr	r3, [pc, #112]	@ (8004d24 <RTC_ExitInitMode+0x84>)
 8004cb2:	68da      	ldr	r2, [r3, #12]
 8004cb4:	4b1b      	ldr	r3, [pc, #108]	@ (8004d24 <RTC_ExitInitMode+0x84>)
 8004cb6:	2180      	movs	r1, #128	@ 0x80
 8004cb8:	438a      	bics	r2, r1
 8004cba:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004cbc:	4b19      	ldr	r3, [pc, #100]	@ (8004d24 <RTC_ExitInitMode+0x84>)
 8004cbe:	699b      	ldr	r3, [r3, #24]
 8004cc0:	2220      	movs	r2, #32
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	d10d      	bne.n	8004ce2 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	0018      	movs	r0, r3
 8004cca:	f7ff ff81 	bl	8004bd0 <HAL_RTC_WaitForSynchro>
 8004cce:	1e03      	subs	r3, r0, #0
 8004cd0:	d021      	beq.n	8004d16 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2229      	movs	r2, #41	@ 0x29
 8004cd6:	2103      	movs	r1, #3
 8004cd8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8004cda:	193b      	adds	r3, r7, r4
 8004cdc:	2203      	movs	r2, #3
 8004cde:	701a      	strb	r2, [r3, #0]
 8004ce0:	e019      	b.n	8004d16 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004ce2:	4b10      	ldr	r3, [pc, #64]	@ (8004d24 <RTC_ExitInitMode+0x84>)
 8004ce4:	699a      	ldr	r2, [r3, #24]
 8004ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8004d24 <RTC_ExitInitMode+0x84>)
 8004ce8:	2120      	movs	r1, #32
 8004cea:	438a      	bics	r2, r1
 8004cec:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	0018      	movs	r0, r3
 8004cf2:	f7ff ff6d 	bl	8004bd0 <HAL_RTC_WaitForSynchro>
 8004cf6:	1e03      	subs	r3, r0, #0
 8004cf8:	d007      	beq.n	8004d0a <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2229      	movs	r2, #41	@ 0x29
 8004cfe:	2103      	movs	r1, #3
 8004d00:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8004d02:	230f      	movs	r3, #15
 8004d04:	18fb      	adds	r3, r7, r3
 8004d06:	2203      	movs	r2, #3
 8004d08:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004d0a:	4b06      	ldr	r3, [pc, #24]	@ (8004d24 <RTC_ExitInitMode+0x84>)
 8004d0c:	699a      	ldr	r2, [r3, #24]
 8004d0e:	4b05      	ldr	r3, [pc, #20]	@ (8004d24 <RTC_ExitInitMode+0x84>)
 8004d10:	2120      	movs	r1, #32
 8004d12:	430a      	orrs	r2, r1
 8004d14:	619a      	str	r2, [r3, #24]
  }

  return status;
 8004d16:	230f      	movs	r3, #15
 8004d18:	18fb      	adds	r3, r7, r3
 8004d1a:	781b      	ldrb	r3, [r3, #0]
}
 8004d1c:	0018      	movs	r0, r3
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	b005      	add	sp, #20
 8004d22:	bd90      	pop	{r4, r7, pc}
 8004d24:	40002800 	.word	0x40002800

08004d28 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b084      	sub	sp, #16
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	0002      	movs	r2, r0
 8004d30:	1dfb      	adds	r3, r7, #7
 8004d32:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8004d34:	2300      	movs	r3, #0
 8004d36:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8004d38:	230b      	movs	r3, #11
 8004d3a:	18fb      	adds	r3, r7, r3
 8004d3c:	1dfa      	adds	r2, r7, #7
 8004d3e:	7812      	ldrb	r2, [r2, #0]
 8004d40:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8004d42:	e008      	b.n	8004d56 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	3301      	adds	r3, #1
 8004d48:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8004d4a:	220b      	movs	r2, #11
 8004d4c:	18bb      	adds	r3, r7, r2
 8004d4e:	18ba      	adds	r2, r7, r2
 8004d50:	7812      	ldrb	r2, [r2, #0]
 8004d52:	3a0a      	subs	r2, #10
 8004d54:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8004d56:	210b      	movs	r1, #11
 8004d58:	187b      	adds	r3, r7, r1
 8004d5a:	781b      	ldrb	r3, [r3, #0]
 8004d5c:	2b09      	cmp	r3, #9
 8004d5e:	d8f1      	bhi.n	8004d44 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	011b      	lsls	r3, r3, #4
 8004d66:	b2da      	uxtb	r2, r3
 8004d68:	187b      	adds	r3, r7, r1
 8004d6a:	781b      	ldrb	r3, [r3, #0]
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	b2db      	uxtb	r3, r3
}
 8004d70:	0018      	movs	r0, r3
 8004d72:	46bd      	mov	sp, r7
 8004d74:	b004      	add	sp, #16
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b084      	sub	sp, #16
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	0002      	movs	r2, r0
 8004d80:	1dfb      	adds	r3, r7, #7
 8004d82:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8004d84:	1dfb      	adds	r3, r7, #7
 8004d86:	781b      	ldrb	r3, [r3, #0]
 8004d88:	091b      	lsrs	r3, r3, #4
 8004d8a:	b2db      	uxtb	r3, r3
 8004d8c:	001a      	movs	r2, r3
 8004d8e:	0013      	movs	r3, r2
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	189b      	adds	r3, r3, r2
 8004d94:	005b      	lsls	r3, r3, #1
 8004d96:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	b2da      	uxtb	r2, r3
 8004d9c:	1dfb      	adds	r3, r7, #7
 8004d9e:	781b      	ldrb	r3, [r3, #0]
 8004da0:	210f      	movs	r1, #15
 8004da2:	400b      	ands	r3, r1
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	18d3      	adds	r3, r2, r3
 8004da8:	b2db      	uxtb	r3, r3
}
 8004daa:	0018      	movs	r0, r3
 8004dac:	46bd      	mov	sp, r7
 8004dae:	b004      	add	sp, #16
 8004db0:	bd80      	pop	{r7, pc}
	...

08004db4 <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef* hrtc, uint32_t CalibOutput)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b082      	sub	sp, #8
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
 8004dbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2228      	movs	r2, #40	@ 0x28
 8004dc2:	5c9b      	ldrb	r3, [r3, r2]
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d101      	bne.n	8004dcc <HAL_RTCEx_SetCalibrationOutPut+0x18>
 8004dc8:	2302      	movs	r3, #2
 8004dca:	e035      	b.n	8004e38 <HAL_RTCEx_SetCalibrationOutPut+0x84>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2228      	movs	r2, #40	@ 0x28
 8004dd0:	2101      	movs	r1, #1
 8004dd2:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2229      	movs	r2, #41	@ 0x29
 8004dd8:	2102      	movs	r1, #2
 8004dda:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	22ca      	movs	r2, #202	@ 0xca
 8004de2:	625a      	str	r2, [r3, #36]	@ 0x24
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	2253      	movs	r2, #83	@ 0x53
 8004dea:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	699a      	ldr	r2, [r3, #24]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4912      	ldr	r1, [pc, #72]	@ (8004e40 <HAL_RTCEx_SetCalibrationOutPut+0x8c>)
 8004df8:	400a      	ands	r2, r1
 8004dfa:	619a      	str	r2, [r3, #24]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	6999      	ldr	r1, [r3, #24]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	683a      	ldr	r2, [r7, #0]
 8004e08:	430a      	orrs	r2, r1
 8004e0a:	619a      	str	r2, [r3, #24]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	699a      	ldr	r2, [r3, #24]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	2180      	movs	r1, #128	@ 0x80
 8004e18:	0409      	lsls	r1, r1, #16
 8004e1a:	430a      	orrs	r2, r1
 8004e1c:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	22ff      	movs	r2, #255	@ 0xff
 8004e24:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2229      	movs	r2, #41	@ 0x29
 8004e2a:	2101      	movs	r1, #1
 8004e2c:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2228      	movs	r2, #40	@ 0x28
 8004e32:	2100      	movs	r1, #0
 8004e34:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e36:	2300      	movs	r3, #0
}
 8004e38:	0018      	movs	r0, r3
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	b002      	add	sp, #8
 8004e3e:	bd80      	pop	{r7, pc}
 8004e40:	fff7ffff 	.word	0xfff7ffff

08004e44 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b082      	sub	sp, #8
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8004e4c:	46c0      	nop			@ (mov r8, r8)
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	b002      	add	sp, #8
 8004e52:	bd80      	pop	{r7, pc}

08004e54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b082      	sub	sp, #8
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d101      	bne.n	8004e66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	e04a      	b.n	8004efc <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	223d      	movs	r2, #61	@ 0x3d
 8004e6a:	5c9b      	ldrb	r3, [r3, r2]
 8004e6c:	b2db      	uxtb	r3, r3
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d107      	bne.n	8004e82 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	223c      	movs	r2, #60	@ 0x3c
 8004e76:	2100      	movs	r1, #0
 8004e78:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	0018      	movs	r0, r3
 8004e7e:	f7fc fd51 	bl	8001924 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	223d      	movs	r2, #61	@ 0x3d
 8004e86:	2102      	movs	r1, #2
 8004e88:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	3304      	adds	r3, #4
 8004e92:	0019      	movs	r1, r3
 8004e94:	0010      	movs	r0, r2
 8004e96:	f000 fadd 	bl	8005454 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2248      	movs	r2, #72	@ 0x48
 8004e9e:	2101      	movs	r1, #1
 8004ea0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	223e      	movs	r2, #62	@ 0x3e
 8004ea6:	2101      	movs	r1, #1
 8004ea8:	5499      	strb	r1, [r3, r2]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	223f      	movs	r2, #63	@ 0x3f
 8004eae:	2101      	movs	r1, #1
 8004eb0:	5499      	strb	r1, [r3, r2]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2240      	movs	r2, #64	@ 0x40
 8004eb6:	2101      	movs	r1, #1
 8004eb8:	5499      	strb	r1, [r3, r2]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2241      	movs	r2, #65	@ 0x41
 8004ebe:	2101      	movs	r1, #1
 8004ec0:	5499      	strb	r1, [r3, r2]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2242      	movs	r2, #66	@ 0x42
 8004ec6:	2101      	movs	r1, #1
 8004ec8:	5499      	strb	r1, [r3, r2]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2243      	movs	r2, #67	@ 0x43
 8004ece:	2101      	movs	r1, #1
 8004ed0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2244      	movs	r2, #68	@ 0x44
 8004ed6:	2101      	movs	r1, #1
 8004ed8:	5499      	strb	r1, [r3, r2]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2245      	movs	r2, #69	@ 0x45
 8004ede:	2101      	movs	r1, #1
 8004ee0:	5499      	strb	r1, [r3, r2]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2246      	movs	r2, #70	@ 0x46
 8004ee6:	2101      	movs	r1, #1
 8004ee8:	5499      	strb	r1, [r3, r2]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2247      	movs	r2, #71	@ 0x47
 8004eee:	2101      	movs	r1, #1
 8004ef0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	223d      	movs	r2, #61	@ 0x3d
 8004ef6:	2101      	movs	r1, #1
 8004ef8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004efa:	2300      	movs	r3, #0
}
 8004efc:	0018      	movs	r0, r3
 8004efe:	46bd      	mov	sp, r7
 8004f00:	b002      	add	sp, #8
 8004f02:	bd80      	pop	{r7, pc}

08004f04 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b084      	sub	sp, #16
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	223d      	movs	r2, #61	@ 0x3d
 8004f10:	5c9b      	ldrb	r3, [r3, r2]
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d001      	beq.n	8004f1c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e035      	b.n	8004f88 <HAL_TIM_Base_Start+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	223d      	movs	r2, #61	@ 0x3d
 8004f20:	2102      	movs	r1, #2
 8004f22:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a19      	ldr	r2, [pc, #100]	@ (8004f90 <HAL_TIM_Base_Start+0x8c>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d00a      	beq.n	8004f44 <HAL_TIM_Base_Start+0x40>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	2380      	movs	r3, #128	@ 0x80
 8004f34:	05db      	lsls	r3, r3, #23
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d004      	beq.n	8004f44 <HAL_TIM_Base_Start+0x40>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a15      	ldr	r2, [pc, #84]	@ (8004f94 <HAL_TIM_Base_Start+0x90>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d116      	bne.n	8004f72 <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	4a13      	ldr	r2, [pc, #76]	@ (8004f98 <HAL_TIM_Base_Start+0x94>)
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2b06      	cmp	r3, #6
 8004f54:	d016      	beq.n	8004f84 <HAL_TIM_Base_Start+0x80>
 8004f56:	68fa      	ldr	r2, [r7, #12]
 8004f58:	2380      	movs	r3, #128	@ 0x80
 8004f5a:	025b      	lsls	r3, r3, #9
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d011      	beq.n	8004f84 <HAL_TIM_Base_Start+0x80>
    {
      __HAL_TIM_ENABLE(htim);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	2101      	movs	r1, #1
 8004f6c:	430a      	orrs	r2, r1
 8004f6e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f70:	e008      	b.n	8004f84 <HAL_TIM_Base_Start+0x80>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	2101      	movs	r1, #1
 8004f7e:	430a      	orrs	r2, r1
 8004f80:	601a      	str	r2, [r3, #0]
 8004f82:	e000      	b.n	8004f86 <HAL_TIM_Base_Start+0x82>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f84:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004f86:	2300      	movs	r3, #0
}
 8004f88:	0018      	movs	r0, r3
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	b004      	add	sp, #16
 8004f8e:	bd80      	pop	{r7, pc}
 8004f90:	40012c00 	.word	0x40012c00
 8004f94:	40000400 	.word	0x40000400
 8004f98:	00010007 	.word	0x00010007

08004f9c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b082      	sub	sp, #8
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	6a1b      	ldr	r3, [r3, #32]
 8004faa:	4a0d      	ldr	r2, [pc, #52]	@ (8004fe0 <HAL_TIM_Base_Stop+0x44>)
 8004fac:	4013      	ands	r3, r2
 8004fae:	d10d      	bne.n	8004fcc <HAL_TIM_Base_Stop+0x30>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	6a1b      	ldr	r3, [r3, #32]
 8004fb6:	4a0b      	ldr	r2, [pc, #44]	@ (8004fe4 <HAL_TIM_Base_Stop+0x48>)
 8004fb8:	4013      	ands	r3, r2
 8004fba:	d107      	bne.n	8004fcc <HAL_TIM_Base_Stop+0x30>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	2101      	movs	r1, #1
 8004fc8:	438a      	bics	r2, r1
 8004fca:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	223d      	movs	r2, #61	@ 0x3d
 8004fd0:	2101      	movs	r1, #1
 8004fd2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004fd4:	2300      	movs	r3, #0
}
 8004fd6:	0018      	movs	r0, r3
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	b002      	add	sp, #8
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	46c0      	nop			@ (mov r8, r8)
 8004fe0:	00001111 	.word	0x00001111
 8004fe4:	00000444 	.word	0x00000444

08004fe8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b082      	sub	sp, #8
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d101      	bne.n	8004ffa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e04a      	b.n	8005090 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	223d      	movs	r2, #61	@ 0x3d
 8004ffe:	5c9b      	ldrb	r3, [r3, r2]
 8005000:	b2db      	uxtb	r3, r3
 8005002:	2b00      	cmp	r3, #0
 8005004:	d107      	bne.n	8005016 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	223c      	movs	r2, #60	@ 0x3c
 800500a:	2100      	movs	r1, #0
 800500c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	0018      	movs	r0, r3
 8005012:	f7fc fc6b 	bl	80018ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	223d      	movs	r2, #61	@ 0x3d
 800501a:	2102      	movs	r1, #2
 800501c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	3304      	adds	r3, #4
 8005026:	0019      	movs	r1, r3
 8005028:	0010      	movs	r0, r2
 800502a:	f000 fa13 	bl	8005454 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2248      	movs	r2, #72	@ 0x48
 8005032:	2101      	movs	r1, #1
 8005034:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	223e      	movs	r2, #62	@ 0x3e
 800503a:	2101      	movs	r1, #1
 800503c:	5499      	strb	r1, [r3, r2]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	223f      	movs	r2, #63	@ 0x3f
 8005042:	2101      	movs	r1, #1
 8005044:	5499      	strb	r1, [r3, r2]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2240      	movs	r2, #64	@ 0x40
 800504a:	2101      	movs	r1, #1
 800504c:	5499      	strb	r1, [r3, r2]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2241      	movs	r2, #65	@ 0x41
 8005052:	2101      	movs	r1, #1
 8005054:	5499      	strb	r1, [r3, r2]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2242      	movs	r2, #66	@ 0x42
 800505a:	2101      	movs	r1, #1
 800505c:	5499      	strb	r1, [r3, r2]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2243      	movs	r2, #67	@ 0x43
 8005062:	2101      	movs	r1, #1
 8005064:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2244      	movs	r2, #68	@ 0x44
 800506a:	2101      	movs	r1, #1
 800506c:	5499      	strb	r1, [r3, r2]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2245      	movs	r2, #69	@ 0x45
 8005072:	2101      	movs	r1, #1
 8005074:	5499      	strb	r1, [r3, r2]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2246      	movs	r2, #70	@ 0x46
 800507a:	2101      	movs	r1, #1
 800507c:	5499      	strb	r1, [r3, r2]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2247      	movs	r2, #71	@ 0x47
 8005082:	2101      	movs	r1, #1
 8005084:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	223d      	movs	r2, #61	@ 0x3d
 800508a:	2101      	movs	r1, #1
 800508c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800508e:	2300      	movs	r3, #0
}
 8005090:	0018      	movs	r0, r3
 8005092:	46bd      	mov	sp, r7
 8005094:	b002      	add	sp, #8
 8005096:	bd80      	pop	{r7, pc}

08005098 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b084      	sub	sp, #16
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d108      	bne.n	80050ba <HAL_TIM_PWM_Start+0x22>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	223e      	movs	r2, #62	@ 0x3e
 80050ac:	5c9b      	ldrb	r3, [r3, r2]
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	3b01      	subs	r3, #1
 80050b2:	1e5a      	subs	r2, r3, #1
 80050b4:	4193      	sbcs	r3, r2
 80050b6:	b2db      	uxtb	r3, r3
 80050b8:	e037      	b.n	800512a <HAL_TIM_PWM_Start+0x92>
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	2b04      	cmp	r3, #4
 80050be:	d108      	bne.n	80050d2 <HAL_TIM_PWM_Start+0x3a>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	223f      	movs	r2, #63	@ 0x3f
 80050c4:	5c9b      	ldrb	r3, [r3, r2]
 80050c6:	b2db      	uxtb	r3, r3
 80050c8:	3b01      	subs	r3, #1
 80050ca:	1e5a      	subs	r2, r3, #1
 80050cc:	4193      	sbcs	r3, r2
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	e02b      	b.n	800512a <HAL_TIM_PWM_Start+0x92>
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	2b08      	cmp	r3, #8
 80050d6:	d108      	bne.n	80050ea <HAL_TIM_PWM_Start+0x52>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2240      	movs	r2, #64	@ 0x40
 80050dc:	5c9b      	ldrb	r3, [r3, r2]
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	3b01      	subs	r3, #1
 80050e2:	1e5a      	subs	r2, r3, #1
 80050e4:	4193      	sbcs	r3, r2
 80050e6:	b2db      	uxtb	r3, r3
 80050e8:	e01f      	b.n	800512a <HAL_TIM_PWM_Start+0x92>
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	2b0c      	cmp	r3, #12
 80050ee:	d108      	bne.n	8005102 <HAL_TIM_PWM_Start+0x6a>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2241      	movs	r2, #65	@ 0x41
 80050f4:	5c9b      	ldrb	r3, [r3, r2]
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	3b01      	subs	r3, #1
 80050fa:	1e5a      	subs	r2, r3, #1
 80050fc:	4193      	sbcs	r3, r2
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	e013      	b.n	800512a <HAL_TIM_PWM_Start+0x92>
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	2b10      	cmp	r3, #16
 8005106:	d108      	bne.n	800511a <HAL_TIM_PWM_Start+0x82>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2242      	movs	r2, #66	@ 0x42
 800510c:	5c9b      	ldrb	r3, [r3, r2]
 800510e:	b2db      	uxtb	r3, r3
 8005110:	3b01      	subs	r3, #1
 8005112:	1e5a      	subs	r2, r3, #1
 8005114:	4193      	sbcs	r3, r2
 8005116:	b2db      	uxtb	r3, r3
 8005118:	e007      	b.n	800512a <HAL_TIM_PWM_Start+0x92>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2243      	movs	r2, #67	@ 0x43
 800511e:	5c9b      	ldrb	r3, [r3, r2]
 8005120:	b2db      	uxtb	r3, r3
 8005122:	3b01      	subs	r3, #1
 8005124:	1e5a      	subs	r2, r3, #1
 8005126:	4193      	sbcs	r3, r2
 8005128:	b2db      	uxtb	r3, r3
 800512a:	2b00      	cmp	r3, #0
 800512c:	d001      	beq.n	8005132 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e081      	b.n	8005236 <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d104      	bne.n	8005142 <HAL_TIM_PWM_Start+0xaa>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	223e      	movs	r2, #62	@ 0x3e
 800513c:	2102      	movs	r1, #2
 800513e:	5499      	strb	r1, [r3, r2]
 8005140:	e023      	b.n	800518a <HAL_TIM_PWM_Start+0xf2>
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	2b04      	cmp	r3, #4
 8005146:	d104      	bne.n	8005152 <HAL_TIM_PWM_Start+0xba>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	223f      	movs	r2, #63	@ 0x3f
 800514c:	2102      	movs	r1, #2
 800514e:	5499      	strb	r1, [r3, r2]
 8005150:	e01b      	b.n	800518a <HAL_TIM_PWM_Start+0xf2>
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	2b08      	cmp	r3, #8
 8005156:	d104      	bne.n	8005162 <HAL_TIM_PWM_Start+0xca>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2240      	movs	r2, #64	@ 0x40
 800515c:	2102      	movs	r1, #2
 800515e:	5499      	strb	r1, [r3, r2]
 8005160:	e013      	b.n	800518a <HAL_TIM_PWM_Start+0xf2>
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	2b0c      	cmp	r3, #12
 8005166:	d104      	bne.n	8005172 <HAL_TIM_PWM_Start+0xda>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2241      	movs	r2, #65	@ 0x41
 800516c:	2102      	movs	r1, #2
 800516e:	5499      	strb	r1, [r3, r2]
 8005170:	e00b      	b.n	800518a <HAL_TIM_PWM_Start+0xf2>
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	2b10      	cmp	r3, #16
 8005176:	d104      	bne.n	8005182 <HAL_TIM_PWM_Start+0xea>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2242      	movs	r2, #66	@ 0x42
 800517c:	2102      	movs	r1, #2
 800517e:	5499      	strb	r1, [r3, r2]
 8005180:	e003      	b.n	800518a <HAL_TIM_PWM_Start+0xf2>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2243      	movs	r2, #67	@ 0x43
 8005186:	2102      	movs	r1, #2
 8005188:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	6839      	ldr	r1, [r7, #0]
 8005190:	2201      	movs	r2, #1
 8005192:	0018      	movs	r0, r3
 8005194:	f000 fc7e 	bl	8005a94 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a28      	ldr	r2, [pc, #160]	@ (8005240 <HAL_TIM_PWM_Start+0x1a8>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d009      	beq.n	80051b6 <HAL_TIM_PWM_Start+0x11e>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a27      	ldr	r2, [pc, #156]	@ (8005244 <HAL_TIM_PWM_Start+0x1ac>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d004      	beq.n	80051b6 <HAL_TIM_PWM_Start+0x11e>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a25      	ldr	r2, [pc, #148]	@ (8005248 <HAL_TIM_PWM_Start+0x1b0>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d101      	bne.n	80051ba <HAL_TIM_PWM_Start+0x122>
 80051b6:	2301      	movs	r3, #1
 80051b8:	e000      	b.n	80051bc <HAL_TIM_PWM_Start+0x124>
 80051ba:	2300      	movs	r3, #0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d008      	beq.n	80051d2 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	2180      	movs	r1, #128	@ 0x80
 80051cc:	0209      	lsls	r1, r1, #8
 80051ce:	430a      	orrs	r2, r1
 80051d0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a1a      	ldr	r2, [pc, #104]	@ (8005240 <HAL_TIM_PWM_Start+0x1a8>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d00a      	beq.n	80051f2 <HAL_TIM_PWM_Start+0x15a>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	2380      	movs	r3, #128	@ 0x80
 80051e2:	05db      	lsls	r3, r3, #23
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d004      	beq.n	80051f2 <HAL_TIM_PWM_Start+0x15a>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a17      	ldr	r2, [pc, #92]	@ (800524c <HAL_TIM_PWM_Start+0x1b4>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d116      	bne.n	8005220 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	4a15      	ldr	r2, [pc, #84]	@ (8005250 <HAL_TIM_PWM_Start+0x1b8>)
 80051fa:	4013      	ands	r3, r2
 80051fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2b06      	cmp	r3, #6
 8005202:	d016      	beq.n	8005232 <HAL_TIM_PWM_Start+0x19a>
 8005204:	68fa      	ldr	r2, [r7, #12]
 8005206:	2380      	movs	r3, #128	@ 0x80
 8005208:	025b      	lsls	r3, r3, #9
 800520a:	429a      	cmp	r2, r3
 800520c:	d011      	beq.n	8005232 <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	2101      	movs	r1, #1
 800521a:	430a      	orrs	r2, r1
 800521c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800521e:	e008      	b.n	8005232 <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	2101      	movs	r1, #1
 800522c:	430a      	orrs	r2, r1
 800522e:	601a      	str	r2, [r3, #0]
 8005230:	e000      	b.n	8005234 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005232:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005234:	2300      	movs	r3, #0
}
 8005236:	0018      	movs	r0, r3
 8005238:	46bd      	mov	sp, r7
 800523a:	b004      	add	sp, #16
 800523c:	bd80      	pop	{r7, pc}
 800523e:	46c0      	nop			@ (mov r8, r8)
 8005240:	40012c00 	.word	0x40012c00
 8005244:	40014400 	.word	0x40014400
 8005248:	40014800 	.word	0x40014800
 800524c:	40000400 	.word	0x40000400
 8005250:	00010007 	.word	0x00010007

08005254 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b086      	sub	sp, #24
 8005258:	af00      	add	r7, sp, #0
 800525a:	60f8      	str	r0, [r7, #12]
 800525c:	60b9      	str	r1, [r7, #8]
 800525e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005260:	2317      	movs	r3, #23
 8005262:	18fb      	adds	r3, r7, r3
 8005264:	2200      	movs	r2, #0
 8005266:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	223c      	movs	r2, #60	@ 0x3c
 800526c:	5c9b      	ldrb	r3, [r3, r2]
 800526e:	2b01      	cmp	r3, #1
 8005270:	d101      	bne.n	8005276 <HAL_TIM_PWM_ConfigChannel+0x22>
 8005272:	2302      	movs	r3, #2
 8005274:	e0e5      	b.n	8005442 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	223c      	movs	r2, #60	@ 0x3c
 800527a:	2101      	movs	r1, #1
 800527c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2b14      	cmp	r3, #20
 8005282:	d900      	bls.n	8005286 <HAL_TIM_PWM_ConfigChannel+0x32>
 8005284:	e0d1      	b.n	800542a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	009a      	lsls	r2, r3, #2
 800528a:	4b70      	ldr	r3, [pc, #448]	@ (800544c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800528c:	18d3      	adds	r3, r2, r3
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	68ba      	ldr	r2, [r7, #8]
 8005298:	0011      	movs	r1, r2
 800529a:	0018      	movs	r0, r3
 800529c:	f000 f95e 	bl	800555c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	699a      	ldr	r2, [r3, #24]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	2108      	movs	r1, #8
 80052ac:	430a      	orrs	r2, r1
 80052ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	699a      	ldr	r2, [r3, #24]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	2104      	movs	r1, #4
 80052bc:	438a      	bics	r2, r1
 80052be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	6999      	ldr	r1, [r3, #24]
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	691a      	ldr	r2, [r3, #16]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	430a      	orrs	r2, r1
 80052d0:	619a      	str	r2, [r3, #24]
      break;
 80052d2:	e0af      	b.n	8005434 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	68ba      	ldr	r2, [r7, #8]
 80052da:	0011      	movs	r1, r2
 80052dc:	0018      	movs	r0, r3
 80052de:	f000 f9bd 	bl	800565c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	699a      	ldr	r2, [r3, #24]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2180      	movs	r1, #128	@ 0x80
 80052ee:	0109      	lsls	r1, r1, #4
 80052f0:	430a      	orrs	r2, r1
 80052f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	699a      	ldr	r2, [r3, #24]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4954      	ldr	r1, [pc, #336]	@ (8005450 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005300:	400a      	ands	r2, r1
 8005302:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	6999      	ldr	r1, [r3, #24]
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	021a      	lsls	r2, r3, #8
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	430a      	orrs	r2, r1
 8005316:	619a      	str	r2, [r3, #24]
      break;
 8005318:	e08c      	b.n	8005434 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	68ba      	ldr	r2, [r7, #8]
 8005320:	0011      	movs	r1, r2
 8005322:	0018      	movs	r0, r3
 8005324:	f000 fa18 	bl	8005758 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	69da      	ldr	r2, [r3, #28]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	2108      	movs	r1, #8
 8005334:	430a      	orrs	r2, r1
 8005336:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	69da      	ldr	r2, [r3, #28]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	2104      	movs	r1, #4
 8005344:	438a      	bics	r2, r1
 8005346:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	69d9      	ldr	r1, [r3, #28]
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	691a      	ldr	r2, [r3, #16]
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	430a      	orrs	r2, r1
 8005358:	61da      	str	r2, [r3, #28]
      break;
 800535a:	e06b      	b.n	8005434 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	68ba      	ldr	r2, [r7, #8]
 8005362:	0011      	movs	r1, r2
 8005364:	0018      	movs	r0, r3
 8005366:	f000 fa79 	bl	800585c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	69da      	ldr	r2, [r3, #28]
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2180      	movs	r1, #128	@ 0x80
 8005376:	0109      	lsls	r1, r1, #4
 8005378:	430a      	orrs	r2, r1
 800537a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	69da      	ldr	r2, [r3, #28]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4932      	ldr	r1, [pc, #200]	@ (8005450 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005388:	400a      	ands	r2, r1
 800538a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	69d9      	ldr	r1, [r3, #28]
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	691b      	ldr	r3, [r3, #16]
 8005396:	021a      	lsls	r2, r3, #8
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	430a      	orrs	r2, r1
 800539e:	61da      	str	r2, [r3, #28]
      break;
 80053a0:	e048      	b.n	8005434 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	68ba      	ldr	r2, [r7, #8]
 80053a8:	0011      	movs	r1, r2
 80053aa:	0018      	movs	r0, r3
 80053ac:	f000 faba 	bl	8005924 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	2108      	movs	r1, #8
 80053bc:	430a      	orrs	r2, r1
 80053be:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	2104      	movs	r1, #4
 80053cc:	438a      	bics	r2, r1
 80053ce:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	691a      	ldr	r2, [r3, #16]
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	430a      	orrs	r2, r1
 80053e0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80053e2:	e027      	b.n	8005434 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	68ba      	ldr	r2, [r7, #8]
 80053ea:	0011      	movs	r1, r2
 80053ec:	0018      	movs	r0, r3
 80053ee:	f000 faf3 	bl	80059d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	2180      	movs	r1, #128	@ 0x80
 80053fe:	0109      	lsls	r1, r1, #4
 8005400:	430a      	orrs	r2, r1
 8005402:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4910      	ldr	r1, [pc, #64]	@ (8005450 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005410:	400a      	ands	r2, r1
 8005412:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	691b      	ldr	r3, [r3, #16]
 800541e:	021a      	lsls	r2, r3, #8
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	430a      	orrs	r2, r1
 8005426:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005428:	e004      	b.n	8005434 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800542a:	2317      	movs	r3, #23
 800542c:	18fb      	adds	r3, r7, r3
 800542e:	2201      	movs	r2, #1
 8005430:	701a      	strb	r2, [r3, #0]
      break;
 8005432:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	223c      	movs	r2, #60	@ 0x3c
 8005438:	2100      	movs	r1, #0
 800543a:	5499      	strb	r1, [r3, r2]

  return status;
 800543c:	2317      	movs	r3, #23
 800543e:	18fb      	adds	r3, r7, r3
 8005440:	781b      	ldrb	r3, [r3, #0]
}
 8005442:	0018      	movs	r0, r3
 8005444:	46bd      	mov	sp, r7
 8005446:	b006      	add	sp, #24
 8005448:	bd80      	pop	{r7, pc}
 800544a:	46c0      	nop			@ (mov r8, r8)
 800544c:	08005c80 	.word	0x08005c80
 8005450:	fffffbff 	.word	0xfffffbff

08005454 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b084      	sub	sp, #16
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
 800545c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	4a37      	ldr	r2, [pc, #220]	@ (8005544 <TIM_Base_SetConfig+0xf0>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d008      	beq.n	800547e <TIM_Base_SetConfig+0x2a>
 800546c:	687a      	ldr	r2, [r7, #4]
 800546e:	2380      	movs	r3, #128	@ 0x80
 8005470:	05db      	lsls	r3, r3, #23
 8005472:	429a      	cmp	r2, r3
 8005474:	d003      	beq.n	800547e <TIM_Base_SetConfig+0x2a>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	4a33      	ldr	r2, [pc, #204]	@ (8005548 <TIM_Base_SetConfig+0xf4>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d108      	bne.n	8005490 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2270      	movs	r2, #112	@ 0x70
 8005482:	4393      	bics	r3, r2
 8005484:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	68fa      	ldr	r2, [r7, #12]
 800548c:	4313      	orrs	r3, r2
 800548e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	4a2c      	ldr	r2, [pc, #176]	@ (8005544 <TIM_Base_SetConfig+0xf0>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d014      	beq.n	80054c2 <TIM_Base_SetConfig+0x6e>
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	2380      	movs	r3, #128	@ 0x80
 800549c:	05db      	lsls	r3, r3, #23
 800549e:	429a      	cmp	r2, r3
 80054a0:	d00f      	beq.n	80054c2 <TIM_Base_SetConfig+0x6e>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	4a28      	ldr	r2, [pc, #160]	@ (8005548 <TIM_Base_SetConfig+0xf4>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d00b      	beq.n	80054c2 <TIM_Base_SetConfig+0x6e>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	4a27      	ldr	r2, [pc, #156]	@ (800554c <TIM_Base_SetConfig+0xf8>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d007      	beq.n	80054c2 <TIM_Base_SetConfig+0x6e>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	4a26      	ldr	r2, [pc, #152]	@ (8005550 <TIM_Base_SetConfig+0xfc>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d003      	beq.n	80054c2 <TIM_Base_SetConfig+0x6e>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4a25      	ldr	r2, [pc, #148]	@ (8005554 <TIM_Base_SetConfig+0x100>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d108      	bne.n	80054d4 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	4a24      	ldr	r2, [pc, #144]	@ (8005558 <TIM_Base_SetConfig+0x104>)
 80054c6:	4013      	ands	r3, r2
 80054c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	68db      	ldr	r3, [r3, #12]
 80054ce:	68fa      	ldr	r2, [r7, #12]
 80054d0:	4313      	orrs	r3, r2
 80054d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2280      	movs	r2, #128	@ 0x80
 80054d8:	4393      	bics	r3, r2
 80054da:	001a      	movs	r2, r3
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	695b      	ldr	r3, [r3, #20]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	68fa      	ldr	r2, [r7, #12]
 80054e8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	689a      	ldr	r2, [r3, #8]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	4a11      	ldr	r2, [pc, #68]	@ (8005544 <TIM_Base_SetConfig+0xf0>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d007      	beq.n	8005512 <TIM_Base_SetConfig+0xbe>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	4a12      	ldr	r2, [pc, #72]	@ (8005550 <TIM_Base_SetConfig+0xfc>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d003      	beq.n	8005512 <TIM_Base_SetConfig+0xbe>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	4a11      	ldr	r2, [pc, #68]	@ (8005554 <TIM_Base_SetConfig+0x100>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d103      	bne.n	800551a <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	691a      	ldr	r2, [r3, #16]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2201      	movs	r2, #1
 800551e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	691b      	ldr	r3, [r3, #16]
 8005524:	2201      	movs	r2, #1
 8005526:	4013      	ands	r3, r2
 8005528:	2b01      	cmp	r3, #1
 800552a:	d106      	bne.n	800553a <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	691b      	ldr	r3, [r3, #16]
 8005530:	2201      	movs	r2, #1
 8005532:	4393      	bics	r3, r2
 8005534:	001a      	movs	r2, r3
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	611a      	str	r2, [r3, #16]
  }
}
 800553a:	46c0      	nop			@ (mov r8, r8)
 800553c:	46bd      	mov	sp, r7
 800553e:	b004      	add	sp, #16
 8005540:	bd80      	pop	{r7, pc}
 8005542:	46c0      	nop			@ (mov r8, r8)
 8005544:	40012c00 	.word	0x40012c00
 8005548:	40000400 	.word	0x40000400
 800554c:	40002000 	.word	0x40002000
 8005550:	40014400 	.word	0x40014400
 8005554:	40014800 	.word	0x40014800
 8005558:	fffffcff 	.word	0xfffffcff

0800555c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b086      	sub	sp, #24
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6a1b      	ldr	r3, [r3, #32]
 800556a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6a1b      	ldr	r3, [r3, #32]
 8005570:	2201      	movs	r2, #1
 8005572:	4393      	bics	r3, r2
 8005574:	001a      	movs	r2, r3
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	699b      	ldr	r3, [r3, #24]
 8005584:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	4a2e      	ldr	r2, [pc, #184]	@ (8005644 <TIM_OC1_SetConfig+0xe8>)
 800558a:	4013      	ands	r3, r2
 800558c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2203      	movs	r2, #3
 8005592:	4393      	bics	r3, r2
 8005594:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	68fa      	ldr	r2, [r7, #12]
 800559c:	4313      	orrs	r3, r2
 800559e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	2202      	movs	r2, #2
 80055a4:	4393      	bics	r3, r2
 80055a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	689b      	ldr	r3, [r3, #8]
 80055ac:	697a      	ldr	r2, [r7, #20]
 80055ae:	4313      	orrs	r3, r2
 80055b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	4a24      	ldr	r2, [pc, #144]	@ (8005648 <TIM_OC1_SetConfig+0xec>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d007      	beq.n	80055ca <TIM_OC1_SetConfig+0x6e>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4a23      	ldr	r2, [pc, #140]	@ (800564c <TIM_OC1_SetConfig+0xf0>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d003      	beq.n	80055ca <TIM_OC1_SetConfig+0x6e>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	4a22      	ldr	r2, [pc, #136]	@ (8005650 <TIM_OC1_SetConfig+0xf4>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d10c      	bne.n	80055e4 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	2208      	movs	r2, #8
 80055ce:	4393      	bics	r3, r2
 80055d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	697a      	ldr	r2, [r7, #20]
 80055d8:	4313      	orrs	r3, r2
 80055da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	2204      	movs	r2, #4
 80055e0:	4393      	bics	r3, r2
 80055e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a18      	ldr	r2, [pc, #96]	@ (8005648 <TIM_OC1_SetConfig+0xec>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d007      	beq.n	80055fc <TIM_OC1_SetConfig+0xa0>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	4a17      	ldr	r2, [pc, #92]	@ (800564c <TIM_OC1_SetConfig+0xf0>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d003      	beq.n	80055fc <TIM_OC1_SetConfig+0xa0>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	4a16      	ldr	r2, [pc, #88]	@ (8005650 <TIM_OC1_SetConfig+0xf4>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d111      	bne.n	8005620 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	4a15      	ldr	r2, [pc, #84]	@ (8005654 <TIM_OC1_SetConfig+0xf8>)
 8005600:	4013      	ands	r3, r2
 8005602:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	4a14      	ldr	r2, [pc, #80]	@ (8005658 <TIM_OC1_SetConfig+0xfc>)
 8005608:	4013      	ands	r3, r2
 800560a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	695b      	ldr	r3, [r3, #20]
 8005610:	693a      	ldr	r2, [r7, #16]
 8005612:	4313      	orrs	r3, r2
 8005614:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	699b      	ldr	r3, [r3, #24]
 800561a:	693a      	ldr	r2, [r7, #16]
 800561c:	4313      	orrs	r3, r2
 800561e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	693a      	ldr	r2, [r7, #16]
 8005624:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	68fa      	ldr	r2, [r7, #12]
 800562a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	685a      	ldr	r2, [r3, #4]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	697a      	ldr	r2, [r7, #20]
 8005638:	621a      	str	r2, [r3, #32]
}
 800563a:	46c0      	nop			@ (mov r8, r8)
 800563c:	46bd      	mov	sp, r7
 800563e:	b006      	add	sp, #24
 8005640:	bd80      	pop	{r7, pc}
 8005642:	46c0      	nop			@ (mov r8, r8)
 8005644:	fffeff8f 	.word	0xfffeff8f
 8005648:	40012c00 	.word	0x40012c00
 800564c:	40014400 	.word	0x40014400
 8005650:	40014800 	.word	0x40014800
 8005654:	fffffeff 	.word	0xfffffeff
 8005658:	fffffdff 	.word	0xfffffdff

0800565c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b086      	sub	sp, #24
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6a1b      	ldr	r3, [r3, #32]
 800566a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6a1b      	ldr	r3, [r3, #32]
 8005670:	2210      	movs	r2, #16
 8005672:	4393      	bics	r3, r2
 8005674:	001a      	movs	r2, r3
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	699b      	ldr	r3, [r3, #24]
 8005684:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	4a2c      	ldr	r2, [pc, #176]	@ (800573c <TIM_OC2_SetConfig+0xe0>)
 800568a:	4013      	ands	r3, r2
 800568c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	4a2b      	ldr	r2, [pc, #172]	@ (8005740 <TIM_OC2_SetConfig+0xe4>)
 8005692:	4013      	ands	r3, r2
 8005694:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	021b      	lsls	r3, r3, #8
 800569c:	68fa      	ldr	r2, [r7, #12]
 800569e:	4313      	orrs	r3, r2
 80056a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	2220      	movs	r2, #32
 80056a6:	4393      	bics	r3, r2
 80056a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	689b      	ldr	r3, [r3, #8]
 80056ae:	011b      	lsls	r3, r3, #4
 80056b0:	697a      	ldr	r2, [r7, #20]
 80056b2:	4313      	orrs	r3, r2
 80056b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a22      	ldr	r2, [pc, #136]	@ (8005744 <TIM_OC2_SetConfig+0xe8>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d10d      	bne.n	80056da <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	2280      	movs	r2, #128	@ 0x80
 80056c2:	4393      	bics	r3, r2
 80056c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	68db      	ldr	r3, [r3, #12]
 80056ca:	011b      	lsls	r3, r3, #4
 80056cc:	697a      	ldr	r2, [r7, #20]
 80056ce:	4313      	orrs	r3, r2
 80056d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	2240      	movs	r2, #64	@ 0x40
 80056d6:	4393      	bics	r3, r2
 80056d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	4a19      	ldr	r2, [pc, #100]	@ (8005744 <TIM_OC2_SetConfig+0xe8>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d007      	beq.n	80056f2 <TIM_OC2_SetConfig+0x96>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	4a18      	ldr	r2, [pc, #96]	@ (8005748 <TIM_OC2_SetConfig+0xec>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d003      	beq.n	80056f2 <TIM_OC2_SetConfig+0x96>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	4a17      	ldr	r2, [pc, #92]	@ (800574c <TIM_OC2_SetConfig+0xf0>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d113      	bne.n	800571a <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80056f2:	693b      	ldr	r3, [r7, #16]
 80056f4:	4a16      	ldr	r2, [pc, #88]	@ (8005750 <TIM_OC2_SetConfig+0xf4>)
 80056f6:	4013      	ands	r3, r2
 80056f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	4a15      	ldr	r2, [pc, #84]	@ (8005754 <TIM_OC2_SetConfig+0xf8>)
 80056fe:	4013      	ands	r3, r2
 8005700:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	695b      	ldr	r3, [r3, #20]
 8005706:	009b      	lsls	r3, r3, #2
 8005708:	693a      	ldr	r2, [r7, #16]
 800570a:	4313      	orrs	r3, r2
 800570c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	699b      	ldr	r3, [r3, #24]
 8005712:	009b      	lsls	r3, r3, #2
 8005714:	693a      	ldr	r2, [r7, #16]
 8005716:	4313      	orrs	r3, r2
 8005718:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	693a      	ldr	r2, [r7, #16]
 800571e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	68fa      	ldr	r2, [r7, #12]
 8005724:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	685a      	ldr	r2, [r3, #4]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	697a      	ldr	r2, [r7, #20]
 8005732:	621a      	str	r2, [r3, #32]
}
 8005734:	46c0      	nop			@ (mov r8, r8)
 8005736:	46bd      	mov	sp, r7
 8005738:	b006      	add	sp, #24
 800573a:	bd80      	pop	{r7, pc}
 800573c:	feff8fff 	.word	0xfeff8fff
 8005740:	fffffcff 	.word	0xfffffcff
 8005744:	40012c00 	.word	0x40012c00
 8005748:	40014400 	.word	0x40014400
 800574c:	40014800 	.word	0x40014800
 8005750:	fffffbff 	.word	0xfffffbff
 8005754:	fffff7ff 	.word	0xfffff7ff

08005758 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b086      	sub	sp, #24
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6a1b      	ldr	r3, [r3, #32]
 8005766:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6a1b      	ldr	r3, [r3, #32]
 800576c:	4a31      	ldr	r2, [pc, #196]	@ (8005834 <TIM_OC3_SetConfig+0xdc>)
 800576e:	401a      	ands	r2, r3
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	69db      	ldr	r3, [r3, #28]
 800577e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	4a2d      	ldr	r2, [pc, #180]	@ (8005838 <TIM_OC3_SetConfig+0xe0>)
 8005784:	4013      	ands	r3, r2
 8005786:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2203      	movs	r2, #3
 800578c:	4393      	bics	r3, r2
 800578e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	68fa      	ldr	r2, [r7, #12]
 8005796:	4313      	orrs	r3, r2
 8005798:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	4a27      	ldr	r2, [pc, #156]	@ (800583c <TIM_OC3_SetConfig+0xe4>)
 800579e:	4013      	ands	r3, r2
 80057a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	021b      	lsls	r3, r3, #8
 80057a8:	697a      	ldr	r2, [r7, #20]
 80057aa:	4313      	orrs	r3, r2
 80057ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	4a23      	ldr	r2, [pc, #140]	@ (8005840 <TIM_OC3_SetConfig+0xe8>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d10d      	bne.n	80057d2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	4a22      	ldr	r2, [pc, #136]	@ (8005844 <TIM_OC3_SetConfig+0xec>)
 80057ba:	4013      	ands	r3, r2
 80057bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	68db      	ldr	r3, [r3, #12]
 80057c2:	021b      	lsls	r3, r3, #8
 80057c4:	697a      	ldr	r2, [r7, #20]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	4a1e      	ldr	r2, [pc, #120]	@ (8005848 <TIM_OC3_SetConfig+0xf0>)
 80057ce:	4013      	ands	r3, r2
 80057d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	4a1a      	ldr	r2, [pc, #104]	@ (8005840 <TIM_OC3_SetConfig+0xe8>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d007      	beq.n	80057ea <TIM_OC3_SetConfig+0x92>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	4a1b      	ldr	r2, [pc, #108]	@ (800584c <TIM_OC3_SetConfig+0xf4>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d003      	beq.n	80057ea <TIM_OC3_SetConfig+0x92>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	4a1a      	ldr	r2, [pc, #104]	@ (8005850 <TIM_OC3_SetConfig+0xf8>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d113      	bne.n	8005812 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	4a19      	ldr	r2, [pc, #100]	@ (8005854 <TIM_OC3_SetConfig+0xfc>)
 80057ee:	4013      	ands	r3, r2
 80057f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	4a18      	ldr	r2, [pc, #96]	@ (8005858 <TIM_OC3_SetConfig+0x100>)
 80057f6:	4013      	ands	r3, r2
 80057f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	695b      	ldr	r3, [r3, #20]
 80057fe:	011b      	lsls	r3, r3, #4
 8005800:	693a      	ldr	r2, [r7, #16]
 8005802:	4313      	orrs	r3, r2
 8005804:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	699b      	ldr	r3, [r3, #24]
 800580a:	011b      	lsls	r3, r3, #4
 800580c:	693a      	ldr	r2, [r7, #16]
 800580e:	4313      	orrs	r3, r2
 8005810:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	693a      	ldr	r2, [r7, #16]
 8005816:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	68fa      	ldr	r2, [r7, #12]
 800581c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	685a      	ldr	r2, [r3, #4]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	697a      	ldr	r2, [r7, #20]
 800582a:	621a      	str	r2, [r3, #32]
}
 800582c:	46c0      	nop			@ (mov r8, r8)
 800582e:	46bd      	mov	sp, r7
 8005830:	b006      	add	sp, #24
 8005832:	bd80      	pop	{r7, pc}
 8005834:	fffffeff 	.word	0xfffffeff
 8005838:	fffeff8f 	.word	0xfffeff8f
 800583c:	fffffdff 	.word	0xfffffdff
 8005840:	40012c00 	.word	0x40012c00
 8005844:	fffff7ff 	.word	0xfffff7ff
 8005848:	fffffbff 	.word	0xfffffbff
 800584c:	40014400 	.word	0x40014400
 8005850:	40014800 	.word	0x40014800
 8005854:	ffffefff 	.word	0xffffefff
 8005858:	ffffdfff 	.word	0xffffdfff

0800585c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b086      	sub	sp, #24
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6a1b      	ldr	r3, [r3, #32]
 800586a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6a1b      	ldr	r3, [r3, #32]
 8005870:	4a24      	ldr	r2, [pc, #144]	@ (8005904 <TIM_OC4_SetConfig+0xa8>)
 8005872:	401a      	ands	r2, r3
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	69db      	ldr	r3, [r3, #28]
 8005882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	4a20      	ldr	r2, [pc, #128]	@ (8005908 <TIM_OC4_SetConfig+0xac>)
 8005888:	4013      	ands	r3, r2
 800588a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	4a1f      	ldr	r2, [pc, #124]	@ (800590c <TIM_OC4_SetConfig+0xb0>)
 8005890:	4013      	ands	r3, r2
 8005892:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	021b      	lsls	r3, r3, #8
 800589a:	68fa      	ldr	r2, [r7, #12]
 800589c:	4313      	orrs	r3, r2
 800589e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80058a0:	693b      	ldr	r3, [r7, #16]
 80058a2:	4a1b      	ldr	r2, [pc, #108]	@ (8005910 <TIM_OC4_SetConfig+0xb4>)
 80058a4:	4013      	ands	r3, r2
 80058a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	031b      	lsls	r3, r3, #12
 80058ae:	693a      	ldr	r2, [r7, #16]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	4a17      	ldr	r2, [pc, #92]	@ (8005914 <TIM_OC4_SetConfig+0xb8>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d007      	beq.n	80058cc <TIM_OC4_SetConfig+0x70>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	4a16      	ldr	r2, [pc, #88]	@ (8005918 <TIM_OC4_SetConfig+0xbc>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d003      	beq.n	80058cc <TIM_OC4_SetConfig+0x70>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	4a15      	ldr	r2, [pc, #84]	@ (800591c <TIM_OC4_SetConfig+0xc0>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d109      	bne.n	80058e0 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	4a14      	ldr	r2, [pc, #80]	@ (8005920 <TIM_OC4_SetConfig+0xc4>)
 80058d0:	4013      	ands	r3, r2
 80058d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	695b      	ldr	r3, [r3, #20]
 80058d8:	019b      	lsls	r3, r3, #6
 80058da:	697a      	ldr	r2, [r7, #20]
 80058dc:	4313      	orrs	r3, r2
 80058de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	697a      	ldr	r2, [r7, #20]
 80058e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	68fa      	ldr	r2, [r7, #12]
 80058ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	685a      	ldr	r2, [r3, #4]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	693a      	ldr	r2, [r7, #16]
 80058f8:	621a      	str	r2, [r3, #32]
}
 80058fa:	46c0      	nop			@ (mov r8, r8)
 80058fc:	46bd      	mov	sp, r7
 80058fe:	b006      	add	sp, #24
 8005900:	bd80      	pop	{r7, pc}
 8005902:	46c0      	nop			@ (mov r8, r8)
 8005904:	ffffefff 	.word	0xffffefff
 8005908:	feff8fff 	.word	0xfeff8fff
 800590c:	fffffcff 	.word	0xfffffcff
 8005910:	ffffdfff 	.word	0xffffdfff
 8005914:	40012c00 	.word	0x40012c00
 8005918:	40014400 	.word	0x40014400
 800591c:	40014800 	.word	0x40014800
 8005920:	ffffbfff 	.word	0xffffbfff

08005924 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b086      	sub	sp, #24
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6a1b      	ldr	r3, [r3, #32]
 8005932:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6a1b      	ldr	r3, [r3, #32]
 8005938:	4a21      	ldr	r2, [pc, #132]	@ (80059c0 <TIM_OC5_SetConfig+0x9c>)
 800593a:	401a      	ands	r2, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800594a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	4a1d      	ldr	r2, [pc, #116]	@ (80059c4 <TIM_OC5_SetConfig+0xa0>)
 8005950:	4013      	ands	r3, r2
 8005952:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	68fa      	ldr	r2, [r7, #12]
 800595a:	4313      	orrs	r3, r2
 800595c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	4a19      	ldr	r2, [pc, #100]	@ (80059c8 <TIM_OC5_SetConfig+0xa4>)
 8005962:	4013      	ands	r3, r2
 8005964:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	041b      	lsls	r3, r3, #16
 800596c:	693a      	ldr	r2, [r7, #16]
 800596e:	4313      	orrs	r3, r2
 8005970:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a15      	ldr	r2, [pc, #84]	@ (80059cc <TIM_OC5_SetConfig+0xa8>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d007      	beq.n	800598a <TIM_OC5_SetConfig+0x66>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a14      	ldr	r2, [pc, #80]	@ (80059d0 <TIM_OC5_SetConfig+0xac>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d003      	beq.n	800598a <TIM_OC5_SetConfig+0x66>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a13      	ldr	r2, [pc, #76]	@ (80059d4 <TIM_OC5_SetConfig+0xb0>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d109      	bne.n	800599e <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	4a0c      	ldr	r2, [pc, #48]	@ (80059c0 <TIM_OC5_SetConfig+0x9c>)
 800598e:	4013      	ands	r3, r2
 8005990:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	695b      	ldr	r3, [r3, #20]
 8005996:	021b      	lsls	r3, r3, #8
 8005998:	697a      	ldr	r2, [r7, #20]
 800599a:	4313      	orrs	r3, r2
 800599c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	697a      	ldr	r2, [r7, #20]
 80059a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	68fa      	ldr	r2, [r7, #12]
 80059a8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	685a      	ldr	r2, [r3, #4]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	693a      	ldr	r2, [r7, #16]
 80059b6:	621a      	str	r2, [r3, #32]
}
 80059b8:	46c0      	nop			@ (mov r8, r8)
 80059ba:	46bd      	mov	sp, r7
 80059bc:	b006      	add	sp, #24
 80059be:	bd80      	pop	{r7, pc}
 80059c0:	fffeffff 	.word	0xfffeffff
 80059c4:	fffeff8f 	.word	0xfffeff8f
 80059c8:	fffdffff 	.word	0xfffdffff
 80059cc:	40012c00 	.word	0x40012c00
 80059d0:	40014400 	.word	0x40014400
 80059d4:	40014800 	.word	0x40014800

080059d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b086      	sub	sp, #24
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6a1b      	ldr	r3, [r3, #32]
 80059e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6a1b      	ldr	r3, [r3, #32]
 80059ec:	4a22      	ldr	r2, [pc, #136]	@ (8005a78 <TIM_OC6_SetConfig+0xa0>)
 80059ee:	401a      	ands	r2, r3
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	4a1e      	ldr	r2, [pc, #120]	@ (8005a7c <TIM_OC6_SetConfig+0xa4>)
 8005a04:	4013      	ands	r3, r2
 8005a06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	021b      	lsls	r3, r3, #8
 8005a0e:	68fa      	ldr	r2, [r7, #12]
 8005a10:	4313      	orrs	r3, r2
 8005a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	4a1a      	ldr	r2, [pc, #104]	@ (8005a80 <TIM_OC6_SetConfig+0xa8>)
 8005a18:	4013      	ands	r3, r2
 8005a1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	051b      	lsls	r3, r3, #20
 8005a22:	693a      	ldr	r2, [r7, #16]
 8005a24:	4313      	orrs	r3, r2
 8005a26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	4a16      	ldr	r2, [pc, #88]	@ (8005a84 <TIM_OC6_SetConfig+0xac>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d007      	beq.n	8005a40 <TIM_OC6_SetConfig+0x68>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a15      	ldr	r2, [pc, #84]	@ (8005a88 <TIM_OC6_SetConfig+0xb0>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d003      	beq.n	8005a40 <TIM_OC6_SetConfig+0x68>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	4a14      	ldr	r2, [pc, #80]	@ (8005a8c <TIM_OC6_SetConfig+0xb4>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d109      	bne.n	8005a54 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	4a13      	ldr	r2, [pc, #76]	@ (8005a90 <TIM_OC6_SetConfig+0xb8>)
 8005a44:	4013      	ands	r3, r2
 8005a46:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	695b      	ldr	r3, [r3, #20]
 8005a4c:	029b      	lsls	r3, r3, #10
 8005a4e:	697a      	ldr	r2, [r7, #20]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	697a      	ldr	r2, [r7, #20]
 8005a58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	68fa      	ldr	r2, [r7, #12]
 8005a5e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	685a      	ldr	r2, [r3, #4]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	693a      	ldr	r2, [r7, #16]
 8005a6c:	621a      	str	r2, [r3, #32]
}
 8005a6e:	46c0      	nop			@ (mov r8, r8)
 8005a70:	46bd      	mov	sp, r7
 8005a72:	b006      	add	sp, #24
 8005a74:	bd80      	pop	{r7, pc}
 8005a76:	46c0      	nop			@ (mov r8, r8)
 8005a78:	ffefffff 	.word	0xffefffff
 8005a7c:	feff8fff 	.word	0xfeff8fff
 8005a80:	ffdfffff 	.word	0xffdfffff
 8005a84:	40012c00 	.word	0x40012c00
 8005a88:	40014400 	.word	0x40014400
 8005a8c:	40014800 	.word	0x40014800
 8005a90:	fffbffff 	.word	0xfffbffff

08005a94 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b086      	sub	sp, #24
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	60f8      	str	r0, [r7, #12]
 8005a9c:	60b9      	str	r1, [r7, #8]
 8005a9e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	221f      	movs	r2, #31
 8005aa4:	4013      	ands	r3, r2
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	409a      	lsls	r2, r3
 8005aaa:	0013      	movs	r3, r2
 8005aac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6a1b      	ldr	r3, [r3, #32]
 8005ab2:	697a      	ldr	r2, [r7, #20]
 8005ab4:	43d2      	mvns	r2, r2
 8005ab6:	401a      	ands	r2, r3
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	6a1a      	ldr	r2, [r3, #32]
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	211f      	movs	r1, #31
 8005ac4:	400b      	ands	r3, r1
 8005ac6:	6879      	ldr	r1, [r7, #4]
 8005ac8:	4099      	lsls	r1, r3
 8005aca:	000b      	movs	r3, r1
 8005acc:	431a      	orrs	r2, r3
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	621a      	str	r2, [r3, #32]
}
 8005ad2:	46c0      	nop			@ (mov r8, r8)
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	b006      	add	sp, #24
 8005ad8:	bd80      	pop	{r7, pc}
	...

08005adc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b084      	sub	sp, #16
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	223c      	movs	r2, #60	@ 0x3c
 8005aea:	5c9b      	ldrb	r3, [r3, r2]
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d101      	bne.n	8005af4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005af0:	2302      	movs	r3, #2
 8005af2:	e050      	b.n	8005b96 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	223c      	movs	r2, #60	@ 0x3c
 8005af8:	2101      	movs	r1, #1
 8005afa:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	223d      	movs	r2, #61	@ 0x3d
 8005b00:	2102      	movs	r1, #2
 8005b02:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a21      	ldr	r2, [pc, #132]	@ (8005ba0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d108      	bne.n	8005b30 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	4a20      	ldr	r2, [pc, #128]	@ (8005ba4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005b22:	4013      	ands	r3, r2
 8005b24:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	68fa      	ldr	r2, [r7, #12]
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2270      	movs	r2, #112	@ 0x70
 8005b34:	4393      	bics	r3, r2
 8005b36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	68fa      	ldr	r2, [r7, #12]
 8005b48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	4a14      	ldr	r2, [pc, #80]	@ (8005ba0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d00a      	beq.n	8005b6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	2380      	movs	r3, #128	@ 0x80
 8005b5a:	05db      	lsls	r3, r3, #23
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d004      	beq.n	8005b6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a10      	ldr	r2, [pc, #64]	@ (8005ba8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d10c      	bne.n	8005b84 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	2280      	movs	r2, #128	@ 0x80
 8005b6e:	4393      	bics	r3, r2
 8005b70:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	68ba      	ldr	r2, [r7, #8]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	68ba      	ldr	r2, [r7, #8]
 8005b82:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	223d      	movs	r2, #61	@ 0x3d
 8005b88:	2101      	movs	r1, #1
 8005b8a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	223c      	movs	r2, #60	@ 0x3c
 8005b90:	2100      	movs	r1, #0
 8005b92:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005b94:	2300      	movs	r3, #0
}
 8005b96:	0018      	movs	r0, r3
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	b004      	add	sp, #16
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	46c0      	nop			@ (mov r8, r8)
 8005ba0:	40012c00 	.word	0x40012c00
 8005ba4:	ff0fffff 	.word	0xff0fffff
 8005ba8:	40000400 	.word	0x40000400

08005bac <memset>:
 8005bac:	0003      	movs	r3, r0
 8005bae:	1882      	adds	r2, r0, r2
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d100      	bne.n	8005bb6 <memset+0xa>
 8005bb4:	4770      	bx	lr
 8005bb6:	7019      	strb	r1, [r3, #0]
 8005bb8:	3301      	adds	r3, #1
 8005bba:	e7f9      	b.n	8005bb0 <memset+0x4>

08005bbc <__libc_init_array>:
 8005bbc:	b570      	push	{r4, r5, r6, lr}
 8005bbe:	2600      	movs	r6, #0
 8005bc0:	4c0c      	ldr	r4, [pc, #48]	@ (8005bf4 <__libc_init_array+0x38>)
 8005bc2:	4d0d      	ldr	r5, [pc, #52]	@ (8005bf8 <__libc_init_array+0x3c>)
 8005bc4:	1b64      	subs	r4, r4, r5
 8005bc6:	10a4      	asrs	r4, r4, #2
 8005bc8:	42a6      	cmp	r6, r4
 8005bca:	d109      	bne.n	8005be0 <__libc_init_array+0x24>
 8005bcc:	2600      	movs	r6, #0
 8005bce:	f000 f819 	bl	8005c04 <_init>
 8005bd2:	4c0a      	ldr	r4, [pc, #40]	@ (8005bfc <__libc_init_array+0x40>)
 8005bd4:	4d0a      	ldr	r5, [pc, #40]	@ (8005c00 <__libc_init_array+0x44>)
 8005bd6:	1b64      	subs	r4, r4, r5
 8005bd8:	10a4      	asrs	r4, r4, #2
 8005bda:	42a6      	cmp	r6, r4
 8005bdc:	d105      	bne.n	8005bea <__libc_init_array+0x2e>
 8005bde:	bd70      	pop	{r4, r5, r6, pc}
 8005be0:	00b3      	lsls	r3, r6, #2
 8005be2:	58eb      	ldr	r3, [r5, r3]
 8005be4:	4798      	blx	r3
 8005be6:	3601      	adds	r6, #1
 8005be8:	e7ee      	b.n	8005bc8 <__libc_init_array+0xc>
 8005bea:	00b3      	lsls	r3, r6, #2
 8005bec:	58eb      	ldr	r3, [r5, r3]
 8005bee:	4798      	blx	r3
 8005bf0:	3601      	adds	r6, #1
 8005bf2:	e7f2      	b.n	8005bda <__libc_init_array+0x1e>
 8005bf4:	08005cd4 	.word	0x08005cd4
 8005bf8:	08005cd4 	.word	0x08005cd4
 8005bfc:	08005cd8 	.word	0x08005cd8
 8005c00:	08005cd4 	.word	0x08005cd4

08005c04 <_init>:
 8005c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c06:	46c0      	nop			@ (mov r8, r8)
 8005c08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c0a:	bc08      	pop	{r3}
 8005c0c:	469e      	mov	lr, r3
 8005c0e:	4770      	bx	lr

08005c10 <_fini>:
 8005c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c12:	46c0      	nop			@ (mov r8, r8)
 8005c14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c16:	bc08      	pop	{r3}
 8005c18:	469e      	mov	lr, r3
 8005c1a:	4770      	bx	lr
