

================================================================
== Vitis HLS Report for 'mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5'
================================================================
* Date:           Sun Sep 15 04:39:33 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        python_hlsc_fcnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.058 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     1280|  20.000 ns|  12.800 us|    2|  1280|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_35_4_VITIS_LOOP_36_5  |        0|     1278|        10|          1|          1|  0 ~ 1270|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.75>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tile_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %tile"   --->   Operation 16 'read' 'tile_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add_ln35_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %add_ln35_1"   --->   Operation 17 'read' 'add_ln35_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%select_ln27_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %select_ln27"   --->   Operation 18 'read' 'select_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (1.61ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond49"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [fcnn.cpp:36]   --->   Operation 23 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [fcnn.cpp:35]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %j_1" [fcnn.cpp:36]   --->   Operation 25 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.12ns)   --->   "%icmp_ln36 = icmp_eq  i10 %zext_ln36, i10 %select_ln27_read" [fcnn.cpp:36]   --->   Operation 26 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln35 = icmp_eq  i14 %indvar_flatten_load, i14 %add_ln35_1_read" [fcnn.cpp:35]   --->   Operation 27 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%add_ln35_2 = add i14 %indvar_flatten_load, i14 1" [fcnn.cpp:35]   --->   Operation 28 'add' 'add_ln35_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc70, void %for.body86.lr.ph.preheader.exitStub" [fcnn.cpp:35]   --->   Operation 29 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [fcnn.cpp:35]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.77ns)   --->   "%add_ln35 = add i4 %i_load, i4 1" [fcnn.cpp:35]   --->   Operation 31 'add' 'add_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.99ns)   --->   "%select_ln35 = select i1 %icmp_ln36, i7 0, i7 %j_1" [fcnn.cpp:35]   --->   Operation 32 'select' 'select_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.99ns)   --->   "%select_ln35_1 = select i1 %icmp_ln36, i4 %add_ln35, i4 %i_load" [fcnn.cpp:35]   --->   Operation 33 'select' 'select_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i4 %select_ln35_1" [fcnn.cpp:38]   --->   Operation 34 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 35 [3/3] (1.45ns) (grouped into DSP with root node add_ln38_2)   --->   "%mul_ln38 = mul i13 %zext_ln38_1, i13 784" [fcnn.cpp:38]   --->   Operation 35 'mul' 'mul_ln38' <Predicate = (!icmp_ln35)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (2.03ns)   --->   "%add_ln36_1 = add i7 %select_ln35, i7 1" [fcnn.cpp:36]   --->   Operation 36 'add' 'add_ln36_1' <Predicate = (!icmp_ln35)> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.61ns)   --->   "%store_ln36 = store i14 %add_ln35_2, i14 %indvar_flatten" [fcnn.cpp:36]   --->   Operation 37 'store' 'store_ln36' <Predicate = (!icmp_ln35)> <Delay = 1.61>
ST_1 : Operation 38 [1/1] (1.61ns)   --->   "%store_ln36 = store i4 %select_ln35_1, i4 %i" [fcnn.cpp:36]   --->   Operation 38 'store' 'store_ln36' <Predicate = (!icmp_ln35)> <Delay = 1.61>
ST_1 : Operation 39 [1/1] (1.61ns)   --->   "%store_ln36 = store i7 %add_ln36_1, i7 %j" [fcnn.cpp:36]   --->   Operation 39 'store' 'store_ln36' <Predicate = (!icmp_ln35)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 40 [2/3] (1.45ns) (grouped into DSP with root node add_ln38_2)   --->   "%mul_ln38 = mul i13 %zext_ln38_1, i13 784" [fcnn.cpp:38]   --->   Operation 40 'mul' 'mul_ln38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.22>
ST_3 : Operation 41 [1/3] (0.00ns) (grouped into DSP with root node add_ln38_2)   --->   "%mul_ln38 = mul i13 %zext_ln38_1, i13 784" [fcnn.cpp:38]   --->   Operation 41 'mul' 'mul_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i7 %select_ln35" [fcnn.cpp:38]   --->   Operation 42 'zext' 'zext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.12ns)   --->   "%add_ln36 = add i10 %zext_ln38_2, i10 %tile_read" [fcnn.cpp:36]   --->   Operation 43 'add' 'add_ln36' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln38_4 = zext i10 %add_ln36" [fcnn.cpp:38]   --->   Operation 44 'zext' 'zext_ln38_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln38_2 = add i13 %mul_ln38, i13 %zext_ln38_4" [fcnn.cpp:38]   --->   Operation 45 'add' 'add_ln38_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.35>
ST_4 : Operation 46 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln38_2 = add i13 %mul_ln38, i13 %zext_ln38_4" [fcnn.cpp:38]   --->   Operation 46 'add' 'add_ln38_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln38_5 = zext i13 %add_ln38_2" [fcnn.cpp:38]   --->   Operation 47 'zext' 'zext_ln38_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i32 %weights, i64 0, i64 %zext_ln38_5" [fcnn.cpp:38]   --->   Operation 48 'getelementptr' 'weights_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (3.25ns)   --->   "%weights_load = load i13 %weights_addr" [fcnn.cpp:38]   --->   Operation 49 'load' 'weights_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7840> <ROM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%weights_load = load i13 %weights_addr" [fcnn.cpp:38]   --->   Operation 50 'load' 'weights_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7840> <ROM>

State 6 <SV = 5> <Delay = 4.09>
ST_6 : [1/1] (1.61ns)   --->   Input mux for Operation 51 '%pf = fpext i32 %weights_load'
ST_6 : Operation 51 [2/2] (2.48ns)   --->   "%pf = fpext i32 %weights_load" [fcnn.cpp:38]   --->   Operation 51 'fpext' 'pf' <Predicate = true> <Delay = 2.48> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.09> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.09>
ST_7 : Operation 52 [1/2] (4.09ns)   --->   "%pf = fpext i32 %weights_load" [fcnn.cpp:38]   --->   Operation 52 'fpext' 'pf' <Predicate = true> <Delay = 4.09> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.09> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln724 = bitcast i64 %pf" [fcnn.cpp:38]   --->   Operation 53 'bitcast' 'bitcast_ln724' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i64 %bitcast_ln724" [fcnn.cpp:38]   --->   Operation 54 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63" [fcnn.cpp:38]   --->   Operation 55 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62" [fcnn.cpp:38]   --->   Operation 56 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = trunc i64 %bitcast_ln724" [fcnn.cpp:38]   --->   Operation 57 'trunc' 'trunc_ln38_1' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i11 %tmp_1" [fcnn.cpp:38]   --->   Operation 58 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln38_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln38_1" [fcnn.cpp:38]   --->   Operation 59 'bitconcatenate' 'zext_ln38_1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln38_6 = zext i53 %zext_ln38_1_cast" [fcnn.cpp:38]   --->   Operation 60 'zext' 'zext_ln38_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (3.27ns)   --->   "%sub_ln38 = sub i54 0, i54 %zext_ln38_6" [fcnn.cpp:38]   --->   Operation 61 'sub' 'sub_ln38' <Predicate = (tmp)> <Delay = 3.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (1.38ns)   --->   "%select_ln38 = select i1 %tmp, i54 %sub_ln38, i54 %zext_ln38_6" [fcnn.cpp:38]   --->   Operation 62 'select' 'select_ln38' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (3.53ns)   --->   "%icmp_ln38 = icmp_eq  i63 %trunc_ln38, i63 0" [fcnn.cpp:38]   --->   Operation 63 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 3.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (2.13ns)   --->   "%sub_ln38_1 = sub i12 1075, i12 %zext_ln38" [fcnn.cpp:38]   --->   Operation 64 'sub' 'sub_ln38_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (2.13ns)   --->   "%icmp_ln38_1 = icmp_sgt  i12 %sub_ln38_1, i12 8" [fcnn.cpp:38]   --->   Operation 65 'icmp' 'icmp_ln38_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (2.13ns)   --->   "%add_ln38 = add i12 %sub_ln38_1, i12 4088" [fcnn.cpp:38]   --->   Operation 66 'add' 'add_ln38' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (2.13ns)   --->   "%sub_ln38_2 = sub i12 8, i12 %sub_ln38_1" [fcnn.cpp:38]   --->   Operation 67 'sub' 'sub_ln38_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.68ns)   --->   "%select_ln38_1 = select i1 %icmp_ln38_1, i12 %add_ln38, i12 %sub_ln38_2" [fcnn.cpp:38]   --->   Operation 68 'select' 'select_ln38_1' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (2.13ns)   --->   "%icmp_ln38_2 = icmp_eq  i12 %sub_ln38_1, i12 8" [fcnn.cpp:38]   --->   Operation 69 'icmp' 'icmp_ln38_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln38_2 = trunc i54 %select_ln38" [fcnn.cpp:38]   --->   Operation 70 'trunc' 'trunc_ln38_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln38_1, i32 4, i32 11" [fcnn.cpp:38]   --->   Operation 71 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (2.11ns)   --->   "%icmp_ln38_4 = icmp_eq  i8 %tmp_3, i8 0" [fcnn.cpp:38]   --->   Operation 72 'icmp' 'icmp_ln38_4' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.25>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i12 %select_ln38_1" [fcnn.cpp:38]   --->   Operation 73 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (2.13ns)   --->   "%icmp_ln38_3 = icmp_ult  i12 %select_ln38_1, i12 54" [fcnn.cpp:38]   --->   Operation 74 'icmp' 'icmp_ln38_3' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln38_7 = zext i32 %sext_ln38" [fcnn.cpp:38]   --->   Operation 75 'zext' 'zext_ln38_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (4.28ns)   --->   "%ashr_ln38 = ashr i54 %select_ln38, i54 %zext_ln38_7" [fcnn.cpp:38]   --->   Operation 76 'ashr' 'ashr_ln38' <Predicate = true> <Delay = 4.28> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_6)   --->   "%trunc_ln38_3 = trunc i54 %ashr_ln38" [fcnn.cpp:38]   --->   Operation 77 'trunc' 'trunc_ln38_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_6)   --->   "%bitcast_ln724_1 = bitcast i32 %weights_load" [fcnn.cpp:38]   --->   Operation 78 'bitcast' 'bitcast_ln724_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_6)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_1, i32 31" [fcnn.cpp:38]   --->   Operation 79 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_6)   --->   "%select_ln38_7 = select i1 %tmp_2, i16 65535, i16 0" [fcnn.cpp:38]   --->   Operation 80 'select' 'select_ln38_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_6)   --->   "%select_ln38_2 = select i1 %icmp_ln38_3, i16 %trunc_ln38_3, i16 %select_ln38_7" [fcnn.cpp:38]   --->   Operation 81 'select' 'select_ln38_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln38cast = trunc i32 %sext_ln38" [fcnn.cpp:38]   --->   Operation 82 'trunc' 'sext_ln38cast' <Predicate = (!icmp_ln38 & icmp_ln38_4)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (3.67ns)   --->   "%shl_ln38 = shl i16 %trunc_ln38_2, i16 %sext_ln38cast" [fcnn.cpp:38]   --->   Operation 83 'shl' 'shl_ln38' <Predicate = (!icmp_ln38 & icmp_ln38_4)> <Delay = 3.67> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_5)   --->   "%select_ln38_3 = select i1 %icmp_ln38_4, i16 %shl_ln38, i16 0" [fcnn.cpp:38]   --->   Operation 84 'select' 'select_ln38_3' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_5)   --->   "%select_ln38_4 = select i1 %icmp_ln38, i16 0, i16 %select_ln38_3" [fcnn.cpp:38]   --->   Operation 85 'select' 'select_ln38_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_5)   --->   "%xor_ln38 = xor i1 %icmp_ln38, i1 1" [fcnn.cpp:38]   --->   Operation 86 'xor' 'xor_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_5)   --->   "%and_ln38 = and i1 %icmp_ln38_2, i1 %xor_ln38" [fcnn.cpp:38]   --->   Operation 87 'and' 'and_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln38_5 = select i1 %and_ln38, i16 %trunc_ln38_2, i16 %select_ln38_4" [fcnn.cpp:38]   --->   Operation 88 'select' 'select_ln38_5' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_1)   --->   "%or_ln38 = or i1 %icmp_ln38, i1 %icmp_ln38_2" [fcnn.cpp:38]   --->   Operation 89 'or' 'or_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_1)   --->   "%xor_ln38_1 = xor i1 %or_ln38, i1 1" [fcnn.cpp:38]   --->   Operation 90 'xor' 'xor_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln38_1 = and i1 %icmp_ln38_1, i1 %xor_ln38_1" [fcnn.cpp:38]   --->   Operation 91 'and' 'and_ln38_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln38_6 = select i1 %and_ln38_1, i16 %select_ln38_2, i16 %select_ln38_5" [fcnn.cpp:38]   --->   Operation 92 'select' 'select_ln38_6' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 103 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.37>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_35_4_VITIS_LOOP_36_5_str"   --->   Operation 93 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1270, i64 0"   --->   Operation 94 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln35_1, i6 0" [fcnn.cpp:38]   --->   Operation 95 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (2.12ns)   --->   "%add_ln38_1 = add i10 %tmp_s, i10 %zext_ln38_2" [fcnn.cpp:38]   --->   Operation 96 'add' 'add_ln38_1' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i10 %add_ln38_1" [fcnn.cpp:38]   --->   Operation 97 'zext' 'zext_ln38_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%weight_tile_addr = getelementptr i16 %weight_tile, i64 0, i64 %zext_ln38_3" [fcnn.cpp:38]   --->   Operation 98 'getelementptr' 'weight_tile_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [fcnn.cpp:37]   --->   Operation 99 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [fcnn.cpp:36]   --->   Operation 100 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln38 = store i16 %select_ln38_6, i10 %weight_tile_addr" [fcnn.cpp:38]   --->   Operation 101 'store' 'store_ln38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.cond49" [fcnn.cpp:36]   --->   Operation 102 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln35_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tile]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 01000000000]
i                     (alloca           ) [ 01000000000]
indvar_flatten        (alloca           ) [ 01000000000]
tile_read             (read             ) [ 01110000000]
add_ln35_1_read       (read             ) [ 00000000000]
select_ln27_read      (read             ) [ 00000000000]
store_ln0             (store            ) [ 00000000000]
store_ln0             (store            ) [ 00000000000]
store_ln0             (store            ) [ 00000000000]
br_ln0                (br               ) [ 00000000000]
j_1                   (load             ) [ 00000000000]
indvar_flatten_load   (load             ) [ 00000000000]
zext_ln36             (zext             ) [ 00000000000]
icmp_ln36             (icmp             ) [ 00000000000]
icmp_ln35             (icmp             ) [ 01111111110]
add_ln35_2            (add              ) [ 00000000000]
br_ln35               (br               ) [ 00000000000]
i_load                (load             ) [ 00000000000]
add_ln35              (add              ) [ 00000000000]
select_ln35           (select           ) [ 01110000000]
select_ln35_1         (select           ) [ 01111111111]
zext_ln38_1           (zext             ) [ 01110000000]
add_ln36_1            (add              ) [ 00000000000]
store_ln36            (store            ) [ 00000000000]
store_ln36            (store            ) [ 00000000000]
store_ln36            (store            ) [ 00000000000]
mul_ln38              (mul              ) [ 01001000000]
zext_ln38_2           (zext             ) [ 01001111111]
add_ln36              (add              ) [ 00000000000]
zext_ln38_4           (zext             ) [ 01001000000]
add_ln38_2            (add              ) [ 00000000000]
zext_ln38_5           (zext             ) [ 00000000000]
weights_addr          (getelementptr    ) [ 01000100000]
weights_load          (load             ) [ 01000011110]
pf                    (fpext            ) [ 00000000000]
bitcast_ln724         (bitcast          ) [ 00000000000]
trunc_ln38            (trunc            ) [ 01000000100]
tmp                   (bitselect        ) [ 01000000100]
tmp_1                 (partselect       ) [ 01000000100]
trunc_ln38_1          (trunc            ) [ 01000000100]
zext_ln38             (zext             ) [ 00000000000]
zext_ln38_1_cast      (bitconcatenate   ) [ 00000000000]
zext_ln38_6           (zext             ) [ 00000000000]
sub_ln38              (sub              ) [ 00000000000]
select_ln38           (select           ) [ 01000000010]
icmp_ln38             (icmp             ) [ 01000000010]
sub_ln38_1            (sub              ) [ 00000000000]
icmp_ln38_1           (icmp             ) [ 01000000010]
add_ln38              (add              ) [ 00000000000]
sub_ln38_2            (sub              ) [ 00000000000]
select_ln38_1         (select           ) [ 01000000010]
icmp_ln38_2           (icmp             ) [ 01000000010]
trunc_ln38_2          (trunc            ) [ 01000000010]
tmp_3                 (partselect       ) [ 00000000000]
icmp_ln38_4           (icmp             ) [ 01000000010]
sext_ln38             (sext             ) [ 00000000000]
icmp_ln38_3           (icmp             ) [ 00000000000]
zext_ln38_7           (zext             ) [ 00000000000]
ashr_ln38             (ashr             ) [ 00000000000]
trunc_ln38_3          (trunc            ) [ 00000000000]
bitcast_ln724_1       (bitcast          ) [ 00000000000]
tmp_2                 (bitselect        ) [ 00000000000]
select_ln38_7         (select           ) [ 00000000000]
select_ln38_2         (select           ) [ 00000000000]
sext_ln38cast         (trunc            ) [ 00000000000]
shl_ln38              (shl              ) [ 00000000000]
select_ln38_3         (select           ) [ 00000000000]
select_ln38_4         (select           ) [ 00000000000]
xor_ln38              (xor              ) [ 00000000000]
and_ln38              (and              ) [ 00000000000]
select_ln38_5         (select           ) [ 00000000000]
or_ln38               (or               ) [ 00000000000]
xor_ln38_1            (xor              ) [ 00000000000]
and_ln38_1            (and              ) [ 00000000000]
select_ln38_6         (select           ) [ 01000000001]
specloopname_ln0      (specloopname     ) [ 00000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
tmp_s                 (bitconcatenate   ) [ 00000000000]
add_ln38_1            (add              ) [ 00000000000]
zext_ln38_3           (zext             ) [ 00000000000]
weight_tile_addr      (getelementptr    ) [ 00000000000]
specpipeline_ln37     (specpipeline     ) [ 00000000000]
specloopname_ln36     (specloopname     ) [ 00000000000]
store_ln38            (store            ) [ 00000000000]
br_ln36               (br               ) [ 00000000000]
ret_ln0               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln27">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln27"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln35_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_tile">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_tile"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tile">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_35_4_VITIS_LOOP_36_5_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="j_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tile_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="0" index="1" bw="10" slack="0"/>
<pin id="111" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tile_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln35_1_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="14" slack="0"/>
<pin id="116" dir="0" index="1" bw="14" slack="0"/>
<pin id="117" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln35_1_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="select_ln27_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="10" slack="0"/>
<pin id="123" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln27_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="weights_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="13" slack="0"/>
<pin id="130" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="13" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_load/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="weight_tile_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="10" slack="0"/>
<pin id="143" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_tile_addr/10 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln38_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="1"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/10 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="pf/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln0_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="14" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln0_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="7" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="j_1_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="indvar_flatten_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="14" slack="0"/>
<pin id="175" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln36_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln36_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="10" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln35_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="14" slack="0"/>
<pin id="188" dir="0" index="1" bw="14" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln35_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="14" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln35_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="select_ln35_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="7" slack="0"/>
<pin id="211" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="select_ln35_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln38_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln36_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln36_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="14" slack="0"/>
<pin id="235" dir="0" index="1" bw="14" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln36_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln36_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="0" index="1" bw="7" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln38_2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="2"/>
<pin id="250" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_2/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln36_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="10" slack="2"/>
<pin id="254" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln38_4_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_4/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln38_5_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="13" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_5/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="bitcast_ln724_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln724/7 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln38_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="0" index="2" bw="7" slack="0"/>
<pin id="276" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="0"/>
<pin id="283" dir="0" index="2" bw="7" slack="0"/>
<pin id="284" dir="0" index="3" bw="7" slack="0"/>
<pin id="285" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="trunc_ln38_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38_1/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln38_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="11" slack="1"/>
<pin id="296" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/8 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln38_1_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="53" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="52" slack="1"/>
<pin id="301" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln38_1_cast/8 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln38_6_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="53" slack="0"/>
<pin id="306" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_6/8 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sub_ln38_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="53" slack="0"/>
<pin id="311" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln38_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="54" slack="0"/>
<pin id="317" dir="0" index="2" bw="53" slack="0"/>
<pin id="318" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/8 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln38_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="63" slack="1"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/8 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sub_ln38_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="12" slack="0"/>
<pin id="328" dir="0" index="1" bw="11" slack="0"/>
<pin id="329" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38_1/8 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln38_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="12" slack="0"/>
<pin id="334" dir="0" index="1" bw="5" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38_1/8 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln38_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="12" slack="0"/>
<pin id="340" dir="0" index="1" bw="4" slack="0"/>
<pin id="341" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/8 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sub_ln38_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="0" index="1" bw="12" slack="0"/>
<pin id="347" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38_2/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="select_ln38_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="12" slack="0"/>
<pin id="353" dir="0" index="2" bw="12" slack="0"/>
<pin id="354" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_1/8 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln38_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="12" slack="0"/>
<pin id="360" dir="0" index="1" bw="5" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38_2/8 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln38_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="54" slack="0"/>
<pin id="366" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38_2/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="12" slack="0"/>
<pin id="371" dir="0" index="2" bw="4" slack="0"/>
<pin id="372" dir="0" index="3" bw="5" slack="0"/>
<pin id="373" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln38_4_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38_4/8 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sext_ln38_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="12" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/9 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln38_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="1"/>
<pin id="389" dir="0" index="1" bw="7" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38_3/9 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln38_7_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="0"/>
<pin id="394" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_7/9 "/>
</bind>
</comp>

<comp id="396" class="1004" name="ashr_ln38_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="54" slack="1"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln38/9 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln38_3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="54" slack="0"/>
<pin id="403" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38_3/9 "/>
</bind>
</comp>

<comp id="405" class="1004" name="bitcast_ln724_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="4"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln724_1/9 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="6" slack="0"/>
<pin id="412" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln38_7_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_7/9 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln38_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="0"/>
<pin id="427" dir="0" index="2" bw="16" slack="0"/>
<pin id="428" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_2/9 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sext_ln38cast_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="12" slack="0"/>
<pin id="434" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln38cast/9 "/>
</bind>
</comp>

<comp id="436" class="1004" name="shl_ln38_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="1"/>
<pin id="438" dir="0" index="1" bw="16" slack="0"/>
<pin id="439" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln38/9 "/>
</bind>
</comp>

<comp id="441" class="1004" name="select_ln38_3_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="0" index="1" bw="16" slack="0"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_3/9 "/>
</bind>
</comp>

<comp id="448" class="1004" name="select_ln38_4_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="16" slack="0"/>
<pin id="452" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_4/9 "/>
</bind>
</comp>

<comp id="455" class="1004" name="xor_ln38_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38/9 "/>
</bind>
</comp>

<comp id="460" class="1004" name="and_ln38_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38/9 "/>
</bind>
</comp>

<comp id="465" class="1004" name="select_ln38_5_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="16" slack="1"/>
<pin id="468" dir="0" index="2" bw="16" slack="0"/>
<pin id="469" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_5/9 "/>
</bind>
</comp>

<comp id="472" class="1004" name="or_ln38_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="0" index="1" bw="1" slack="1"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38/9 "/>
</bind>
</comp>

<comp id="476" class="1004" name="xor_ln38_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38_1/9 "/>
</bind>
</comp>

<comp id="482" class="1004" name="and_ln38_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38_1/9 "/>
</bind>
</comp>

<comp id="487" class="1004" name="select_ln38_6_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="16" slack="0"/>
<pin id="490" dir="0" index="2" bw="16" slack="0"/>
<pin id="491" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_6/9 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_s_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="10" slack="0"/>
<pin id="497" dir="0" index="1" bw="4" slack="9"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln38_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="0" index="1" bw="7" slack="7"/>
<pin id="505" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/10 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln38_3_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="10" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_3/10 "/>
</bind>
</comp>

<comp id="512" class="1007" name="grp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="0" index="1" bw="10" slack="0"/>
<pin id="515" dir="0" index="2" bw="10" slack="0"/>
<pin id="516" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln38/1 add_ln38_2/3 "/>
</bind>
</comp>

<comp id="521" class="1005" name="j_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="7" slack="0"/>
<pin id="523" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="528" class="1005" name="i_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="0"/>
<pin id="530" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="535" class="1005" name="indvar_flatten_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="14" slack="0"/>
<pin id="537" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="542" class="1005" name="tile_read_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="10" slack="2"/>
<pin id="544" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tile_read "/>
</bind>
</comp>

<comp id="547" class="1005" name="icmp_ln35_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="8"/>
<pin id="549" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="551" class="1005" name="select_ln35_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="7" slack="2"/>
<pin id="553" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="select_ln35 "/>
</bind>
</comp>

<comp id="556" class="1005" name="select_ln35_1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="9"/>
<pin id="558" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="select_ln35_1 "/>
</bind>
</comp>

<comp id="561" class="1005" name="zext_ln38_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="13" slack="1"/>
<pin id="563" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln38_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="zext_ln38_2_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="10" slack="7"/>
<pin id="568" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln38_2 "/>
</bind>
</comp>

<comp id="571" class="1005" name="zext_ln38_4_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="13" slack="1"/>
<pin id="573" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln38_4 "/>
</bind>
</comp>

<comp id="576" class="1005" name="weights_addr_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="13" slack="1"/>
<pin id="578" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="581" class="1005" name="weights_load_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_load "/>
</bind>
</comp>

<comp id="587" class="1005" name="trunc_ln38_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="63" slack="1"/>
<pin id="589" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln38 "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="597" class="1005" name="tmp_1_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="11" slack="1"/>
<pin id="599" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="602" class="1005" name="trunc_ln38_1_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="52" slack="1"/>
<pin id="604" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln38_1 "/>
</bind>
</comp>

<comp id="607" class="1005" name="select_ln38_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="54" slack="1"/>
<pin id="609" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38 "/>
</bind>
</comp>

<comp id="612" class="1005" name="icmp_ln38_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="1"/>
<pin id="614" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="619" class="1005" name="icmp_ln38_1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="1"/>
<pin id="621" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln38_1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="select_ln38_1_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="12" slack="1"/>
<pin id="626" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38_1 "/>
</bind>
</comp>

<comp id="630" class="1005" name="icmp_ln38_2_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln38_2 "/>
</bind>
</comp>

<comp id="636" class="1005" name="trunc_ln38_2_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="1"/>
<pin id="638" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln38_2 "/>
</bind>
</comp>

<comp id="642" class="1005" name="icmp_ln38_4_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln38_4 "/>
</bind>
</comp>

<comp id="647" class="1005" name="select_ln38_6_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="1"/>
<pin id="649" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="179"><net_src comp="170" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="120" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="173" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="114" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="173" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="205"><net_src comp="198" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="180" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="170" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="220"><net_src comp="180" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="201" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="198" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="207" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="192" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="215" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="227" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="251" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="267"><net_src comp="152" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="32" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="264" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="34" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="286"><net_src comp="36" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="264" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="38" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="40" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="293"><net_src comp="264" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="302"><net_src comp="42" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="46" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="304" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="48" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="50" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="294" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="52" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="326" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="54" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="326" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="332" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="338" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="344" pin="2"/><net_sink comp="350" pin=2"/></net>

<net id="362"><net_src comp="326" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="52" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="314" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="56" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="350" pin="3"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="58" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="60" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="382"><net_src comp="368" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="62" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="391"><net_src comp="64" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="384" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="396" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="413"><net_src comp="66" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="405" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="68" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="421"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="70" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="72" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="429"><net_src comp="387" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="401" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="416" pin="3"/><net_sink comp="424" pin=2"/></net>

<net id="435"><net_src comp="384" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="447"><net_src comp="72" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="453"><net_src comp="72" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="454"><net_src comp="441" pin="3"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="44" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="455" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="448" pin="3"/><net_sink comp="465" pin=2"/></net>

<net id="480"><net_src comp="472" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="44" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="476" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="424" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="465" pin="3"/><net_sink comp="487" pin=2"/></net>

<net id="500"><net_src comp="82" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="84" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="495" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="517"><net_src comp="223" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="26" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="256" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="520"><net_src comp="512" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="524"><net_src comp="96" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="527"><net_src comp="521" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="531"><net_src comp="100" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="534"><net_src comp="528" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="538"><net_src comp="104" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="545"><net_src comp="108" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="550"><net_src comp="186" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="207" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="559"><net_src comp="215" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="564"><net_src comp="223" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="569"><net_src comp="248" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="574"><net_src comp="256" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="579"><net_src comp="126" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="584"><net_src comp="133" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="590"><net_src comp="268" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="595"><net_src comp="272" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="600"><net_src comp="280" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="605"><net_src comp="290" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="610"><net_src comp="314" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="615"><net_src comp="321" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="618"><net_src comp="612" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="622"><net_src comp="332" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="627"><net_src comp="350" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="633"><net_src comp="358" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="639"><net_src comp="364" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="645"><net_src comp="378" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="650"><net_src comp="487" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="146" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_tile | {10 }
 - Input state : 
	Port: mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 : select_ln27 | {1 }
	Port: mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 : add_ln35_1 | {1 }
	Port: mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 : tile | {1 }
	Port: mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5 : weights | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		j_1 : 1
		indvar_flatten_load : 1
		zext_ln36 : 2
		icmp_ln36 : 3
		icmp_ln35 : 2
		add_ln35_2 : 2
		br_ln35 : 3
		i_load : 1
		add_ln35 : 2
		select_ln35 : 4
		select_ln35_1 : 4
		zext_ln38_1 : 5
		mul_ln38 : 6
		add_ln36_1 : 5
		store_ln36 : 3
		store_ln36 : 5
		store_ln36 : 6
	State 2
	State 3
		add_ln36 : 1
		zext_ln38_4 : 2
		add_ln38_2 : 3
	State 4
		zext_ln38_5 : 1
		weights_addr : 2
		weights_load : 3
	State 5
	State 6
	State 7
		bitcast_ln724 : 1
		trunc_ln38 : 2
		tmp : 2
		tmp_1 : 2
		trunc_ln38_1 : 2
	State 8
		zext_ln38_6 : 1
		sub_ln38 : 2
		select_ln38 : 3
		sub_ln38_1 : 1
		icmp_ln38_1 : 2
		add_ln38 : 2
		sub_ln38_2 : 2
		select_ln38_1 : 3
		icmp_ln38_2 : 2
		trunc_ln38_2 : 4
		tmp_3 : 4
		icmp_ln38_4 : 5
	State 9
		zext_ln38_7 : 1
		ashr_ln38 : 2
		trunc_ln38_3 : 3
		tmp_2 : 1
		select_ln38_7 : 2
		select_ln38_2 : 4
		sext_ln38cast : 1
		shl_ln38 : 2
		select_ln38_3 : 3
		select_ln38_4 : 4
		select_ln38_5 : 5
		select_ln38_6 : 6
	State 10
		add_ln38_1 : 1
		zext_ln38_3 : 2
		weight_tile_addr : 3
		store_ln38 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln36_fu_180       |    0    |    0    |    17   |
|          |       icmp_ln35_fu_186       |    0    |    0    |    21   |
|          |       icmp_ln38_fu_321       |    0    |    0    |    70   |
|   icmp   |      icmp_ln38_1_fu_332      |    0    |    0    |    19   |
|          |      icmp_ln38_2_fu_358      |    0    |    0    |    19   |
|          |      icmp_ln38_4_fu_378      |    0    |    0    |    15   |
|          |      icmp_ln38_3_fu_387      |    0    |    0    |    19   |
|----------|------------------------------|---------|---------|---------|
|   ashr   |       ashr_ln38_fu_396       |    0    |    0    |   161   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln35_fu_207      |    0    |    0    |    7    |
|          |     select_ln35_1_fu_215     |    0    |    0    |    4    |
|          |      select_ln38_fu_314      |    0    |    0    |    54   |
|          |     select_ln38_1_fu_350     |    0    |    0    |    12   |
|  select  |     select_ln38_7_fu_416     |    0    |    0    |    2    |
|          |     select_ln38_2_fu_424     |    0    |    0    |    16   |
|          |     select_ln38_3_fu_441     |    0    |    0    |    16   |
|          |     select_ln38_4_fu_448     |    0    |    0    |    16   |
|          |     select_ln38_5_fu_465     |    0    |    0    |    16   |
|          |     select_ln38_6_fu_487     |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln35_2_fu_192      |    0    |    0    |    21   |
|          |        add_ln35_fu_201       |    0    |    0    |    13   |
|    add   |       add_ln36_1_fu_227      |    0    |    0    |    14   |
|          |        add_ln36_fu_251       |    0    |    0    |    17   |
|          |        add_ln38_fu_338       |    0    |    0    |    19   |
|          |       add_ln38_1_fu_502      |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|
|          |        sub_ln38_fu_308       |    0    |    0    |    60   |
|    sub   |       sub_ln38_1_fu_326      |    0    |    0    |    19   |
|          |       sub_ln38_2_fu_344      |    0    |    0    |    19   |
|----------|------------------------------|---------|---------|---------|
|    shl   |        shl_ln38_fu_436       |    0    |    0    |    35   |
|----------|------------------------------|---------|---------|---------|
|    xor   |        xor_ln38_fu_455       |    0    |    0    |    2    |
|          |       xor_ln38_1_fu_476      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |        and_ln38_fu_460       |    0    |    0    |    2    |
|          |       and_ln38_1_fu_482      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    or    |        or_ln38_fu_472        |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_512          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     tile_read_read_fu_108    |    0    |    0    |    0    |
|   read   |  add_ln35_1_read_read_fu_114 |    0    |    0    |    0    |
|          | select_ln27_read_read_fu_120 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   fpext  |          grp_fu_152          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln36_fu_176       |    0    |    0    |    0    |
|          |      zext_ln38_1_fu_223      |    0    |    0    |    0    |
|          |      zext_ln38_2_fu_248      |    0    |    0    |    0    |
|          |      zext_ln38_4_fu_256      |    0    |    0    |    0    |
|   zext   |      zext_ln38_5_fu_260      |    0    |    0    |    0    |
|          |       zext_ln38_fu_294       |    0    |    0    |    0    |
|          |      zext_ln38_6_fu_304      |    0    |    0    |    0    |
|          |      zext_ln38_7_fu_392      |    0    |    0    |    0    |
|          |      zext_ln38_3_fu_507      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln38_fu_268      |    0    |    0    |    0    |
|          |      trunc_ln38_1_fu_290     |    0    |    0    |    0    |
|   trunc  |      trunc_ln38_2_fu_364     |    0    |    0    |    0    |
|          |      trunc_ln38_3_fu_401     |    0    |    0    |    0    |
|          |     sext_ln38cast_fu_432     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|          tmp_fu_272          |    0    |    0    |    0    |
|          |         tmp_2_fu_408         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_1_fu_280         |    0    |    0    |    0    |
|          |         tmp_3_fu_368         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|    zext_ln38_1_cast_fu_297   |    0    |    0    |    0    |
|          |         tmp_s_fu_495         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       sext_ln38_fu_384       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |    0    |   744   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_528      |    4   |
|   icmp_ln35_reg_547  |    1   |
|  icmp_ln38_1_reg_619 |    1   |
|  icmp_ln38_2_reg_630 |    1   |
|  icmp_ln38_4_reg_642 |    1   |
|   icmp_ln38_reg_612  |    1   |
|indvar_flatten_reg_535|   14   |
|       j_reg_521      |    7   |
| select_ln35_1_reg_556|    4   |
|  select_ln35_reg_551 |    7   |
| select_ln38_1_reg_624|   12   |
| select_ln38_6_reg_647|   16   |
|  select_ln38_reg_607 |   54   |
|   tile_read_reg_542  |   10   |
|     tmp_1_reg_597    |   11   |
|      tmp_reg_592     |    1   |
| trunc_ln38_1_reg_602 |   52   |
| trunc_ln38_2_reg_636 |   16   |
|  trunc_ln38_reg_587  |   63   |
| weights_addr_reg_576 |   13   |
| weights_load_reg_581 |   32   |
|  zext_ln38_1_reg_561 |   13   |
|  zext_ln38_2_reg_566 |   10   |
|  zext_ln38_4_reg_571 |   13   |
+----------------------+--------+
|         Total        |   357  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_133 |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_512    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_512    |  p1  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   54   ||   4.83  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   744  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   357  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   357  |   771  |
+-----------+--------+--------+--------+--------+
