m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/test/aluGroupDecoderTests
valuGroupDecoder
Z1 !s110 1698764863
!i10b 1
!s100 VL3:RR=dYY`07NH7on6Bk1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
Im@2o_PnQkZImVQAYAMbdb3
R0
w1697727239
8C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
!i122 0
L0 34 135
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1698764863.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source|-work|work|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source -work work -O0
Z7 tCvgOpt 0
nalu@group@decoder
valuGroupDecoderTests
R1
!i10b 1
!s100 :^WcXmXJRmfIPCHRcnUZ63
R2
IVTGO121PNBACPFaB3>^GV0
R0
w1698764841
8C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/test/aluGroupDecoderTests.v
FC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/test/aluGroupDecoderTests.v
!i122 2
L0 5 209
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/testSetup.v|C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/test/aluGroupDecoderTests.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/test|-work|work|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/test/aluGroupDecoderTests.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/test -work work -O0
R7
nalu@group@decoder@tests
vinstructionPhaseDecoder
R1
!i10b 1
!s100 fj`2W^TBDYPnQ=olG2DBN1
R2
IN3zb`L^oCgoP1<n=P<7CG3
R0
w1698762188
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 1
L0 3 76
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source|-work|work|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source -work work -O0
R7
ninstruction@phase@decoder
