// Seed: 426867743
module module_0;
  assign id_1[1'b0] = 1;
  logic [7:0] id_2 = id_1;
  assign id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  wor  id_8, id_9 = 1'b0;
  module_0 modCall_1 ();
  id_10(
      .id_0(id_3), .id_1(id_8)
  );
endmodule
