\# RTL Design Basics



This project contains fundamental RTL modules implemented in Verilog.



\## Modules Implemented

\- Half Adder

\- Full Adder

\- 4:1 Multiplexer

\- 2:4 Decoder



\## Directory Structure



src → RTL source files

testbench → Testbench files

waveforms → Simulation results

schematic → Circuit schematics





\## Example: Full Adder Simulation



\### Waveform

!\[Full Adder Waveform](waveforms/Full\_Adder\_Wave.jpeg)



\### Schematic

!\[Full Adder Schematic](schematic/Full\_Adder\_schematic.jpeg)



\## Author

B Gowrish



