Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:32:27 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/mem/post_route_timing.rpt
| Design       : mem
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
addr[6]                        mem_reg/ADDRARDADDR[10]        inf           
addr[7]                        mem_reg/ADDRARDADDR[11]        inf           
addr[8]                        mem_reg/ADDRARDADDR[12]        inf           
addr[9]                        mem_reg/ADDRARDADDR[13]        inf           
addr[0]                        mem_reg/ADDRARDADDR[4]         inf           
addr[1]                        mem_reg/ADDRARDADDR[5]         inf           
addr[2]                        mem_reg/ADDRARDADDR[6]         inf           
addr[3]                        mem_reg/ADDRARDADDR[7]         inf           
addr[4]                        mem_reg/ADDRARDADDR[8]         inf           
addr[5]                        mem_reg/ADDRARDADDR[9]         inf           
d_i[0]                         mem_reg/DIADI[0]               inf           
d_i[1]                         mem_reg/DIADI[1]               inf           
d_i[2]                         mem_reg/DIADI[2]               inf           
d_i[3]                         mem_reg/DIADI[3]               inf           
d_i[4]                         mem_reg/DIADI[4]               inf           
d_i[5]                         mem_reg/DIADI[5]               inf           
d_i[6]                         mem_reg/DIADI[6]               inf           
d_i[7]                         mem_reg/DIADI[7]               inf           
wr                             mem_reg/WEA[0]                 inf           
wr                             mem_reg/WEA[1]                 inf           
mem_reg/CLKARDCLK              d_o[0]                         inf           
mem_reg/CLKARDCLK              d_o[1]                         inf           
mem_reg/CLKARDCLK              d_o[2]                         inf           
mem_reg/CLKARDCLK              d_o[3]                         inf           
mem_reg/CLKARDCLK              d_o[4]                         inf           
mem_reg/CLKARDCLK              d_o[5]                         inf           
mem_reg/CLKARDCLK              d_o[6]                         inf           
mem_reg/CLKARDCLK              d_o[7]                         inf           



