
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104715                       # Number of seconds simulated
sim_ticks                                104715182265                       # Number of ticks simulated
final_tick                               632659298277                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 188527                       # Simulator instruction rate (inst/s)
host_op_rate                                   243993                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6155939                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907060                       # Number of bytes of host memory used
host_seconds                                 17010.43                       # Real time elapsed on the host
sim_insts                                  3206925291                       # Number of instructions simulated
sim_ops                                    4150433595                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1172992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1484160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2153984                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4816256                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1489920                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1489920                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9164                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11595                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16828                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 37627                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11640                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11640                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15891                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11201738                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17113                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14173303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15891                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20569930                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                45993865                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15891                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17113                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15891                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              48895                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14228309                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14228309                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14228309                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15891                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11201738                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17113                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14173303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15891                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20569930                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               60222175                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               251115546                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20660636                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16890501                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2012964                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8474013                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8110488                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2118105                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91404                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199035185                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             116078531                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20660636                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10228593                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24181255                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5583330                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4529215                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12192499                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2014639                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231282466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.615403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.959641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207101211     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1161199      0.50%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1770621      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2420274      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2485083      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2076941      0.90%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1177959      0.51%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1737630      0.75%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11351548      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231282466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082275                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462251                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       196758551                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6824504                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24117360                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45483                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3536567                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3410900                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     142215917                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1329                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3536567                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197315135                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1353619                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4067583                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23615593                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1393968                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     142126014                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1027                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        315467                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       556653                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          814                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    197507853                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    661461386                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    661461386                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170748560                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26759248                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39151                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22482                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4052874                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13492385                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7402330                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       131057                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1668314                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141931528                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39128                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134631007                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27356                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16116311                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     38292047                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5792                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231282466                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582106                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270866                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174300529     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23271531     10.06%     85.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12024223      5.20%     90.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9028718      3.90%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7017764      3.03%     97.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2821190      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1795939      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       908340      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       114232      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231282466                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          24244     10.21%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         86997     36.63%     46.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126244     53.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    112791917     83.78%     83.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2087906      1.55%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12389270      9.20%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7345245      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134631007                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.536132                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             237485                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001764                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500809317                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    158087311                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132611399                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134868492                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       312787                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2224514                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       179917                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           66                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3536567                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1072692                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       127871                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141970657                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65104                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13492385                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7402330                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22460                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         94427                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          344                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172507                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1143906                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2316413                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132802256                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11682537                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1828747                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19025912                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18773169                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7343375                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.528849                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132611558                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132611399                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76331729                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204448753                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.528089                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.373354                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904055                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19074307                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2045925                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227745899                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.539654                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388811                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177459455     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24813122     10.90%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9412148      4.13%     92.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4545564      2.00%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3781554      1.66%     96.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2249980      0.99%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1887754      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       843271      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2753051      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227745899                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904055                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490280                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267871                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627217                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781424                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507745                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2753051                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           366971210                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          287493538                       # The number of ROB writes
system.switch_cpus0.timesIdled                3100257                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19833080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.511155                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.511155                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.398223                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.398223                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       598552822                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184007916                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      132367734                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               251115546                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18919597                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16794068                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1634734                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9963685                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9676988                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1206607                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        47369                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    203871192                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             107078188                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18919597                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10883595                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21666957                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4985459                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1975794                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12470729                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1629377                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    230856137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.522837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.773121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       209189180     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          986813      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1833716      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1593314      0.69%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3198225      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3865462      1.67%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          930963      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          507829      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8750635      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    230856137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075342                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.426410                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       202381413                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3481155                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21633397                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22368                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3337802                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1858035                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4381                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     120630062                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1318                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3337802                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       202624616                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1618109                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1133183                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21402482                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       739935                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     120530324                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         77895                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       454444                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    159230909                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    545076674                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    545076674                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    131773862                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27457047                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16658                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8334                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2309757                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20911421                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3726968                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        66479                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       832654                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         120077881                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16658                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        114085025                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        72270                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18015152                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37812760                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    230856137                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.494182                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.177222                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    182025171     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20487381      8.87%     87.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10491472      4.54%     92.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6034688      2.61%     94.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6732378      2.92%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3362262      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1349810      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       312846      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        60129      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    230856137                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         211784     48.22%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        159663     36.36%     84.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        67721     15.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     89611391     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       907543      0.80%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8324      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19849856     17.40%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3707911      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     114085025                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.454313                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             439168                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003849                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    459537625                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    138109960                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    111451966                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     114524193                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       201849                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3457465                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          269                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          269                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        94233                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3337802                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1097266                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58085                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    120094541                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5301                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20911421                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3726968                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8334                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33514                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          447                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          269                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       739836                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       980738                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1720574                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    113074323                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19601597                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1010702                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23309468                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17467698                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3707871                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.450288                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             111481971                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            111451966                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         63757540                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        147387521                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.443827                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432584                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89692059                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    101112454                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18984488                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16648                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1638691                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    227518335                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444415                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294298                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    189598035     83.33%     83.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14394292      6.33%     89.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11212406      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2222221      0.98%     95.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2810674      1.24%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       953000      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4051628      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       899409      0.40%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1376670      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    227518335                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89692059                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     101112454                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21086691                       # Number of memory references committed
system.switch_cpus1.commit.loads             17453956                       # Number of loads committed
system.switch_cpus1.commit.membars               8324                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15942605                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87973305                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1282233                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1376670                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           346238607                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          243531751                       # The number of ROB writes
system.switch_cpus1.timesIdled                5374483                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20259409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89692059                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            101112454                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89692059                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.799752                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.799752                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.357174                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.357174                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       523521799                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      145463990                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      127495957                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16648                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               251115546                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22925036                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18568235                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2098446                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9089838                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8635084                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2573138                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94877                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    193717974                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             127466100                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22925036                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11208222                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27918718                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6445113                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4177258                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12121287                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2098549                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    230113195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.680689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.053829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       202194477     87.87%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2601390      1.13%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2040742      0.89%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4808560      2.09%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1034941      0.45%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1609829      0.70%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1235733      0.54%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          776481      0.34%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13811042      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    230113195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.091293                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.507599                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       191579133                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6379107                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27806719                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        92784                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4255448                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3956095                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        44428                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     156329753                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        80722                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4255448                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       192106364                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1651830                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3266186                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27340807                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1492556                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156186624                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        21166                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        286924                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       560369                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       184540                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    219701988                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    728843588                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    728843588                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178336707                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        41365262                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39412                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22127                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4925389                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15179541                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7550208                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       141971                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1681611                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         155074911                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39384                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145626051                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       147890                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     25976339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     54111673                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4836                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    230113195                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.632845                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.303844                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    167361936     72.73%     72.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26873897     11.68%     84.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13036813      5.67%     90.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8722504      3.79%     93.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8075052      3.51%     97.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2712680      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2799224      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       396648      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       134441      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    230113195                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         417862     58.94%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     58.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        145475     20.52%     79.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       145583     20.54%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122309085     83.99%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2206271      1.52%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17275      0.01%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13603682      9.34%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7489738      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145626051                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.579917                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             708920                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004868                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    522222099                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181091135                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141892315                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146334971                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       366389                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3442635                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1040                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          501                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       209734                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4255448                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1068432                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       100058                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    155114295                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        10394                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15179541                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7550208                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22110                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         84819                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          501                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1139107                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1192119                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2331226                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142976205                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13134769                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2649838                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20623218                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20265580                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7488449                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.569364                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141893350                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141892315                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         84019587                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        232008849                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.565048                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.362140                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104476126                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128306819                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     26808654                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34548                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2101734                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    225857747                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.568087                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.372799                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    171987028     76.15%     76.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25349981     11.22%     87.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11068437      4.90%     92.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      6287696      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4557323      2.02%     97.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1788735      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1383507      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       997453      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2437587      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    225857747                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104476126                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128306819                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19077371                       # Number of memory references committed
system.switch_cpus2.commit.loads             11736906                       # Number of loads committed
system.switch_cpus2.commit.membars              17274                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18435233                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115609106                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2612133                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2437587                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           378535633                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          314486535                       # The number of ROB writes
system.switch_cpus2.timesIdled                3130821                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               21002351                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104476126                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128306819                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104476126                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.403569                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.403569                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.416048                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.416048                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       643992276                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197590136                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      144368500                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34548                       # number of misc regfile writes
system.l2.replacements                          37629                       # number of replacements
system.l2.tagsinuse                      32767.979364                       # Cycle average of tags in use
system.l2.total_refs                          1082751                       # Total number of references to valid blocks.
system.l2.sampled_refs                          70397                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.380641                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           934.686998                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.565883                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3915.588208                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.749165                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4930.162704                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.440851                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5566.285498                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5585.767923                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6416.816389                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5389.915745                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.028524                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000292                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.119494                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000298                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.150457                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000288                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.169870                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.170464                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.195826                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.164487                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        43411                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        34231                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        59842                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  137484                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            54672                       # number of Writeback hits
system.l2.Writeback_hits::total                 54672                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        43411                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        34231                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        59842                       # number of demand (read+write) hits
system.l2.demand_hits::total                   137484                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        43411                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        34231                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        59842                       # number of overall hits
system.l2.overall_hits::total                  137484                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9161                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        11595                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        16828                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 37624                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9164                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        11595                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        16828                       # number of demand (read+write) misses
system.l2.demand_misses::total                  37627                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9164                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        11595                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        16828                       # number of overall misses
system.l2.overall_misses::total                 37627                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1856256                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1509076987                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2134105                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1905328166                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1876853                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2761379569                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6181651936                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       511102                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        511102                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1856256                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1509588089                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2134105                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1905328166                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1876853                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2761379569                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6182163038                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1856256                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1509588089                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2134105                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1905328166                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1876853                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2761379569                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6182163038                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52572                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        45826                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        76670                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              175108                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        54672                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             54672                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52575                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        45826                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        76670                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               175111                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52575                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        45826                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        76670                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              175111                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.174256                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.253022                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.219486                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.214862                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.174303                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.253022                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.219486                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.214875                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.174303                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.253022                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.219486                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.214875                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 142788.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164728.412510                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152436.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164323.257094                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 144373.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164094.340920                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164300.763768                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 170367.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 170367.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 142788.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164730.258512                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152436.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164323.257094                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 144373.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164094.340920                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164301.247455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 142788.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164730.258512                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152436.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164323.257094                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 144373.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164094.340920                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164301.247455                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11640                       # number of writebacks
system.l2.writebacks::total                     11640                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9161                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        11595                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        16828                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            37624                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        11595                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        16828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37627                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        11595                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        16828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37627                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1098971                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    975173153                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1318832                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1229688387                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1119005                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1780863377                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3989261725                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       337059                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       337059                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1098971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    975510212                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1318832                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1229688387                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1119005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1780863377                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3989598784                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1098971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    975510212                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1318832                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1229688387                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1119005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1780863377                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3989598784                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.174256                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.253022                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.219486                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.214862                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.174303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.253022                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.219486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.214875                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.174303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.253022                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.219486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.214875                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 84536.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106448.330204                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94202.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106053.332212                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 86077.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105827.393451                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106029.707766                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       112353                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       112353                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 84536.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106450.263204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94202.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106053.332212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 86077.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105827.393451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106030.211922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 84536.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106450.263204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94202.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106053.332212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 86077.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105827.393451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106030.211922                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               492.996205                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012200104                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2053144.227181                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996205                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          480                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.769231                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790058                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12192482                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12192482                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12192482                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12192482                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12192482                       # number of overall hits
system.cpu0.icache.overall_hits::total       12192482                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2558473                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2558473                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2558473                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2558473                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2558473                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2558473                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12192499                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12192499                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12192499                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12192499                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12192499                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12192499                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 150498.411765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 150498.411765                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 150498.411765                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 150498.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 150498.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 150498.411765                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1965236                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1965236                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1965236                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1965236                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1965236                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1965236                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       151172                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       151172                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       151172                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       151172                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       151172                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       151172                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52575                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171842955                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52831                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3252.691696                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.295089                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.704911                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911309                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088691                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8574667                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8574667                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185169                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185169                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17539                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17539                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15759836                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15759836                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15759836                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15759836                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       149795                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       149795                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2892                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2892                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       152687                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        152687                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       152687                       # number of overall misses
system.cpu0.dcache.overall_misses::total       152687                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  15396629009                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15396629009                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    412884923                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    412884923                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15809513932                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15809513932                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15809513932                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15809513932                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8724462                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8724462                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15912523                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15912523                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15912523                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15912523                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017170                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017170                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000402                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000402                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009595                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009595                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009595                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009595                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 102784.665770                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102784.665770                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 142767.954011                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 142767.954011                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 103541.977588                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 103541.977588                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 103541.977588                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 103541.977588                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       711476                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 101639.428571                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24047                       # number of writebacks
system.cpu0.dcache.writebacks::total            24047                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        97223                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        97223                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2889                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2889                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       100112                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       100112                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       100112                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       100112                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52572                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52572                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52575                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52575                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52575                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52575                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4446115978                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4446115978                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       536002                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       536002                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4446651980                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4446651980                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4446651980                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4446651980                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006026                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006026                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003304                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003304                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003304                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003304                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84571.939017                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84571.939017                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 178667.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 178667.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 84577.308226                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84577.308226                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 84577.308226                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84577.308226                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.757208                       # Cycle average of tags in use
system.cpu1.icache.total_refs               923404287                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1706847.110906                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.757208                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022047                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866598                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12470715                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12470715                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12470715                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12470715                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12470715                       # number of overall hits
system.cpu1.icache.overall_hits::total       12470715                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2397305                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2397305                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2397305                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2397305                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2397305                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2397305                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12470729                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12470729                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12470729                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12470729                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12470729                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12470729                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 171236.071429                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 171236.071429                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 171236.071429                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 171236.071429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 171236.071429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 171236.071429                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2250505                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2250505                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2250505                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2250505                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2250505                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2250505                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160750.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160750.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160750.357143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160750.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160750.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160750.357143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45826                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227139964                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46082                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4929.038757                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   208.793422                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    47.206578                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.815599                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.184401                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17884326                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17884326                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3616037                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3616037                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8338                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8338                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8324                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8324                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21500363                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21500363                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21500363                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21500363                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       166151                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       166151                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       166151                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        166151                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       166151                       # number of overall misses
system.cpu1.dcache.overall_misses::total       166151                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17132153481                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17132153481                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17132153481                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17132153481                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17132153481                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17132153481                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18050477                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18050477                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3616037                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3616037                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8324                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8324                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21666514                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21666514                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21666514                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21666514                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009205                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009205                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007669                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007669                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007669                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007669                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 103111.949257                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103111.949257                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 103111.949257                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103111.949257                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 103111.949257                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103111.949257                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9318                       # number of writebacks
system.cpu1.dcache.writebacks::total             9318                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120325                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120325                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       120325                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       120325                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       120325                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       120325                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45826                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45826                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45826                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45826                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45826                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45826                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4245132608                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4245132608                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4245132608                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4245132608                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4245132608                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4245132608                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002115                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002115                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92635.896827                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92635.896827                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92635.896827                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92635.896827                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92635.896827                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92635.896827                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               490.997310                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013984543                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2065141.635438                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997310                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          478                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.766026                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12121272                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12121272                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12121272                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12121272                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12121272                       # number of overall hits
system.cpu2.icache.overall_hits::total       12121272                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2374601                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2374601                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2374601                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2374601                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2374601                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2374601                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12121287                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12121287                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12121287                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12121287                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12121287                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12121287                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158306.733333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158306.733333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158306.733333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158306.733333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158306.733333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158306.733333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1984753                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1984753                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1984753                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1984753                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1984753                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1984753                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 152673.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 152673.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 152673.307692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 152673.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 152673.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 152673.307692                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 76670                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180503143                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 76926                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2346.451694                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.086545                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.913455                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902682                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097318                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9840157                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9840157                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7305916                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7305916                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21907                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21907                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17274                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17274                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17146073                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17146073                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17146073                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17146073                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       183725                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       183725                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       183725                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        183725                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       183725                       # number of overall misses
system.cpu2.dcache.overall_misses::total       183725                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  18797038239                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  18797038239                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18797038239                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18797038239                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18797038239                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18797038239                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10023882                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10023882                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7305916                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7305916                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17274                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17274                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17329798                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17329798                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17329798                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17329798                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018329                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018329                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010602                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010602                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010602                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010602                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 102310.726570                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102310.726570                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 102310.726570                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102310.726570                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 102310.726570                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102310.726570                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21307                       # number of writebacks
system.cpu2.dcache.writebacks::total            21307                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       107055                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       107055                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       107055                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       107055                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       107055                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       107055                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        76670                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        76670                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        76670                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        76670                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        76670                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        76670                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6848980169                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6848980169                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6848980169                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6848980169                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6848980169                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6848980169                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007649                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007649                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004424                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004424                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004424                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004424                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89330.640003                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89330.640003                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89330.640003                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89330.640003                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89330.640003                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89330.640003                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
