
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _310_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _287_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ CLK (in)
                                         CLK (net)
                  0.00    0.00    0.00 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.03    0.05    0.12    0.12 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.05    0.00    0.12 ^ clkbuf_2_0__f_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.03    0.05    0.14    0.26 ^ clkbuf_2_0__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_0__leaf_CLK (net)
                  0.05    0.00    0.26 ^ _310_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.06    0.33    0.58 v _310_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         x3.B (net)
                  0.06    0.00    0.58 v _132_/A (sky130_fd_sc_hd__xnor2_1)
     4    0.01    0.08    0.15    0.74 v _132_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _083_ (net)
                  0.08    0.00    0.74 v _136_/A (sky130_fd_sc_hd__or4_4)
     6    0.01    0.10    0.56    1.30 v _136_/X (sky130_fd_sc_hd__or4_4)
                                         _087_ (net)
                  0.10    0.00    1.30 v _137_/C (sky130_fd_sc_hd__or3_1)
     2    0.00    0.07    0.33    1.63 v _137_/X (sky130_fd_sc_hd__or3_1)
                                         _088_ (net)
                  0.07    0.00    1.63 v _147_/A (sky130_fd_sc_hd__and3_1)
     3    0.01    0.06    0.18    1.80 v _147_/X (sky130_fd_sc_hd__and3_1)
                                         _098_ (net)
                  0.06    0.00    1.80 v _161_/A (sky130_fd_sc_hd__or3_1)
     1    0.00    0.08    0.38    2.18 v _161_/X (sky130_fd_sc_hd__or3_1)
                                         _112_ (net)
                  0.08    0.00    2.18 v _177_/A (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.04    0.13    2.31 v _177_/Y (sky130_fd_sc_hd__xnor2_1)
                                         x83.Si (net)
                  0.04    0.00    2.31 v _287_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.31   data arrival time

                          4.93    4.93   clock core_clock (rise edge)
                          0.00    4.93   clock source latency
     1    0.01    0.00    0.00    4.93 ^ CLK (in)
                                         CLK (net)
                  0.00    0.00    4.93 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.03    0.05    0.12    5.05 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.05    0.00    5.05 ^ clkbuf_2_2__f_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.03    0.05    0.14    5.19 ^ clkbuf_2_2__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2__leaf_CLK (net)
                  0.05    0.00    5.19 ^ _287_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.19   clock reconvergence pessimism
                         -0.11    5.08   library setup time
                                  5.08   data required time
-----------------------------------------------------------------------------
                                  5.08   data required time
                                 -2.31   data arrival time
-----------------------------------------------------------------------------
                                  2.77   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 287 unannotated drivers.
 A[0]
 A[10]
 A[11]
 A[12]
 A[13]
 A[14]
 A[15]
 A[1]
 A[2]
 A[3]
 A[4]
 A[5]
 A[6]
 A[7]
 A[8]
 A[9]
 B[0]
 B[10]
 B[11]
 B[12]
 B[13]
 B[14]
 B[15]
 B[1]
 B[2]
 B[3]
 B[4]
 B[5]
 B[6]
 B[7]
 B[8]
 B[9]
 CLK
 Cin
 _128_/Y
 _129_/Y
 _130_/X
 _131_/Y
 _132_/Y
 _133_/Y
 _134_/Y
 _135_/Y
 _136_/X
 _137_/X
 _138_/Y
 _139_/Y
 _140_/Y
 _141_/X
 _142_/X
 _143_/X
 _144_/X
 _145_/X
 _146_/Y
 _147_/X
 _148_/Y
 _149_/Y
 _150_/X
 _151_/Y
 _152_/Y
 _153_/X
 _154_/X
 _155_/Y
 _156_/Y
 _157_/Y
 _158_/Y
 _159_/X
 _160_/X
 _161_/X
 _162_/Y
 _163_/X
 _164_/Y
 _165_/Y
 _166_/X
 _167_/Y
 _168_/X
 _169_/Y
 _170_/X
 _171_/Y
 _172_/X
 _173_/Y
 _174_/X
 _175_/X
 _176_/Y
 _177_/Y
 _178_/X
 _179_/X
 _180_/X
 _181_/X
 _182_/Y
 _183_/X
 _184_/Y
 _185_/X
 _186_/X
 _187_/X
 _188_/Y
 _189_/X
 _190_/X
 _191_/Y
 _192_/Y
 _193_/X
 _194_/X
 _195_/X
 _196_/X
 _197_/X
 _198_/X
 _199_/Y
 _200_/X
 _201_/X
 _202_/Y
 _203_/Y
 _204_/Y
 _205_/Y
 _206_/Y
 _207_/Y
 _208_/X
 _209_/Y
 _210_/Y
 _211_/X
 _212_/X
 _213_/Y
 _214_/Y
 _215_/X
 _216_/X
 _217_/X
 _218_/X
 _219_/Y
 _220_/X
 _221_/X
 _222_/X
 _223_/Y
 _224_/Y
 _225_/Y
 _226_/Y
 _227_/X
 _228_/Y
 _229_/Y
 _230_/X
 _231_/Y
 _232_/Y
 _233_/X
 _234_/Y
 _235_/Y
 _236_/Y
 _237_/Y
 _238_/X
 _239_/X
 _240_/X
 _241_/Y
 _242_/Y
 _243_/Y
 _244_/X
 _245_/X
 _246_/X
 _247_/Y
 _248_/Y
 _249_/Y
 _250_/Y
 _251_/Y
 _252_/X
 _253_/X
 _254_/Y
 _255_/Y
 _256_/Y
 _257_/Y
 _258_/X
 _259_/Y
 _260_/Y
 _261_/X
 _262_/X
 _263_/X
 _264_/X
 _265_/X
 _266_/X
 _267_/X
 _268_/Y
 _269_/Y
 _270_/Y
 _271_/Y
 _272_/Y
 _273_/Q
 _274_/Q
 _275_/Q
 _276_/Q
 _277_/Q
 _278_/Q
 _279_/Q
 _280_/Q
 _281_/Q
 _282_/Q
 _283_/Q
 _284_/Q
 _285_/Q
 _286_/Q
 _287_/Q
 _288_/Q
 _289_/Q
 _290_/Q
 _291_/Q
 _292_/Q
 _293_/Q
 _294_/Q
 _295_/Q
 _296_/Q
 _297_/Q
 _298_/Q
 _299_/Q
 _300_/Q
 _301_/Q
 _302_/Q
 _303_/Q
 _304_/Q
 _305_/Q
 _306_/Q
 _307_/Q
 _308_/Q
 _309_/Q
 _310_/Q
 _311_/Q
 _312_/Q
 _313_/Q
 _314_/Q
 _315_/Q
 _316_/Q
 _317_/Q
 _318_/Q
 _319_/Q
 _320_/Q
 _321_/Q
 _322_/Q
 clkbuf_0_CLK/X
 clkbuf_2_0__f_CLK/X
 clkbuf_2_1__f_CLK/X
 clkbuf_2_2__f_CLK/X
 clkbuf_2_3__f_CLK/X
 clkload0/Y
 clkload1/X
 clkload2/Y
 input1/X
 input10/X
 input11/X
 input12/X
 input13/X
 input14/X
 input15/X
 input16/X
 input17/X
 input18/X
 input19/X
 input2/X
 input20/X
 input21/X
 input22/X
 input23/X
 input24/X
 input25/X
 input26/X
 input27/X
 input28/X
 input29/X
 input3/X
 input30/X
 input31/X
 input32/X
 input33/X
 input4/X
 input5/X
 input6/X
 input7/X
 input8/X
 input9/X
 output34/X
 output35/X
 output36/X
 output37/X
 output38/X
 output39/X
 output40/X
 output41/X
 output42/X
 output43/X
 output44/X
 output45/X
 output46/X
 output47/X
 output48/X
 output49/X
 output50/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 33 input ports missing set_input_delay.
  A[0]
  A[10]
  A[11]
  A[12]
  A[13]
  A[14]
  A[15]
  A[1]
  A[2]
  A[3]
  A[4]
  A[5]
  A[6]
  A[7]
  A[8]
  A[9]
  B[0]
  B[10]
  B[11]
  B[12]
  B[13]
  B[14]
  B[15]
  B[1]
  B[2]
  B[3]
  B[4]
  B[5]
  B[6]
  B[7]
  B[8]
  B[9]
  Cin
Warning: There are 50 unconstrained endpoints.
  Cout
  S[0]
  S[10]
  S[11]
  S[12]
  S[13]
  S[14]
  S[15]
  S[1]
  S[2]
  S[3]
  S[4]
  S[5]
  S[6]
  S[7]
  S[8]
  S[9]
  _290_/D
  _291_/D
  _292_/D
  _293_/D
  _294_/D
  _295_/D
  _296_/D
  _297_/D
  _298_/D
  _299_/D
  _300_/D
  _301_/D
  _302_/D
  _303_/D
  _304_/D
  _305_/D
  _306_/D
  _307_/D
  _308_/D
  _309_/D
  _310_/D
  _311_/D
  _312_/D
  _313_/D
  _314_/D
  _315_/D
  _316_/D
  _317_/D
  _318_/D
  _319_/D
  _320_/D
  _321_/D
  _322_/D
