irun: 15.10-s027: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	irun	15.10-s027: Started on May 05, 2022 at 14:00:08 MST
/pkg/cadence-incisiv-/15.10.027/i686-linux/tools/bin/irun
	counter.v
	counter_test.v
	-licqueue
	-noievlic
Recompiling... reason: file './counter.v' is newer than expected.
	expected: Thu May  5 13:46:08 2022
	actual:   Thu May  5 14:00:03 2022
file: counter.v
	module worklib.counter:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		counter_test
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.counter:v <0x280b3054>
			streams:   3, words:   635
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:              2       2
		Registers:           13      13
		Scalar wires:         4       -
		Vectored wires:       2       -
		Always blocks:        1       1
		Initial blocks:       2       2
		Pseudo assignments:   5       5
	Writing initial simulation snapshot: worklib.counter_test:v
Loading snapshot worklib.counter_test:v .................... Done
ncsim> source /pkg/cadence-incisiv-/15.10.027/i686-linux/tools/inca/files/ncsimrc
ncsim> run
At time 20 rst=0 load=1 enab=1 cnt_in=10101 cnt_out=10101
At time 30 rst=0 load=1 enab=1 cnt_in=01010 cnt_out=01010
At time 40 rst=0 load=1 enab=1 cnt_in=11111 cnt_out=11111
At time 50 rst=1 load=1 enab=1 cnt_in=11111 cnt_out=00000
At time 60 rst=0 load=1 enab=1 cnt_in=11111 cnt_out=11111
At time 70 rst=0 load=0 enab=1 cnt_in=11111 cnt_out=00000
TEST PASSED
Simulation complete via $finish(1) at time 70 NS + 0
./counter_test.v:51     $finish;
ncsim> exit
TOOL:	irun	15.10-s027: Exiting on May 05, 2022 at 14:00:39 MST  (total: 00:00:31)
