 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Oct  2 21:07:31 2023
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          723
Number of nets:                          2315
Number of cells:                         1610
Number of combinational cells:           1217
Number of sequential cells:               356
Number of macros/black boxes:               0
Number of buf/inv:                        277
Number of references:                      15

Combinational area:              12063.528596
Buf/Inv area:                     1073.150424
Noncombinational area:            7990.969593
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 20054.498189
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  ---------------------------------------
SYS_TOP                           20054.4982    100.0     18.8272     0.0000  0.0000  SYS_TOP
RST_SYNC_1                           51.7748      0.3      0.0000    51.7748  0.0000  RST_SYNC_STAGES2_0
RST_SYNC_2                           51.7748      0.3      0.0000    51.7748  0.0000  RST_SYNC_STAGES2_1
alu_unit                           5566.9678     27.8   1102.5679   232.9866  0.0000  ALU_16_D_WIDTH8_FUN_WIDTH4
alu_unit/add_47                     235.3400      1.2    235.3400     0.0000  0.0000  ALU_16_D_WIDTH8_FUN_WIDTH4_DW01_add_0
alu_unit/div_62                    2795.8392     13.9   2795.8392     0.0000  0.0000  ALU_16_D_WIDTH8_FUN_WIDTH4_DW_div_uns_1
alu_unit/mult_57                    947.2435      4.7    947.2435     0.0000  0.0000  ALU_16_D_WIDTH8_FUN_WIDTH4_DW02_mult_0
alu_unit/sub_52                     252.9905      1.3    252.9905     0.0000  0.0000  ALU_16_D_WIDTH8_FUN_WIDTH4_DW01_sub_0
asynch_fifo                        4084.3257     20.4      7.0602     0.0000  0.0000  FIFO_WIDTH8_ADDRESS4_DEPTH8
asynch_fifo/bit_sync_1              207.0992      1.0      0.0000   207.0992  0.0000  BIT_SYNC_WIDTH4_STAGES2_0
asynch_fifo/bit_sync_2              207.0992      1.0      0.0000   207.0992  0.0000  BIT_SYNC_WIDTH4_STAGES2_1
asynch_fifo/empty_unit              390.6644      1.9    157.6778   232.9866  0.0000  FIFO_EMPTY_ADDRESS4
asynch_fifo/full_unit               390.6644      1.9    157.6778   232.9866  0.0000  FIFO_FULL_ADDRESS4
asynch_fifo/mem_unit               2881.7383     14.4   1224.9447  1656.7936  0.0000  FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8
clk_gating_unit                      22.3573      0.1      5.8835    16.4738  0.0000  CLK_GATE
custom_mux_unit                      88.2525      0.4     88.2525     0.0000  0.0000  CUSTOM_MUX_D_WIDTH8
data_sync_unit                      395.3712      2.0     84.7224   310.6488  0.0000  DATA_SYNC_D_WIDTH8_STAGES2
pulse_gen_block                      57.6583      0.3      5.8835    51.7748  0.0000  PULSE_GEN_BLOCK
reg_file_unit                      3334.7678     16.6   1401.4497  1933.3181  0.0000  Reg_file_ADDRESS4_D_WIDTH8_DEPTH8
rx_clk_div                          618.9442      3.1    268.2876   258.8740  0.0000  ClkDiv_RATIO8_1
rx_clk_div/add_49                    91.7826      0.5     91.7826     0.0000  0.0000  ClkDiv_RATIO8_1_DW01_inc_0
sys_ctrl_unit                      1512.0595      7.5    664.8355   847.2240  0.0000  SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4
tx_clk_div                          618.9442      3.1    268.2876   258.8740  0.0000  ClkDiv_RATIO8_0
tx_clk_div/add_49                    91.7826      0.5     91.7826     0.0000  0.0000  ClkDiv_RATIO8_0_DW01_inc_0
uart_unit                          3632.4729     18.1      7.0602     0.0000  0.0000  UART_TOP_D_WIDTH8
uart_unit/uart_rx_unit             2428.7088     12.1      7.0602     0.0000  0.0000  UART_RX_D_WIDTH8
uart_unit/uart_rx_unit/PAR_CHK      152.9710      0.8    110.6098    42.3612  0.0000  Parity_check
uart_unit/uart_rx_unit/counter_Unit
                                    714.2569      3.6    455.3829   258.8740  0.0000  edge_bit_counter
uart_unit/uart_rx_unit/deser_Unit   298.8818      1.5     91.7826   207.0992  0.0000  deserializer
uart_unit/uart_rx_unit/fsm_Unit     694.2530      3.5    564.8160   129.4370  0.0000  FSM_RX
uart_unit/uart_rx_unit/sampler      485.9771      2.4    408.3149    77.6622  0.0000  Data_sampling
uart_unit/uart_rx_unit/stp_chk       37.6544      0.2     11.7670    25.8874  0.0000  stop_check
uart_unit/uart_rx_unit/strt_CHK_Unit
                                     37.6544      0.2     11.7670    25.8874  0.0000  start_check
uart_unit/uart_tx_unit             1196.7039      6.0      7.0602     0.0000  0.0000  UART_TX_D_WIDTH8
uart_unit/uart_tx_unit/fsm_unit     183.5652      0.9     80.0156   103.5496  0.0000  FSM_TX
uart_unit/uart_tx_unit/mux_unit      63.5418      0.3     37.6544    25.8874  0.0000  MUX
uart_unit/uart_tx_unit/parity_unit
                                    431.8489      2.2    198.8623   232.9866  0.0000  Parity_calc
uart_unit/uart_tx_unit/serial_unit
                                    510.6878      2.5    200.0390   310.6488  0.0000  Serializer
--------------------------------  ----------  -------  ----------  ---------  ------  ---------------------------------------
Total                                                  12063.5286  7990.9696  0.0000

1
