{"vcs1":{"timestamp_begin":1762577423.512117600, "rt":1.38, "ut":1.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1762577424.968406805, "rt":0.34, "ut":0.18, "st":0.07}}
{"link":{"timestamp_begin":1762577425.362102166, "rt":0.29, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1762577423.001253555}
{"VCS_COMP_START_TIME": 1762577423.001253555}
{"VCS_COMP_END_TIME": 1762577946.279916787}
{"VCS_USER_OPTIONS": "-full64 -R -gui -debug_pp -sverilog +v2k +define+DDR4_2G_X8 arch_package.sv proj_package.sv interface.sv StateTable.svp MemoryArray.svp ddr4_model.svp tb.sv"}
{"vcs1": {"peak_mem": 844285}}
{"stitch_vcselab": {"peak_mem": 844497}}
