LIBRARY ieee;
USE ieee.std_logic_1164.all;


ENTITY mux3pra2 IS
	GENERIC ( N	: INTEGER := 16);
	PORT ( 
	
	a,b,c : in std_logic_vector(N-1 DOWNTO 0);
	sel: IN STD_LOGIC_vector(1 DOWNTO 0);
	saida : OUT std_logic_vector(N-1 DOWNTO 0));
END mux3pra2;


ARCHITECTURE comportamento OF mux3pra2 IS

BEGIN
	
	WITH sel SELECT
		saida<= a WHEN "00",
		saida<= b WHEN "01",
		saida<= c,WHEN "10"
		
		"0000000000000000" WHEN OTHERS;
	
	
END comportamento;