

================================================================
== Vivado HLS Report for 'bitwise_and'
================================================================
* Date:           Wed Mar 18 11:34:45 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.258 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    58141|    58141| 2.907 ms | 2.907 ms |  58141|  58141|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowLoop   |    58140|    58140|       323|          -|          -|   180|    no    |
        | + colLoop  |      320|      320|         2|          1|          1|   320|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src2_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %p_src1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:295->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.54>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%t_V_12 = phi i8 [ 0, %0 ], [ %i_V, %rowLoop_end ]"   --->   Operation 10 'phi' 't_V_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.55ns)   --->   "%icmp_ln887 = icmp ult i8 %t_V_12, -76" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:295->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 11 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.91ns)   --->   "%i_V = add i8 %t_V_12, 1" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:295->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 12 'add' 'i_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %rowLoop_begin, label %"xFBitwiseANDKernel<0, 180, 320, 1, 0, 1, 1, 1, 320>.exit"" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:295->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str57) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:296->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 14 'specloopname' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str57)" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:296->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 15 'specregionbegin' 'tmp_i' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 180, i32 180, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:297->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 16 'speclooptripcount' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.76ns)   --->   "br label %2" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:301->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 17 'br' <Predicate = (icmp_ln887)> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:591]   --->   Operation 18 'ret' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%t_V = phi i9 [ 0, %rowLoop_begin ], [ %add_ln887, %colLoop ]" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:301->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 19 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.66ns)   --->   "%icmp_ln301 = icmp eq i9 %t_V, -192" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:301->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 20 'icmp' 'icmp_ln301' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (1.82ns)   --->   "%add_ln887 = add i9 %t_V, 1" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:301->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 21 'add' 'add_ln887' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln301, label %rowLoop_end, label %colLoop" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:301->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.25>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str58) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:302->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 23 'specloopname' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_24_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str58)" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:302->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 24 'specregionbegin' 'tmp_24_i' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 320, i32 320, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:303->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 25 'speclooptripcount' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:304->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 26 'specpipeline' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (3.63ns)   --->   "%p_src1_data_V_read = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %p_src1_data_V)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:306->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 27 'read' 'p_src1_data_V_read' <Predicate = (!icmp_ln301)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%val_src1_V = sext i2 %p_src1_data_V_read to i8" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:306->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 28 'sext' 'val_src1_V' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (3.63ns)   --->   "%val_src2_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src2_data_V)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:307->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 29 'read' 'val_src2_V' <Predicate = (!icmp_ln301)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_4 : Operation 30 [1/1] (0.99ns)   --->   "%and_ln1355 = and i8 %val_src2_V, %val_src1_V" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:316->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 30 'and' 'and_ln1355' <Predicate = (!icmp_ln301)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_V, i8 %and_ln1355)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:651->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:319->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 31 'write' <Predicate = (!icmp_ln301)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str58, i32 %tmp_24_i)" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:320->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 32 'specregionend' 'empty' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "br label %2" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:301->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 33 'br' <Predicate = (!icmp_ln301)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%empty_205 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str57, i32 %tmp_i)" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:321->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 34 'specregionend' 'empty_205' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:295->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i.V') with incoming values : ('i.V', D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:295->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589) [9]  (1.77 ns)

 <State 2>: 2.54ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln887', D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:295->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589) [10]  (1.55 ns)
	blocking operation 0.99 ns on control path)

 <State 3>: 1.82ns
The critical path consists of the following:
	'phi' operation ('t_V', D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:301->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589) with incoming values : ('add_ln887', D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:301->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589) [19]  (0 ns)
	'add' operation ('add_ln887', D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:301->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589) [21]  (1.82 ns)

 <State 4>: 8.26ns
The critical path consists of the following:
	fifo read on port 'p_src1_data_V' (D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:306->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589) [28]  (3.63 ns)
	'and' operation ('op2.V', D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:316->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589) [31]  (0.99 ns)
	fifo write on port 'p_dst_data_V' (D:/Xilinx/xfopencv-master/include\common/xf_structs.h:651->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:319->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589) [32]  (3.63 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
