// Seed: 1058201564
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic [7:0] id_3;
  always @(1) {id_3[1]} += id_2;
  logic [7:0] id_5;
  assign id_5[1] = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wand id_15 = 1'b0 - id_15;
  module_0 modCall_1 (
      id_8,
      id_12
  );
  assign id_6[1 : 1] = id_10;
  wire id_16 = id_12 == 1'b0;
  wire id_17;
  logic [7:0] id_18 = id_6;
  always @(posedge id_15) $display(id_4);
endmodule
