
freeRTOS_T1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002cb8  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  08002dc8  08002dc8  00012dc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ed0  08002ed0  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08002ed0  08002ed0  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ed0  08002ed0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ed0  08002ed0  00012ed0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ed4  08002ed4  00012ed4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08002ed8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001084  20000074  08002f4c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200010f8  08002f4c  000210f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010752  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027c9  00000000  00000000  000307ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000df0  00000000  00000000  00032fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cd8  00000000  00000000  00033da8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000186cb  00000000  00000000  00034a80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f4dd  00000000  00000000  0004d14b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f55f  00000000  00000000  0005c628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ebb87  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bbc  00000000  00000000  000ebbdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000074 	.word	0x20000074
 800012c:	00000000 	.word	0x00000000
 8000130:	08002db0 	.word	0x08002db0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000078 	.word	0x20000078
 800014c:	08002db0 	.word	0x08002db0

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	; (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	; (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	; 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	20000090 	.word	0x20000090
 800017c:	20000144 	.word	0x20000144

08000180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000180:	b5b0      	push	{r4, r5, r7, lr}
 8000182:	b096      	sub	sp, #88	; 0x58
 8000184:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000186:	f000 f9d5 	bl	8000534 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800018a:	f000 f849 	bl	8000220 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800018e:	f000 f883 	bl	8000298 <MX_GPIO_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000192:	4b1d      	ldr	r3, [pc, #116]	; (8000208 <main+0x88>)
 8000194:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000198:	461d      	mov	r5, r3
 800019a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800019c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800019e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80001a6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80001aa:	2100      	movs	r1, #0
 80001ac:	4618      	mov	r0, r3
 80001ae:	f001 fb27 	bl	8001800 <osThreadCreate>
 80001b2:	4603      	mov	r3, r0
 80001b4:	4a15      	ldr	r2, [pc, #84]	; (800020c <main+0x8c>)
 80001b6:	6013      	str	r3, [r2, #0]

  /* definition and creation of myLedTask */
  osThreadDef(myLedTask, StartLedTask, osPriorityNormal, 0, 128);
 80001b8:	4b15      	ldr	r3, [pc, #84]	; (8000210 <main+0x90>)
 80001ba:	f107 0420 	add.w	r4, r7, #32
 80001be:	461d      	mov	r5, r3
 80001c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001c4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001c8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myLedTaskHandle = osThreadCreate(osThread(myLedTask), NULL);
 80001cc:	f107 0320 	add.w	r3, r7, #32
 80001d0:	2100      	movs	r1, #0
 80001d2:	4618      	mov	r0, r3
 80001d4:	f001 fb14 	bl	8001800 <osThreadCreate>
 80001d8:	4603      	mov	r3, r0
 80001da:	4a0e      	ldr	r2, [pc, #56]	; (8000214 <main+0x94>)
 80001dc:	6013      	str	r3, [r2, #0]

  /* definition and creation of myBtnTask */
  osThreadDef(myBtnTask, StartBtnTask, osPriorityNormal, 0, 128);
 80001de:	4b0e      	ldr	r3, [pc, #56]	; (8000218 <main+0x98>)
 80001e0:	1d3c      	adds	r4, r7, #4
 80001e2:	461d      	mov	r5, r3
 80001e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myBtnTaskHandle = osThreadCreate(osThread(myBtnTask), NULL);
 80001f0:	1d3b      	adds	r3, r7, #4
 80001f2:	2100      	movs	r1, #0
 80001f4:	4618      	mov	r0, r3
 80001f6:	f001 fb03 	bl	8001800 <osThreadCreate>
 80001fa:	4603      	mov	r3, r0
 80001fc:	4a07      	ldr	r2, [pc, #28]	; (800021c <main+0x9c>)
 80001fe:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000200:	f001 faf7 	bl	80017f2 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000204:	e7fe      	b.n	8000204 <main+0x84>
 8000206:	bf00      	nop
 8000208:	08002dec 	.word	0x08002dec
 800020c:	20001094 	.word	0x20001094
 8000210:	08002e08 	.word	0x08002e08
 8000214:	20001098 	.word	0x20001098
 8000218:	08002e24 	.word	0x08002e24
 800021c:	2000109c 	.word	0x2000109c

08000220 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b090      	sub	sp, #64	; 0x40
 8000224:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000226:	f107 0318 	add.w	r3, r7, #24
 800022a:	2228      	movs	r2, #40	; 0x28
 800022c:	2100      	movs	r1, #0
 800022e:	4618      	mov	r0, r3
 8000230:	f002 fcf4 	bl	8002c1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000234:	1d3b      	adds	r3, r7, #4
 8000236:	2200      	movs	r2, #0
 8000238:	601a      	str	r2, [r3, #0]
 800023a:	605a      	str	r2, [r3, #4]
 800023c:	609a      	str	r2, [r3, #8]
 800023e:	60da      	str	r2, [r3, #12]
 8000240:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000242:	2302      	movs	r3, #2
 8000244:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000246:	2301      	movs	r3, #1
 8000248:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800024a:	2310      	movs	r3, #16
 800024c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800024e:	2300      	movs	r3, #0
 8000250:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000252:	f107 0318 	add.w	r3, r7, #24
 8000256:	4618      	mov	r0, r3
 8000258:	f000 fc34 	bl	8000ac4 <HAL_RCC_OscConfig>
 800025c:	4603      	mov	r3, r0
 800025e:	2b00      	cmp	r3, #0
 8000260:	d001      	beq.n	8000266 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000262:	f000 f888 	bl	8000376 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000266:	230f      	movs	r3, #15
 8000268:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800026a:	2300      	movs	r3, #0
 800026c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800026e:	2300      	movs	r3, #0
 8000270:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000272:	2300      	movs	r3, #0
 8000274:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000276:	2300      	movs	r3, #0
 8000278:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800027a:	1d3b      	adds	r3, r7, #4
 800027c:	2100      	movs	r1, #0
 800027e:	4618      	mov	r0, r3
 8000280:	f000 fea0 	bl	8000fc4 <HAL_RCC_ClockConfig>
 8000284:	4603      	mov	r3, r0
 8000286:	2b00      	cmp	r3, #0
 8000288:	d001      	beq.n	800028e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800028a:	f000 f874 	bl	8000376 <Error_Handler>
  }
}
 800028e:	bf00      	nop
 8000290:	3740      	adds	r7, #64	; 0x40
 8000292:	46bd      	mov	sp, r7
 8000294:	bd80      	pop	{r7, pc}
	...

08000298 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b086      	sub	sp, #24
 800029c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800029e:	f107 0308 	add.w	r3, r7, #8
 80002a2:	2200      	movs	r2, #0
 80002a4:	601a      	str	r2, [r3, #0]
 80002a6:	605a      	str	r2, [r3, #4]
 80002a8:	609a      	str	r2, [r3, #8]
 80002aa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002ac:	4b18      	ldr	r3, [pc, #96]	; (8000310 <MX_GPIO_Init+0x78>)
 80002ae:	699b      	ldr	r3, [r3, #24]
 80002b0:	4a17      	ldr	r2, [pc, #92]	; (8000310 <MX_GPIO_Init+0x78>)
 80002b2:	f043 0308 	orr.w	r3, r3, #8
 80002b6:	6193      	str	r3, [r2, #24]
 80002b8:	4b15      	ldr	r3, [pc, #84]	; (8000310 <MX_GPIO_Init+0x78>)
 80002ba:	699b      	ldr	r3, [r3, #24]
 80002bc:	f003 0308 	and.w	r3, r3, #8
 80002c0:	607b      	str	r3, [r7, #4]
 80002c2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002c4:	4b12      	ldr	r3, [pc, #72]	; (8000310 <MX_GPIO_Init+0x78>)
 80002c6:	699b      	ldr	r3, [r3, #24]
 80002c8:	4a11      	ldr	r2, [pc, #68]	; (8000310 <MX_GPIO_Init+0x78>)
 80002ca:	f043 0304 	orr.w	r3, r3, #4
 80002ce:	6193      	str	r3, [r2, #24]
 80002d0:	4b0f      	ldr	r3, [pc, #60]	; (8000310 <MX_GPIO_Init+0x78>)
 80002d2:	699b      	ldr	r3, [r3, #24]
 80002d4:	f003 0304 	and.w	r3, r3, #4
 80002d8:	603b      	str	r3, [r7, #0]
 80002da:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80002dc:	2200      	movs	r2, #0
 80002de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002e2:	480c      	ldr	r0, [pc, #48]	; (8000314 <MX_GPIO_Init+0x7c>)
 80002e4:	f000 fbbc 	bl	8000a60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80002e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80002ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002ee:	2301      	movs	r3, #1
 80002f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002f2:	2300      	movs	r3, #0
 80002f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002f6:	2302      	movs	r3, #2
 80002f8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80002fa:	f107 0308 	add.w	r3, r7, #8
 80002fe:	4619      	mov	r1, r3
 8000300:	4804      	ldr	r0, [pc, #16]	; (8000314 <MX_GPIO_Init+0x7c>)
 8000302:	f000 fa29 	bl	8000758 <HAL_GPIO_Init>

}
 8000306:	bf00      	nop
 8000308:	3718      	adds	r7, #24
 800030a:	46bd      	mov	sp, r7
 800030c:	bd80      	pop	{r7, pc}
 800030e:	bf00      	nop
 8000310:	40021000 	.word	0x40021000
 8000314:	40010c00 	.word	0x40010c00

08000318 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b082      	sub	sp, #8
 800031c:	af00      	add	r7, sp, #0
 800031e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000320:	2001      	movs	r0, #1
 8000322:	f001 fab9 	bl	8001898 <osDelay>
 8000326:	e7fb      	b.n	8000320 <StartDefaultTask+0x8>

08000328 <StartLedTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLedTask */
void StartLedTask(void const * argument)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b082      	sub	sp, #8
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLedTask */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000330:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000334:	4803      	ldr	r0, [pc, #12]	; (8000344 <StartLedTask+0x1c>)
 8000336:	f000 fbab 	bl	8000a90 <HAL_GPIO_TogglePin>
    osDelay(500);
 800033a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800033e:	f001 faab 	bl	8001898 <osDelay>
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000342:	e7f5      	b.n	8000330 <StartLedTask+0x8>
 8000344:	40010c00 	.word	0x40010c00

08000348 <StartBtnTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBtnTask */
void StartBtnTask(void const * argument)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b082      	sub	sp, #8
 800034c:	af00      	add	r7, sp, #0
 800034e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBtnTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000350:	2001      	movs	r0, #1
 8000352:	f001 faa1 	bl	8001898 <osDelay>
 8000356:	e7fb      	b.n	8000350 <StartBtnTask+0x8>

08000358 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b082      	sub	sp, #8
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000368:	d101      	bne.n	800036e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800036a:	f000 f8f9 	bl	8000560 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800036e:	bf00      	nop
 8000370:	3708      	adds	r7, #8
 8000372:	46bd      	mov	sp, r7
 8000374:	bd80      	pop	{r7, pc}

08000376 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000376:	b480      	push	{r7}
 8000378:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800037a:	b672      	cpsid	i
}
 800037c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800037e:	e7fe      	b.n	800037e <Error_Handler+0x8>

08000380 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b084      	sub	sp, #16
 8000384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000386:	4b18      	ldr	r3, [pc, #96]	; (80003e8 <HAL_MspInit+0x68>)
 8000388:	699b      	ldr	r3, [r3, #24]
 800038a:	4a17      	ldr	r2, [pc, #92]	; (80003e8 <HAL_MspInit+0x68>)
 800038c:	f043 0301 	orr.w	r3, r3, #1
 8000390:	6193      	str	r3, [r2, #24]
 8000392:	4b15      	ldr	r3, [pc, #84]	; (80003e8 <HAL_MspInit+0x68>)
 8000394:	699b      	ldr	r3, [r3, #24]
 8000396:	f003 0301 	and.w	r3, r3, #1
 800039a:	60bb      	str	r3, [r7, #8]
 800039c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800039e:	4b12      	ldr	r3, [pc, #72]	; (80003e8 <HAL_MspInit+0x68>)
 80003a0:	69db      	ldr	r3, [r3, #28]
 80003a2:	4a11      	ldr	r2, [pc, #68]	; (80003e8 <HAL_MspInit+0x68>)
 80003a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003a8:	61d3      	str	r3, [r2, #28]
 80003aa:	4b0f      	ldr	r3, [pc, #60]	; (80003e8 <HAL_MspInit+0x68>)
 80003ac:	69db      	ldr	r3, [r3, #28]
 80003ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003b2:	607b      	str	r3, [r7, #4]
 80003b4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80003b6:	2200      	movs	r2, #0
 80003b8:	210f      	movs	r1, #15
 80003ba:	f06f 0001 	mvn.w	r0, #1
 80003be:	f000 f9a0 	bl	8000702 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003c2:	4b0a      	ldr	r3, [pc, #40]	; (80003ec <HAL_MspInit+0x6c>)
 80003c4:	685b      	ldr	r3, [r3, #4]
 80003c6:	60fb      	str	r3, [r7, #12]
 80003c8:	68fb      	ldr	r3, [r7, #12]
 80003ca:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80003ce:	60fb      	str	r3, [r7, #12]
 80003d0:	68fb      	ldr	r3, [r7, #12]
 80003d2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80003d6:	60fb      	str	r3, [r7, #12]
 80003d8:	4a04      	ldr	r2, [pc, #16]	; (80003ec <HAL_MspInit+0x6c>)
 80003da:	68fb      	ldr	r3, [r7, #12]
 80003dc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003de:	bf00      	nop
 80003e0:	3710      	adds	r7, #16
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	bf00      	nop
 80003e8:	40021000 	.word	0x40021000
 80003ec:	40010000 	.word	0x40010000

080003f0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b08c      	sub	sp, #48	; 0x30
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80003f8:	2300      	movs	r3, #0
 80003fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80003fc:	2300      	movs	r3, #0
 80003fe:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 8000400:	2200      	movs	r2, #0
 8000402:	6879      	ldr	r1, [r7, #4]
 8000404:	201c      	movs	r0, #28
 8000406:	f000 f97c 	bl	8000702 <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800040a:	201c      	movs	r0, #28
 800040c:	f000 f995 	bl	800073a <HAL_NVIC_EnableIRQ>

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000410:	4b1f      	ldr	r3, [pc, #124]	; (8000490 <HAL_InitTick+0xa0>)
 8000412:	69db      	ldr	r3, [r3, #28]
 8000414:	4a1e      	ldr	r2, [pc, #120]	; (8000490 <HAL_InitTick+0xa0>)
 8000416:	f043 0301 	orr.w	r3, r3, #1
 800041a:	61d3      	str	r3, [r2, #28]
 800041c:	4b1c      	ldr	r3, [pc, #112]	; (8000490 <HAL_InitTick+0xa0>)
 800041e:	69db      	ldr	r3, [r3, #28]
 8000420:	f003 0301 	and.w	r3, r3, #1
 8000424:	60fb      	str	r3, [r7, #12]
 8000426:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000428:	f107 0210 	add.w	r2, r7, #16
 800042c:	f107 0314 	add.w	r3, r7, #20
 8000430:	4611      	mov	r1, r2
 8000432:	4618      	mov	r0, r3
 8000434:	f000 ff2e 	bl	8001294 <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000438:	f000 ff18 	bl	800126c <HAL_RCC_GetPCLK1Freq>
 800043c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800043e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000440:	4a14      	ldr	r2, [pc, #80]	; (8000494 <HAL_InitTick+0xa4>)
 8000442:	fba2 2303 	umull	r2, r3, r2, r3
 8000446:	0c9b      	lsrs	r3, r3, #18
 8000448:	3b01      	subs	r3, #1
 800044a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 800044c:	4b12      	ldr	r3, [pc, #72]	; (8000498 <HAL_InitTick+0xa8>)
 800044e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000452:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000454:	4b10      	ldr	r3, [pc, #64]	; (8000498 <HAL_InitTick+0xa8>)
 8000456:	f240 32e7 	movw	r2, #999	; 0x3e7
 800045a:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 800045c:	4a0e      	ldr	r2, [pc, #56]	; (8000498 <HAL_InitTick+0xa8>)
 800045e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000460:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8000462:	4b0d      	ldr	r3, [pc, #52]	; (8000498 <HAL_InitTick+0xa8>)
 8000464:	2200      	movs	r2, #0
 8000466:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000468:	4b0b      	ldr	r3, [pc, #44]	; (8000498 <HAL_InitTick+0xa8>)
 800046a:	2200      	movs	r2, #0
 800046c:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 800046e:	480a      	ldr	r0, [pc, #40]	; (8000498 <HAL_InitTick+0xa8>)
 8000470:	f000 ff5e 	bl	8001330 <HAL_TIM_Base_Init>
 8000474:	4603      	mov	r3, r0
 8000476:	2b00      	cmp	r3, #0
 8000478:	d104      	bne.n	8000484 <HAL_InitTick+0x94>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 800047a:	4807      	ldr	r0, [pc, #28]	; (8000498 <HAL_InitTick+0xa8>)
 800047c:	f000 ffb0 	bl	80013e0 <HAL_TIM_Base_Start_IT>
 8000480:	4603      	mov	r3, r0
 8000482:	e000      	b.n	8000486 <HAL_InitTick+0x96>
  }

  /* Return function status */
  return HAL_ERROR;
 8000484:	2301      	movs	r3, #1
}
 8000486:	4618      	mov	r0, r3
 8000488:	3730      	adds	r7, #48	; 0x30
 800048a:	46bd      	mov	sp, r7
 800048c:	bd80      	pop	{r7, pc}
 800048e:	bf00      	nop
 8000490:	40021000 	.word	0x40021000
 8000494:	431bde83 	.word	0x431bde83
 8000498:	200010a0 	.word	0x200010a0

0800049c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800049c:	b480      	push	{r7}
 800049e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80004a0:	e7fe      	b.n	80004a0 <NMI_Handler+0x4>

080004a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004a2:	b480      	push	{r7}
 80004a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004a6:	e7fe      	b.n	80004a6 <HardFault_Handler+0x4>

080004a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004a8:	b480      	push	{r7}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004ac:	e7fe      	b.n	80004ac <MemManage_Handler+0x4>

080004ae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004ae:	b480      	push	{r7}
 80004b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004b2:	e7fe      	b.n	80004b2 <BusFault_Handler+0x4>

080004b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004b4:	b480      	push	{r7}
 80004b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004b8:	e7fe      	b.n	80004b8 <UsageFault_Handler+0x4>

080004ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004ba:	b480      	push	{r7}
 80004bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004be:	bf00      	nop
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bc80      	pop	{r7}
 80004c4:	4770      	bx	lr
	...

080004c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80004cc:	4802      	ldr	r0, [pc, #8]	; (80004d8 <TIM2_IRQHandler+0x10>)
 80004ce:	f000 ffd9 	bl	8001484 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80004d2:	bf00      	nop
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	bf00      	nop
 80004d8:	200010a0 	.word	0x200010a0

080004dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004e0:	bf00      	nop
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bc80      	pop	{r7}
 80004e6:	4770      	bx	lr

080004e8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004e8:	480c      	ldr	r0, [pc, #48]	; (800051c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80004ea:	490d      	ldr	r1, [pc, #52]	; (8000520 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80004ec:	4a0d      	ldr	r2, [pc, #52]	; (8000524 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80004ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004f0:	e002      	b.n	80004f8 <LoopCopyDataInit>

080004f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004f6:	3304      	adds	r3, #4

080004f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004fc:	d3f9      	bcc.n	80004f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004fe:	4a0a      	ldr	r2, [pc, #40]	; (8000528 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000500:	4c0a      	ldr	r4, [pc, #40]	; (800052c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000502:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000504:	e001      	b.n	800050a <LoopFillZerobss>

08000506 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000506:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000508:	3204      	adds	r2, #4

0800050a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800050a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800050c:	d3fb      	bcc.n	8000506 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800050e:	f7ff ffe5 	bl	80004dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000512:	f002 fb5d 	bl	8002bd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000516:	f7ff fe33 	bl	8000180 <main>
  bx lr
 800051a:	4770      	bx	lr
  ldr r0, =_sdata
 800051c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000520:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000524:	08002ed8 	.word	0x08002ed8
  ldr r2, =_sbss
 8000528:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800052c:	200010f8 	.word	0x200010f8

08000530 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000530:	e7fe      	b.n	8000530 <ADC1_2_IRQHandler>
	...

08000534 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000538:	4b08      	ldr	r3, [pc, #32]	; (800055c <HAL_Init+0x28>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	4a07      	ldr	r2, [pc, #28]	; (800055c <HAL_Init+0x28>)
 800053e:	f043 0310 	orr.w	r3, r3, #16
 8000542:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000544:	2003      	movs	r0, #3
 8000546:	f000 f8d1 	bl	80006ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800054a:	200f      	movs	r0, #15
 800054c:	f7ff ff50 	bl	80003f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000550:	f7ff ff16 	bl	8000380 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000554:	2300      	movs	r3, #0
}
 8000556:	4618      	mov	r0, r3
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	40022000 	.word	0x40022000

08000560 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000564:	4b05      	ldr	r3, [pc, #20]	; (800057c <HAL_IncTick+0x1c>)
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	461a      	mov	r2, r3
 800056a:	4b05      	ldr	r3, [pc, #20]	; (8000580 <HAL_IncTick+0x20>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	4413      	add	r3, r2
 8000570:	4a03      	ldr	r2, [pc, #12]	; (8000580 <HAL_IncTick+0x20>)
 8000572:	6013      	str	r3, [r2, #0]
}
 8000574:	bf00      	nop
 8000576:	46bd      	mov	sp, r7
 8000578:	bc80      	pop	{r7}
 800057a:	4770      	bx	lr
 800057c:	20000008 	.word	0x20000008
 8000580:	200010e8 	.word	0x200010e8

08000584 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
  return uwTick;
 8000588:	4b02      	ldr	r3, [pc, #8]	; (8000594 <HAL_GetTick+0x10>)
 800058a:	681b      	ldr	r3, [r3, #0]
}
 800058c:	4618      	mov	r0, r3
 800058e:	46bd      	mov	sp, r7
 8000590:	bc80      	pop	{r7}
 8000592:	4770      	bx	lr
 8000594:	200010e8 	.word	0x200010e8

08000598 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000598:	b480      	push	{r7}
 800059a:	b085      	sub	sp, #20
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	f003 0307 	and.w	r3, r3, #7
 80005a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005a8:	4b0c      	ldr	r3, [pc, #48]	; (80005dc <__NVIC_SetPriorityGrouping+0x44>)
 80005aa:	68db      	ldr	r3, [r3, #12]
 80005ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005ae:	68ba      	ldr	r2, [r7, #8]
 80005b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005b4:	4013      	ands	r3, r2
 80005b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005bc:	68bb      	ldr	r3, [r7, #8]
 80005be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005ca:	4a04      	ldr	r2, [pc, #16]	; (80005dc <__NVIC_SetPriorityGrouping+0x44>)
 80005cc:	68bb      	ldr	r3, [r7, #8]
 80005ce:	60d3      	str	r3, [r2, #12]
}
 80005d0:	bf00      	nop
 80005d2:	3714      	adds	r7, #20
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bc80      	pop	{r7}
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop
 80005dc:	e000ed00 	.word	0xe000ed00

080005e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005e4:	4b04      	ldr	r3, [pc, #16]	; (80005f8 <__NVIC_GetPriorityGrouping+0x18>)
 80005e6:	68db      	ldr	r3, [r3, #12]
 80005e8:	0a1b      	lsrs	r3, r3, #8
 80005ea:	f003 0307 	and.w	r3, r3, #7
}
 80005ee:	4618      	mov	r0, r3
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bc80      	pop	{r7}
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	e000ed00 	.word	0xe000ed00

080005fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800060a:	2b00      	cmp	r3, #0
 800060c:	db0b      	blt.n	8000626 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800060e:	79fb      	ldrb	r3, [r7, #7]
 8000610:	f003 021f 	and.w	r2, r3, #31
 8000614:	4906      	ldr	r1, [pc, #24]	; (8000630 <__NVIC_EnableIRQ+0x34>)
 8000616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800061a:	095b      	lsrs	r3, r3, #5
 800061c:	2001      	movs	r0, #1
 800061e:	fa00 f202 	lsl.w	r2, r0, r2
 8000622:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000626:	bf00      	nop
 8000628:	370c      	adds	r7, #12
 800062a:	46bd      	mov	sp, r7
 800062c:	bc80      	pop	{r7}
 800062e:	4770      	bx	lr
 8000630:	e000e100 	.word	0xe000e100

08000634 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000634:	b480      	push	{r7}
 8000636:	b083      	sub	sp, #12
 8000638:	af00      	add	r7, sp, #0
 800063a:	4603      	mov	r3, r0
 800063c:	6039      	str	r1, [r7, #0]
 800063e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000644:	2b00      	cmp	r3, #0
 8000646:	db0a      	blt.n	800065e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000648:	683b      	ldr	r3, [r7, #0]
 800064a:	b2da      	uxtb	r2, r3
 800064c:	490c      	ldr	r1, [pc, #48]	; (8000680 <__NVIC_SetPriority+0x4c>)
 800064e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000652:	0112      	lsls	r2, r2, #4
 8000654:	b2d2      	uxtb	r2, r2
 8000656:	440b      	add	r3, r1
 8000658:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800065c:	e00a      	b.n	8000674 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800065e:	683b      	ldr	r3, [r7, #0]
 8000660:	b2da      	uxtb	r2, r3
 8000662:	4908      	ldr	r1, [pc, #32]	; (8000684 <__NVIC_SetPriority+0x50>)
 8000664:	79fb      	ldrb	r3, [r7, #7]
 8000666:	f003 030f 	and.w	r3, r3, #15
 800066a:	3b04      	subs	r3, #4
 800066c:	0112      	lsls	r2, r2, #4
 800066e:	b2d2      	uxtb	r2, r2
 8000670:	440b      	add	r3, r1
 8000672:	761a      	strb	r2, [r3, #24]
}
 8000674:	bf00      	nop
 8000676:	370c      	adds	r7, #12
 8000678:	46bd      	mov	sp, r7
 800067a:	bc80      	pop	{r7}
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop
 8000680:	e000e100 	.word	0xe000e100
 8000684:	e000ed00 	.word	0xe000ed00

08000688 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000688:	b480      	push	{r7}
 800068a:	b089      	sub	sp, #36	; 0x24
 800068c:	af00      	add	r7, sp, #0
 800068e:	60f8      	str	r0, [r7, #12]
 8000690:	60b9      	str	r1, [r7, #8]
 8000692:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	f003 0307 	and.w	r3, r3, #7
 800069a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800069c:	69fb      	ldr	r3, [r7, #28]
 800069e:	f1c3 0307 	rsb	r3, r3, #7
 80006a2:	2b04      	cmp	r3, #4
 80006a4:	bf28      	it	cs
 80006a6:	2304      	movcs	r3, #4
 80006a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006aa:	69fb      	ldr	r3, [r7, #28]
 80006ac:	3304      	adds	r3, #4
 80006ae:	2b06      	cmp	r3, #6
 80006b0:	d902      	bls.n	80006b8 <NVIC_EncodePriority+0x30>
 80006b2:	69fb      	ldr	r3, [r7, #28]
 80006b4:	3b03      	subs	r3, #3
 80006b6:	e000      	b.n	80006ba <NVIC_EncodePriority+0x32>
 80006b8:	2300      	movs	r3, #0
 80006ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006bc:	f04f 32ff 	mov.w	r2, #4294967295
 80006c0:	69bb      	ldr	r3, [r7, #24]
 80006c2:	fa02 f303 	lsl.w	r3, r2, r3
 80006c6:	43da      	mvns	r2, r3
 80006c8:	68bb      	ldr	r3, [r7, #8]
 80006ca:	401a      	ands	r2, r3
 80006cc:	697b      	ldr	r3, [r7, #20]
 80006ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006d0:	f04f 31ff 	mov.w	r1, #4294967295
 80006d4:	697b      	ldr	r3, [r7, #20]
 80006d6:	fa01 f303 	lsl.w	r3, r1, r3
 80006da:	43d9      	mvns	r1, r3
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006e0:	4313      	orrs	r3, r2
         );
}
 80006e2:	4618      	mov	r0, r3
 80006e4:	3724      	adds	r7, #36	; 0x24
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bc80      	pop	{r7}
 80006ea:	4770      	bx	lr

080006ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006f4:	6878      	ldr	r0, [r7, #4]
 80006f6:	f7ff ff4f 	bl	8000598 <__NVIC_SetPriorityGrouping>
}
 80006fa:	bf00      	nop
 80006fc:	3708      	adds	r7, #8
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}

08000702 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000702:	b580      	push	{r7, lr}
 8000704:	b086      	sub	sp, #24
 8000706:	af00      	add	r7, sp, #0
 8000708:	4603      	mov	r3, r0
 800070a:	60b9      	str	r1, [r7, #8]
 800070c:	607a      	str	r2, [r7, #4]
 800070e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000710:	2300      	movs	r3, #0
 8000712:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000714:	f7ff ff64 	bl	80005e0 <__NVIC_GetPriorityGrouping>
 8000718:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800071a:	687a      	ldr	r2, [r7, #4]
 800071c:	68b9      	ldr	r1, [r7, #8]
 800071e:	6978      	ldr	r0, [r7, #20]
 8000720:	f7ff ffb2 	bl	8000688 <NVIC_EncodePriority>
 8000724:	4602      	mov	r2, r0
 8000726:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800072a:	4611      	mov	r1, r2
 800072c:	4618      	mov	r0, r3
 800072e:	f7ff ff81 	bl	8000634 <__NVIC_SetPriority>
}
 8000732:	bf00      	nop
 8000734:	3718      	adds	r7, #24
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}

0800073a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800073a:	b580      	push	{r7, lr}
 800073c:	b082      	sub	sp, #8
 800073e:	af00      	add	r7, sp, #0
 8000740:	4603      	mov	r3, r0
 8000742:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000744:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000748:	4618      	mov	r0, r3
 800074a:	f7ff ff57 	bl	80005fc <__NVIC_EnableIRQ>
}
 800074e:	bf00      	nop
 8000750:	3708      	adds	r7, #8
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
	...

08000758 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000758:	b480      	push	{r7}
 800075a:	b08b      	sub	sp, #44	; 0x2c
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
 8000760:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000762:	2300      	movs	r3, #0
 8000764:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000766:	2300      	movs	r3, #0
 8000768:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800076a:	e169      	b.n	8000a40 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800076c:	2201      	movs	r2, #1
 800076e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000770:	fa02 f303 	lsl.w	r3, r2, r3
 8000774:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	69fa      	ldr	r2, [r7, #28]
 800077c:	4013      	ands	r3, r2
 800077e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000780:	69ba      	ldr	r2, [r7, #24]
 8000782:	69fb      	ldr	r3, [r7, #28]
 8000784:	429a      	cmp	r2, r3
 8000786:	f040 8158 	bne.w	8000a3a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800078a:	683b      	ldr	r3, [r7, #0]
 800078c:	685b      	ldr	r3, [r3, #4]
 800078e:	4a9a      	ldr	r2, [pc, #616]	; (80009f8 <HAL_GPIO_Init+0x2a0>)
 8000790:	4293      	cmp	r3, r2
 8000792:	d05e      	beq.n	8000852 <HAL_GPIO_Init+0xfa>
 8000794:	4a98      	ldr	r2, [pc, #608]	; (80009f8 <HAL_GPIO_Init+0x2a0>)
 8000796:	4293      	cmp	r3, r2
 8000798:	d875      	bhi.n	8000886 <HAL_GPIO_Init+0x12e>
 800079a:	4a98      	ldr	r2, [pc, #608]	; (80009fc <HAL_GPIO_Init+0x2a4>)
 800079c:	4293      	cmp	r3, r2
 800079e:	d058      	beq.n	8000852 <HAL_GPIO_Init+0xfa>
 80007a0:	4a96      	ldr	r2, [pc, #600]	; (80009fc <HAL_GPIO_Init+0x2a4>)
 80007a2:	4293      	cmp	r3, r2
 80007a4:	d86f      	bhi.n	8000886 <HAL_GPIO_Init+0x12e>
 80007a6:	4a96      	ldr	r2, [pc, #600]	; (8000a00 <HAL_GPIO_Init+0x2a8>)
 80007a8:	4293      	cmp	r3, r2
 80007aa:	d052      	beq.n	8000852 <HAL_GPIO_Init+0xfa>
 80007ac:	4a94      	ldr	r2, [pc, #592]	; (8000a00 <HAL_GPIO_Init+0x2a8>)
 80007ae:	4293      	cmp	r3, r2
 80007b0:	d869      	bhi.n	8000886 <HAL_GPIO_Init+0x12e>
 80007b2:	4a94      	ldr	r2, [pc, #592]	; (8000a04 <HAL_GPIO_Init+0x2ac>)
 80007b4:	4293      	cmp	r3, r2
 80007b6:	d04c      	beq.n	8000852 <HAL_GPIO_Init+0xfa>
 80007b8:	4a92      	ldr	r2, [pc, #584]	; (8000a04 <HAL_GPIO_Init+0x2ac>)
 80007ba:	4293      	cmp	r3, r2
 80007bc:	d863      	bhi.n	8000886 <HAL_GPIO_Init+0x12e>
 80007be:	4a92      	ldr	r2, [pc, #584]	; (8000a08 <HAL_GPIO_Init+0x2b0>)
 80007c0:	4293      	cmp	r3, r2
 80007c2:	d046      	beq.n	8000852 <HAL_GPIO_Init+0xfa>
 80007c4:	4a90      	ldr	r2, [pc, #576]	; (8000a08 <HAL_GPIO_Init+0x2b0>)
 80007c6:	4293      	cmp	r3, r2
 80007c8:	d85d      	bhi.n	8000886 <HAL_GPIO_Init+0x12e>
 80007ca:	2b12      	cmp	r3, #18
 80007cc:	d82a      	bhi.n	8000824 <HAL_GPIO_Init+0xcc>
 80007ce:	2b12      	cmp	r3, #18
 80007d0:	d859      	bhi.n	8000886 <HAL_GPIO_Init+0x12e>
 80007d2:	a201      	add	r2, pc, #4	; (adr r2, 80007d8 <HAL_GPIO_Init+0x80>)
 80007d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007d8:	08000853 	.word	0x08000853
 80007dc:	0800082d 	.word	0x0800082d
 80007e0:	0800083f 	.word	0x0800083f
 80007e4:	08000881 	.word	0x08000881
 80007e8:	08000887 	.word	0x08000887
 80007ec:	08000887 	.word	0x08000887
 80007f0:	08000887 	.word	0x08000887
 80007f4:	08000887 	.word	0x08000887
 80007f8:	08000887 	.word	0x08000887
 80007fc:	08000887 	.word	0x08000887
 8000800:	08000887 	.word	0x08000887
 8000804:	08000887 	.word	0x08000887
 8000808:	08000887 	.word	0x08000887
 800080c:	08000887 	.word	0x08000887
 8000810:	08000887 	.word	0x08000887
 8000814:	08000887 	.word	0x08000887
 8000818:	08000887 	.word	0x08000887
 800081c:	08000835 	.word	0x08000835
 8000820:	08000849 	.word	0x08000849
 8000824:	4a79      	ldr	r2, [pc, #484]	; (8000a0c <HAL_GPIO_Init+0x2b4>)
 8000826:	4293      	cmp	r3, r2
 8000828:	d013      	beq.n	8000852 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800082a:	e02c      	b.n	8000886 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800082c:	683b      	ldr	r3, [r7, #0]
 800082e:	68db      	ldr	r3, [r3, #12]
 8000830:	623b      	str	r3, [r7, #32]
          break;
 8000832:	e029      	b.n	8000888 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	68db      	ldr	r3, [r3, #12]
 8000838:	3304      	adds	r3, #4
 800083a:	623b      	str	r3, [r7, #32]
          break;
 800083c:	e024      	b.n	8000888 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800083e:	683b      	ldr	r3, [r7, #0]
 8000840:	68db      	ldr	r3, [r3, #12]
 8000842:	3308      	adds	r3, #8
 8000844:	623b      	str	r3, [r7, #32]
          break;
 8000846:	e01f      	b.n	8000888 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	68db      	ldr	r3, [r3, #12]
 800084c:	330c      	adds	r3, #12
 800084e:	623b      	str	r3, [r7, #32]
          break;
 8000850:	e01a      	b.n	8000888 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000852:	683b      	ldr	r3, [r7, #0]
 8000854:	689b      	ldr	r3, [r3, #8]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d102      	bne.n	8000860 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800085a:	2304      	movs	r3, #4
 800085c:	623b      	str	r3, [r7, #32]
          break;
 800085e:	e013      	b.n	8000888 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	689b      	ldr	r3, [r3, #8]
 8000864:	2b01      	cmp	r3, #1
 8000866:	d105      	bne.n	8000874 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000868:	2308      	movs	r3, #8
 800086a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	69fa      	ldr	r2, [r7, #28]
 8000870:	611a      	str	r2, [r3, #16]
          break;
 8000872:	e009      	b.n	8000888 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000874:	2308      	movs	r3, #8
 8000876:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	69fa      	ldr	r2, [r7, #28]
 800087c:	615a      	str	r2, [r3, #20]
          break;
 800087e:	e003      	b.n	8000888 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000880:	2300      	movs	r3, #0
 8000882:	623b      	str	r3, [r7, #32]
          break;
 8000884:	e000      	b.n	8000888 <HAL_GPIO_Init+0x130>
          break;
 8000886:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000888:	69bb      	ldr	r3, [r7, #24]
 800088a:	2bff      	cmp	r3, #255	; 0xff
 800088c:	d801      	bhi.n	8000892 <HAL_GPIO_Init+0x13a>
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	e001      	b.n	8000896 <HAL_GPIO_Init+0x13e>
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	3304      	adds	r3, #4
 8000896:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000898:	69bb      	ldr	r3, [r7, #24]
 800089a:	2bff      	cmp	r3, #255	; 0xff
 800089c:	d802      	bhi.n	80008a4 <HAL_GPIO_Init+0x14c>
 800089e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008a0:	009b      	lsls	r3, r3, #2
 80008a2:	e002      	b.n	80008aa <HAL_GPIO_Init+0x152>
 80008a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008a6:	3b08      	subs	r3, #8
 80008a8:	009b      	lsls	r3, r3, #2
 80008aa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80008ac:	697b      	ldr	r3, [r7, #20]
 80008ae:	681a      	ldr	r2, [r3, #0]
 80008b0:	210f      	movs	r1, #15
 80008b2:	693b      	ldr	r3, [r7, #16]
 80008b4:	fa01 f303 	lsl.w	r3, r1, r3
 80008b8:	43db      	mvns	r3, r3
 80008ba:	401a      	ands	r2, r3
 80008bc:	6a39      	ldr	r1, [r7, #32]
 80008be:	693b      	ldr	r3, [r7, #16]
 80008c0:	fa01 f303 	lsl.w	r3, r1, r3
 80008c4:	431a      	orrs	r2, r3
 80008c6:	697b      	ldr	r3, [r7, #20]
 80008c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	685b      	ldr	r3, [r3, #4]
 80008ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	f000 80b1 	beq.w	8000a3a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80008d8:	4b4d      	ldr	r3, [pc, #308]	; (8000a10 <HAL_GPIO_Init+0x2b8>)
 80008da:	699b      	ldr	r3, [r3, #24]
 80008dc:	4a4c      	ldr	r2, [pc, #304]	; (8000a10 <HAL_GPIO_Init+0x2b8>)
 80008de:	f043 0301 	orr.w	r3, r3, #1
 80008e2:	6193      	str	r3, [r2, #24]
 80008e4:	4b4a      	ldr	r3, [pc, #296]	; (8000a10 <HAL_GPIO_Init+0x2b8>)
 80008e6:	699b      	ldr	r3, [r3, #24]
 80008e8:	f003 0301 	and.w	r3, r3, #1
 80008ec:	60bb      	str	r3, [r7, #8]
 80008ee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80008f0:	4a48      	ldr	r2, [pc, #288]	; (8000a14 <HAL_GPIO_Init+0x2bc>)
 80008f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008f4:	089b      	lsrs	r3, r3, #2
 80008f6:	3302      	adds	r3, #2
 80008f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008fc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80008fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000900:	f003 0303 	and.w	r3, r3, #3
 8000904:	009b      	lsls	r3, r3, #2
 8000906:	220f      	movs	r2, #15
 8000908:	fa02 f303 	lsl.w	r3, r2, r3
 800090c:	43db      	mvns	r3, r3
 800090e:	68fa      	ldr	r2, [r7, #12]
 8000910:	4013      	ands	r3, r2
 8000912:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	4a40      	ldr	r2, [pc, #256]	; (8000a18 <HAL_GPIO_Init+0x2c0>)
 8000918:	4293      	cmp	r3, r2
 800091a:	d013      	beq.n	8000944 <HAL_GPIO_Init+0x1ec>
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	4a3f      	ldr	r2, [pc, #252]	; (8000a1c <HAL_GPIO_Init+0x2c4>)
 8000920:	4293      	cmp	r3, r2
 8000922:	d00d      	beq.n	8000940 <HAL_GPIO_Init+0x1e8>
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	4a3e      	ldr	r2, [pc, #248]	; (8000a20 <HAL_GPIO_Init+0x2c8>)
 8000928:	4293      	cmp	r3, r2
 800092a:	d007      	beq.n	800093c <HAL_GPIO_Init+0x1e4>
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	4a3d      	ldr	r2, [pc, #244]	; (8000a24 <HAL_GPIO_Init+0x2cc>)
 8000930:	4293      	cmp	r3, r2
 8000932:	d101      	bne.n	8000938 <HAL_GPIO_Init+0x1e0>
 8000934:	2303      	movs	r3, #3
 8000936:	e006      	b.n	8000946 <HAL_GPIO_Init+0x1ee>
 8000938:	2304      	movs	r3, #4
 800093a:	e004      	b.n	8000946 <HAL_GPIO_Init+0x1ee>
 800093c:	2302      	movs	r3, #2
 800093e:	e002      	b.n	8000946 <HAL_GPIO_Init+0x1ee>
 8000940:	2301      	movs	r3, #1
 8000942:	e000      	b.n	8000946 <HAL_GPIO_Init+0x1ee>
 8000944:	2300      	movs	r3, #0
 8000946:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000948:	f002 0203 	and.w	r2, r2, #3
 800094c:	0092      	lsls	r2, r2, #2
 800094e:	4093      	lsls	r3, r2
 8000950:	68fa      	ldr	r2, [r7, #12]
 8000952:	4313      	orrs	r3, r2
 8000954:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000956:	492f      	ldr	r1, [pc, #188]	; (8000a14 <HAL_GPIO_Init+0x2bc>)
 8000958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800095a:	089b      	lsrs	r3, r3, #2
 800095c:	3302      	adds	r3, #2
 800095e:	68fa      	ldr	r2, [r7, #12]
 8000960:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	685b      	ldr	r3, [r3, #4]
 8000968:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800096c:	2b00      	cmp	r3, #0
 800096e:	d006      	beq.n	800097e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000970:	4b2d      	ldr	r3, [pc, #180]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 8000972:	681a      	ldr	r2, [r3, #0]
 8000974:	492c      	ldr	r1, [pc, #176]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 8000976:	69bb      	ldr	r3, [r7, #24]
 8000978:	4313      	orrs	r3, r2
 800097a:	600b      	str	r3, [r1, #0]
 800097c:	e006      	b.n	800098c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800097e:	4b2a      	ldr	r3, [pc, #168]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 8000980:	681a      	ldr	r2, [r3, #0]
 8000982:	69bb      	ldr	r3, [r7, #24]
 8000984:	43db      	mvns	r3, r3
 8000986:	4928      	ldr	r1, [pc, #160]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 8000988:	4013      	ands	r3, r2
 800098a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	685b      	ldr	r3, [r3, #4]
 8000990:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000994:	2b00      	cmp	r3, #0
 8000996:	d006      	beq.n	80009a6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000998:	4b23      	ldr	r3, [pc, #140]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 800099a:	685a      	ldr	r2, [r3, #4]
 800099c:	4922      	ldr	r1, [pc, #136]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 800099e:	69bb      	ldr	r3, [r7, #24]
 80009a0:	4313      	orrs	r3, r2
 80009a2:	604b      	str	r3, [r1, #4]
 80009a4:	e006      	b.n	80009b4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80009a6:	4b20      	ldr	r3, [pc, #128]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 80009a8:	685a      	ldr	r2, [r3, #4]
 80009aa:	69bb      	ldr	r3, [r7, #24]
 80009ac:	43db      	mvns	r3, r3
 80009ae:	491e      	ldr	r1, [pc, #120]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 80009b0:	4013      	ands	r3, r2
 80009b2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	685b      	ldr	r3, [r3, #4]
 80009b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d006      	beq.n	80009ce <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80009c0:	4b19      	ldr	r3, [pc, #100]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 80009c2:	689a      	ldr	r2, [r3, #8]
 80009c4:	4918      	ldr	r1, [pc, #96]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 80009c6:	69bb      	ldr	r3, [r7, #24]
 80009c8:	4313      	orrs	r3, r2
 80009ca:	608b      	str	r3, [r1, #8]
 80009cc:	e006      	b.n	80009dc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80009ce:	4b16      	ldr	r3, [pc, #88]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 80009d0:	689a      	ldr	r2, [r3, #8]
 80009d2:	69bb      	ldr	r3, [r7, #24]
 80009d4:	43db      	mvns	r3, r3
 80009d6:	4914      	ldr	r1, [pc, #80]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 80009d8:	4013      	ands	r3, r2
 80009da:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	685b      	ldr	r3, [r3, #4]
 80009e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d021      	beq.n	8000a2c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80009e8:	4b0f      	ldr	r3, [pc, #60]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 80009ea:	68da      	ldr	r2, [r3, #12]
 80009ec:	490e      	ldr	r1, [pc, #56]	; (8000a28 <HAL_GPIO_Init+0x2d0>)
 80009ee:	69bb      	ldr	r3, [r7, #24]
 80009f0:	4313      	orrs	r3, r2
 80009f2:	60cb      	str	r3, [r1, #12]
 80009f4:	e021      	b.n	8000a3a <HAL_GPIO_Init+0x2e2>
 80009f6:	bf00      	nop
 80009f8:	10320000 	.word	0x10320000
 80009fc:	10310000 	.word	0x10310000
 8000a00:	10220000 	.word	0x10220000
 8000a04:	10210000 	.word	0x10210000
 8000a08:	10120000 	.word	0x10120000
 8000a0c:	10110000 	.word	0x10110000
 8000a10:	40021000 	.word	0x40021000
 8000a14:	40010000 	.word	0x40010000
 8000a18:	40010800 	.word	0x40010800
 8000a1c:	40010c00 	.word	0x40010c00
 8000a20:	40011000 	.word	0x40011000
 8000a24:	40011400 	.word	0x40011400
 8000a28:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000a2c:	4b0b      	ldr	r3, [pc, #44]	; (8000a5c <HAL_GPIO_Init+0x304>)
 8000a2e:	68da      	ldr	r2, [r3, #12]
 8000a30:	69bb      	ldr	r3, [r7, #24]
 8000a32:	43db      	mvns	r3, r3
 8000a34:	4909      	ldr	r1, [pc, #36]	; (8000a5c <HAL_GPIO_Init+0x304>)
 8000a36:	4013      	ands	r3, r2
 8000a38:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a3c:	3301      	adds	r3, #1
 8000a3e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	681a      	ldr	r2, [r3, #0]
 8000a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a46:	fa22 f303 	lsr.w	r3, r2, r3
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	f47f ae8e 	bne.w	800076c <HAL_GPIO_Init+0x14>
  }
}
 8000a50:	bf00      	nop
 8000a52:	bf00      	nop
 8000a54:	372c      	adds	r7, #44	; 0x2c
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bc80      	pop	{r7}
 8000a5a:	4770      	bx	lr
 8000a5c:	40010400 	.word	0x40010400

08000a60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b083      	sub	sp, #12
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
 8000a68:	460b      	mov	r3, r1
 8000a6a:	807b      	strh	r3, [r7, #2]
 8000a6c:	4613      	mov	r3, r2
 8000a6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a70:	787b      	ldrb	r3, [r7, #1]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d003      	beq.n	8000a7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000a76:	887a      	ldrh	r2, [r7, #2]
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000a7c:	e003      	b.n	8000a86 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000a7e:	887b      	ldrh	r3, [r7, #2]
 8000a80:	041a      	lsls	r2, r3, #16
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	611a      	str	r2, [r3, #16]
}
 8000a86:	bf00      	nop
 8000a88:	370c      	adds	r7, #12
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bc80      	pop	{r7}
 8000a8e:	4770      	bx	lr

08000a90 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000a90:	b480      	push	{r7}
 8000a92:	b085      	sub	sp, #20
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
 8000a98:	460b      	mov	r3, r1
 8000a9a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	68db      	ldr	r3, [r3, #12]
 8000aa0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000aa2:	887a      	ldrh	r2, [r7, #2]
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	4013      	ands	r3, r2
 8000aa8:	041a      	lsls	r2, r3, #16
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	43d9      	mvns	r1, r3
 8000aae:	887b      	ldrh	r3, [r7, #2]
 8000ab0:	400b      	ands	r3, r1
 8000ab2:	431a      	orrs	r2, r3
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	611a      	str	r2, [r3, #16]
}
 8000ab8:	bf00      	nop
 8000aba:	3714      	adds	r7, #20
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bc80      	pop	{r7}
 8000ac0:	4770      	bx	lr
	...

08000ac4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d101      	bne.n	8000ad6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	e26c      	b.n	8000fb0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	f003 0301 	and.w	r3, r3, #1
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	f000 8087 	beq.w	8000bf2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ae4:	4b92      	ldr	r3, [pc, #584]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	f003 030c 	and.w	r3, r3, #12
 8000aec:	2b04      	cmp	r3, #4
 8000aee:	d00c      	beq.n	8000b0a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000af0:	4b8f      	ldr	r3, [pc, #572]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000af2:	685b      	ldr	r3, [r3, #4]
 8000af4:	f003 030c 	and.w	r3, r3, #12
 8000af8:	2b08      	cmp	r3, #8
 8000afa:	d112      	bne.n	8000b22 <HAL_RCC_OscConfig+0x5e>
 8000afc:	4b8c      	ldr	r3, [pc, #560]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000afe:	685b      	ldr	r3, [r3, #4]
 8000b00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b08:	d10b      	bne.n	8000b22 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b0a:	4b89      	ldr	r3, [pc, #548]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d06c      	beq.n	8000bf0 <HAL_RCC_OscConfig+0x12c>
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	685b      	ldr	r3, [r3, #4]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d168      	bne.n	8000bf0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	e246      	b.n	8000fb0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	685b      	ldr	r3, [r3, #4]
 8000b26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b2a:	d106      	bne.n	8000b3a <HAL_RCC_OscConfig+0x76>
 8000b2c:	4b80      	ldr	r3, [pc, #512]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a7f      	ldr	r2, [pc, #508]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000b32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b36:	6013      	str	r3, [r2, #0]
 8000b38:	e02e      	b.n	8000b98 <HAL_RCC_OscConfig+0xd4>
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	685b      	ldr	r3, [r3, #4]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d10c      	bne.n	8000b5c <HAL_RCC_OscConfig+0x98>
 8000b42:	4b7b      	ldr	r3, [pc, #492]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4a7a      	ldr	r2, [pc, #488]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000b48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b4c:	6013      	str	r3, [r2, #0]
 8000b4e:	4b78      	ldr	r3, [pc, #480]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4a77      	ldr	r2, [pc, #476]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000b54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b58:	6013      	str	r3, [r2, #0]
 8000b5a:	e01d      	b.n	8000b98 <HAL_RCC_OscConfig+0xd4>
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000b64:	d10c      	bne.n	8000b80 <HAL_RCC_OscConfig+0xbc>
 8000b66:	4b72      	ldr	r3, [pc, #456]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a71      	ldr	r2, [pc, #452]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000b6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b70:	6013      	str	r3, [r2, #0]
 8000b72:	4b6f      	ldr	r3, [pc, #444]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4a6e      	ldr	r2, [pc, #440]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000b78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b7c:	6013      	str	r3, [r2, #0]
 8000b7e:	e00b      	b.n	8000b98 <HAL_RCC_OscConfig+0xd4>
 8000b80:	4b6b      	ldr	r3, [pc, #428]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a6a      	ldr	r2, [pc, #424]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000b86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b8a:	6013      	str	r3, [r2, #0]
 8000b8c:	4b68      	ldr	r3, [pc, #416]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4a67      	ldr	r2, [pc, #412]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000b92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b96:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d013      	beq.n	8000bc8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ba0:	f7ff fcf0 	bl	8000584 <HAL_GetTick>
 8000ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ba6:	e008      	b.n	8000bba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ba8:	f7ff fcec 	bl	8000584 <HAL_GetTick>
 8000bac:	4602      	mov	r2, r0
 8000bae:	693b      	ldr	r3, [r7, #16]
 8000bb0:	1ad3      	subs	r3, r2, r3
 8000bb2:	2b64      	cmp	r3, #100	; 0x64
 8000bb4:	d901      	bls.n	8000bba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	e1fa      	b.n	8000fb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bba:	4b5d      	ldr	r3, [pc, #372]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d0f0      	beq.n	8000ba8 <HAL_RCC_OscConfig+0xe4>
 8000bc6:	e014      	b.n	8000bf2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bc8:	f7ff fcdc 	bl	8000584 <HAL_GetTick>
 8000bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bce:	e008      	b.n	8000be2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bd0:	f7ff fcd8 	bl	8000584 <HAL_GetTick>
 8000bd4:	4602      	mov	r2, r0
 8000bd6:	693b      	ldr	r3, [r7, #16]
 8000bd8:	1ad3      	subs	r3, r2, r3
 8000bda:	2b64      	cmp	r3, #100	; 0x64
 8000bdc:	d901      	bls.n	8000be2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000bde:	2303      	movs	r3, #3
 8000be0:	e1e6      	b.n	8000fb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000be2:	4b53      	ldr	r3, [pc, #332]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d1f0      	bne.n	8000bd0 <HAL_RCC_OscConfig+0x10c>
 8000bee:	e000      	b.n	8000bf2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bf0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	f003 0302 	and.w	r3, r3, #2
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d063      	beq.n	8000cc6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000bfe:	4b4c      	ldr	r3, [pc, #304]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000c00:	685b      	ldr	r3, [r3, #4]
 8000c02:	f003 030c 	and.w	r3, r3, #12
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d00b      	beq.n	8000c22 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000c0a:	4b49      	ldr	r3, [pc, #292]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000c0c:	685b      	ldr	r3, [r3, #4]
 8000c0e:	f003 030c 	and.w	r3, r3, #12
 8000c12:	2b08      	cmp	r3, #8
 8000c14:	d11c      	bne.n	8000c50 <HAL_RCC_OscConfig+0x18c>
 8000c16:	4b46      	ldr	r3, [pc, #280]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d116      	bne.n	8000c50 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c22:	4b43      	ldr	r3, [pc, #268]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f003 0302 	and.w	r3, r3, #2
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d005      	beq.n	8000c3a <HAL_RCC_OscConfig+0x176>
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	691b      	ldr	r3, [r3, #16]
 8000c32:	2b01      	cmp	r3, #1
 8000c34:	d001      	beq.n	8000c3a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000c36:	2301      	movs	r3, #1
 8000c38:	e1ba      	b.n	8000fb0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c3a:	4b3d      	ldr	r3, [pc, #244]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	695b      	ldr	r3, [r3, #20]
 8000c46:	00db      	lsls	r3, r3, #3
 8000c48:	4939      	ldr	r1, [pc, #228]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000c4a:	4313      	orrs	r3, r2
 8000c4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c4e:	e03a      	b.n	8000cc6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	691b      	ldr	r3, [r3, #16]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d020      	beq.n	8000c9a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c58:	4b36      	ldr	r3, [pc, #216]	; (8000d34 <HAL_RCC_OscConfig+0x270>)
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c5e:	f7ff fc91 	bl	8000584 <HAL_GetTick>
 8000c62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c64:	e008      	b.n	8000c78 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c66:	f7ff fc8d 	bl	8000584 <HAL_GetTick>
 8000c6a:	4602      	mov	r2, r0
 8000c6c:	693b      	ldr	r3, [r7, #16]
 8000c6e:	1ad3      	subs	r3, r2, r3
 8000c70:	2b02      	cmp	r3, #2
 8000c72:	d901      	bls.n	8000c78 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000c74:	2303      	movs	r3, #3
 8000c76:	e19b      	b.n	8000fb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c78:	4b2d      	ldr	r3, [pc, #180]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f003 0302 	and.w	r3, r3, #2
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d0f0      	beq.n	8000c66 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c84:	4b2a      	ldr	r3, [pc, #168]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	695b      	ldr	r3, [r3, #20]
 8000c90:	00db      	lsls	r3, r3, #3
 8000c92:	4927      	ldr	r1, [pc, #156]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000c94:	4313      	orrs	r3, r2
 8000c96:	600b      	str	r3, [r1, #0]
 8000c98:	e015      	b.n	8000cc6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c9a:	4b26      	ldr	r3, [pc, #152]	; (8000d34 <HAL_RCC_OscConfig+0x270>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ca0:	f7ff fc70 	bl	8000584 <HAL_GetTick>
 8000ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ca6:	e008      	b.n	8000cba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ca8:	f7ff fc6c 	bl	8000584 <HAL_GetTick>
 8000cac:	4602      	mov	r2, r0
 8000cae:	693b      	ldr	r3, [r7, #16]
 8000cb0:	1ad3      	subs	r3, r2, r3
 8000cb2:	2b02      	cmp	r3, #2
 8000cb4:	d901      	bls.n	8000cba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000cb6:	2303      	movs	r3, #3
 8000cb8:	e17a      	b.n	8000fb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cba:	4b1d      	ldr	r3, [pc, #116]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	f003 0302 	and.w	r3, r3, #2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d1f0      	bne.n	8000ca8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f003 0308 	and.w	r3, r3, #8
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d03a      	beq.n	8000d48 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	699b      	ldr	r3, [r3, #24]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d019      	beq.n	8000d0e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000cda:	4b17      	ldr	r3, [pc, #92]	; (8000d38 <HAL_RCC_OscConfig+0x274>)
 8000cdc:	2201      	movs	r2, #1
 8000cde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ce0:	f7ff fc50 	bl	8000584 <HAL_GetTick>
 8000ce4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ce6:	e008      	b.n	8000cfa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ce8:	f7ff fc4c 	bl	8000584 <HAL_GetTick>
 8000cec:	4602      	mov	r2, r0
 8000cee:	693b      	ldr	r3, [r7, #16]
 8000cf0:	1ad3      	subs	r3, r2, r3
 8000cf2:	2b02      	cmp	r3, #2
 8000cf4:	d901      	bls.n	8000cfa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000cf6:	2303      	movs	r3, #3
 8000cf8:	e15a      	b.n	8000fb0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cfa:	4b0d      	ldr	r3, [pc, #52]	; (8000d30 <HAL_RCC_OscConfig+0x26c>)
 8000cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cfe:	f003 0302 	and.w	r3, r3, #2
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d0f0      	beq.n	8000ce8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000d06:	2001      	movs	r0, #1
 8000d08:	f000 faf4 	bl	80012f4 <RCC_Delay>
 8000d0c:	e01c      	b.n	8000d48 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d0e:	4b0a      	ldr	r3, [pc, #40]	; (8000d38 <HAL_RCC_OscConfig+0x274>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d14:	f7ff fc36 	bl	8000584 <HAL_GetTick>
 8000d18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d1a:	e00f      	b.n	8000d3c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d1c:	f7ff fc32 	bl	8000584 <HAL_GetTick>
 8000d20:	4602      	mov	r2, r0
 8000d22:	693b      	ldr	r3, [r7, #16]
 8000d24:	1ad3      	subs	r3, r2, r3
 8000d26:	2b02      	cmp	r3, #2
 8000d28:	d908      	bls.n	8000d3c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000d2a:	2303      	movs	r3, #3
 8000d2c:	e140      	b.n	8000fb0 <HAL_RCC_OscConfig+0x4ec>
 8000d2e:	bf00      	nop
 8000d30:	40021000 	.word	0x40021000
 8000d34:	42420000 	.word	0x42420000
 8000d38:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d3c:	4b9e      	ldr	r3, [pc, #632]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d40:	f003 0302 	and.w	r3, r3, #2
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d1e9      	bne.n	8000d1c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f003 0304 	and.w	r3, r3, #4
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	f000 80a6 	beq.w	8000ea2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d56:	2300      	movs	r3, #0
 8000d58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d5a:	4b97      	ldr	r3, [pc, #604]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000d5c:	69db      	ldr	r3, [r3, #28]
 8000d5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d10d      	bne.n	8000d82 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d66:	4b94      	ldr	r3, [pc, #592]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000d68:	69db      	ldr	r3, [r3, #28]
 8000d6a:	4a93      	ldr	r2, [pc, #588]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000d6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d70:	61d3      	str	r3, [r2, #28]
 8000d72:	4b91      	ldr	r3, [pc, #580]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000d74:	69db      	ldr	r3, [r3, #28]
 8000d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d7a:	60bb      	str	r3, [r7, #8]
 8000d7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d82:	4b8e      	ldr	r3, [pc, #568]	; (8000fbc <HAL_RCC_OscConfig+0x4f8>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d118      	bne.n	8000dc0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d8e:	4b8b      	ldr	r3, [pc, #556]	; (8000fbc <HAL_RCC_OscConfig+0x4f8>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	4a8a      	ldr	r2, [pc, #552]	; (8000fbc <HAL_RCC_OscConfig+0x4f8>)
 8000d94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d9a:	f7ff fbf3 	bl	8000584 <HAL_GetTick>
 8000d9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000da0:	e008      	b.n	8000db4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000da2:	f7ff fbef 	bl	8000584 <HAL_GetTick>
 8000da6:	4602      	mov	r2, r0
 8000da8:	693b      	ldr	r3, [r7, #16]
 8000daa:	1ad3      	subs	r3, r2, r3
 8000dac:	2b64      	cmp	r3, #100	; 0x64
 8000dae:	d901      	bls.n	8000db4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000db0:	2303      	movs	r3, #3
 8000db2:	e0fd      	b.n	8000fb0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000db4:	4b81      	ldr	r3, [pc, #516]	; (8000fbc <HAL_RCC_OscConfig+0x4f8>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d0f0      	beq.n	8000da2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	68db      	ldr	r3, [r3, #12]
 8000dc4:	2b01      	cmp	r3, #1
 8000dc6:	d106      	bne.n	8000dd6 <HAL_RCC_OscConfig+0x312>
 8000dc8:	4b7b      	ldr	r3, [pc, #492]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000dca:	6a1b      	ldr	r3, [r3, #32]
 8000dcc:	4a7a      	ldr	r2, [pc, #488]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000dce:	f043 0301 	orr.w	r3, r3, #1
 8000dd2:	6213      	str	r3, [r2, #32]
 8000dd4:	e02d      	b.n	8000e32 <HAL_RCC_OscConfig+0x36e>
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	68db      	ldr	r3, [r3, #12]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d10c      	bne.n	8000df8 <HAL_RCC_OscConfig+0x334>
 8000dde:	4b76      	ldr	r3, [pc, #472]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000de0:	6a1b      	ldr	r3, [r3, #32]
 8000de2:	4a75      	ldr	r2, [pc, #468]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000de4:	f023 0301 	bic.w	r3, r3, #1
 8000de8:	6213      	str	r3, [r2, #32]
 8000dea:	4b73      	ldr	r3, [pc, #460]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000dec:	6a1b      	ldr	r3, [r3, #32]
 8000dee:	4a72      	ldr	r2, [pc, #456]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000df0:	f023 0304 	bic.w	r3, r3, #4
 8000df4:	6213      	str	r3, [r2, #32]
 8000df6:	e01c      	b.n	8000e32 <HAL_RCC_OscConfig+0x36e>
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	68db      	ldr	r3, [r3, #12]
 8000dfc:	2b05      	cmp	r3, #5
 8000dfe:	d10c      	bne.n	8000e1a <HAL_RCC_OscConfig+0x356>
 8000e00:	4b6d      	ldr	r3, [pc, #436]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000e02:	6a1b      	ldr	r3, [r3, #32]
 8000e04:	4a6c      	ldr	r2, [pc, #432]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000e06:	f043 0304 	orr.w	r3, r3, #4
 8000e0a:	6213      	str	r3, [r2, #32]
 8000e0c:	4b6a      	ldr	r3, [pc, #424]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000e0e:	6a1b      	ldr	r3, [r3, #32]
 8000e10:	4a69      	ldr	r2, [pc, #420]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000e12:	f043 0301 	orr.w	r3, r3, #1
 8000e16:	6213      	str	r3, [r2, #32]
 8000e18:	e00b      	b.n	8000e32 <HAL_RCC_OscConfig+0x36e>
 8000e1a:	4b67      	ldr	r3, [pc, #412]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000e1c:	6a1b      	ldr	r3, [r3, #32]
 8000e1e:	4a66      	ldr	r2, [pc, #408]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000e20:	f023 0301 	bic.w	r3, r3, #1
 8000e24:	6213      	str	r3, [r2, #32]
 8000e26:	4b64      	ldr	r3, [pc, #400]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000e28:	6a1b      	ldr	r3, [r3, #32]
 8000e2a:	4a63      	ldr	r2, [pc, #396]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000e2c:	f023 0304 	bic.w	r3, r3, #4
 8000e30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	68db      	ldr	r3, [r3, #12]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d015      	beq.n	8000e66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e3a:	f7ff fba3 	bl	8000584 <HAL_GetTick>
 8000e3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e40:	e00a      	b.n	8000e58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e42:	f7ff fb9f 	bl	8000584 <HAL_GetTick>
 8000e46:	4602      	mov	r2, r0
 8000e48:	693b      	ldr	r3, [r7, #16]
 8000e4a:	1ad3      	subs	r3, r2, r3
 8000e4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d901      	bls.n	8000e58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000e54:	2303      	movs	r3, #3
 8000e56:	e0ab      	b.n	8000fb0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e58:	4b57      	ldr	r3, [pc, #348]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000e5a:	6a1b      	ldr	r3, [r3, #32]
 8000e5c:	f003 0302 	and.w	r3, r3, #2
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d0ee      	beq.n	8000e42 <HAL_RCC_OscConfig+0x37e>
 8000e64:	e014      	b.n	8000e90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e66:	f7ff fb8d 	bl	8000584 <HAL_GetTick>
 8000e6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e6c:	e00a      	b.n	8000e84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e6e:	f7ff fb89 	bl	8000584 <HAL_GetTick>
 8000e72:	4602      	mov	r2, r0
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	1ad3      	subs	r3, r2, r3
 8000e78:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e7c:	4293      	cmp	r3, r2
 8000e7e:	d901      	bls.n	8000e84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000e80:	2303      	movs	r3, #3
 8000e82:	e095      	b.n	8000fb0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e84:	4b4c      	ldr	r3, [pc, #304]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000e86:	6a1b      	ldr	r3, [r3, #32]
 8000e88:	f003 0302 	and.w	r3, r3, #2
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d1ee      	bne.n	8000e6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000e90:	7dfb      	ldrb	r3, [r7, #23]
 8000e92:	2b01      	cmp	r3, #1
 8000e94:	d105      	bne.n	8000ea2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e96:	4b48      	ldr	r3, [pc, #288]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000e98:	69db      	ldr	r3, [r3, #28]
 8000e9a:	4a47      	ldr	r2, [pc, #284]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000e9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000ea0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	69db      	ldr	r3, [r3, #28]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	f000 8081 	beq.w	8000fae <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000eac:	4b42      	ldr	r3, [pc, #264]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	f003 030c 	and.w	r3, r3, #12
 8000eb4:	2b08      	cmp	r3, #8
 8000eb6:	d061      	beq.n	8000f7c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	69db      	ldr	r3, [r3, #28]
 8000ebc:	2b02      	cmp	r3, #2
 8000ebe:	d146      	bne.n	8000f4e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ec0:	4b3f      	ldr	r3, [pc, #252]	; (8000fc0 <HAL_RCC_OscConfig+0x4fc>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ec6:	f7ff fb5d 	bl	8000584 <HAL_GetTick>
 8000eca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ecc:	e008      	b.n	8000ee0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ece:	f7ff fb59 	bl	8000584 <HAL_GetTick>
 8000ed2:	4602      	mov	r2, r0
 8000ed4:	693b      	ldr	r3, [r7, #16]
 8000ed6:	1ad3      	subs	r3, r2, r3
 8000ed8:	2b02      	cmp	r3, #2
 8000eda:	d901      	bls.n	8000ee0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000edc:	2303      	movs	r3, #3
 8000ede:	e067      	b.n	8000fb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ee0:	4b35      	ldr	r3, [pc, #212]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d1f0      	bne.n	8000ece <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	6a1b      	ldr	r3, [r3, #32]
 8000ef0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ef4:	d108      	bne.n	8000f08 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000ef6:	4b30      	ldr	r3, [pc, #192]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	689b      	ldr	r3, [r3, #8]
 8000f02:	492d      	ldr	r1, [pc, #180]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000f04:	4313      	orrs	r3, r2
 8000f06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f08:	4b2b      	ldr	r3, [pc, #172]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6a19      	ldr	r1, [r3, #32]
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f18:	430b      	orrs	r3, r1
 8000f1a:	4927      	ldr	r1, [pc, #156]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f20:	4b27      	ldr	r3, [pc, #156]	; (8000fc0 <HAL_RCC_OscConfig+0x4fc>)
 8000f22:	2201      	movs	r2, #1
 8000f24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f26:	f7ff fb2d 	bl	8000584 <HAL_GetTick>
 8000f2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f2c:	e008      	b.n	8000f40 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f2e:	f7ff fb29 	bl	8000584 <HAL_GetTick>
 8000f32:	4602      	mov	r2, r0
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	1ad3      	subs	r3, r2, r3
 8000f38:	2b02      	cmp	r3, #2
 8000f3a:	d901      	bls.n	8000f40 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000f3c:	2303      	movs	r3, #3
 8000f3e:	e037      	b.n	8000fb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f40:	4b1d      	ldr	r3, [pc, #116]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d0f0      	beq.n	8000f2e <HAL_RCC_OscConfig+0x46a>
 8000f4c:	e02f      	b.n	8000fae <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f4e:	4b1c      	ldr	r3, [pc, #112]	; (8000fc0 <HAL_RCC_OscConfig+0x4fc>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f54:	f7ff fb16 	bl	8000584 <HAL_GetTick>
 8000f58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f5a:	e008      	b.n	8000f6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f5c:	f7ff fb12 	bl	8000584 <HAL_GetTick>
 8000f60:	4602      	mov	r2, r0
 8000f62:	693b      	ldr	r3, [r7, #16]
 8000f64:	1ad3      	subs	r3, r2, r3
 8000f66:	2b02      	cmp	r3, #2
 8000f68:	d901      	bls.n	8000f6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000f6a:	2303      	movs	r3, #3
 8000f6c:	e020      	b.n	8000fb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f6e:	4b12      	ldr	r3, [pc, #72]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d1f0      	bne.n	8000f5c <HAL_RCC_OscConfig+0x498>
 8000f7a:	e018      	b.n	8000fae <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	69db      	ldr	r3, [r3, #28]
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d101      	bne.n	8000f88 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000f84:	2301      	movs	r3, #1
 8000f86:	e013      	b.n	8000fb0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000f88:	4b0b      	ldr	r3, [pc, #44]	; (8000fb8 <HAL_RCC_OscConfig+0x4f4>)
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6a1b      	ldr	r3, [r3, #32]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	d106      	bne.n	8000faa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	d001      	beq.n	8000fae <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000faa:	2301      	movs	r3, #1
 8000fac:	e000      	b.n	8000fb0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000fae:	2300      	movs	r3, #0
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	3718      	adds	r7, #24
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	40021000 	.word	0x40021000
 8000fbc:	40007000 	.word	0x40007000
 8000fc0:	42420060 	.word	0x42420060

08000fc4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d101      	bne.n	8000fd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	e0d0      	b.n	800117a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000fd8:	4b6a      	ldr	r3, [pc, #424]	; (8001184 <HAL_RCC_ClockConfig+0x1c0>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f003 0307 	and.w	r3, r3, #7
 8000fe0:	683a      	ldr	r2, [r7, #0]
 8000fe2:	429a      	cmp	r2, r3
 8000fe4:	d910      	bls.n	8001008 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fe6:	4b67      	ldr	r3, [pc, #412]	; (8001184 <HAL_RCC_ClockConfig+0x1c0>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f023 0207 	bic.w	r2, r3, #7
 8000fee:	4965      	ldr	r1, [pc, #404]	; (8001184 <HAL_RCC_ClockConfig+0x1c0>)
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000ff6:	4b63      	ldr	r3, [pc, #396]	; (8001184 <HAL_RCC_ClockConfig+0x1c0>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f003 0307 	and.w	r3, r3, #7
 8000ffe:	683a      	ldr	r2, [r7, #0]
 8001000:	429a      	cmp	r2, r3
 8001002:	d001      	beq.n	8001008 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001004:	2301      	movs	r3, #1
 8001006:	e0b8      	b.n	800117a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f003 0302 	and.w	r3, r3, #2
 8001010:	2b00      	cmp	r3, #0
 8001012:	d020      	beq.n	8001056 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f003 0304 	and.w	r3, r3, #4
 800101c:	2b00      	cmp	r3, #0
 800101e:	d005      	beq.n	800102c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001020:	4b59      	ldr	r3, [pc, #356]	; (8001188 <HAL_RCC_ClockConfig+0x1c4>)
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	4a58      	ldr	r2, [pc, #352]	; (8001188 <HAL_RCC_ClockConfig+0x1c4>)
 8001026:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800102a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f003 0308 	and.w	r3, r3, #8
 8001034:	2b00      	cmp	r3, #0
 8001036:	d005      	beq.n	8001044 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001038:	4b53      	ldr	r3, [pc, #332]	; (8001188 <HAL_RCC_ClockConfig+0x1c4>)
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	4a52      	ldr	r2, [pc, #328]	; (8001188 <HAL_RCC_ClockConfig+0x1c4>)
 800103e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001042:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001044:	4b50      	ldr	r3, [pc, #320]	; (8001188 <HAL_RCC_ClockConfig+0x1c4>)
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	494d      	ldr	r1, [pc, #308]	; (8001188 <HAL_RCC_ClockConfig+0x1c4>)
 8001052:	4313      	orrs	r3, r2
 8001054:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f003 0301 	and.w	r3, r3, #1
 800105e:	2b00      	cmp	r3, #0
 8001060:	d040      	beq.n	80010e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	2b01      	cmp	r3, #1
 8001068:	d107      	bne.n	800107a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800106a:	4b47      	ldr	r3, [pc, #284]	; (8001188 <HAL_RCC_ClockConfig+0x1c4>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001072:	2b00      	cmp	r3, #0
 8001074:	d115      	bne.n	80010a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	e07f      	b.n	800117a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	2b02      	cmp	r3, #2
 8001080:	d107      	bne.n	8001092 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001082:	4b41      	ldr	r3, [pc, #260]	; (8001188 <HAL_RCC_ClockConfig+0x1c4>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800108a:	2b00      	cmp	r3, #0
 800108c:	d109      	bne.n	80010a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800108e:	2301      	movs	r3, #1
 8001090:	e073      	b.n	800117a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001092:	4b3d      	ldr	r3, [pc, #244]	; (8001188 <HAL_RCC_ClockConfig+0x1c4>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f003 0302 	and.w	r3, r3, #2
 800109a:	2b00      	cmp	r3, #0
 800109c:	d101      	bne.n	80010a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800109e:	2301      	movs	r3, #1
 80010a0:	e06b      	b.n	800117a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80010a2:	4b39      	ldr	r3, [pc, #228]	; (8001188 <HAL_RCC_ClockConfig+0x1c4>)
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	f023 0203 	bic.w	r2, r3, #3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	4936      	ldr	r1, [pc, #216]	; (8001188 <HAL_RCC_ClockConfig+0x1c4>)
 80010b0:	4313      	orrs	r3, r2
 80010b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80010b4:	f7ff fa66 	bl	8000584 <HAL_GetTick>
 80010b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010ba:	e00a      	b.n	80010d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010bc:	f7ff fa62 	bl	8000584 <HAL_GetTick>
 80010c0:	4602      	mov	r2, r0
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d901      	bls.n	80010d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80010ce:	2303      	movs	r3, #3
 80010d0:	e053      	b.n	800117a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010d2:	4b2d      	ldr	r3, [pc, #180]	; (8001188 <HAL_RCC_ClockConfig+0x1c4>)
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	f003 020c 	and.w	r2, r3, #12
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	009b      	lsls	r3, r3, #2
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d1eb      	bne.n	80010bc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80010e4:	4b27      	ldr	r3, [pc, #156]	; (8001184 <HAL_RCC_ClockConfig+0x1c0>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f003 0307 	and.w	r3, r3, #7
 80010ec:	683a      	ldr	r2, [r7, #0]
 80010ee:	429a      	cmp	r2, r3
 80010f0:	d210      	bcs.n	8001114 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010f2:	4b24      	ldr	r3, [pc, #144]	; (8001184 <HAL_RCC_ClockConfig+0x1c0>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f023 0207 	bic.w	r2, r3, #7
 80010fa:	4922      	ldr	r1, [pc, #136]	; (8001184 <HAL_RCC_ClockConfig+0x1c0>)
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	4313      	orrs	r3, r2
 8001100:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001102:	4b20      	ldr	r3, [pc, #128]	; (8001184 <HAL_RCC_ClockConfig+0x1c0>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f003 0307 	and.w	r3, r3, #7
 800110a:	683a      	ldr	r2, [r7, #0]
 800110c:	429a      	cmp	r2, r3
 800110e:	d001      	beq.n	8001114 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001110:	2301      	movs	r3, #1
 8001112:	e032      	b.n	800117a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f003 0304 	and.w	r3, r3, #4
 800111c:	2b00      	cmp	r3, #0
 800111e:	d008      	beq.n	8001132 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001120:	4b19      	ldr	r3, [pc, #100]	; (8001188 <HAL_RCC_ClockConfig+0x1c4>)
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	4916      	ldr	r1, [pc, #88]	; (8001188 <HAL_RCC_ClockConfig+0x1c4>)
 800112e:	4313      	orrs	r3, r2
 8001130:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f003 0308 	and.w	r3, r3, #8
 800113a:	2b00      	cmp	r3, #0
 800113c:	d009      	beq.n	8001152 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800113e:	4b12      	ldr	r3, [pc, #72]	; (8001188 <HAL_RCC_ClockConfig+0x1c4>)
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	691b      	ldr	r3, [r3, #16]
 800114a:	00db      	lsls	r3, r3, #3
 800114c:	490e      	ldr	r1, [pc, #56]	; (8001188 <HAL_RCC_ClockConfig+0x1c4>)
 800114e:	4313      	orrs	r3, r2
 8001150:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001152:	f000 f821 	bl	8001198 <HAL_RCC_GetSysClockFreq>
 8001156:	4602      	mov	r2, r0
 8001158:	4b0b      	ldr	r3, [pc, #44]	; (8001188 <HAL_RCC_ClockConfig+0x1c4>)
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	091b      	lsrs	r3, r3, #4
 800115e:	f003 030f 	and.w	r3, r3, #15
 8001162:	490a      	ldr	r1, [pc, #40]	; (800118c <HAL_RCC_ClockConfig+0x1c8>)
 8001164:	5ccb      	ldrb	r3, [r1, r3]
 8001166:	fa22 f303 	lsr.w	r3, r2, r3
 800116a:	4a09      	ldr	r2, [pc, #36]	; (8001190 <HAL_RCC_ClockConfig+0x1cc>)
 800116c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800116e:	4b09      	ldr	r3, [pc, #36]	; (8001194 <HAL_RCC_ClockConfig+0x1d0>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4618      	mov	r0, r3
 8001174:	f7ff f93c 	bl	80003f0 <HAL_InitTick>

  return HAL_OK;
 8001178:	2300      	movs	r3, #0
}
 800117a:	4618      	mov	r0, r3
 800117c:	3710      	adds	r7, #16
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	40022000 	.word	0x40022000
 8001188:	40021000 	.word	0x40021000
 800118c:	08002e58 	.word	0x08002e58
 8001190:	20000000 	.word	0x20000000
 8001194:	20000004 	.word	0x20000004

08001198 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001198:	b490      	push	{r4, r7}
 800119a:	b08a      	sub	sp, #40	; 0x28
 800119c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800119e:	4b2a      	ldr	r3, [pc, #168]	; (8001248 <HAL_RCC_GetSysClockFreq+0xb0>)
 80011a0:	1d3c      	adds	r4, r7, #4
 80011a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80011a8:	f240 2301 	movw	r3, #513	; 0x201
 80011ac:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80011ae:	2300      	movs	r3, #0
 80011b0:	61fb      	str	r3, [r7, #28]
 80011b2:	2300      	movs	r3, #0
 80011b4:	61bb      	str	r3, [r7, #24]
 80011b6:	2300      	movs	r3, #0
 80011b8:	627b      	str	r3, [r7, #36]	; 0x24
 80011ba:	2300      	movs	r3, #0
 80011bc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80011be:	2300      	movs	r3, #0
 80011c0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80011c2:	4b22      	ldr	r3, [pc, #136]	; (800124c <HAL_RCC_GetSysClockFreq+0xb4>)
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80011c8:	69fb      	ldr	r3, [r7, #28]
 80011ca:	f003 030c 	and.w	r3, r3, #12
 80011ce:	2b04      	cmp	r3, #4
 80011d0:	d002      	beq.n	80011d8 <HAL_RCC_GetSysClockFreq+0x40>
 80011d2:	2b08      	cmp	r3, #8
 80011d4:	d003      	beq.n	80011de <HAL_RCC_GetSysClockFreq+0x46>
 80011d6:	e02d      	b.n	8001234 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80011d8:	4b1d      	ldr	r3, [pc, #116]	; (8001250 <HAL_RCC_GetSysClockFreq+0xb8>)
 80011da:	623b      	str	r3, [r7, #32]
      break;
 80011dc:	e02d      	b.n	800123a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	0c9b      	lsrs	r3, r3, #18
 80011e2:	f003 030f 	and.w	r3, r3, #15
 80011e6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80011ea:	4413      	add	r3, r2
 80011ec:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80011f0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d013      	beq.n	8001224 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80011fc:	4b13      	ldr	r3, [pc, #76]	; (800124c <HAL_RCC_GetSysClockFreq+0xb4>)
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	0c5b      	lsrs	r3, r3, #17
 8001202:	f003 0301 	and.w	r3, r3, #1
 8001206:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800120a:	4413      	add	r3, r2
 800120c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001210:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	4a0e      	ldr	r2, [pc, #56]	; (8001250 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001216:	fb02 f203 	mul.w	r2, r2, r3
 800121a:	69bb      	ldr	r3, [r7, #24]
 800121c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001220:	627b      	str	r3, [r7, #36]	; 0x24
 8001222:	e004      	b.n	800122e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	4a0b      	ldr	r2, [pc, #44]	; (8001254 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001228:	fb02 f303 	mul.w	r3, r2, r3
 800122c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800122e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001230:	623b      	str	r3, [r7, #32]
      break;
 8001232:	e002      	b.n	800123a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001234:	4b06      	ldr	r3, [pc, #24]	; (8001250 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001236:	623b      	str	r3, [r7, #32]
      break;
 8001238:	bf00      	nop
    }
  }
  return sysclockfreq;
 800123a:	6a3b      	ldr	r3, [r7, #32]
}
 800123c:	4618      	mov	r0, r3
 800123e:	3728      	adds	r7, #40	; 0x28
 8001240:	46bd      	mov	sp, r7
 8001242:	bc90      	pop	{r4, r7}
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	08002e40 	.word	0x08002e40
 800124c:	40021000 	.word	0x40021000
 8001250:	007a1200 	.word	0x007a1200
 8001254:	003d0900 	.word	0x003d0900

08001258 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800125c:	4b02      	ldr	r3, [pc, #8]	; (8001268 <HAL_RCC_GetHCLKFreq+0x10>)
 800125e:	681b      	ldr	r3, [r3, #0]
}
 8001260:	4618      	mov	r0, r3
 8001262:	46bd      	mov	sp, r7
 8001264:	bc80      	pop	{r7}
 8001266:	4770      	bx	lr
 8001268:	20000000 	.word	0x20000000

0800126c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001270:	f7ff fff2 	bl	8001258 <HAL_RCC_GetHCLKFreq>
 8001274:	4602      	mov	r2, r0
 8001276:	4b05      	ldr	r3, [pc, #20]	; (800128c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	0a1b      	lsrs	r3, r3, #8
 800127c:	f003 0307 	and.w	r3, r3, #7
 8001280:	4903      	ldr	r1, [pc, #12]	; (8001290 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001282:	5ccb      	ldrb	r3, [r1, r3]
 8001284:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001288:	4618      	mov	r0, r3
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40021000 	.word	0x40021000
 8001290:	08002e68 	.word	0x08002e68

08001294 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	220f      	movs	r2, #15
 80012a2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80012a4:	4b11      	ldr	r3, [pc, #68]	; (80012ec <HAL_RCC_GetClockConfig+0x58>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f003 0203 	and.w	r2, r3, #3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80012b0:	4b0e      	ldr	r3, [pc, #56]	; (80012ec <HAL_RCC_GetClockConfig+0x58>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80012bc:	4b0b      	ldr	r3, [pc, #44]	; (80012ec <HAL_RCC_GetClockConfig+0x58>)
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80012c8:	4b08      	ldr	r3, [pc, #32]	; (80012ec <HAL_RCC_GetClockConfig+0x58>)
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	08db      	lsrs	r3, r3, #3
 80012ce:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80012d6:	4b06      	ldr	r3, [pc, #24]	; (80012f0 <HAL_RCC_GetClockConfig+0x5c>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 0207 	and.w	r2, r3, #7
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80012e2:	bf00      	nop
 80012e4:	370c      	adds	r7, #12
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bc80      	pop	{r7}
 80012ea:	4770      	bx	lr
 80012ec:	40021000 	.word	0x40021000
 80012f0:	40022000 	.word	0x40022000

080012f4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b085      	sub	sp, #20
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80012fc:	4b0a      	ldr	r3, [pc, #40]	; (8001328 <RCC_Delay+0x34>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a0a      	ldr	r2, [pc, #40]	; (800132c <RCC_Delay+0x38>)
 8001302:	fba2 2303 	umull	r2, r3, r2, r3
 8001306:	0a5b      	lsrs	r3, r3, #9
 8001308:	687a      	ldr	r2, [r7, #4]
 800130a:	fb02 f303 	mul.w	r3, r2, r3
 800130e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001310:	bf00      	nop
  }
  while (Delay --);
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	1e5a      	subs	r2, r3, #1
 8001316:	60fa      	str	r2, [r7, #12]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d1f9      	bne.n	8001310 <RCC_Delay+0x1c>
}
 800131c:	bf00      	nop
 800131e:	bf00      	nop
 8001320:	3714      	adds	r7, #20
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr
 8001328:	20000000 	.word	0x20000000
 800132c:	10624dd3 	.word	0x10624dd3

08001330 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d101      	bne.n	8001342 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	e041      	b.n	80013c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001348:	b2db      	uxtb	r3, r3
 800134a:	2b00      	cmp	r3, #0
 800134c:	d106      	bne.n	800135c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2200      	movs	r2, #0
 8001352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001356:	6878      	ldr	r0, [r7, #4]
 8001358:	f000 f839 	bl	80013ce <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2202      	movs	r2, #2
 8001360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681a      	ldr	r2, [r3, #0]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3304      	adds	r3, #4
 800136c:	4619      	mov	r1, r3
 800136e:	4610      	mov	r0, r2
 8001370:	f000 f9b4 	bl	80016dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2201      	movs	r2, #1
 8001378:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2201      	movs	r2, #1
 8001380:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2201      	movs	r2, #1
 8001388:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2201      	movs	r2, #1
 8001390:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2201      	movs	r2, #1
 8001398:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2201      	movs	r2, #1
 80013a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2201      	movs	r2, #1
 80013a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2201      	movs	r2, #1
 80013b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2201      	movs	r2, #1
 80013b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2201      	movs	r2, #1
 80013c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80013c4:	2300      	movs	r3, #0
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}

080013ce <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80013ce:	b480      	push	{r7}
 80013d0:	b083      	sub	sp, #12
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80013d6:	bf00      	nop
 80013d8:	370c      	adds	r7, #12
 80013da:	46bd      	mov	sp, r7
 80013dc:	bc80      	pop	{r7}
 80013de:	4770      	bx	lr

080013e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d001      	beq.n	80013f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80013f4:	2301      	movs	r3, #1
 80013f6:	e03a      	b.n	800146e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2202      	movs	r2, #2
 80013fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	68da      	ldr	r2, [r3, #12]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f042 0201 	orr.w	r2, r2, #1
 800140e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a18      	ldr	r2, [pc, #96]	; (8001478 <HAL_TIM_Base_Start_IT+0x98>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d00e      	beq.n	8001438 <HAL_TIM_Base_Start_IT+0x58>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001422:	d009      	beq.n	8001438 <HAL_TIM_Base_Start_IT+0x58>
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a14      	ldr	r2, [pc, #80]	; (800147c <HAL_TIM_Base_Start_IT+0x9c>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d004      	beq.n	8001438 <HAL_TIM_Base_Start_IT+0x58>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4a13      	ldr	r2, [pc, #76]	; (8001480 <HAL_TIM_Base_Start_IT+0xa0>)
 8001434:	4293      	cmp	r3, r2
 8001436:	d111      	bne.n	800145c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	f003 0307 	and.w	r3, r3, #7
 8001442:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	2b06      	cmp	r3, #6
 8001448:	d010      	beq.n	800146c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f042 0201 	orr.w	r2, r2, #1
 8001458:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800145a:	e007      	b.n	800146c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	681a      	ldr	r2, [r3, #0]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f042 0201 	orr.w	r2, r2, #1
 800146a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800146c:	2300      	movs	r3, #0
}
 800146e:	4618      	mov	r0, r3
 8001470:	3714      	adds	r7, #20
 8001472:	46bd      	mov	sp, r7
 8001474:	bc80      	pop	{r7}
 8001476:	4770      	bx	lr
 8001478:	40012c00 	.word	0x40012c00
 800147c:	40000400 	.word	0x40000400
 8001480:	40000800 	.word	0x40000800

08001484 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	691b      	ldr	r3, [r3, #16]
 8001492:	f003 0302 	and.w	r3, r3, #2
 8001496:	2b02      	cmp	r3, #2
 8001498:	d122      	bne.n	80014e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	68db      	ldr	r3, [r3, #12]
 80014a0:	f003 0302 	and.w	r3, r3, #2
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d11b      	bne.n	80014e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f06f 0202 	mvn.w	r2, #2
 80014b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2201      	movs	r2, #1
 80014b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	699b      	ldr	r3, [r3, #24]
 80014be:	f003 0303 	and.w	r3, r3, #3
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d003      	beq.n	80014ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f000 f8ed 	bl	80016a6 <HAL_TIM_IC_CaptureCallback>
 80014cc:	e005      	b.n	80014da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80014ce:	6878      	ldr	r0, [r7, #4]
 80014d0:	f000 f8e0 	bl	8001694 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80014d4:	6878      	ldr	r0, [r7, #4]
 80014d6:	f000 f8ef 	bl	80016b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2200      	movs	r2, #0
 80014de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	691b      	ldr	r3, [r3, #16]
 80014e6:	f003 0304 	and.w	r3, r3, #4
 80014ea:	2b04      	cmp	r3, #4
 80014ec:	d122      	bne.n	8001534 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	f003 0304 	and.w	r3, r3, #4
 80014f8:	2b04      	cmp	r3, #4
 80014fa:	d11b      	bne.n	8001534 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f06f 0204 	mvn.w	r2, #4
 8001504:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2202      	movs	r2, #2
 800150a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	699b      	ldr	r3, [r3, #24]
 8001512:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001516:	2b00      	cmp	r3, #0
 8001518:	d003      	beq.n	8001522 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f000 f8c3 	bl	80016a6 <HAL_TIM_IC_CaptureCallback>
 8001520:	e005      	b.n	800152e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f000 f8b6 	bl	8001694 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001528:	6878      	ldr	r0, [r7, #4]
 800152a:	f000 f8c5 	bl	80016b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2200      	movs	r2, #0
 8001532:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	691b      	ldr	r3, [r3, #16]
 800153a:	f003 0308 	and.w	r3, r3, #8
 800153e:	2b08      	cmp	r3, #8
 8001540:	d122      	bne.n	8001588 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	f003 0308 	and.w	r3, r3, #8
 800154c:	2b08      	cmp	r3, #8
 800154e:	d11b      	bne.n	8001588 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f06f 0208 	mvn.w	r2, #8
 8001558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2204      	movs	r2, #4
 800155e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	69db      	ldr	r3, [r3, #28]
 8001566:	f003 0303 	and.w	r3, r3, #3
 800156a:	2b00      	cmp	r3, #0
 800156c:	d003      	beq.n	8001576 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	f000 f899 	bl	80016a6 <HAL_TIM_IC_CaptureCallback>
 8001574:	e005      	b.n	8001582 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f000 f88c 	bl	8001694 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f000 f89b 	bl	80016b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2200      	movs	r2, #0
 8001586:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	691b      	ldr	r3, [r3, #16]
 800158e:	f003 0310 	and.w	r3, r3, #16
 8001592:	2b10      	cmp	r3, #16
 8001594:	d122      	bne.n	80015dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	f003 0310 	and.w	r3, r3, #16
 80015a0:	2b10      	cmp	r3, #16
 80015a2:	d11b      	bne.n	80015dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f06f 0210 	mvn.w	r2, #16
 80015ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2208      	movs	r2, #8
 80015b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	69db      	ldr	r3, [r3, #28]
 80015ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d003      	beq.n	80015ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f000 f86f 	bl	80016a6 <HAL_TIM_IC_CaptureCallback>
 80015c8:	e005      	b.n	80015d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015ca:	6878      	ldr	r0, [r7, #4]
 80015cc:	f000 f862 	bl	8001694 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f000 f871 	bl	80016b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2200      	movs	r2, #0
 80015da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	691b      	ldr	r3, [r3, #16]
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d10e      	bne.n	8001608 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	f003 0301 	and.w	r3, r3, #1
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d107      	bne.n	8001608 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f06f 0201 	mvn.w	r2, #1
 8001600:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f7fe fea8 	bl	8000358 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	691b      	ldr	r3, [r3, #16]
 800160e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001612:	2b80      	cmp	r3, #128	; 0x80
 8001614:	d10e      	bne.n	8001634 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001620:	2b80      	cmp	r3, #128	; 0x80
 8001622:	d107      	bne.n	8001634 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800162c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f000 f8bf 	bl	80017b2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	691b      	ldr	r3, [r3, #16]
 800163a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800163e:	2b40      	cmp	r3, #64	; 0x40
 8001640:	d10e      	bne.n	8001660 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	68db      	ldr	r3, [r3, #12]
 8001648:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800164c:	2b40      	cmp	r3, #64	; 0x40
 800164e:	d107      	bne.n	8001660 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001658:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800165a:	6878      	ldr	r0, [r7, #4]
 800165c:	f000 f835 	bl	80016ca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	691b      	ldr	r3, [r3, #16]
 8001666:	f003 0320 	and.w	r3, r3, #32
 800166a:	2b20      	cmp	r3, #32
 800166c:	d10e      	bne.n	800168c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	f003 0320 	and.w	r3, r3, #32
 8001678:	2b20      	cmp	r3, #32
 800167a:	d107      	bne.n	800168c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f06f 0220 	mvn.w	r2, #32
 8001684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f000 f88a 	bl	80017a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800168c:	bf00      	nop
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800169c:	bf00      	nop
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bc80      	pop	{r7}
 80016a4:	4770      	bx	lr

080016a6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80016a6:	b480      	push	{r7}
 80016a8:	b083      	sub	sp, #12
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80016ae:	bf00      	nop
 80016b0:	370c      	adds	r7, #12
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bc80      	pop	{r7}
 80016b6:	4770      	bx	lr

080016b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80016c0:	bf00      	nop
 80016c2:	370c      	adds	r7, #12
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bc80      	pop	{r7}
 80016c8:	4770      	bx	lr

080016ca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80016ca:	b480      	push	{r7}
 80016cc:	b083      	sub	sp, #12
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80016d2:	bf00      	nop
 80016d4:	370c      	adds	r7, #12
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bc80      	pop	{r7}
 80016da:	4770      	bx	lr

080016dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80016dc:	b480      	push	{r7}
 80016de:	b085      	sub	sp, #20
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	4a29      	ldr	r2, [pc, #164]	; (8001794 <TIM_Base_SetConfig+0xb8>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d00b      	beq.n	800170c <TIM_Base_SetConfig+0x30>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016fa:	d007      	beq.n	800170c <TIM_Base_SetConfig+0x30>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	4a26      	ldr	r2, [pc, #152]	; (8001798 <TIM_Base_SetConfig+0xbc>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d003      	beq.n	800170c <TIM_Base_SetConfig+0x30>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	4a25      	ldr	r2, [pc, #148]	; (800179c <TIM_Base_SetConfig+0xc0>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d108      	bne.n	800171e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001712:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	68fa      	ldr	r2, [r7, #12]
 800171a:	4313      	orrs	r3, r2
 800171c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4a1c      	ldr	r2, [pc, #112]	; (8001794 <TIM_Base_SetConfig+0xb8>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d00b      	beq.n	800173e <TIM_Base_SetConfig+0x62>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800172c:	d007      	beq.n	800173e <TIM_Base_SetConfig+0x62>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	4a19      	ldr	r2, [pc, #100]	; (8001798 <TIM_Base_SetConfig+0xbc>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d003      	beq.n	800173e <TIM_Base_SetConfig+0x62>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	4a18      	ldr	r2, [pc, #96]	; (800179c <TIM_Base_SetConfig+0xc0>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d108      	bne.n	8001750 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001744:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	68db      	ldr	r3, [r3, #12]
 800174a:	68fa      	ldr	r2, [r7, #12]
 800174c:	4313      	orrs	r3, r2
 800174e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	695b      	ldr	r3, [r3, #20]
 800175a:	4313      	orrs	r3, r2
 800175c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	68fa      	ldr	r2, [r7, #12]
 8001762:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	689a      	ldr	r2, [r3, #8]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	4a07      	ldr	r2, [pc, #28]	; (8001794 <TIM_Base_SetConfig+0xb8>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d103      	bne.n	8001784 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	691a      	ldr	r2, [r3, #16]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2201      	movs	r2, #1
 8001788:	615a      	str	r2, [r3, #20]
}
 800178a:	bf00      	nop
 800178c:	3714      	adds	r7, #20
 800178e:	46bd      	mov	sp, r7
 8001790:	bc80      	pop	{r7}
 8001792:	4770      	bx	lr
 8001794:	40012c00 	.word	0x40012c00
 8001798:	40000400 	.word	0x40000400
 800179c:	40000800 	.word	0x40000800

080017a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80017a8:	bf00      	nop
 80017aa:	370c      	adds	r7, #12
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bc80      	pop	{r7}
 80017b0:	4770      	bx	lr

080017b2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80017b2:	b480      	push	{r7}
 80017b4:	b083      	sub	sp, #12
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80017ba:	bf00      	nop
 80017bc:	370c      	adds	r7, #12
 80017be:	46bd      	mov	sp, r7
 80017c0:	bc80      	pop	{r7}
 80017c2:	4770      	bx	lr

080017c4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b085      	sub	sp, #20
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	4603      	mov	r3, r0
 80017cc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80017ce:	2300      	movs	r3, #0
 80017d0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80017d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017d6:	2b84      	cmp	r3, #132	; 0x84
 80017d8:	d005      	beq.n	80017e6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80017da:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	4413      	add	r3, r2
 80017e2:	3303      	adds	r3, #3
 80017e4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80017e6:	68fb      	ldr	r3, [r7, #12]
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	3714      	adds	r7, #20
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bc80      	pop	{r7}
 80017f0:	4770      	bx	lr

080017f2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80017f2:	b580      	push	{r7, lr}
 80017f4:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80017f6:	f000 fae7 	bl	8001dc8 <vTaskStartScheduler>
  
  return osOK;
 80017fa:	2300      	movs	r3, #0
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	bd80      	pop	{r7, pc}

08001800 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001800:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001802:	b089      	sub	sp, #36	; 0x24
 8001804:	af04      	add	r7, sp, #16
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	695b      	ldr	r3, [r3, #20]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d020      	beq.n	8001854 <osThreadCreate+0x54>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	699b      	ldr	r3, [r3, #24]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d01c      	beq.n	8001854 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685c      	ldr	r4, [r3, #4]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681d      	ldr	r5, [r3, #0]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	691e      	ldr	r6, [r3, #16]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800182c:	4618      	mov	r0, r3
 800182e:	f7ff ffc9 	bl	80017c4 <makeFreeRtosPriority>
 8001832:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	695b      	ldr	r3, [r3, #20]
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800183c:	9202      	str	r2, [sp, #8]
 800183e:	9301      	str	r3, [sp, #4]
 8001840:	9100      	str	r1, [sp, #0]
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	4632      	mov	r2, r6
 8001846:	4629      	mov	r1, r5
 8001848:	4620      	mov	r0, r4
 800184a:	f000 f8e8 	bl	8001a1e <xTaskCreateStatic>
 800184e:	4603      	mov	r3, r0
 8001850:	60fb      	str	r3, [r7, #12]
 8001852:	e01c      	b.n	800188e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	685c      	ldr	r4, [r3, #4]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001860:	b29e      	uxth	r6, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001868:	4618      	mov	r0, r3
 800186a:	f7ff ffab 	bl	80017c4 <makeFreeRtosPriority>
 800186e:	4602      	mov	r2, r0
 8001870:	f107 030c 	add.w	r3, r7, #12
 8001874:	9301      	str	r3, [sp, #4]
 8001876:	9200      	str	r2, [sp, #0]
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	4632      	mov	r2, r6
 800187c:	4629      	mov	r1, r5
 800187e:	4620      	mov	r0, r4
 8001880:	f000 f929 	bl	8001ad6 <xTaskCreate>
 8001884:	4603      	mov	r3, r0
 8001886:	2b01      	cmp	r3, #1
 8001888:	d001      	beq.n	800188e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800188a:	2300      	movs	r3, #0
 800188c:	e000      	b.n	8001890 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800188e:	68fb      	ldr	r3, [r7, #12]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3714      	adds	r7, #20
 8001894:	46bd      	mov	sp, r7
 8001896:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001898 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <osDelay+0x16>
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	e000      	b.n	80018b0 <osDelay+0x18>
 80018ae:	2301      	movs	r3, #1
 80018b0:	4618      	mov	r0, r3
 80018b2:	f000 fa55 	bl	8001d60 <vTaskDelay>
  
  return osOK;
 80018b6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3710      	adds	r7, #16
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}

080018c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	f103 0208 	add.w	r2, r3, #8
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	f04f 32ff 	mov.w	r2, #4294967295
 80018d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	f103 0208 	add.w	r2, r3, #8
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	f103 0208 	add.w	r2, r3, #8
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80018f4:	bf00      	nop
 80018f6:	370c      	adds	r7, #12
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bc80      	pop	{r7}
 80018fc:	4770      	bx	lr

080018fe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80018fe:	b480      	push	{r7}
 8001900:	b083      	sub	sp, #12
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2200      	movs	r2, #0
 800190a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800190c:	bf00      	nop
 800190e:	370c      	adds	r7, #12
 8001910:	46bd      	mov	sp, r7
 8001912:	bc80      	pop	{r7}
 8001914:	4770      	bx	lr

08001916 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001916:	b480      	push	{r7}
 8001918:	b085      	sub	sp, #20
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
 800191e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	68fa      	ldr	r2, [r7, #12]
 800192a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	689a      	ldr	r2, [r3, #8]
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	683a      	ldr	r2, [r7, #0]
 800193a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	683a      	ldr	r2, [r7, #0]
 8001940:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	687a      	ldr	r2, [r7, #4]
 8001946:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	1c5a      	adds	r2, r3, #1
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	601a      	str	r2, [r3, #0]
}
 8001952:	bf00      	nop
 8001954:	3714      	adds	r7, #20
 8001956:	46bd      	mov	sp, r7
 8001958:	bc80      	pop	{r7}
 800195a:	4770      	bx	lr

0800195c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800195c:	b480      	push	{r7}
 800195e:	b085      	sub	sp, #20
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001972:	d103      	bne.n	800197c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	691b      	ldr	r3, [r3, #16]
 8001978:	60fb      	str	r3, [r7, #12]
 800197a:	e00c      	b.n	8001996 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	3308      	adds	r3, #8
 8001980:	60fb      	str	r3, [r7, #12]
 8001982:	e002      	b.n	800198a <vListInsert+0x2e>
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	60fb      	str	r3, [r7, #12]
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	68ba      	ldr	r2, [r7, #8]
 8001992:	429a      	cmp	r2, r3
 8001994:	d2f6      	bcs.n	8001984 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	685a      	ldr	r2, [r3, #4]
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	683a      	ldr	r2, [r7, #0]
 80019a4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	68fa      	ldr	r2, [r7, #12]
 80019aa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	683a      	ldr	r2, [r7, #0]
 80019b0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	687a      	ldr	r2, [r7, #4]
 80019b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	1c5a      	adds	r2, r3, #1
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	601a      	str	r2, [r3, #0]
}
 80019c2:	bf00      	nop
 80019c4:	3714      	adds	r7, #20
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bc80      	pop	{r7}
 80019ca:	4770      	bx	lr

080019cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80019cc:	b480      	push	{r7}
 80019ce:	b085      	sub	sp, #20
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	691b      	ldr	r3, [r3, #16]
 80019d8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	687a      	ldr	r2, [r7, #4]
 80019e0:	6892      	ldr	r2, [r2, #8]
 80019e2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	6852      	ldr	r2, [r2, #4]
 80019ec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	687a      	ldr	r2, [r7, #4]
 80019f4:	429a      	cmp	r2, r3
 80019f6:	d103      	bne.n	8001a00 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	689a      	ldr	r2, [r3, #8]
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2200      	movs	r2, #0
 8001a04:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	1e5a      	subs	r2, r3, #1
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	681b      	ldr	r3, [r3, #0]
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3714      	adds	r7, #20
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bc80      	pop	{r7}
 8001a1c:	4770      	bx	lr

08001a1e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b08e      	sub	sp, #56	; 0x38
 8001a22:	af04      	add	r7, sp, #16
 8001a24:	60f8      	str	r0, [r7, #12]
 8001a26:	60b9      	str	r1, [r7, #8]
 8001a28:	607a      	str	r2, [r7, #4]
 8001a2a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8001a2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d10a      	bne.n	8001a48 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001a32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a36:	f383 8811 	msr	BASEPRI, r3
 8001a3a:	f3bf 8f6f 	isb	sy
 8001a3e:	f3bf 8f4f 	dsb	sy
 8001a42:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001a44:	bf00      	nop
 8001a46:	e7fe      	b.n	8001a46 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8001a48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d10a      	bne.n	8001a64 <xTaskCreateStatic+0x46>
	__asm volatile
 8001a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a52:	f383 8811 	msr	BASEPRI, r3
 8001a56:	f3bf 8f6f 	isb	sy
 8001a5a:	f3bf 8f4f 	dsb	sy
 8001a5e:	61fb      	str	r3, [r7, #28]
}
 8001a60:	bf00      	nop
 8001a62:	e7fe      	b.n	8001a62 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8001a64:	23b4      	movs	r3, #180	; 0xb4
 8001a66:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	2bb4      	cmp	r3, #180	; 0xb4
 8001a6c:	d00a      	beq.n	8001a84 <xTaskCreateStatic+0x66>
	__asm volatile
 8001a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a72:	f383 8811 	msr	BASEPRI, r3
 8001a76:	f3bf 8f6f 	isb	sy
 8001a7a:	f3bf 8f4f 	dsb	sy
 8001a7e:	61bb      	str	r3, [r7, #24]
}
 8001a80:	bf00      	nop
 8001a82:	e7fe      	b.n	8001a82 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8001a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d01e      	beq.n	8001ac8 <xTaskCreateStatic+0xaa>
 8001a8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d01b      	beq.n	8001ac8 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001a90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a92:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8001a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a96:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001a98:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8001a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9c:	2202      	movs	r2, #2
 8001a9e:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	9303      	str	r3, [sp, #12]
 8001aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa8:	9302      	str	r3, [sp, #8]
 8001aaa:	f107 0314 	add.w	r3, r7, #20
 8001aae:	9301      	str	r3, [sp, #4]
 8001ab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ab2:	9300      	str	r3, [sp, #0]
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	68b9      	ldr	r1, [r7, #8]
 8001aba:	68f8      	ldr	r0, [r7, #12]
 8001abc:	f000 f850 	bl	8001b60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001ac0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001ac2:	f000 f8e3 	bl	8001c8c <prvAddNewTaskToReadyList>
 8001ac6:	e001      	b.n	8001acc <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8001acc:	697b      	ldr	r3, [r7, #20]
	}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3728      	adds	r7, #40	; 0x28
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b08c      	sub	sp, #48	; 0x30
 8001ada:	af04      	add	r7, sp, #16
 8001adc:	60f8      	str	r0, [r7, #12]
 8001ade:	60b9      	str	r1, [r7, #8]
 8001ae0:	603b      	str	r3, [r7, #0]
 8001ae2:	4613      	mov	r3, r2
 8001ae4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001ae6:	88fb      	ldrh	r3, [r7, #6]
 8001ae8:	009b      	lsls	r3, r3, #2
 8001aea:	4618      	mov	r0, r3
 8001aec:	f000 fe98 	bl	8002820 <pvPortMalloc>
 8001af0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d00e      	beq.n	8001b16 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8001af8:	20b4      	movs	r0, #180	; 0xb4
 8001afa:	f000 fe91 	bl	8002820 <pvPortMalloc>
 8001afe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001b00:	69fb      	ldr	r3, [r7, #28]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d003      	beq.n	8001b0e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	697a      	ldr	r2, [r7, #20]
 8001b0a:	631a      	str	r2, [r3, #48]	; 0x30
 8001b0c:	e005      	b.n	8001b1a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001b0e:	6978      	ldr	r0, [r7, #20]
 8001b10:	f000 ff4a 	bl	80029a8 <vPortFree>
 8001b14:	e001      	b.n	8001b1a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8001b16:	2300      	movs	r3, #0
 8001b18:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d017      	beq.n	8001b50 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	2200      	movs	r2, #0
 8001b24:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001b28:	88fa      	ldrh	r2, [r7, #6]
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	9303      	str	r3, [sp, #12]
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	9302      	str	r3, [sp, #8]
 8001b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b34:	9301      	str	r3, [sp, #4]
 8001b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b38:	9300      	str	r3, [sp, #0]
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	68b9      	ldr	r1, [r7, #8]
 8001b3e:	68f8      	ldr	r0, [r7, #12]
 8001b40:	f000 f80e 	bl	8001b60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001b44:	69f8      	ldr	r0, [r7, #28]
 8001b46:	f000 f8a1 	bl	8001c8c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	61bb      	str	r3, [r7, #24]
 8001b4e:	e002      	b.n	8001b56 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001b50:	f04f 33ff 	mov.w	r3, #4294967295
 8001b54:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001b56:	69bb      	ldr	r3, [r7, #24]
	}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3720      	adds	r7, #32
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}

08001b60 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b088      	sub	sp, #32
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	60f8      	str	r0, [r7, #12]
 8001b68:	60b9      	str	r1, [r7, #8]
 8001b6a:	607a      	str	r2, [r7, #4]
 8001b6c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001b78:	3b01      	subs	r3, #1
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	4413      	add	r3, r2
 8001b7e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001b80:	69bb      	ldr	r3, [r7, #24]
 8001b82:	f023 0307 	bic.w	r3, r3, #7
 8001b86:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001b88:	69bb      	ldr	r3, [r7, #24]
 8001b8a:	f003 0307 	and.w	r3, r3, #7
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d00a      	beq.n	8001ba8 <prvInitialiseNewTask+0x48>
	__asm volatile
 8001b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b96:	f383 8811 	msr	BASEPRI, r3
 8001b9a:	f3bf 8f6f 	isb	sy
 8001b9e:	f3bf 8f4f 	dsb	sy
 8001ba2:	617b      	str	r3, [r7, #20]
}
 8001ba4:	bf00      	nop
 8001ba6:	e7fe      	b.n	8001ba6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001ba8:	2300      	movs	r3, #0
 8001baa:	61fb      	str	r3, [r7, #28]
 8001bac:	e012      	b.n	8001bd4 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001bae:	68ba      	ldr	r2, [r7, #8]
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	4413      	add	r3, r2
 8001bb4:	7819      	ldrb	r1, [r3, #0]
 8001bb6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	4413      	add	r3, r2
 8001bbc:	3334      	adds	r3, #52	; 0x34
 8001bbe:	460a      	mov	r2, r1
 8001bc0:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8001bc2:	68ba      	ldr	r2, [r7, #8]
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d006      	beq.n	8001bdc <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	61fb      	str	r3, [r7, #28]
 8001bd4:	69fb      	ldr	r3, [r7, #28]
 8001bd6:	2b0f      	cmp	r3, #15
 8001bd8:	d9e9      	bls.n	8001bae <prvInitialiseNewTask+0x4e>
 8001bda:	e000      	b.n	8001bde <prvInitialiseNewTask+0x7e>
		{
			break;
 8001bdc:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001be8:	2b06      	cmp	r3, #6
 8001bea:	d901      	bls.n	8001bf0 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001bec:	2306      	movs	r3, #6
 8001bee:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bf2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001bf4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bf8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001bfa:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8001bfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bfe:	2200      	movs	r2, #0
 8001c00:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c04:	3304      	adds	r3, #4
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff fe79 	bl	80018fe <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001c0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c0e:	3318      	adds	r3, #24
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7ff fe74 	bl	80018fe <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c1a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c1e:	f1c3 0207 	rsb	r2, r3, #7
 8001c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c24:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c2a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001c2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c36:	2200      	movs	r2, #0
 8001c38:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8001c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c3e:	334c      	adds	r3, #76	; 0x4c
 8001c40:	2260      	movs	r2, #96	; 0x60
 8001c42:	2100      	movs	r1, #0
 8001c44:	4618      	mov	r0, r3
 8001c46:	f000 ffe9 	bl	8002c1c <memset>
 8001c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c4c:	4a0c      	ldr	r2, [pc, #48]	; (8001c80 <prvInitialiseNewTask+0x120>)
 8001c4e:	651a      	str	r2, [r3, #80]	; 0x50
 8001c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c52:	4a0c      	ldr	r2, [pc, #48]	; (8001c84 <prvInitialiseNewTask+0x124>)
 8001c54:	655a      	str	r2, [r3, #84]	; 0x54
 8001c56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c58:	4a0b      	ldr	r2, [pc, #44]	; (8001c88 <prvInitialiseNewTask+0x128>)
 8001c5a:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001c5c:	683a      	ldr	r2, [r7, #0]
 8001c5e:	68f9      	ldr	r1, [r7, #12]
 8001c60:	69b8      	ldr	r0, [r7, #24]
 8001c62:	f000 fc29 	bl	80024b8 <pxPortInitialiseStack>
 8001c66:	4602      	mov	r2, r0
 8001c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c6a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8001c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d002      	beq.n	8001c78 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c76:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001c78:	bf00      	nop
 8001c7a:	3720      	adds	r7, #32
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	08002e90 	.word	0x08002e90
 8001c84:	08002eb0 	.word	0x08002eb0
 8001c88:	08002e70 	.word	0x08002e70

08001c8c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001c94:	f000 fd02 	bl	800269c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001c98:	4b2a      	ldr	r3, [pc, #168]	; (8001d44 <prvAddNewTaskToReadyList+0xb8>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	4a29      	ldr	r2, [pc, #164]	; (8001d44 <prvAddNewTaskToReadyList+0xb8>)
 8001ca0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001ca2:	4b29      	ldr	r3, [pc, #164]	; (8001d48 <prvAddNewTaskToReadyList+0xbc>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d109      	bne.n	8001cbe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001caa:	4a27      	ldr	r2, [pc, #156]	; (8001d48 <prvAddNewTaskToReadyList+0xbc>)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001cb0:	4b24      	ldr	r3, [pc, #144]	; (8001d44 <prvAddNewTaskToReadyList+0xb8>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d110      	bne.n	8001cda <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001cb8:	f000 fad2 	bl	8002260 <prvInitialiseTaskLists>
 8001cbc:	e00d      	b.n	8001cda <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8001cbe:	4b23      	ldr	r3, [pc, #140]	; (8001d4c <prvAddNewTaskToReadyList+0xc0>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d109      	bne.n	8001cda <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001cc6:	4b20      	ldr	r3, [pc, #128]	; (8001d48 <prvAddNewTaskToReadyList+0xbc>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d802      	bhi.n	8001cda <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001cd4:	4a1c      	ldr	r2, [pc, #112]	; (8001d48 <prvAddNewTaskToReadyList+0xbc>)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8001cda:	4b1d      	ldr	r3, [pc, #116]	; (8001d50 <prvAddNewTaskToReadyList+0xc4>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	3301      	adds	r3, #1
 8001ce0:	4a1b      	ldr	r2, [pc, #108]	; (8001d50 <prvAddNewTaskToReadyList+0xc4>)
 8001ce2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ce8:	2201      	movs	r2, #1
 8001cea:	409a      	lsls	r2, r3
 8001cec:	4b19      	ldr	r3, [pc, #100]	; (8001d54 <prvAddNewTaskToReadyList+0xc8>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	4a18      	ldr	r2, [pc, #96]	; (8001d54 <prvAddNewTaskToReadyList+0xc8>)
 8001cf4:	6013      	str	r3, [r2, #0]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	4413      	add	r3, r2
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	4a15      	ldr	r2, [pc, #84]	; (8001d58 <prvAddNewTaskToReadyList+0xcc>)
 8001d04:	441a      	add	r2, r3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	3304      	adds	r3, #4
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4610      	mov	r0, r2
 8001d0e:	f7ff fe02 	bl	8001916 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8001d12:	f000 fcf3 	bl	80026fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8001d16:	4b0d      	ldr	r3, [pc, #52]	; (8001d4c <prvAddNewTaskToReadyList+0xc0>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d00e      	beq.n	8001d3c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001d1e:	4b0a      	ldr	r3, [pc, #40]	; (8001d48 <prvAddNewTaskToReadyList+0xbc>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d207      	bcs.n	8001d3c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8001d2c:	4b0b      	ldr	r3, [pc, #44]	; (8001d5c <prvAddNewTaskToReadyList+0xd0>)
 8001d2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d32:	601a      	str	r2, [r3, #0]
 8001d34:	f3bf 8f4f 	dsb	sy
 8001d38:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001d3c:	bf00      	nop
 8001d3e:	3708      	adds	r7, #8
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	20000444 	.word	0x20000444
 8001d48:	20000344 	.word	0x20000344
 8001d4c:	20000450 	.word	0x20000450
 8001d50:	20000460 	.word	0x20000460
 8001d54:	2000044c 	.word	0x2000044c
 8001d58:	20000348 	.word	0x20000348
 8001d5c:	e000ed04 	.word	0xe000ed04

08001d60 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d017      	beq.n	8001da2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8001d72:	4b13      	ldr	r3, [pc, #76]	; (8001dc0 <vTaskDelay+0x60>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d00a      	beq.n	8001d90 <vTaskDelay+0x30>
	__asm volatile
 8001d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d7e:	f383 8811 	msr	BASEPRI, r3
 8001d82:	f3bf 8f6f 	isb	sy
 8001d86:	f3bf 8f4f 	dsb	sy
 8001d8a:	60bb      	str	r3, [r7, #8]
}
 8001d8c:	bf00      	nop
 8001d8e:	e7fe      	b.n	8001d8e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8001d90:	f000 f884 	bl	8001e9c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001d94:	2100      	movs	r1, #0
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f000 fb28 	bl	80023ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8001d9c:	f000 f88c 	bl	8001eb8 <xTaskResumeAll>
 8001da0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d107      	bne.n	8001db8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8001da8:	4b06      	ldr	r3, [pc, #24]	; (8001dc4 <vTaskDelay+0x64>)
 8001daa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	f3bf 8f4f 	dsb	sy
 8001db4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001db8:	bf00      	nop
 8001dba:	3710      	adds	r7, #16
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	2000046c 	.word	0x2000046c
 8001dc4:	e000ed04 	.word	0xe000ed04

08001dc8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b08a      	sub	sp, #40	; 0x28
 8001dcc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8001dd6:	463a      	mov	r2, r7
 8001dd8:	1d39      	adds	r1, r7, #4
 8001dda:	f107 0308 	add.w	r3, r7, #8
 8001dde:	4618      	mov	r0, r3
 8001de0:	f7fe f9b6 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8001de4:	6839      	ldr	r1, [r7, #0]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	68ba      	ldr	r2, [r7, #8]
 8001dea:	9202      	str	r2, [sp, #8]
 8001dec:	9301      	str	r3, [sp, #4]
 8001dee:	2300      	movs	r3, #0
 8001df0:	9300      	str	r3, [sp, #0]
 8001df2:	2300      	movs	r3, #0
 8001df4:	460a      	mov	r2, r1
 8001df6:	4921      	ldr	r1, [pc, #132]	; (8001e7c <vTaskStartScheduler+0xb4>)
 8001df8:	4821      	ldr	r0, [pc, #132]	; (8001e80 <vTaskStartScheduler+0xb8>)
 8001dfa:	f7ff fe10 	bl	8001a1e <xTaskCreateStatic>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	4a20      	ldr	r2, [pc, #128]	; (8001e84 <vTaskStartScheduler+0xbc>)
 8001e02:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8001e04:	4b1f      	ldr	r3, [pc, #124]	; (8001e84 <vTaskStartScheduler+0xbc>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d002      	beq.n	8001e12 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	617b      	str	r3, [r7, #20]
 8001e10:	e001      	b.n	8001e16 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8001e12:	2300      	movs	r3, #0
 8001e14:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d11b      	bne.n	8001e54 <vTaskStartScheduler+0x8c>
	__asm volatile
 8001e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e20:	f383 8811 	msr	BASEPRI, r3
 8001e24:	f3bf 8f6f 	isb	sy
 8001e28:	f3bf 8f4f 	dsb	sy
 8001e2c:	613b      	str	r3, [r7, #16]
}
 8001e2e:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8001e30:	4b15      	ldr	r3, [pc, #84]	; (8001e88 <vTaskStartScheduler+0xc0>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	334c      	adds	r3, #76	; 0x4c
 8001e36:	4a15      	ldr	r2, [pc, #84]	; (8001e8c <vTaskStartScheduler+0xc4>)
 8001e38:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001e3a:	4b15      	ldr	r3, [pc, #84]	; (8001e90 <vTaskStartScheduler+0xc8>)
 8001e3c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e40:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001e42:	4b14      	ldr	r3, [pc, #80]	; (8001e94 <vTaskStartScheduler+0xcc>)
 8001e44:	2201      	movs	r2, #1
 8001e46:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001e48:	4b13      	ldr	r3, [pc, #76]	; (8001e98 <vTaskStartScheduler+0xd0>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001e4e:	f000 fbb3 	bl	80025b8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001e52:	e00e      	b.n	8001e72 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e5a:	d10a      	bne.n	8001e72 <vTaskStartScheduler+0xaa>
	__asm volatile
 8001e5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e60:	f383 8811 	msr	BASEPRI, r3
 8001e64:	f3bf 8f6f 	isb	sy
 8001e68:	f3bf 8f4f 	dsb	sy
 8001e6c:	60fb      	str	r3, [r7, #12]
}
 8001e6e:	bf00      	nop
 8001e70:	e7fe      	b.n	8001e70 <vTaskStartScheduler+0xa8>
}
 8001e72:	bf00      	nop
 8001e74:	3718      	adds	r7, #24
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	08002e50 	.word	0x08002e50
 8001e80:	08002231 	.word	0x08002231
 8001e84:	20000468 	.word	0x20000468
 8001e88:	20000344 	.word	0x20000344
 8001e8c:	20000010 	.word	0x20000010
 8001e90:	20000464 	.word	0x20000464
 8001e94:	20000450 	.word	0x20000450
 8001e98:	20000448 	.word	0x20000448

08001e9c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8001ea0:	4b04      	ldr	r3, [pc, #16]	; (8001eb4 <vTaskSuspendAll+0x18>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	3301      	adds	r3, #1
 8001ea6:	4a03      	ldr	r2, [pc, #12]	; (8001eb4 <vTaskSuspendAll+0x18>)
 8001ea8:	6013      	str	r3, [r2, #0]
}
 8001eaa:	bf00      	nop
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bc80      	pop	{r7}
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	2000046c 	.word	0x2000046c

08001eb8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001ec6:	4b41      	ldr	r3, [pc, #260]	; (8001fcc <xTaskResumeAll+0x114>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d10a      	bne.n	8001ee4 <xTaskResumeAll+0x2c>
	__asm volatile
 8001ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ed2:	f383 8811 	msr	BASEPRI, r3
 8001ed6:	f3bf 8f6f 	isb	sy
 8001eda:	f3bf 8f4f 	dsb	sy
 8001ede:	603b      	str	r3, [r7, #0]
}
 8001ee0:	bf00      	nop
 8001ee2:	e7fe      	b.n	8001ee2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001ee4:	f000 fbda 	bl	800269c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001ee8:	4b38      	ldr	r3, [pc, #224]	; (8001fcc <xTaskResumeAll+0x114>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	3b01      	subs	r3, #1
 8001eee:	4a37      	ldr	r2, [pc, #220]	; (8001fcc <xTaskResumeAll+0x114>)
 8001ef0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001ef2:	4b36      	ldr	r3, [pc, #216]	; (8001fcc <xTaskResumeAll+0x114>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d161      	bne.n	8001fbe <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001efa:	4b35      	ldr	r3, [pc, #212]	; (8001fd0 <xTaskResumeAll+0x118>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d05d      	beq.n	8001fbe <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001f02:	e02e      	b.n	8001f62 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001f04:	4b33      	ldr	r3, [pc, #204]	; (8001fd4 <xTaskResumeAll+0x11c>)
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	3318      	adds	r3, #24
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7ff fd5b 	bl	80019cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	3304      	adds	r3, #4
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f7ff fd56 	bl	80019cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f24:	2201      	movs	r2, #1
 8001f26:	409a      	lsls	r2, r3
 8001f28:	4b2b      	ldr	r3, [pc, #172]	; (8001fd8 <xTaskResumeAll+0x120>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	4a2a      	ldr	r2, [pc, #168]	; (8001fd8 <xTaskResumeAll+0x120>)
 8001f30:	6013      	str	r3, [r2, #0]
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f36:	4613      	mov	r3, r2
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	4413      	add	r3, r2
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	4a27      	ldr	r2, [pc, #156]	; (8001fdc <xTaskResumeAll+0x124>)
 8001f40:	441a      	add	r2, r3
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	3304      	adds	r3, #4
 8001f46:	4619      	mov	r1, r3
 8001f48:	4610      	mov	r0, r2
 8001f4a:	f7ff fce4 	bl	8001916 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f52:	4b23      	ldr	r3, [pc, #140]	; (8001fe0 <xTaskResumeAll+0x128>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d302      	bcc.n	8001f62 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8001f5c:	4b21      	ldr	r3, [pc, #132]	; (8001fe4 <xTaskResumeAll+0x12c>)
 8001f5e:	2201      	movs	r2, #1
 8001f60:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001f62:	4b1c      	ldr	r3, [pc, #112]	; (8001fd4 <xTaskResumeAll+0x11c>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d1cc      	bne.n	8001f04 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8001f70:	f000 fa18 	bl	80023a4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001f74:	4b1c      	ldr	r3, [pc, #112]	; (8001fe8 <xTaskResumeAll+0x130>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d010      	beq.n	8001fa2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8001f80:	f000 f836 	bl	8001ff0 <xTaskIncrementTick>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d002      	beq.n	8001f90 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8001f8a:	4b16      	ldr	r3, [pc, #88]	; (8001fe4 <xTaskResumeAll+0x12c>)
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	3b01      	subs	r3, #1
 8001f94:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d1f1      	bne.n	8001f80 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8001f9c:	4b12      	ldr	r3, [pc, #72]	; (8001fe8 <xTaskResumeAll+0x130>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001fa2:	4b10      	ldr	r3, [pc, #64]	; (8001fe4 <xTaskResumeAll+0x12c>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d009      	beq.n	8001fbe <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001faa:	2301      	movs	r3, #1
 8001fac:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8001fae:	4b0f      	ldr	r3, [pc, #60]	; (8001fec <xTaskResumeAll+0x134>)
 8001fb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001fb4:	601a      	str	r2, [r3, #0]
 8001fb6:	f3bf 8f4f 	dsb	sy
 8001fba:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8001fbe:	f000 fb9d 	bl	80026fc <vPortExitCritical>

	return xAlreadyYielded;
 8001fc2:	68bb      	ldr	r3, [r7, #8]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	3710      	adds	r7, #16
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	2000046c 	.word	0x2000046c
 8001fd0:	20000444 	.word	0x20000444
 8001fd4:	20000404 	.word	0x20000404
 8001fd8:	2000044c 	.word	0x2000044c
 8001fdc:	20000348 	.word	0x20000348
 8001fe0:	20000344 	.word	0x20000344
 8001fe4:	20000458 	.word	0x20000458
 8001fe8:	20000454 	.word	0x20000454
 8001fec:	e000ed04 	.word	0xe000ed04

08001ff0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b086      	sub	sp, #24
 8001ff4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001ffa:	4b51      	ldr	r3, [pc, #324]	; (8002140 <xTaskIncrementTick+0x150>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	f040 808d 	bne.w	800211e <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002004:	4b4f      	ldr	r3, [pc, #316]	; (8002144 <xTaskIncrementTick+0x154>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	3301      	adds	r3, #1
 800200a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800200c:	4a4d      	ldr	r2, [pc, #308]	; (8002144 <xTaskIncrementTick+0x154>)
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d120      	bne.n	800205a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8002018:	4b4b      	ldr	r3, [pc, #300]	; (8002148 <xTaskIncrementTick+0x158>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d00a      	beq.n	8002038 <xTaskIncrementTick+0x48>
	__asm volatile
 8002022:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002026:	f383 8811 	msr	BASEPRI, r3
 800202a:	f3bf 8f6f 	isb	sy
 800202e:	f3bf 8f4f 	dsb	sy
 8002032:	603b      	str	r3, [r7, #0]
}
 8002034:	bf00      	nop
 8002036:	e7fe      	b.n	8002036 <xTaskIncrementTick+0x46>
 8002038:	4b43      	ldr	r3, [pc, #268]	; (8002148 <xTaskIncrementTick+0x158>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	60fb      	str	r3, [r7, #12]
 800203e:	4b43      	ldr	r3, [pc, #268]	; (800214c <xTaskIncrementTick+0x15c>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a41      	ldr	r2, [pc, #260]	; (8002148 <xTaskIncrementTick+0x158>)
 8002044:	6013      	str	r3, [r2, #0]
 8002046:	4a41      	ldr	r2, [pc, #260]	; (800214c <xTaskIncrementTick+0x15c>)
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	6013      	str	r3, [r2, #0]
 800204c:	4b40      	ldr	r3, [pc, #256]	; (8002150 <xTaskIncrementTick+0x160>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	3301      	adds	r3, #1
 8002052:	4a3f      	ldr	r2, [pc, #252]	; (8002150 <xTaskIncrementTick+0x160>)
 8002054:	6013      	str	r3, [r2, #0]
 8002056:	f000 f9a5 	bl	80023a4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800205a:	4b3e      	ldr	r3, [pc, #248]	; (8002154 <xTaskIncrementTick+0x164>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	693a      	ldr	r2, [r7, #16]
 8002060:	429a      	cmp	r2, r3
 8002062:	d34d      	bcc.n	8002100 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002064:	4b38      	ldr	r3, [pc, #224]	; (8002148 <xTaskIncrementTick+0x158>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d101      	bne.n	8002072 <xTaskIncrementTick+0x82>
 800206e:	2301      	movs	r3, #1
 8002070:	e000      	b.n	8002074 <xTaskIncrementTick+0x84>
 8002072:	2300      	movs	r3, #0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d004      	beq.n	8002082 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002078:	4b36      	ldr	r3, [pc, #216]	; (8002154 <xTaskIncrementTick+0x164>)
 800207a:	f04f 32ff 	mov.w	r2, #4294967295
 800207e:	601a      	str	r2, [r3, #0]
					break;
 8002080:	e03e      	b.n	8002100 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002082:	4b31      	ldr	r3, [pc, #196]	; (8002148 <xTaskIncrementTick+0x158>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002092:	693a      	ldr	r2, [r7, #16]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	429a      	cmp	r2, r3
 8002098:	d203      	bcs.n	80020a2 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800209a:	4a2e      	ldr	r2, [pc, #184]	; (8002154 <xTaskIncrementTick+0x164>)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6013      	str	r3, [r2, #0]
						break;
 80020a0:	e02e      	b.n	8002100 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	3304      	adds	r3, #4
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7ff fc90 	bl	80019cc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d004      	beq.n	80020be <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	3318      	adds	r3, #24
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7ff fc87 	bl	80019cc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020c2:	2201      	movs	r2, #1
 80020c4:	409a      	lsls	r2, r3
 80020c6:	4b24      	ldr	r3, [pc, #144]	; (8002158 <xTaskIncrementTick+0x168>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4313      	orrs	r3, r2
 80020cc:	4a22      	ldr	r2, [pc, #136]	; (8002158 <xTaskIncrementTick+0x168>)
 80020ce:	6013      	str	r3, [r2, #0]
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020d4:	4613      	mov	r3, r2
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	4413      	add	r3, r2
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	4a1f      	ldr	r2, [pc, #124]	; (800215c <xTaskIncrementTick+0x16c>)
 80020de:	441a      	add	r2, r3
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	3304      	adds	r3, #4
 80020e4:	4619      	mov	r1, r3
 80020e6:	4610      	mov	r0, r2
 80020e8:	f7ff fc15 	bl	8001916 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020f0:	4b1b      	ldr	r3, [pc, #108]	; (8002160 <xTaskIncrementTick+0x170>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020f6:	429a      	cmp	r2, r3
 80020f8:	d3b4      	bcc.n	8002064 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80020fa:	2301      	movs	r3, #1
 80020fc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80020fe:	e7b1      	b.n	8002064 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002100:	4b17      	ldr	r3, [pc, #92]	; (8002160 <xTaskIncrementTick+0x170>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002106:	4915      	ldr	r1, [pc, #84]	; (800215c <xTaskIncrementTick+0x16c>)
 8002108:	4613      	mov	r3, r2
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	4413      	add	r3, r2
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	440b      	add	r3, r1
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	2b01      	cmp	r3, #1
 8002116:	d907      	bls.n	8002128 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8002118:	2301      	movs	r3, #1
 800211a:	617b      	str	r3, [r7, #20]
 800211c:	e004      	b.n	8002128 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800211e:	4b11      	ldr	r3, [pc, #68]	; (8002164 <xTaskIncrementTick+0x174>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	3301      	adds	r3, #1
 8002124:	4a0f      	ldr	r2, [pc, #60]	; (8002164 <xTaskIncrementTick+0x174>)
 8002126:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002128:	4b0f      	ldr	r3, [pc, #60]	; (8002168 <xTaskIncrementTick+0x178>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d001      	beq.n	8002134 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8002130:	2301      	movs	r3, #1
 8002132:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8002134:	697b      	ldr	r3, [r7, #20]
}
 8002136:	4618      	mov	r0, r3
 8002138:	3718      	adds	r7, #24
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	2000046c 	.word	0x2000046c
 8002144:	20000448 	.word	0x20000448
 8002148:	200003fc 	.word	0x200003fc
 800214c:	20000400 	.word	0x20000400
 8002150:	2000045c 	.word	0x2000045c
 8002154:	20000464 	.word	0x20000464
 8002158:	2000044c 	.word	0x2000044c
 800215c:	20000348 	.word	0x20000348
 8002160:	20000344 	.word	0x20000344
 8002164:	20000454 	.word	0x20000454
 8002168:	20000458 	.word	0x20000458

0800216c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800216c:	b480      	push	{r7}
 800216e:	b087      	sub	sp, #28
 8002170:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002172:	4b29      	ldr	r3, [pc, #164]	; (8002218 <vTaskSwitchContext+0xac>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d003      	beq.n	8002182 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800217a:	4b28      	ldr	r3, [pc, #160]	; (800221c <vTaskSwitchContext+0xb0>)
 800217c:	2201      	movs	r2, #1
 800217e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002180:	e044      	b.n	800220c <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8002182:	4b26      	ldr	r3, [pc, #152]	; (800221c <vTaskSwitchContext+0xb0>)
 8002184:	2200      	movs	r2, #0
 8002186:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002188:	4b25      	ldr	r3, [pc, #148]	; (8002220 <vTaskSwitchContext+0xb4>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	fab3 f383 	clz	r3, r3
 8002194:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002196:	7afb      	ldrb	r3, [r7, #11]
 8002198:	f1c3 031f 	rsb	r3, r3, #31
 800219c:	617b      	str	r3, [r7, #20]
 800219e:	4921      	ldr	r1, [pc, #132]	; (8002224 <vTaskSwitchContext+0xb8>)
 80021a0:	697a      	ldr	r2, [r7, #20]
 80021a2:	4613      	mov	r3, r2
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	4413      	add	r3, r2
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	440b      	add	r3, r1
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d10a      	bne.n	80021c8 <vTaskSwitchContext+0x5c>
	__asm volatile
 80021b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021b6:	f383 8811 	msr	BASEPRI, r3
 80021ba:	f3bf 8f6f 	isb	sy
 80021be:	f3bf 8f4f 	dsb	sy
 80021c2:	607b      	str	r3, [r7, #4]
}
 80021c4:	bf00      	nop
 80021c6:	e7fe      	b.n	80021c6 <vTaskSwitchContext+0x5a>
 80021c8:	697a      	ldr	r2, [r7, #20]
 80021ca:	4613      	mov	r3, r2
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	4413      	add	r3, r2
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	4a14      	ldr	r2, [pc, #80]	; (8002224 <vTaskSwitchContext+0xb8>)
 80021d4:	4413      	add	r3, r2
 80021d6:	613b      	str	r3, [r7, #16]
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	685a      	ldr	r2, [r3, #4]
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	605a      	str	r2, [r3, #4]
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	685a      	ldr	r2, [r3, #4]
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	3308      	adds	r3, #8
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d104      	bne.n	80021f8 <vTaskSwitchContext+0x8c>
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	685a      	ldr	r2, [r3, #4]
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	605a      	str	r2, [r3, #4]
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	68db      	ldr	r3, [r3, #12]
 80021fe:	4a0a      	ldr	r2, [pc, #40]	; (8002228 <vTaskSwitchContext+0xbc>)
 8002200:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002202:	4b09      	ldr	r3, [pc, #36]	; (8002228 <vTaskSwitchContext+0xbc>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	334c      	adds	r3, #76	; 0x4c
 8002208:	4a08      	ldr	r2, [pc, #32]	; (800222c <vTaskSwitchContext+0xc0>)
 800220a:	6013      	str	r3, [r2, #0]
}
 800220c:	bf00      	nop
 800220e:	371c      	adds	r7, #28
 8002210:	46bd      	mov	sp, r7
 8002212:	bc80      	pop	{r7}
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	2000046c 	.word	0x2000046c
 800221c:	20000458 	.word	0x20000458
 8002220:	2000044c 	.word	0x2000044c
 8002224:	20000348 	.word	0x20000348
 8002228:	20000344 	.word	0x20000344
 800222c:	20000010 	.word	0x20000010

08002230 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002238:	f000 f852 	bl	80022e0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800223c:	4b06      	ldr	r3, [pc, #24]	; (8002258 <prvIdleTask+0x28>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	2b01      	cmp	r3, #1
 8002242:	d9f9      	bls.n	8002238 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002244:	4b05      	ldr	r3, [pc, #20]	; (800225c <prvIdleTask+0x2c>)
 8002246:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	f3bf 8f4f 	dsb	sy
 8002250:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002254:	e7f0      	b.n	8002238 <prvIdleTask+0x8>
 8002256:	bf00      	nop
 8002258:	20000348 	.word	0x20000348
 800225c:	e000ed04 	.word	0xe000ed04

08002260 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002266:	2300      	movs	r3, #0
 8002268:	607b      	str	r3, [r7, #4]
 800226a:	e00c      	b.n	8002286 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	4613      	mov	r3, r2
 8002270:	009b      	lsls	r3, r3, #2
 8002272:	4413      	add	r3, r2
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	4a12      	ldr	r2, [pc, #72]	; (80022c0 <prvInitialiseTaskLists+0x60>)
 8002278:	4413      	add	r3, r2
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff fb20 	bl	80018c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	3301      	adds	r3, #1
 8002284:	607b      	str	r3, [r7, #4]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2b06      	cmp	r3, #6
 800228a:	d9ef      	bls.n	800226c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800228c:	480d      	ldr	r0, [pc, #52]	; (80022c4 <prvInitialiseTaskLists+0x64>)
 800228e:	f7ff fb17 	bl	80018c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002292:	480d      	ldr	r0, [pc, #52]	; (80022c8 <prvInitialiseTaskLists+0x68>)
 8002294:	f7ff fb14 	bl	80018c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002298:	480c      	ldr	r0, [pc, #48]	; (80022cc <prvInitialiseTaskLists+0x6c>)
 800229a:	f7ff fb11 	bl	80018c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800229e:	480c      	ldr	r0, [pc, #48]	; (80022d0 <prvInitialiseTaskLists+0x70>)
 80022a0:	f7ff fb0e 	bl	80018c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80022a4:	480b      	ldr	r0, [pc, #44]	; (80022d4 <prvInitialiseTaskLists+0x74>)
 80022a6:	f7ff fb0b 	bl	80018c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80022aa:	4b0b      	ldr	r3, [pc, #44]	; (80022d8 <prvInitialiseTaskLists+0x78>)
 80022ac:	4a05      	ldr	r2, [pc, #20]	; (80022c4 <prvInitialiseTaskLists+0x64>)
 80022ae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80022b0:	4b0a      	ldr	r3, [pc, #40]	; (80022dc <prvInitialiseTaskLists+0x7c>)
 80022b2:	4a05      	ldr	r2, [pc, #20]	; (80022c8 <prvInitialiseTaskLists+0x68>)
 80022b4:	601a      	str	r2, [r3, #0]
}
 80022b6:	bf00      	nop
 80022b8:	3708      	adds	r7, #8
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	20000348 	.word	0x20000348
 80022c4:	200003d4 	.word	0x200003d4
 80022c8:	200003e8 	.word	0x200003e8
 80022cc:	20000404 	.word	0x20000404
 80022d0:	20000418 	.word	0x20000418
 80022d4:	20000430 	.word	0x20000430
 80022d8:	200003fc 	.word	0x200003fc
 80022dc:	20000400 	.word	0x20000400

080022e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80022e6:	e019      	b.n	800231c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80022e8:	f000 f9d8 	bl	800269c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80022ec:	4b10      	ldr	r3, [pc, #64]	; (8002330 <prvCheckTasksWaitingTermination+0x50>)
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	68db      	ldr	r3, [r3, #12]
 80022f2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	3304      	adds	r3, #4
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7ff fb67 	bl	80019cc <uxListRemove>
				--uxCurrentNumberOfTasks;
 80022fe:	4b0d      	ldr	r3, [pc, #52]	; (8002334 <prvCheckTasksWaitingTermination+0x54>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	3b01      	subs	r3, #1
 8002304:	4a0b      	ldr	r2, [pc, #44]	; (8002334 <prvCheckTasksWaitingTermination+0x54>)
 8002306:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002308:	4b0b      	ldr	r3, [pc, #44]	; (8002338 <prvCheckTasksWaitingTermination+0x58>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	3b01      	subs	r3, #1
 800230e:	4a0a      	ldr	r2, [pc, #40]	; (8002338 <prvCheckTasksWaitingTermination+0x58>)
 8002310:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002312:	f000 f9f3 	bl	80026fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f000 f810 	bl	800233c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800231c:	4b06      	ldr	r3, [pc, #24]	; (8002338 <prvCheckTasksWaitingTermination+0x58>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d1e1      	bne.n	80022e8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002324:	bf00      	nop
 8002326:	bf00      	nop
 8002328:	3708      	adds	r7, #8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	20000418 	.word	0x20000418
 8002334:	20000444 	.word	0x20000444
 8002338:	2000042c 	.word	0x2000042c

0800233c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800233c:	b580      	push	{r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	334c      	adds	r3, #76	; 0x4c
 8002348:	4618      	mov	r0, r3
 800234a:	f000 fc7d 	bl	8002c48 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8002354:	2b00      	cmp	r3, #0
 8002356:	d108      	bne.n	800236a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235c:	4618      	mov	r0, r3
 800235e:	f000 fb23 	bl	80029a8 <vPortFree>
				vPortFree( pxTCB );
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f000 fb20 	bl	80029a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002368:	e018      	b.n	800239c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8002370:	2b01      	cmp	r3, #1
 8002372:	d103      	bne.n	800237c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8002374:	6878      	ldr	r0, [r7, #4]
 8002376:	f000 fb17 	bl	80029a8 <vPortFree>
	}
 800237a:	e00f      	b.n	800239c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8002382:	2b02      	cmp	r3, #2
 8002384:	d00a      	beq.n	800239c <prvDeleteTCB+0x60>
	__asm volatile
 8002386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800238a:	f383 8811 	msr	BASEPRI, r3
 800238e:	f3bf 8f6f 	isb	sy
 8002392:	f3bf 8f4f 	dsb	sy
 8002396:	60fb      	str	r3, [r7, #12]
}
 8002398:	bf00      	nop
 800239a:	e7fe      	b.n	800239a <prvDeleteTCB+0x5e>
	}
 800239c:	bf00      	nop
 800239e:	3710      	adds	r7, #16
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80023aa:	4b0e      	ldr	r3, [pc, #56]	; (80023e4 <prvResetNextTaskUnblockTime+0x40>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d101      	bne.n	80023b8 <prvResetNextTaskUnblockTime+0x14>
 80023b4:	2301      	movs	r3, #1
 80023b6:	e000      	b.n	80023ba <prvResetNextTaskUnblockTime+0x16>
 80023b8:	2300      	movs	r3, #0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d004      	beq.n	80023c8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80023be:	4b0a      	ldr	r3, [pc, #40]	; (80023e8 <prvResetNextTaskUnblockTime+0x44>)
 80023c0:	f04f 32ff 	mov.w	r2, #4294967295
 80023c4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80023c6:	e008      	b.n	80023da <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80023c8:	4b06      	ldr	r3, [pc, #24]	; (80023e4 <prvResetNextTaskUnblockTime+0x40>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	68db      	ldr	r3, [r3, #12]
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	4a04      	ldr	r2, [pc, #16]	; (80023e8 <prvResetNextTaskUnblockTime+0x44>)
 80023d8:	6013      	str	r3, [r2, #0]
}
 80023da:	bf00      	nop
 80023dc:	370c      	adds	r7, #12
 80023de:	46bd      	mov	sp, r7
 80023e0:	bc80      	pop	{r7}
 80023e2:	4770      	bx	lr
 80023e4:	200003fc 	.word	0x200003fc
 80023e8:	20000464 	.word	0x20000464

080023ec <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80023f6:	4b29      	ldr	r3, [pc, #164]	; (800249c <prvAddCurrentTaskToDelayedList+0xb0>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80023fc:	4b28      	ldr	r3, [pc, #160]	; (80024a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	3304      	adds	r3, #4
 8002402:	4618      	mov	r0, r3
 8002404:	f7ff fae2 	bl	80019cc <uxListRemove>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d10b      	bne.n	8002426 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800240e:	4b24      	ldr	r3, [pc, #144]	; (80024a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002414:	2201      	movs	r2, #1
 8002416:	fa02 f303 	lsl.w	r3, r2, r3
 800241a:	43da      	mvns	r2, r3
 800241c:	4b21      	ldr	r3, [pc, #132]	; (80024a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4013      	ands	r3, r2
 8002422:	4a20      	ldr	r2, [pc, #128]	; (80024a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002424:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800242c:	d10a      	bne.n	8002444 <prvAddCurrentTaskToDelayedList+0x58>
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d007      	beq.n	8002444 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002434:	4b1a      	ldr	r3, [pc, #104]	; (80024a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	3304      	adds	r3, #4
 800243a:	4619      	mov	r1, r3
 800243c:	481a      	ldr	r0, [pc, #104]	; (80024a8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800243e:	f7ff fa6a 	bl	8001916 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002442:	e026      	b.n	8002492 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002444:	68fa      	ldr	r2, [r7, #12]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4413      	add	r3, r2
 800244a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800244c:	4b14      	ldr	r3, [pc, #80]	; (80024a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	68ba      	ldr	r2, [r7, #8]
 8002452:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002454:	68ba      	ldr	r2, [r7, #8]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	429a      	cmp	r2, r3
 800245a:	d209      	bcs.n	8002470 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800245c:	4b13      	ldr	r3, [pc, #76]	; (80024ac <prvAddCurrentTaskToDelayedList+0xc0>)
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	4b0f      	ldr	r3, [pc, #60]	; (80024a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	3304      	adds	r3, #4
 8002466:	4619      	mov	r1, r3
 8002468:	4610      	mov	r0, r2
 800246a:	f7ff fa77 	bl	800195c <vListInsert>
}
 800246e:	e010      	b.n	8002492 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002470:	4b0f      	ldr	r3, [pc, #60]	; (80024b0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	4b0a      	ldr	r3, [pc, #40]	; (80024a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	3304      	adds	r3, #4
 800247a:	4619      	mov	r1, r3
 800247c:	4610      	mov	r0, r2
 800247e:	f7ff fa6d 	bl	800195c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002482:	4b0c      	ldr	r3, [pc, #48]	; (80024b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	68ba      	ldr	r2, [r7, #8]
 8002488:	429a      	cmp	r2, r3
 800248a:	d202      	bcs.n	8002492 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800248c:	4a09      	ldr	r2, [pc, #36]	; (80024b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	6013      	str	r3, [r2, #0]
}
 8002492:	bf00      	nop
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	20000448 	.word	0x20000448
 80024a0:	20000344 	.word	0x20000344
 80024a4:	2000044c 	.word	0x2000044c
 80024a8:	20000430 	.word	0x20000430
 80024ac:	20000400 	.word	0x20000400
 80024b0:	200003fc 	.word	0x200003fc
 80024b4:	20000464 	.word	0x20000464

080024b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80024b8:	b480      	push	{r7}
 80024ba:	b085      	sub	sp, #20
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	3b04      	subs	r3, #4
 80024c8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80024d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	3b04      	subs	r3, #4
 80024d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	f023 0201 	bic.w	r2, r3, #1
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	3b04      	subs	r3, #4
 80024e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80024e8:	4a08      	ldr	r2, [pc, #32]	; (800250c <pxPortInitialiseStack+0x54>)
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	3b14      	subs	r3, #20
 80024f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80024f4:	687a      	ldr	r2, [r7, #4]
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	3b20      	subs	r3, #32
 80024fe:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002500:	68fb      	ldr	r3, [r7, #12]
}
 8002502:	4618      	mov	r0, r3
 8002504:	3714      	adds	r7, #20
 8002506:	46bd      	mov	sp, r7
 8002508:	bc80      	pop	{r7}
 800250a:	4770      	bx	lr
 800250c:	08002511 	.word	0x08002511

08002510 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002510:	b480      	push	{r7}
 8002512:	b085      	sub	sp, #20
 8002514:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8002516:	2300      	movs	r3, #0
 8002518:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800251a:	4b12      	ldr	r3, [pc, #72]	; (8002564 <prvTaskExitError+0x54>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002522:	d00a      	beq.n	800253a <prvTaskExitError+0x2a>
	__asm volatile
 8002524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002528:	f383 8811 	msr	BASEPRI, r3
 800252c:	f3bf 8f6f 	isb	sy
 8002530:	f3bf 8f4f 	dsb	sy
 8002534:	60fb      	str	r3, [r7, #12]
}
 8002536:	bf00      	nop
 8002538:	e7fe      	b.n	8002538 <prvTaskExitError+0x28>
	__asm volatile
 800253a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800253e:	f383 8811 	msr	BASEPRI, r3
 8002542:	f3bf 8f6f 	isb	sy
 8002546:	f3bf 8f4f 	dsb	sy
 800254a:	60bb      	str	r3, [r7, #8]
}
 800254c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800254e:	bf00      	nop
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d0fc      	beq.n	8002550 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002556:	bf00      	nop
 8002558:	bf00      	nop
 800255a:	3714      	adds	r7, #20
 800255c:	46bd      	mov	sp, r7
 800255e:	bc80      	pop	{r7}
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	2000000c 	.word	0x2000000c
	...

08002570 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002570:	4b07      	ldr	r3, [pc, #28]	; (8002590 <pxCurrentTCBConst2>)
 8002572:	6819      	ldr	r1, [r3, #0]
 8002574:	6808      	ldr	r0, [r1, #0]
 8002576:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800257a:	f380 8809 	msr	PSP, r0
 800257e:	f3bf 8f6f 	isb	sy
 8002582:	f04f 0000 	mov.w	r0, #0
 8002586:	f380 8811 	msr	BASEPRI, r0
 800258a:	f04e 0e0d 	orr.w	lr, lr, #13
 800258e:	4770      	bx	lr

08002590 <pxCurrentTCBConst2>:
 8002590:	20000344 	.word	0x20000344
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002594:	bf00      	nop
 8002596:	bf00      	nop

08002598 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8002598:	4806      	ldr	r0, [pc, #24]	; (80025b4 <prvPortStartFirstTask+0x1c>)
 800259a:	6800      	ldr	r0, [r0, #0]
 800259c:	6800      	ldr	r0, [r0, #0]
 800259e:	f380 8808 	msr	MSP, r0
 80025a2:	b662      	cpsie	i
 80025a4:	b661      	cpsie	f
 80025a6:	f3bf 8f4f 	dsb	sy
 80025aa:	f3bf 8f6f 	isb	sy
 80025ae:	df00      	svc	0
 80025b0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80025b2:	bf00      	nop
 80025b4:	e000ed08 	.word	0xe000ed08

080025b8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80025be:	4b32      	ldr	r3, [pc, #200]	; (8002688 <xPortStartScheduler+0xd0>)
 80025c0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	b2db      	uxtb	r3, r3
 80025c8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	22ff      	movs	r2, #255	; 0xff
 80025ce:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	781b      	ldrb	r3, [r3, #0]
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80025d8:	78fb      	ldrb	r3, [r7, #3]
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80025e0:	b2da      	uxtb	r2, r3
 80025e2:	4b2a      	ldr	r3, [pc, #168]	; (800268c <xPortStartScheduler+0xd4>)
 80025e4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80025e6:	4b2a      	ldr	r3, [pc, #168]	; (8002690 <xPortStartScheduler+0xd8>)
 80025e8:	2207      	movs	r2, #7
 80025ea:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80025ec:	e009      	b.n	8002602 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80025ee:	4b28      	ldr	r3, [pc, #160]	; (8002690 <xPortStartScheduler+0xd8>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	3b01      	subs	r3, #1
 80025f4:	4a26      	ldr	r2, [pc, #152]	; (8002690 <xPortStartScheduler+0xd8>)
 80025f6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80025f8:	78fb      	ldrb	r3, [r7, #3]
 80025fa:	b2db      	uxtb	r3, r3
 80025fc:	005b      	lsls	r3, r3, #1
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002602:	78fb      	ldrb	r3, [r7, #3]
 8002604:	b2db      	uxtb	r3, r3
 8002606:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800260a:	2b80      	cmp	r3, #128	; 0x80
 800260c:	d0ef      	beq.n	80025ee <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800260e:	4b20      	ldr	r3, [pc, #128]	; (8002690 <xPortStartScheduler+0xd8>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f1c3 0307 	rsb	r3, r3, #7
 8002616:	2b04      	cmp	r3, #4
 8002618:	d00a      	beq.n	8002630 <xPortStartScheduler+0x78>
	__asm volatile
 800261a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800261e:	f383 8811 	msr	BASEPRI, r3
 8002622:	f3bf 8f6f 	isb	sy
 8002626:	f3bf 8f4f 	dsb	sy
 800262a:	60bb      	str	r3, [r7, #8]
}
 800262c:	bf00      	nop
 800262e:	e7fe      	b.n	800262e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002630:	4b17      	ldr	r3, [pc, #92]	; (8002690 <xPortStartScheduler+0xd8>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	021b      	lsls	r3, r3, #8
 8002636:	4a16      	ldr	r2, [pc, #88]	; (8002690 <xPortStartScheduler+0xd8>)
 8002638:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800263a:	4b15      	ldr	r3, [pc, #84]	; (8002690 <xPortStartScheduler+0xd8>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002642:	4a13      	ldr	r2, [pc, #76]	; (8002690 <xPortStartScheduler+0xd8>)
 8002644:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	b2da      	uxtb	r2, r3
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800264e:	4b11      	ldr	r3, [pc, #68]	; (8002694 <xPortStartScheduler+0xdc>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a10      	ldr	r2, [pc, #64]	; (8002694 <xPortStartScheduler+0xdc>)
 8002654:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002658:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800265a:	4b0e      	ldr	r3, [pc, #56]	; (8002694 <xPortStartScheduler+0xdc>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a0d      	ldr	r2, [pc, #52]	; (8002694 <xPortStartScheduler+0xdc>)
 8002660:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8002664:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002666:	f000 f8b9 	bl	80027dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800266a:	4b0b      	ldr	r3, [pc, #44]	; (8002698 <xPortStartScheduler+0xe0>)
 800266c:	2200      	movs	r2, #0
 800266e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8002670:	f7ff ff92 	bl	8002598 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002674:	f7ff fd7a 	bl	800216c <vTaskSwitchContext>
	prvTaskExitError();
 8002678:	f7ff ff4a 	bl	8002510 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800267c:	2300      	movs	r3, #0
}
 800267e:	4618      	mov	r0, r3
 8002680:	3710      	adds	r7, #16
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	e000e400 	.word	0xe000e400
 800268c:	20000470 	.word	0x20000470
 8002690:	20000474 	.word	0x20000474
 8002694:	e000ed20 	.word	0xe000ed20
 8002698:	2000000c 	.word	0x2000000c

0800269c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
	__asm volatile
 80026a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026a6:	f383 8811 	msr	BASEPRI, r3
 80026aa:	f3bf 8f6f 	isb	sy
 80026ae:	f3bf 8f4f 	dsb	sy
 80026b2:	607b      	str	r3, [r7, #4]
}
 80026b4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80026b6:	4b0f      	ldr	r3, [pc, #60]	; (80026f4 <vPortEnterCritical+0x58>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	3301      	adds	r3, #1
 80026bc:	4a0d      	ldr	r2, [pc, #52]	; (80026f4 <vPortEnterCritical+0x58>)
 80026be:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80026c0:	4b0c      	ldr	r3, [pc, #48]	; (80026f4 <vPortEnterCritical+0x58>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d10f      	bne.n	80026e8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80026c8:	4b0b      	ldr	r3, [pc, #44]	; (80026f8 <vPortEnterCritical+0x5c>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d00a      	beq.n	80026e8 <vPortEnterCritical+0x4c>
	__asm volatile
 80026d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026d6:	f383 8811 	msr	BASEPRI, r3
 80026da:	f3bf 8f6f 	isb	sy
 80026de:	f3bf 8f4f 	dsb	sy
 80026e2:	603b      	str	r3, [r7, #0]
}
 80026e4:	bf00      	nop
 80026e6:	e7fe      	b.n	80026e6 <vPortEnterCritical+0x4a>
	}
}
 80026e8:	bf00      	nop
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bc80      	pop	{r7}
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	2000000c 	.word	0x2000000c
 80026f8:	e000ed04 	.word	0xe000ed04

080026fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80026fc:	b480      	push	{r7}
 80026fe:	b083      	sub	sp, #12
 8002700:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002702:	4b11      	ldr	r3, [pc, #68]	; (8002748 <vPortExitCritical+0x4c>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d10a      	bne.n	8002720 <vPortExitCritical+0x24>
	__asm volatile
 800270a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800270e:	f383 8811 	msr	BASEPRI, r3
 8002712:	f3bf 8f6f 	isb	sy
 8002716:	f3bf 8f4f 	dsb	sy
 800271a:	607b      	str	r3, [r7, #4]
}
 800271c:	bf00      	nop
 800271e:	e7fe      	b.n	800271e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8002720:	4b09      	ldr	r3, [pc, #36]	; (8002748 <vPortExitCritical+0x4c>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	3b01      	subs	r3, #1
 8002726:	4a08      	ldr	r2, [pc, #32]	; (8002748 <vPortExitCritical+0x4c>)
 8002728:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800272a:	4b07      	ldr	r3, [pc, #28]	; (8002748 <vPortExitCritical+0x4c>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d105      	bne.n	800273e <vPortExitCritical+0x42>
 8002732:	2300      	movs	r3, #0
 8002734:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800273c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800273e:	bf00      	nop
 8002740:	370c      	adds	r7, #12
 8002742:	46bd      	mov	sp, r7
 8002744:	bc80      	pop	{r7}
 8002746:	4770      	bx	lr
 8002748:	2000000c 	.word	0x2000000c
 800274c:	00000000 	.word	0x00000000

08002750 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002750:	f3ef 8009 	mrs	r0, PSP
 8002754:	f3bf 8f6f 	isb	sy
 8002758:	4b0d      	ldr	r3, [pc, #52]	; (8002790 <pxCurrentTCBConst>)
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002760:	6010      	str	r0, [r2, #0]
 8002762:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002766:	f04f 0050 	mov.w	r0, #80	; 0x50
 800276a:	f380 8811 	msr	BASEPRI, r0
 800276e:	f7ff fcfd 	bl	800216c <vTaskSwitchContext>
 8002772:	f04f 0000 	mov.w	r0, #0
 8002776:	f380 8811 	msr	BASEPRI, r0
 800277a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800277e:	6819      	ldr	r1, [r3, #0]
 8002780:	6808      	ldr	r0, [r1, #0]
 8002782:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002786:	f380 8809 	msr	PSP, r0
 800278a:	f3bf 8f6f 	isb	sy
 800278e:	4770      	bx	lr

08002790 <pxCurrentTCBConst>:
 8002790:	20000344 	.word	0x20000344
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002794:	bf00      	nop
 8002796:	bf00      	nop

08002798 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
	__asm volatile
 800279e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027a2:	f383 8811 	msr	BASEPRI, r3
 80027a6:	f3bf 8f6f 	isb	sy
 80027aa:	f3bf 8f4f 	dsb	sy
 80027ae:	607b      	str	r3, [r7, #4]
}
 80027b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80027b2:	f7ff fc1d 	bl	8001ff0 <xTaskIncrementTick>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d003      	beq.n	80027c4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80027bc:	4b06      	ldr	r3, [pc, #24]	; (80027d8 <SysTick_Handler+0x40>)
 80027be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027c2:	601a      	str	r2, [r3, #0]
 80027c4:	2300      	movs	r3, #0
 80027c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	f383 8811 	msr	BASEPRI, r3
}
 80027ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80027d0:	bf00      	nop
 80027d2:	3708      	adds	r7, #8
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	e000ed04 	.word	0xe000ed04

080027dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80027e0:	4b0a      	ldr	r3, [pc, #40]	; (800280c <vPortSetupTimerInterrupt+0x30>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80027e6:	4b0a      	ldr	r3, [pc, #40]	; (8002810 <vPortSetupTimerInterrupt+0x34>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80027ec:	4b09      	ldr	r3, [pc, #36]	; (8002814 <vPortSetupTimerInterrupt+0x38>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a09      	ldr	r2, [pc, #36]	; (8002818 <vPortSetupTimerInterrupt+0x3c>)
 80027f2:	fba2 2303 	umull	r2, r3, r2, r3
 80027f6:	099b      	lsrs	r3, r3, #6
 80027f8:	4a08      	ldr	r2, [pc, #32]	; (800281c <vPortSetupTimerInterrupt+0x40>)
 80027fa:	3b01      	subs	r3, #1
 80027fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80027fe:	4b03      	ldr	r3, [pc, #12]	; (800280c <vPortSetupTimerInterrupt+0x30>)
 8002800:	2207      	movs	r2, #7
 8002802:	601a      	str	r2, [r3, #0]
}
 8002804:	bf00      	nop
 8002806:	46bd      	mov	sp, r7
 8002808:	bc80      	pop	{r7}
 800280a:	4770      	bx	lr
 800280c:	e000e010 	.word	0xe000e010
 8002810:	e000e018 	.word	0xe000e018
 8002814:	20000000 	.word	0x20000000
 8002818:	10624dd3 	.word	0x10624dd3
 800281c:	e000e014 	.word	0xe000e014

08002820 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b08a      	sub	sp, #40	; 0x28
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002828:	2300      	movs	r3, #0
 800282a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800282c:	f7ff fb36 	bl	8001e9c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002830:	4b58      	ldr	r3, [pc, #352]	; (8002994 <pvPortMalloc+0x174>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d101      	bne.n	800283c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002838:	f000 f910 	bl	8002a5c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800283c:	4b56      	ldr	r3, [pc, #344]	; (8002998 <pvPortMalloc+0x178>)
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4013      	ands	r3, r2
 8002844:	2b00      	cmp	r3, #0
 8002846:	f040 808e 	bne.w	8002966 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d01d      	beq.n	800288c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8002850:	2208      	movs	r2, #8
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4413      	add	r3, r2
 8002856:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f003 0307 	and.w	r3, r3, #7
 800285e:	2b00      	cmp	r3, #0
 8002860:	d014      	beq.n	800288c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	f023 0307 	bic.w	r3, r3, #7
 8002868:	3308      	adds	r3, #8
 800286a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f003 0307 	and.w	r3, r3, #7
 8002872:	2b00      	cmp	r3, #0
 8002874:	d00a      	beq.n	800288c <pvPortMalloc+0x6c>
	__asm volatile
 8002876:	f04f 0350 	mov.w	r3, #80	; 0x50
 800287a:	f383 8811 	msr	BASEPRI, r3
 800287e:	f3bf 8f6f 	isb	sy
 8002882:	f3bf 8f4f 	dsb	sy
 8002886:	617b      	str	r3, [r7, #20]
}
 8002888:	bf00      	nop
 800288a:	e7fe      	b.n	800288a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d069      	beq.n	8002966 <pvPortMalloc+0x146>
 8002892:	4b42      	ldr	r3, [pc, #264]	; (800299c <pvPortMalloc+0x17c>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	429a      	cmp	r2, r3
 800289a:	d864      	bhi.n	8002966 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800289c:	4b40      	ldr	r3, [pc, #256]	; (80029a0 <pvPortMalloc+0x180>)
 800289e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80028a0:	4b3f      	ldr	r3, [pc, #252]	; (80029a0 <pvPortMalloc+0x180>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80028a6:	e004      	b.n	80028b2 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80028a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028aa:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80028ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80028b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d903      	bls.n	80028c4 <pvPortMalloc+0xa4>
 80028bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d1f1      	bne.n	80028a8 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80028c4:	4b33      	ldr	r3, [pc, #204]	; (8002994 <pvPortMalloc+0x174>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d04b      	beq.n	8002966 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80028ce:	6a3b      	ldr	r3, [r7, #32]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2208      	movs	r2, #8
 80028d4:	4413      	add	r3, r2
 80028d6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80028d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	6a3b      	ldr	r3, [r7, #32]
 80028de:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80028e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e2:	685a      	ldr	r2, [r3, #4]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	1ad2      	subs	r2, r2, r3
 80028e8:	2308      	movs	r3, #8
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d91f      	bls.n	8002930 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80028f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4413      	add	r3, r2
 80028f6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	f003 0307 	and.w	r3, r3, #7
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d00a      	beq.n	8002918 <pvPortMalloc+0xf8>
	__asm volatile
 8002902:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002906:	f383 8811 	msr	BASEPRI, r3
 800290a:	f3bf 8f6f 	isb	sy
 800290e:	f3bf 8f4f 	dsb	sy
 8002912:	613b      	str	r3, [r7, #16]
}
 8002914:	bf00      	nop
 8002916:	e7fe      	b.n	8002916 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291a:	685a      	ldr	r2, [r3, #4]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	1ad2      	subs	r2, r2, r3
 8002920:	69bb      	ldr	r3, [r7, #24]
 8002922:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800292a:	69b8      	ldr	r0, [r7, #24]
 800292c:	f000 f8f8 	bl	8002b20 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002930:	4b1a      	ldr	r3, [pc, #104]	; (800299c <pvPortMalloc+0x17c>)
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	4a18      	ldr	r2, [pc, #96]	; (800299c <pvPortMalloc+0x17c>)
 800293c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800293e:	4b17      	ldr	r3, [pc, #92]	; (800299c <pvPortMalloc+0x17c>)
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	4b18      	ldr	r3, [pc, #96]	; (80029a4 <pvPortMalloc+0x184>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	429a      	cmp	r2, r3
 8002948:	d203      	bcs.n	8002952 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800294a:	4b14      	ldr	r3, [pc, #80]	; (800299c <pvPortMalloc+0x17c>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a15      	ldr	r2, [pc, #84]	; (80029a4 <pvPortMalloc+0x184>)
 8002950:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002954:	685a      	ldr	r2, [r3, #4]
 8002956:	4b10      	ldr	r3, [pc, #64]	; (8002998 <pvPortMalloc+0x178>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	431a      	orrs	r2, r3
 800295c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002962:	2200      	movs	r2, #0
 8002964:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002966:	f7ff faa7 	bl	8001eb8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800296a:	69fb      	ldr	r3, [r7, #28]
 800296c:	f003 0307 	and.w	r3, r3, #7
 8002970:	2b00      	cmp	r3, #0
 8002972:	d00a      	beq.n	800298a <pvPortMalloc+0x16a>
	__asm volatile
 8002974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002978:	f383 8811 	msr	BASEPRI, r3
 800297c:	f3bf 8f6f 	isb	sy
 8002980:	f3bf 8f4f 	dsb	sy
 8002984:	60fb      	str	r3, [r7, #12]
}
 8002986:	bf00      	nop
 8002988:	e7fe      	b.n	8002988 <pvPortMalloc+0x168>
	return pvReturn;
 800298a:	69fb      	ldr	r3, [r7, #28]
}
 800298c:	4618      	mov	r0, r3
 800298e:	3728      	adds	r7, #40	; 0x28
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	20001080 	.word	0x20001080
 8002998:	2000108c 	.word	0x2000108c
 800299c:	20001084 	.word	0x20001084
 80029a0:	20001078 	.word	0x20001078
 80029a4:	20001088 	.word	0x20001088

080029a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b086      	sub	sp, #24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d048      	beq.n	8002a4c <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80029ba:	2308      	movs	r3, #8
 80029bc:	425b      	negs	r3, r3
 80029be:	697a      	ldr	r2, [r7, #20]
 80029c0:	4413      	add	r3, r2
 80029c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	685a      	ldr	r2, [r3, #4]
 80029cc:	4b21      	ldr	r3, [pc, #132]	; (8002a54 <vPortFree+0xac>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4013      	ands	r3, r2
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d10a      	bne.n	80029ec <vPortFree+0x44>
	__asm volatile
 80029d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029da:	f383 8811 	msr	BASEPRI, r3
 80029de:	f3bf 8f6f 	isb	sy
 80029e2:	f3bf 8f4f 	dsb	sy
 80029e6:	60fb      	str	r3, [r7, #12]
}
 80029e8:	bf00      	nop
 80029ea:	e7fe      	b.n	80029ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d00a      	beq.n	8002a0a <vPortFree+0x62>
	__asm volatile
 80029f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029f8:	f383 8811 	msr	BASEPRI, r3
 80029fc:	f3bf 8f6f 	isb	sy
 8002a00:	f3bf 8f4f 	dsb	sy
 8002a04:	60bb      	str	r3, [r7, #8]
}
 8002a06:	bf00      	nop
 8002a08:	e7fe      	b.n	8002a08 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	685a      	ldr	r2, [r3, #4]
 8002a0e:	4b11      	ldr	r3, [pc, #68]	; (8002a54 <vPortFree+0xac>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4013      	ands	r3, r2
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d019      	beq.n	8002a4c <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d115      	bne.n	8002a4c <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	685a      	ldr	r2, [r3, #4]
 8002a24:	4b0b      	ldr	r3, [pc, #44]	; (8002a54 <vPortFree+0xac>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	43db      	mvns	r3, r3
 8002a2a:	401a      	ands	r2, r3
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002a30:	f7ff fa34 	bl	8001e9c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	685a      	ldr	r2, [r3, #4]
 8002a38:	4b07      	ldr	r3, [pc, #28]	; (8002a58 <vPortFree+0xb0>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4413      	add	r3, r2
 8002a3e:	4a06      	ldr	r2, [pc, #24]	; (8002a58 <vPortFree+0xb0>)
 8002a40:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002a42:	6938      	ldr	r0, [r7, #16]
 8002a44:	f000 f86c 	bl	8002b20 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8002a48:	f7ff fa36 	bl	8001eb8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002a4c:	bf00      	nop
 8002a4e:	3718      	adds	r7, #24
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	2000108c 	.word	0x2000108c
 8002a58:	20001084 	.word	0x20001084

08002a5c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b085      	sub	sp, #20
 8002a60:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002a62:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002a66:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002a68:	4b27      	ldr	r3, [pc, #156]	; (8002b08 <prvHeapInit+0xac>)
 8002a6a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f003 0307 	and.w	r3, r3, #7
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d00c      	beq.n	8002a90 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	3307      	adds	r3, #7
 8002a7a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	f023 0307 	bic.w	r3, r3, #7
 8002a82:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002a84:	68ba      	ldr	r2, [r7, #8]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	4a1f      	ldr	r2, [pc, #124]	; (8002b08 <prvHeapInit+0xac>)
 8002a8c:	4413      	add	r3, r2
 8002a8e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002a94:	4a1d      	ldr	r2, [pc, #116]	; (8002b0c <prvHeapInit+0xb0>)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002a9a:	4b1c      	ldr	r3, [pc, #112]	; (8002b0c <prvHeapInit+0xb0>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	68ba      	ldr	r2, [r7, #8]
 8002aa4:	4413      	add	r3, r2
 8002aa6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002aa8:	2208      	movs	r2, #8
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	1a9b      	subs	r3, r3, r2
 8002aae:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	f023 0307 	bic.w	r3, r3, #7
 8002ab6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	4a15      	ldr	r2, [pc, #84]	; (8002b10 <prvHeapInit+0xb4>)
 8002abc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8002abe:	4b14      	ldr	r3, [pc, #80]	; (8002b10 <prvHeapInit+0xb4>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002ac6:	4b12      	ldr	r3, [pc, #72]	; (8002b10 <prvHeapInit+0xb4>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	2200      	movs	r2, #0
 8002acc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	68fa      	ldr	r2, [r7, #12]
 8002ad6:	1ad2      	subs	r2, r2, r3
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002adc:	4b0c      	ldr	r3, [pc, #48]	; (8002b10 <prvHeapInit+0xb4>)
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	4a0a      	ldr	r2, [pc, #40]	; (8002b14 <prvHeapInit+0xb8>)
 8002aea:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	4a09      	ldr	r2, [pc, #36]	; (8002b18 <prvHeapInit+0xbc>)
 8002af2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002af4:	4b09      	ldr	r3, [pc, #36]	; (8002b1c <prvHeapInit+0xc0>)
 8002af6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002afa:	601a      	str	r2, [r3, #0]
}
 8002afc:	bf00      	nop
 8002afe:	3714      	adds	r7, #20
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bc80      	pop	{r7}
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	20000478 	.word	0x20000478
 8002b0c:	20001078 	.word	0x20001078
 8002b10:	20001080 	.word	0x20001080
 8002b14:	20001088 	.word	0x20001088
 8002b18:	20001084 	.word	0x20001084
 8002b1c:	2000108c 	.word	0x2000108c

08002b20 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002b20:	b480      	push	{r7}
 8002b22:	b085      	sub	sp, #20
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002b28:	4b27      	ldr	r3, [pc, #156]	; (8002bc8 <prvInsertBlockIntoFreeList+0xa8>)
 8002b2a:	60fb      	str	r3, [r7, #12]
 8002b2c:	e002      	b.n	8002b34 <prvInsertBlockIntoFreeList+0x14>
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	60fb      	str	r3, [r7, #12]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d8f7      	bhi.n	8002b2e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	68ba      	ldr	r2, [r7, #8]
 8002b48:	4413      	add	r3, r2
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d108      	bne.n	8002b62 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	685a      	ldr	r2, [r3, #4]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	441a      	add	r2, r3
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	68ba      	ldr	r2, [r7, #8]
 8002b6c:	441a      	add	r2, r3
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d118      	bne.n	8002ba8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	4b14      	ldr	r3, [pc, #80]	; (8002bcc <prvInsertBlockIntoFreeList+0xac>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d00d      	beq.n	8002b9e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	685a      	ldr	r2, [r3, #4]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	441a      	add	r2, r3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	601a      	str	r2, [r3, #0]
 8002b9c:	e008      	b.n	8002bb0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002b9e:	4b0b      	ldr	r3, [pc, #44]	; (8002bcc <prvInsertBlockIntoFreeList+0xac>)
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	601a      	str	r2, [r3, #0]
 8002ba6:	e003      	b.n	8002bb0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002bb0:	68fa      	ldr	r2, [r7, #12]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d002      	beq.n	8002bbe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	687a      	ldr	r2, [r7, #4]
 8002bbc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002bbe:	bf00      	nop
 8002bc0:	3714      	adds	r7, #20
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bc80      	pop	{r7}
 8002bc6:	4770      	bx	lr
 8002bc8:	20001078 	.word	0x20001078
 8002bcc:	20001080 	.word	0x20001080

08002bd0 <__libc_init_array>:
 8002bd0:	b570      	push	{r4, r5, r6, lr}
 8002bd2:	2600      	movs	r6, #0
 8002bd4:	4d0c      	ldr	r5, [pc, #48]	; (8002c08 <__libc_init_array+0x38>)
 8002bd6:	4c0d      	ldr	r4, [pc, #52]	; (8002c0c <__libc_init_array+0x3c>)
 8002bd8:	1b64      	subs	r4, r4, r5
 8002bda:	10a4      	asrs	r4, r4, #2
 8002bdc:	42a6      	cmp	r6, r4
 8002bde:	d109      	bne.n	8002bf4 <__libc_init_array+0x24>
 8002be0:	f000 f8e6 	bl	8002db0 <_init>
 8002be4:	2600      	movs	r6, #0
 8002be6:	4d0a      	ldr	r5, [pc, #40]	; (8002c10 <__libc_init_array+0x40>)
 8002be8:	4c0a      	ldr	r4, [pc, #40]	; (8002c14 <__libc_init_array+0x44>)
 8002bea:	1b64      	subs	r4, r4, r5
 8002bec:	10a4      	asrs	r4, r4, #2
 8002bee:	42a6      	cmp	r6, r4
 8002bf0:	d105      	bne.n	8002bfe <__libc_init_array+0x2e>
 8002bf2:	bd70      	pop	{r4, r5, r6, pc}
 8002bf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002bf8:	4798      	blx	r3
 8002bfa:	3601      	adds	r6, #1
 8002bfc:	e7ee      	b.n	8002bdc <__libc_init_array+0xc>
 8002bfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c02:	4798      	blx	r3
 8002c04:	3601      	adds	r6, #1
 8002c06:	e7f2      	b.n	8002bee <__libc_init_array+0x1e>
 8002c08:	08002ed0 	.word	0x08002ed0
 8002c0c:	08002ed0 	.word	0x08002ed0
 8002c10:	08002ed0 	.word	0x08002ed0
 8002c14:	08002ed4 	.word	0x08002ed4

08002c18 <__retarget_lock_acquire_recursive>:
 8002c18:	4770      	bx	lr

08002c1a <__retarget_lock_release_recursive>:
 8002c1a:	4770      	bx	lr

08002c1c <memset>:
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	4402      	add	r2, r0
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d100      	bne.n	8002c26 <memset+0xa>
 8002c24:	4770      	bx	lr
 8002c26:	f803 1b01 	strb.w	r1, [r3], #1
 8002c2a:	e7f9      	b.n	8002c20 <memset+0x4>

08002c2c <cleanup_glue>:
 8002c2c:	b538      	push	{r3, r4, r5, lr}
 8002c2e:	460c      	mov	r4, r1
 8002c30:	6809      	ldr	r1, [r1, #0]
 8002c32:	4605      	mov	r5, r0
 8002c34:	b109      	cbz	r1, 8002c3a <cleanup_glue+0xe>
 8002c36:	f7ff fff9 	bl	8002c2c <cleanup_glue>
 8002c3a:	4621      	mov	r1, r4
 8002c3c:	4628      	mov	r0, r5
 8002c3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002c42:	f000 b869 	b.w	8002d18 <_free_r>
	...

08002c48 <_reclaim_reent>:
 8002c48:	4b2c      	ldr	r3, [pc, #176]	; (8002cfc <_reclaim_reent+0xb4>)
 8002c4a:	b570      	push	{r4, r5, r6, lr}
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4604      	mov	r4, r0
 8002c50:	4283      	cmp	r3, r0
 8002c52:	d051      	beq.n	8002cf8 <_reclaim_reent+0xb0>
 8002c54:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002c56:	b143      	cbz	r3, 8002c6a <_reclaim_reent+0x22>
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d14a      	bne.n	8002cf4 <_reclaim_reent+0xac>
 8002c5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002c60:	6819      	ldr	r1, [r3, #0]
 8002c62:	b111      	cbz	r1, 8002c6a <_reclaim_reent+0x22>
 8002c64:	4620      	mov	r0, r4
 8002c66:	f000 f857 	bl	8002d18 <_free_r>
 8002c6a:	6961      	ldr	r1, [r4, #20]
 8002c6c:	b111      	cbz	r1, 8002c74 <_reclaim_reent+0x2c>
 8002c6e:	4620      	mov	r0, r4
 8002c70:	f000 f852 	bl	8002d18 <_free_r>
 8002c74:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002c76:	b111      	cbz	r1, 8002c7e <_reclaim_reent+0x36>
 8002c78:	4620      	mov	r0, r4
 8002c7a:	f000 f84d 	bl	8002d18 <_free_r>
 8002c7e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002c80:	b111      	cbz	r1, 8002c88 <_reclaim_reent+0x40>
 8002c82:	4620      	mov	r0, r4
 8002c84:	f000 f848 	bl	8002d18 <_free_r>
 8002c88:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002c8a:	b111      	cbz	r1, 8002c92 <_reclaim_reent+0x4a>
 8002c8c:	4620      	mov	r0, r4
 8002c8e:	f000 f843 	bl	8002d18 <_free_r>
 8002c92:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002c94:	b111      	cbz	r1, 8002c9c <_reclaim_reent+0x54>
 8002c96:	4620      	mov	r0, r4
 8002c98:	f000 f83e 	bl	8002d18 <_free_r>
 8002c9c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8002c9e:	b111      	cbz	r1, 8002ca6 <_reclaim_reent+0x5e>
 8002ca0:	4620      	mov	r0, r4
 8002ca2:	f000 f839 	bl	8002d18 <_free_r>
 8002ca6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8002ca8:	b111      	cbz	r1, 8002cb0 <_reclaim_reent+0x68>
 8002caa:	4620      	mov	r0, r4
 8002cac:	f000 f834 	bl	8002d18 <_free_r>
 8002cb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002cb2:	b111      	cbz	r1, 8002cba <_reclaim_reent+0x72>
 8002cb4:	4620      	mov	r0, r4
 8002cb6:	f000 f82f 	bl	8002d18 <_free_r>
 8002cba:	69a3      	ldr	r3, [r4, #24]
 8002cbc:	b1e3      	cbz	r3, 8002cf8 <_reclaim_reent+0xb0>
 8002cbe:	4620      	mov	r0, r4
 8002cc0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002cc2:	4798      	blx	r3
 8002cc4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8002cc6:	b1b9      	cbz	r1, 8002cf8 <_reclaim_reent+0xb0>
 8002cc8:	4620      	mov	r0, r4
 8002cca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8002cce:	f7ff bfad 	b.w	8002c2c <cleanup_glue>
 8002cd2:	5949      	ldr	r1, [r1, r5]
 8002cd4:	b941      	cbnz	r1, 8002ce8 <_reclaim_reent+0xa0>
 8002cd6:	3504      	adds	r5, #4
 8002cd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002cda:	2d80      	cmp	r5, #128	; 0x80
 8002cdc:	68d9      	ldr	r1, [r3, #12]
 8002cde:	d1f8      	bne.n	8002cd2 <_reclaim_reent+0x8a>
 8002ce0:	4620      	mov	r0, r4
 8002ce2:	f000 f819 	bl	8002d18 <_free_r>
 8002ce6:	e7ba      	b.n	8002c5e <_reclaim_reent+0x16>
 8002ce8:	680e      	ldr	r6, [r1, #0]
 8002cea:	4620      	mov	r0, r4
 8002cec:	f000 f814 	bl	8002d18 <_free_r>
 8002cf0:	4631      	mov	r1, r6
 8002cf2:	e7ef      	b.n	8002cd4 <_reclaim_reent+0x8c>
 8002cf4:	2500      	movs	r5, #0
 8002cf6:	e7ef      	b.n	8002cd8 <_reclaim_reent+0x90>
 8002cf8:	bd70      	pop	{r4, r5, r6, pc}
 8002cfa:	bf00      	nop
 8002cfc:	20000010 	.word	0x20000010

08002d00 <__malloc_lock>:
 8002d00:	4801      	ldr	r0, [pc, #4]	; (8002d08 <__malloc_lock+0x8>)
 8002d02:	f7ff bf89 	b.w	8002c18 <__retarget_lock_acquire_recursive>
 8002d06:	bf00      	nop
 8002d08:	200010f0 	.word	0x200010f0

08002d0c <__malloc_unlock>:
 8002d0c:	4801      	ldr	r0, [pc, #4]	; (8002d14 <__malloc_unlock+0x8>)
 8002d0e:	f7ff bf84 	b.w	8002c1a <__retarget_lock_release_recursive>
 8002d12:	bf00      	nop
 8002d14:	200010f0 	.word	0x200010f0

08002d18 <_free_r>:
 8002d18:	b538      	push	{r3, r4, r5, lr}
 8002d1a:	4605      	mov	r5, r0
 8002d1c:	2900      	cmp	r1, #0
 8002d1e:	d043      	beq.n	8002da8 <_free_r+0x90>
 8002d20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002d24:	1f0c      	subs	r4, r1, #4
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	bfb8      	it	lt
 8002d2a:	18e4      	addlt	r4, r4, r3
 8002d2c:	f7ff ffe8 	bl	8002d00 <__malloc_lock>
 8002d30:	4a1e      	ldr	r2, [pc, #120]	; (8002dac <_free_r+0x94>)
 8002d32:	6813      	ldr	r3, [r2, #0]
 8002d34:	4610      	mov	r0, r2
 8002d36:	b933      	cbnz	r3, 8002d46 <_free_r+0x2e>
 8002d38:	6063      	str	r3, [r4, #4]
 8002d3a:	6014      	str	r4, [r2, #0]
 8002d3c:	4628      	mov	r0, r5
 8002d3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002d42:	f7ff bfe3 	b.w	8002d0c <__malloc_unlock>
 8002d46:	42a3      	cmp	r3, r4
 8002d48:	d90a      	bls.n	8002d60 <_free_r+0x48>
 8002d4a:	6821      	ldr	r1, [r4, #0]
 8002d4c:	1862      	adds	r2, r4, r1
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	bf01      	itttt	eq
 8002d52:	681a      	ldreq	r2, [r3, #0]
 8002d54:	685b      	ldreq	r3, [r3, #4]
 8002d56:	1852      	addeq	r2, r2, r1
 8002d58:	6022      	streq	r2, [r4, #0]
 8002d5a:	6063      	str	r3, [r4, #4]
 8002d5c:	6004      	str	r4, [r0, #0]
 8002d5e:	e7ed      	b.n	8002d3c <_free_r+0x24>
 8002d60:	461a      	mov	r2, r3
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	b10b      	cbz	r3, 8002d6a <_free_r+0x52>
 8002d66:	42a3      	cmp	r3, r4
 8002d68:	d9fa      	bls.n	8002d60 <_free_r+0x48>
 8002d6a:	6811      	ldr	r1, [r2, #0]
 8002d6c:	1850      	adds	r0, r2, r1
 8002d6e:	42a0      	cmp	r0, r4
 8002d70:	d10b      	bne.n	8002d8a <_free_r+0x72>
 8002d72:	6820      	ldr	r0, [r4, #0]
 8002d74:	4401      	add	r1, r0
 8002d76:	1850      	adds	r0, r2, r1
 8002d78:	4283      	cmp	r3, r0
 8002d7a:	6011      	str	r1, [r2, #0]
 8002d7c:	d1de      	bne.n	8002d3c <_free_r+0x24>
 8002d7e:	6818      	ldr	r0, [r3, #0]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	4401      	add	r1, r0
 8002d84:	6011      	str	r1, [r2, #0]
 8002d86:	6053      	str	r3, [r2, #4]
 8002d88:	e7d8      	b.n	8002d3c <_free_r+0x24>
 8002d8a:	d902      	bls.n	8002d92 <_free_r+0x7a>
 8002d8c:	230c      	movs	r3, #12
 8002d8e:	602b      	str	r3, [r5, #0]
 8002d90:	e7d4      	b.n	8002d3c <_free_r+0x24>
 8002d92:	6820      	ldr	r0, [r4, #0]
 8002d94:	1821      	adds	r1, r4, r0
 8002d96:	428b      	cmp	r3, r1
 8002d98:	bf01      	itttt	eq
 8002d9a:	6819      	ldreq	r1, [r3, #0]
 8002d9c:	685b      	ldreq	r3, [r3, #4]
 8002d9e:	1809      	addeq	r1, r1, r0
 8002da0:	6021      	streq	r1, [r4, #0]
 8002da2:	6063      	str	r3, [r4, #4]
 8002da4:	6054      	str	r4, [r2, #4]
 8002da6:	e7c9      	b.n	8002d3c <_free_r+0x24>
 8002da8:	bd38      	pop	{r3, r4, r5, pc}
 8002daa:	bf00      	nop
 8002dac:	20001090 	.word	0x20001090

08002db0 <_init>:
 8002db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002db2:	bf00      	nop
 8002db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002db6:	bc08      	pop	{r3}
 8002db8:	469e      	mov	lr, r3
 8002dba:	4770      	bx	lr

08002dbc <_fini>:
 8002dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dbe:	bf00      	nop
 8002dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dc2:	bc08      	pop	{r3}
 8002dc4:	469e      	mov	lr, r3
 8002dc6:	4770      	bx	lr
