{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Introducing feedback loops into logic circuits (sequential logic) means\n",
    "that we need to start considering time in our analysis. A classic way\n",
    "to manage time in logic circuit analysis is \"discrete-event simulation\".\n",
    "In a discrete-event simulation we look for changes in the level of signals,\n",
    "and keep track of the time at which those changes occur (a \"discrete event\"\n",
    "is thus a pair (time, value change). This allows us to jump from one\n",
    "signficant event to the next, instead of trying to compute the values of\n",
    "circuit at every instant.\n",
    "\n",
    "Here you'll find a simple discrete-event logic simulator, loosely based on\n",
    "the design found in Abelson & Sussman's \"Structure and Interpretation of\n",
    "Computer Programs\".\n",
    "\n",
    "The concept:\n",
    "  - Components respond to changes at their inputs by producing new outputs\n",
    "  - Wires connect outputs from one component to the inputs of other components\n",
    "  - The Scheduler manages the order of update events\n",
    "\n",
    "                                                         \n",
    "Relevant to ENCE260 lectures CA3, CA4, and CA5\n",
    "\n",
    "Allan McInnes / 2018-08-16\n",
    "\n",
    "Jupyter notebook version by\n",
    "Ciaran Moore / 2019-07-19\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "# --- Simulation infrastructure ---\n",
    "class Scheduler:\n",
    "    \"\"\"Scheduler executes a simulation by firing scheduled events in time order.\n",
    "    The simulation time advances in variable steps, jumping from one event\n",
    "    execution time to the next. This is more efficient and more accurate\n",
    "    than moving the execution forward in fixed-size steps as a discrete-time\n",
    "    simulation would do.\n",
    "\n",
    "    The scheduler maintains a queue of future events, ordered by the time of\n",
    "    their execution. As events are pulled from the top of the queue and fired,\n",
    "    the simulation time is advanced. As a result of firing an event, one or\n",
    "    more new events may be scheduled for the future. The simulation continues\n",
    "    until no new events are scheduled.\"\"\"\n",
    "    def __init__(self):\n",
    "        self.current_time = 0.0\n",
    "        self.event_queue = []\n",
    "\n",
    "    def run(self):\n",
    "        while len(self.event_queue) > 0:\n",
    "            event = self.event_queue.pop(0)\n",
    "            self.current_time = event.time\n",
    "            # print(\"{}: {} @ {}\".format(event.wire.name, event.value, event.time))\n",
    "            event.execute()\n",
    "\n",
    "    def add_event(self, wire, value, dt):\n",
    "        \"\"\"This is not an efficient way to manage the list, but it will\n",
    "        work for this simple demo.\"\"\"\n",
    "        event = Event(self.current_time + dt, wire, value)\n",
    "        index = next((i for i, e in enumerate(self.event_queue) if e.time > event.time), None)\n",
    "        if index is not None:\n",
    "            self.event_queue.insert(index, event)\n",
    "        else:\n",
    "            self.event_queue.append(event)\n",
    "        # print(\"{}: {} @ {}\".format(event.wire.name, event.value, event.time))\n",
    "\n",
    "\n",
    "class Event:\n",
    "    \"\"\"An event occurs at a time, and results in a value appearing on a wire.\"\"\"\n",
    "    def __init__(self, time, wire, value):\n",
    "        self.time = time\n",
    "        self.wire = wire\n",
    "        self.value = value\n",
    "\n",
    "    def execute(self):\n",
    "        self.wire.set_signal(self.value)\n",
    "\n",
    "# --- Wires ---\n",
    "class Wire:\n",
    "    \"\"\"Connects components via an Observer pattern.\"\"\"\n",
    "    def __init__(self, name = \"?\"):\n",
    "        self.name = name\n",
    "        self.signal = 0 # Default value\n",
    "        self.observers = []\n",
    "\n",
    "    def add_observer(self, obs):\n",
    "        self.observers.append(obs)\n",
    "\n",
    "    def get_signal(self):\n",
    "        return self.signal\n",
    "\n",
    "    def set_signal(self, value):\n",
    "        if not value == self.signal:\n",
    "            self.signal = value\n",
    "            for observer in self.observers:\n",
    "                observer.notify()\n",
    "\n",
    "class Component:\n",
    "    \"\"\"Base class for components.\"\"\"\n",
    "    def __init__(self, scheduler, delay):\n",
    "        self.DELAY = delay\n",
    "        self.scheduler = scheduler\n",
    "\n",
    "    def observe_inputs(self, *wires):\n",
    "        \"\"\"Set up the component as an observer of all wires.\"\"\"\n",
    "        for wire in wires:\n",
    "            wire.add_observer(self)\n",
    "\n",
    "    def add_event(self, wire, value):\n",
    "        \"\"\"Schedule a new event on the specified wire.\"\"\"\n",
    "        self.scheduler.add_event(wire, value, self.DELAY)\n",
    "\n",
    "\n",
    "# --- Combinational logic ---\n",
    "class Inverter(Component):\n",
    "    \"\"\"Return the logical complement of the input.\"\"\"\n",
    "    def __init__(self, scheduler, inp, out):\n",
    "        super().__init__(scheduler, delay=2.0)\n",
    "        self.observe_inputs(inp)\n",
    "        self.inp = inp\n",
    "        self.out = out\n",
    "\n",
    "    def notify(self):\n",
    "        inp = self.inp.get_signal()\n",
    "        self.add_event(self.out, (0 if inp == 1 else 1))\n",
    "\n",
    "\n",
    "class TwoInputGate(Component):\n",
    "    \"\"\"Generic two-input gate\"\"\"\n",
    "    def __init__(self, scheduler, truth_table, in1, in2, out):\n",
    "        super().__init__(scheduler, delay=4.0)\n",
    "        self.observe_inputs(in1, in2)\n",
    "        self.in1 = in1\n",
    "        self.in2 = in2\n",
    "        self.out = out\n",
    "        self.truth_table = truth_table\n",
    "\n",
    "    def notify(self):\n",
    "        in1 = self.in1.get_signal()\n",
    "        in2 = self.in2.get_signal()\n",
    "        self.add_event(self.out, self.truth_table[(in1, in2)])\n",
    "\n",
    "\n",
    "# Truth tables for basic logic operations\n",
    "and_table = {(0,0):0, (0,1):0, (1,0):0, (1,1):1}\n",
    "or_table =  {(0,0):0, (0,1):1, (1,0):1, (1,1):1}\n",
    "xor_table = {(0,0):0, (0,1):1, (1,0):1, (1,1):0}\n",
    "nor_table = {(0,0):1, (0,1):0, (1,0):0, (1,1):0}\n",
    "\n",
    "# Basic logic gates\n",
    "class AndGate(TwoInputGate):\n",
    "    def __init__(self, scheduler, in1, in2, out):\n",
    "        super().__init__(scheduler, and_table, in1, in2, out)\n",
    "\n",
    "class OrGate(TwoInputGate):\n",
    "    def __init__(self, scheduler, in1, in2, out):\n",
    "        super().__init__(scheduler, or_table, in1, in2, out)\n",
    "\n",
    "class XorGate(TwoInputGate):\n",
    "    def __init__(self, scheduler, in1, in2, out):\n",
    "        super().__init__(scheduler, xor_table, in1, in2, out)\n",
    "\n",
    "class NorGate(TwoInputGate):\n",
    "    def __init__(self, scheduler, in1, in2, out):\n",
    "        super().__init__(scheduler, nor_table, in1, in2, out)\n",
    "\n",
    "# --- Sequential logic ---\n",
    "\n",
    "class SRLatch(Component):\n",
    "    \"\"\"Connect NOR gates in an SR Latch configuration.\"\"\"\n",
    "    def __init__(self, scheduler, S, R, Q, Qnot):\n",
    "        # Really just a container for cross-coupled NOR gates\n",
    "        self.norA = NorGate(scheduler, S, Q, Qnot)\n",
    "        self.norB = NorGate(scheduler, R, Qnot, Q)\n",
    "        # Force an evaluation of the initial state\n",
    "        self.norA.notify()\n",
    "        self.norB.notify()\n",
    "\n",
    "    def notify(self):\n",
    "        # Handled by the component gates\n",
    "        pass\n",
    "\n",
    "\n",
    "class DFlipFlop(Component):\n",
    "    \"\"\"Simulate behaviour (but not internal construction) of a D Flip Flop.\"\"\"\n",
    "    def __init__(self, scheduler, D, Clk, Q, Qnot):\n",
    "        super().__init__(scheduler, delay=6.0)\n",
    "        self.observe_inputs(Clk)\n",
    "        self.D = D\n",
    "        self.Clk = Clk\n",
    "        self.Q = Q\n",
    "        self.Qnot = Qnot\n",
    "        self.Clk.add_observer(self)\n",
    "        self.last_clk_level = self.Clk.get_signal()\n",
    "\n",
    "    def notify(self):\n",
    "        # Check for rising edge\n",
    "        if self.last_clk_level == 0 and self.Clk.get_signal() == 1:\n",
    "            inp = self.D.get_signal()\n",
    "            self.add_event(self.Q, inp)\n",
    "            self.add_event(self.Qnot, (0 if inp == 1 else 1))\n",
    "        self.last_clk_level = self.Clk.get_signal()\n",
    "\n",
    "\n",
    "# --- Helpers ---\n",
    "class SignalSensor(Component):\n",
    "    \"\"\"Print a signal transition as an output.\"\"\"\n",
    "    def __init__(self, scheduler, wire):\n",
    "        super().__init__(scheduler, delay=0.0)\n",
    "        self.observe_inputs(wire)\n",
    "        self.wire = wire\n",
    "\n",
    "    def notify(self):\n",
    "        print(\"{} ns: {} --> {}\".format(self.scheduler.current_time,\n",
    "                                         self.wire.name,\n",
    "                                         self.wire.get_signal()))\n",
    "\n",
    "class StateSampler(Component):\n",
    "    \"\"\"Print a state value on the rising edge of each clock cycle.\"\"\"\n",
    "    def __init__(self, scheduler, clock, *wires):\n",
    "        super().__init__(scheduler, delay=0.0)\n",
    "        self.clock = clock\n",
    "        self.last_clock_level = self.clock.get_signal()\n",
    "        self.observe_inputs(clock)\n",
    "        self.wires = wires\n",
    "\n",
    "    def notify(self):\n",
    "        # Check for rising edge\n",
    "        if self.last_clock_level == 0 and self.clock.get_signal() == 1:\n",
    "            print(\"State at {} ns\".format(self.scheduler.current_time))\n",
    "            for wire in self.wires:\n",
    "                print(\"\\t{} = {}\".format(wire.name, wire.get_signal()))\n",
    "        self.last_clock_level = self.clock.get_signal()\n",
    "\n",
    "\n",
    "\n",
    "def add_clock_signal(scheduler, wire, period, cycles):\n",
    "    \"\"\"Put `cycles` periods of a clock with a `period` ns period onto a wire.\"\"\"\n",
    "    for cycle in range(1,cycles):\n",
    "        scheduler.add_event(wire, 1, cycle*period)\n",
    "        scheduler.add_event(wire, 0, cycle*period + 0.5*period)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# --- Sample usage ---"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def simulate_2bit_counter():\n",
    "    # Simulate a simple 2-bit counter\n",
    "    print(\"\\nShort run of a 2-bit counter built from D Flip-Flops\")\n",
    "    print(\"------------------------------------------------------\")\n",
    "    sched = Scheduler()\n",
    "\n",
    "    # Set up clock signal\n",
    "    clk = Wire(\"Clk\")\n",
    "    add_clock_signal(sched, clk, 1000.0, 15)\n",
    "\n",
    "    # Define wires\n",
    "    q0 = Wire(\"Q0\")\n",
    "    q1 = Wire(\"Q1\")\n",
    "    qnot0 = Wire(\"Qnot0\")\n",
    "    qnot1 = Wire(\"Qnot1\")\n",
    "    xor_out = Wire()\n",
    "\n",
    "    # Build counter from flip-flops\n",
    "    d1 = DFlipFlop(sched, qnot0, clk, q0, qnot0)\n",
    "    d2 = DFlipFlop(sched, xor_out, clk, q1, qnot1)\n",
    "    xor = XorGate(sched, q0, q1, xor_out)\n",
    "\n",
    "    # Set up output\n",
    "    out1 = SignalSensor(sched, q0)\n",
    "    out2 = SignalSensor(sched, q1)\n",
    "    out3 = StateSampler(sched, clk, q0, q1)\n",
    "\n",
    "    # Execute the sim\n",
    "    sched.run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def simulate_sr_latch():\n",
    "    # Simulate an SR Latch\n",
    "    print(\"\\nAn SR Latch built from two NOR gates (note initial oscillation until reset applied)\")\n",
    "    print(\"------------------------------------------------------\")\n",
    "    sched = Scheduler()\n",
    "\n",
    "    # Define wires\n",
    "    s = Wire(\"S\")\n",
    "    r = Wire(\"R\")\n",
    "    q = Wire(\"Q\")\n",
    "    qnot = Wire(\"Qnot\")\n",
    "\n",
    "    # The latch\n",
    "    latch = SRLatch(sched, s, r, q, qnot)\n",
    "\n",
    "    # Set up output\n",
    "    out1 = SignalSensor(sched, s)\n",
    "    out2 = SignalSensor(sched, r)\n",
    "    out3 = SignalSensor(sched, q)\n",
    "    out4 = SignalSensor(sched, qnot)\n",
    "\n",
    "    # Put some signals into the Latch\n",
    "    # 1. Reset the latch at 100 ns\n",
    "    # 2. Return the reset line to 0 at 120 ns\n",
    "    # 3. Set the latch at 2000 ns\n",
    "    # 4. Return the set line to 0 at 2500 ns\n",
    "    # 5. Reset the latch at 3100 ns\n",
    "    # 6. Return the reset line to 0 at 4000 ns\n",
    "    sched.add_event(r, 1, 100.0)\n",
    "    sched.add_event(r, 0, 120.0)\n",
    "    sched.add_event(s, 1, 2000.0)\n",
    "    sched.add_event(s, 0, 2500.0)\n",
    "    sched.add_event(r, 1, 3100.0)\n",
    "    sched.add_event(r, 0, 4000.0)\n",
    "\n",
    "    # Execute the sim\n",
    "    sched.run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def simulate_tut2_sr_latch():\n",
    "    # Simulate an SR Latch\n",
    "    print(\"\\nSimulate the SR Latch scenario from tutorial #2\")\n",
    "    print(\"------------------------------------------------------\")\n",
    "    sched = Scheduler()\n",
    "\n",
    "    # Define wires\n",
    "    s = Wire(\"S\")\n",
    "    r = Wire(\"R\")\n",
    "    q = Wire(\"Q\")\n",
    "    qnot = Wire(\"Qnot\")\n",
    "\n",
    "    # The latch\n",
    "    latch = SRLatch(sched, s, r, q, qnot)\n",
    "\n",
    "    # Set up output\n",
    "    out1 = SignalSensor(sched, s)\n",
    "    out2 = SignalSensor(sched, r)\n",
    "    out3 = SignalSensor(sched, q)\n",
    "    out4 = SignalSensor(sched, qnot)\n",
    "\n",
    "    # Put some signals into the Latch\n",
    "    # A. Establish a reset state (Q = 0, notQ = 1)\n",
    "    # 1. Reset the latch at 100 ns\n",
    "    # 2. Return the reset line to 0 at 120 ns\n",
    "    sched.add_event(s, 0, 1.0)\n",
    "    sched.add_event(r, 1, 1.0)\n",
    "    sched.add_event(r, 0, 20.0)\n",
    "    # Set up inputs for S = 1 and R = 0 (note that R is already 0)\n",
    "    sched.add_event(s, 1, 100.0)\n",
    "    sched.add_event(r, 0, 100.0)\n",
    "\n",
    "    # Execute the sim\n",
    "    sched.run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
