Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7k325t-ffg676-2L -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc7k325t
Target Package : ffg676
Target Speed   : -2l
Mapper Version : kintex7 -- $Revision: 1.55 $
Mapped Date    : Wed Oct 11 00:31:33 2017

Design Summary
--------------
Number of errors:      0
Number of warnings:    1
Slice Logic Utilization:
  Number of Slice Registers:                 2,575 out of 407,600    1%
    Number used as Flip Flops:               2,561
    Number used as Latches:                     13
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      6,318 out of 203,800    3%
    Number used as logic:                    6,270 out of 203,800    3%
      Number using O6 output only:           3,777
      Number using O5 output only:             407
      Number using O5 and O6:                2,086
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  64,000    0%
    Number used exclusively as route-thrus:     48
      Number with same-slice register load:     23
      Number with same-slice carry load:        25
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,332 out of  50,950    4%
  Number of LUT Flip Flop pairs used:        6,579
    Number with an unused Flip Flop:         4,623 out of   6,579   70%
    Number with an unused LUT:                 261 out of   6,579    3%
    Number of fully used LUT-FF pairs:       1,695 out of   6,579   25%
    Number of unique control sets:              49
    Number of slice register sites lost
      to control set restrictions:             242 out of 407,600    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        49 out of     400   12%
    Number of LOCed IOBs:                       49 out of      49  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                110 out of     445   24%
    Number using RAMB36E1 only:                110
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  2 out of     890    1%
    Number using RAMB18E1 only:                  2
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     500    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     500    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     168    0%
  Number of BUFRs:                               0 out of      40    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            1 out of     840    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      0 out of      16    0%
  Number of GTXE2_COMMONs:                       0 out of       4    0%
  Number of IBUFDS_GTE2s:                        0 out of       8    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      10    0%
  Number of IN_FIFOs:                            0 out of      40    0%
  Number of MMCME2_ADVs:                         1 out of      10   10%
  Number of OUT_FIFOs:                           0 out of      40    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of      10    0%
  Number of PHY_CONTROLs:                        0 out of      10    0%
  Number of PLLE2_ADVs:                          0 out of      10    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.16

Peak Memory Usage:  1299 MB
Total REAL time to MAP completion:  3 mins 58 secs 
Total CPU time to MAP completion:   3 mins 55 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Vga_controller/Text_vga/we_conf[1]_OR_84_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
INFO:LIT:243 - Logical network btn_y<4>_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 6 more times for the following
   (max. 5 shown):
   btn_y<3>_IBUF,
   btn_y<2>_IBUF,
   btn_y<1>_IBUF,
   Vga_controller/Text_vga/Text_vga_ram/douta<7>,
   gpio/P2S/busy
   To see the details of these info messages, please use the -detail switch.
INFO:Pack:1716 - Initializing temperature to 100.000 Celsius. (default - Range:
   0.000 to 100.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.970 Volts. (default - Range: 0.970 to
   1.030 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   8 block(s) removed
  23 block(s) optimized away
  10 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "Clk_gen/CLK_BUF_10M" (CKBUF) removed.
 The signal "Clk_gen/clk_10m_unbuf" is loadless and has been removed.
Loadless block "Clk_gen/CLK_BUF_25M" (CKBUF) removed.
 The signal "Clk_gen/clk_25m_unbuf" is loadless and has been removed.
Loadless block "Clk_gen/CLK_BUF_50M" (CKBUF) removed.
 The signal "Clk_gen/clk_50m_unbuf" is loadless and has been removed.
The signal "Vga_controller/Text_vga/Text_vga_ram/douta<7>" is sourceless and has
been removed.
The signal
"Vga_controller/Text_vga/Text_vga_ram/U0/xst_blk_mem_generator/gnativebmg.native
_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<7>" is sourceless and has been
removed.
 Sourceless block
"Vga_controller/Text_vga/Text_vga_ram/U0/xst_blk_mem_generator/gnativebmg.native
_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301" (ROM) removed.
The signal
"Vga_controller/Text_vga/Text_vga_ram/U0/xst_blk_mem_generator/gnativebmg.native
_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<7>" is sourceless and has been
removed.
The signal "gpio/P2S/busy" is sourceless and has been removed.
The signal "gpio/P2S/finish" is sourceless and has been removed.
The signal "gpio/P2S/next_state[2]_next_state[2]_OR_43_o" is sourceless and has
been removed.
 Sourceless block "gpio/P2S/busy" (SFF) removed.
The signal "gpio/P2S/next_state[2]_GND_1_o_equal_25_o" is sourceless and has
been removed.
 Sourceless block "gpio/P2S/finish" (SFF) removed.
Unused block "gpio/P2S/next_state[2]_next_state[2]_OR_43_o1" (ROM) removed.
Unused block "gpio/P2S/state_next_state[2]_GND_1_o_equal_25_o1" (ROM) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		Data_RAM_/XST_GND
VCC 		Data_RAM_/XST_VCC
GND 		Inst_ROM_/XST_GND
VCC 		Inst_ROM_/XST_VCC
GND 		Vga_controller/Graph_vga/Graph_vga_ram/XST_GND
VCC 		Vga_controller/Graph_vga/Graph_vga_ram/XST_VCC
GND 		Vga_controller/Text_vga/Font8_16/XST_GND
VCC 		Vga_controller/Text_vga/Font8_16/XST_VCC
GND 		Vga_controller/Text_vga/Text_vga_ram/XST_GND
VCC 		Vga_controller/Text_vga/Text_vga_ram/XST_VCC
GND 		XST_GND
VCC 		XST_VCC
GND 		display/XST_GND
VCC 		display/XST_VCC
GND 		gpio/P2S/XST_GND
LUT6 		multi_8ch32/MUX2_Blink/Mmux_o_3
   optimized to 0
LUT6 		multi_8ch32/MUX2_Blink/Mmux_o_31
   optimized to 0
LUT6 		multi_8ch32/MUX2_Blink/Mmux_o_32
   optimized to 0
LUT6 		multi_8ch32/MUX2_Blink/Mmux_o_33
   optimized to 0
LUT6 		multi_8ch32/MUX2_Blink/Mmux_o_34
   optimized to 0
LUT6 		multi_8ch32/MUX2_Blink/Mmux_o_35
   optimized to 0
LUT6 		multi_8ch32/MUX2_Blink/Mmux_o_36
   optimized to 0
LUT6 		multi_8ch32/MUX2_Blink/Mmux_o_37
   optimized to 0

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| RSTN                               | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| btn_x<0>                           | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| btn_x<1>                           | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| btn_x<2>                           | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| btn_x<3>                           | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| btn_x<4>                           | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| btn_y<0>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| btn_y<1>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| btn_y<2>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| btn_y<3>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| btn_y<4>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| clk200N                            | IOB18            | INPUT     | LVDS                 | FALSE |          |      |              |          |          |
| clk200P                            | IOB18            | INPUT     | LVDS                 | FALSE |          |      |              |          |          |
| led_clk                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led_do                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led_pen                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_clk                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_do                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_pen                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| switch<0>                          | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| switch<1>                          | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| switch<2>                          | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| switch<3>                          | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| switch<4>                          | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| switch<5>                          | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| switch<6>                          | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| switch<7>                          | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| switch<8>                          | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| switch<9>                          | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| switch<10>                         | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| switch<11>                         | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| switch<12>                         | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| switch<13>                         | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| switch<14>                         | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| switch<15>                         | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| vga_blue<0>                        | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_blue<1>                        | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_blue<2>                        | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_blue<3>                        | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_green<0>                       | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_green<1>                       | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_green<2>                       | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_green<3>                       | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_h_sync                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_red<0>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_red<1>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_red<2>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_red<3>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_v_sync                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
