\hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def}{}\doxysection{FMC\+\_\+\+NORSRAM\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def}\index{FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}}


FMC NORSRAM Configuration Structure definition.  




{\ttfamily \#include $<$stm32h7xx\+\_\+ll\+\_\+fmc.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a7600cac759e0eacc1f8a266a6d9188e4}{NSBank}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a68ecc8c1940dc428f17a46dedae23134}{Data\+Address\+Mux}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a99e4a45c24a5573ee962b3b2e91d0762}{Memory\+Type}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_af0394bcbd36a3a795896fe8c61371ab2}{Memory\+Data\+Width}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a4962912dc6ad9d381a354c61cbc6052b}{Burst\+Access\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a14d4216d4dbb59a2ba955ed98d718760}{Wait\+Signal\+Polarity}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ab61cbe549054f4e69e7ca996962f3853}{Wait\+Signal\+Active}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ade840494c74f63e7e72aaa5eafd5d4cf}{Write\+Operation}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ab34d9616483186ea29a4404cc60c03cf}{Wait\+Signal}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a8c1965c3c7e4f310cfc62fcc951ca299}{Extended\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_aa9157ae38555dda499d51a74bd1c818d}{Asynchronous\+Wait}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ac8ee9b40b1c5a9900da70cf436248d56}{Write\+Burst}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a3e3e984a2e525db2171e32e8456771cf}{Continuous\+Clock}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a95ce1b693338a51ee8e27520ca49fe16}{Write\+Fifo}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ad306bf1f21bcec4d48b73131ad2c174f}{Page\+Size}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FMC NORSRAM Configuration Structure definition. 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00191}{191}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_aa9157ae38555dda499d51a74bd1c818d}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_aa9157ae38555dda499d51a74bd1c818d}} 
\index{FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}!AsynchronousWait@{AsynchronousWait}}
\index{AsynchronousWait@{AsynchronousWait}!FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{AsynchronousWait}{AsynchronousWait}}
{\footnotesize\ttfamily uint32\+\_\+t Asynchronous\+Wait}

Enables or disables wait signal during asynchronous transfers, valid only with asynchronous Flash memories. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___asynchronous_wait}{FMC Asynchronous Wait}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00230}{230}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a4962912dc6ad9d381a354c61cbc6052b}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a4962912dc6ad9d381a354c61cbc6052b}} 
\index{FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}!BurstAccessMode@{BurstAccessMode}}
\index{BurstAccessMode@{BurstAccessMode}!FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{BurstAccessMode}{BurstAccessMode}}
{\footnotesize\ttfamily uint32\+\_\+t Burst\+Access\+Mode}

Enables or disables the burst access mode for Flash memory, valid only with synchronous burst Flash memories. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___burst___access___mode}{FMC Burst Access Mode}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00207}{207}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a3e3e984a2e525db2171e32e8456771cf}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a3e3e984a2e525db2171e32e8456771cf}} 
\index{FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}!ContinuousClock@{ContinuousClock}}
\index{ContinuousClock@{ContinuousClock}!FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ContinuousClock}{ContinuousClock}}
{\footnotesize\ttfamily uint32\+\_\+t Continuous\+Clock}

Enables or disables the FMC clock output to external memory devices. This parameter is only enabled through the FMC\+\_\+\+BCR1 register, and don\textquotesingle{}t care through FMC\+\_\+\+BCR2..4 registers. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___continous___clock}{FMC Continuous Clock}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00237}{237}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a68ecc8c1940dc428f17a46dedae23134}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a68ecc8c1940dc428f17a46dedae23134}} 
\index{FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}!DataAddressMux@{DataAddressMux}}
\index{DataAddressMux@{DataAddressMux}!FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DataAddressMux}{DataAddressMux}}
{\footnotesize\ttfamily uint32\+\_\+t Data\+Address\+Mux}

Specifies whether the address and data values are multiplexed on the data bus or not. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___data___address___bus___multiplexing}{FMC Data Address Bus Multiplexing}} 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00196}{196}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a8c1965c3c7e4f310cfc62fcc951ca299}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a8c1965c3c7e4f310cfc62fcc951ca299}} 
\index{FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}!ExtendedMode@{ExtendedMode}}
\index{ExtendedMode@{ExtendedMode}!FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ExtendedMode}{ExtendedMode}}
{\footnotesize\ttfamily uint32\+\_\+t Extended\+Mode}

Enables or disables the extended mode. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___extended___mode}{FMC Extended Mode}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00227}{227}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_af0394bcbd36a3a795896fe8c61371ab2}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_af0394bcbd36a3a795896fe8c61371ab2}} 
\index{FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}!MemoryDataWidth@{MemoryDataWidth}}
\index{MemoryDataWidth@{MemoryDataWidth}!FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{MemoryDataWidth}{MemoryDataWidth}}
{\footnotesize\ttfamily uint32\+\_\+t Memory\+Data\+Width}

Specifies the external memory device width. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___n_o_r_s_r_a_m___data___width}{FMC NORSRAM Data Width}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00204}{204}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a99e4a45c24a5573ee962b3b2e91d0762}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a99e4a45c24a5573ee962b3b2e91d0762}} 
\index{FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}!MemoryType@{MemoryType}}
\index{MemoryType@{MemoryType}!FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{MemoryType}{MemoryType}}
{\footnotesize\ttfamily uint32\+\_\+t Memory\+Type}

Specifies the type of external memory attached to the corresponding memory device. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___memory___type}{FMC Memory Type}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00200}{200}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a7600cac759e0eacc1f8a266a6d9188e4}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a7600cac759e0eacc1f8a266a6d9188e4}} 
\index{FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}!NSBank@{NSBank}}
\index{NSBank@{NSBank}!FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{NSBank}{NSBank}}
{\footnotesize\ttfamily uint32\+\_\+t NSBank}

Specifies the NORSRAM memory device that will be used. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___n_o_r_s_r_a_m___bank}{FMC NOR/\+SRAM Bank}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00193}{193}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ad306bf1f21bcec4d48b73131ad2c174f}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ad306bf1f21bcec4d48b73131ad2c174f}} 
\index{FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}!PageSize@{PageSize}}
\index{PageSize@{PageSize}!FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{PageSize}{PageSize}}
{\footnotesize\ttfamily uint32\+\_\+t Page\+Size}

Specifies the memory page size. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___page___size}{FMC Page Size}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00247}{247}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ab34d9616483186ea29a4404cc60c03cf}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ab34d9616483186ea29a4404cc60c03cf}} 
\index{FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}!WaitSignal@{WaitSignal}}
\index{WaitSignal@{WaitSignal}!FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{WaitSignal}{WaitSignal}}
{\footnotesize\ttfamily uint32\+\_\+t Wait\+Signal}

Enables or disables the wait state insertion via wait signal, valid for Flash memory access in burst mode. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___wait___signal}{FMC Wait Signal}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00223}{223}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ab61cbe549054f4e69e7ca996962f3853}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ab61cbe549054f4e69e7ca996962f3853}} 
\index{FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}!WaitSignalActive@{WaitSignalActive}}
\index{WaitSignalActive@{WaitSignalActive}!FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{WaitSignalActive}{WaitSignalActive}}
{\footnotesize\ttfamily uint32\+\_\+t Wait\+Signal\+Active}

Specifies if the wait signal is asserted by the memory one clock cycle before the wait state or during the wait state, valid only when accessing memories in burst mode. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___wait___timing}{FMC Wait Timing}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00215}{215}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a14d4216d4dbb59a2ba955ed98d718760}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a14d4216d4dbb59a2ba955ed98d718760}} 
\index{FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}!WaitSignalPolarity@{WaitSignalPolarity}}
\index{WaitSignalPolarity@{WaitSignalPolarity}!FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{WaitSignalPolarity}{WaitSignalPolarity}}
{\footnotesize\ttfamily uint32\+\_\+t Wait\+Signal\+Polarity}

Specifies the wait signal polarity, valid only when accessing the Flash memory in burst mode. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___wait___signal___polarity}{FMC Wait Signal Polarity}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00211}{211}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ac8ee9b40b1c5a9900da70cf436248d56}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ac8ee9b40b1c5a9900da70cf436248d56}} 
\index{FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}!WriteBurst@{WriteBurst}}
\index{WriteBurst@{WriteBurst}!FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{WriteBurst}{WriteBurst}}
{\footnotesize\ttfamily uint32\+\_\+t Write\+Burst}

Enables or disables the write burst operation. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___write___burst}{FMC Write Burst}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00234}{234}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a95ce1b693338a51ee8e27520ca49fe16}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a95ce1b693338a51ee8e27520ca49fe16}} 
\index{FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}!WriteFifo@{WriteFifo}}
\index{WriteFifo@{WriteFifo}!FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{WriteFifo}{WriteFifo}}
{\footnotesize\ttfamily uint32\+\_\+t Write\+Fifo}

Enables or disables the write FIFO used by the FMC controller. This parameter is only enabled through the FMC\+\_\+\+BCR1 register, and don\textquotesingle{}t care through FMC\+\_\+\+BCR2..4 registers. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___write___f_i_f_o}{FMC Write FIFO}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00242}{242}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ade840494c74f63e7e72aaa5eafd5d4cf}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ade840494c74f63e7e72aaa5eafd5d4cf}} 
\index{FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}!WriteOperation@{WriteOperation}}
\index{WriteOperation@{WriteOperation}!FMC\_NORSRAM\_InitTypeDef@{FMC\_NORSRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{WriteOperation}{WriteOperation}}
{\footnotesize\ttfamily uint32\+\_\+t Write\+Operation}

Enables or disables the write operation in the selected device by the FMC. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___write___operation}{FMC Write Operation}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00220}{220}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32h7xx__ll__fmc_8h}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}\end{DoxyCompactItemize}
