/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/util_reduced_logic_v2_0_4
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap util_reduced_logic_v2_0_4 /home/feilong/Storages/fpga/000_vivado_sim_linux32/util_reduced_logic_v2_0_4
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work util_reduced_logic_v2_0_4 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/util_reduced_logic_v2_0_4/.cxl.verilog.util_reduced_logic_v2_0_4.util_reduced_logic_v2_0_4.lin64.cmf
